--This file was auto-generated.
--Modifications might be lost.
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_misc.all;
use ieee.numeric_std.all;
use work.AXIRegWidthPkg.all;
use work.AXIRegPkg.all;
use work.types.all;

use work.H2S_Ctrl.all;
use work.H2S_Ctrl_DEF.all;
entity H2S_map is
  port (
    clk_axi          : in  std_logic;
    reset_axi_n      : in  std_logic;
    slave_readMOSI   : in  AXIReadMOSI;
    slave_readMISO   : out AXIReadMISO  := DefaultAXIReadMISO;
    slave_writeMOSI  : in  AXIWriteMOSI;
    slave_writeMISO  : out AXIWriteMISO := DefaultAXIWriteMISO;
    
    Mon              : in  H2S_Mon_t;
    Ctrl             : out H2S_Ctrl_t
        
    );
end entity H2S_map;
architecture behavioral of H2S_map is
  signal localAddress       : std_logic_vector(AXI_ADDR_WIDTH-1 downto 0);
  signal localRdData        : slv_32_t;
  signal localRdData_latch  : slv_32_t;
  signal localWrData        : slv_32_t;
  signal localWrEn          : std_logic;
  signal localRdReq         : std_logic;
  signal localRdAck         : std_logic;
  signal regRdAck           : std_logic;

  
  
  signal reg_data :  slv32_array_t(integer range 0 to 282658);
  constant Default_reg_data : slv32_array_t(integer range 0 to 282658) := (others => x"00000000");
begin  -- architecture behavioral

  -------------------------------------------------------------------------------
  -- AXI 
  -------------------------------------------------------------------------------
  -------------------------------------------------------------------------------
  AXIRegBridge : entity work.axiLiteRegBlocking
    port map (
      clk_axi     => clk_axi,
      reset_axi_n => reset_axi_n,
      readMOSI    => slave_readMOSI,
      readMISO    => slave_readMISO,
      writeMOSI   => slave_writeMOSI,
      writeMISO   => slave_writeMISO,
      address     => localAddress,
      rd_data     => localRdData_latch,
      wr_data     => localWrData,
      write_en    => localWrEn,
      read_req    => localRdReq,
      read_ack    => localRdAck);

  -------------------------------------------------------------------------------
  -- Record read decoding
  -------------------------------------------------------------------------------
  -------------------------------------------------------------------------------

  latch_reads: process (clk_axi,reset_axi_n) is
  begin  -- process latch_reads
    if reset_axi_n = '0' then
      localRdAck <= '0';
    elsif clk_axi'event and clk_axi = '1' then  -- rising clock edge
      localRdAck <= '0';
      
      if regRdAck = '1' then
        localRdData_latch <= localRdData;
        localRdAck <= '1';
      
      end if;
    end if;
  end process latch_reads;

  
  reads: process (clk_axi,reset_axi_n) is
  begin  -- process latch_reads
    if reset_axi_n = '0' then
      regRdAck <= '0';
    elsif clk_axi'event and clk_axi = '1' then  -- rising clock edge
      regRdAck  <= '0';
      localRdData <= x"00000000";
      if localRdReq = '1' then
        regRdAck  <= '1';
        case to_integer(unsigned(localAddress(18 downto 0))) is
          
        when 1 => --0x1
          localRdData( 3 downto  0)  <=  reg_data( 1)( 3 downto  0);                                      --
          localRdData( 4)            <=  reg_data( 1)( 4);                                                --
          localRdData( 5)            <=  reg_data( 1)( 5);                                                --
          localRdData( 6)            <=  reg_data( 1)( 6);                                                --
        when 2 => --0x2
          localRdData( 0)            <=  Mon.HPS(0).SUPER.STATUS.ENABLED;                                 --
          localRdData( 1)            <=  Mon.HPS(0).SUPER.STATUS.READY;                                   --
          localRdData(11 downto  4)  <=  Mon.HPS(0).SUPER.STATUS.ERROR;                                   --
        when 4096 => --0x1000
          localRdData( 0)            <=  Mon.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(4096)( 4);                                              --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(4096)( 5);                                              --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(4096)( 8 downto  6);                                    --sel memory
        when 4098 => --0x1002
          localRdData( 9 downto  0)  <=  reg_data(4098)( 9 downto  0);                                    --wr_Address
          localRdData(25 downto 16)  <=  reg_data(4098)(25 downto 16);                                    --rd_Address
        when 4099 => --0x1003
          localRdData(31 downto  0)  <=  reg_data(4099)(31 downto  0);                                    --Write Data 0
        when 4100 => --0x1004
          localRdData( 5 downto  0)  <=  reg_data(4100)( 5 downto  0);                                    --Write Data 1
        when 4101 => --0x1005
          localRdData( 5 downto  0)  <=  Mon.HPS(0).MDT_TC.MDT_TC(0).rd_data.rd_data_1;                   --Read Data 1
        when 4102 => --0x1006
          localRdData(31 downto  0)  <=  Mon.HPS(0).MDT_TC.MDT_TC(0).rd_data.rd_data_0;                   --Read Data 0
        when 4112 => --0x1010
          localRdData( 0)            <=  Mon.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(4112)( 4);                                              --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(4112)( 5);                                              --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(4112)( 8 downto  6);                                    --sel memory
        when 4114 => --0x1012
          localRdData( 9 downto  0)  <=  reg_data(4114)( 9 downto  0);                                    --wr_Address
          localRdData(25 downto 16)  <=  reg_data(4114)(25 downto 16);                                    --rd_Address
        when 4115 => --0x1013
          localRdData(31 downto  0)  <=  reg_data(4115)(31 downto  0);                                    --Write Data 0
        when 4116 => --0x1014
          localRdData( 5 downto  0)  <=  reg_data(4116)( 5 downto  0);                                    --Write Data 1
        when 4117 => --0x1015
          localRdData( 5 downto  0)  <=  Mon.HPS(0).MDT_TC.MDT_TC(1).rd_data.rd_data_1;                   --Read Data 1
        when 4118 => --0x1016
          localRdData(31 downto  0)  <=  Mon.HPS(0).MDT_TC.MDT_TC(1).rd_data.rd_data_0;                   --Read Data 0
        when 4128 => --0x1020
          localRdData( 0)            <=  Mon.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(4128)( 4);                                              --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(4128)( 5);                                              --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(4128)( 8 downto  6);                                    --sel memory
        when 4130 => --0x1022
          localRdData( 9 downto  0)  <=  reg_data(4130)( 9 downto  0);                                    --wr_Address
          localRdData(25 downto 16)  <=  reg_data(4130)(25 downto 16);                                    --rd_Address
        when 4131 => --0x1023
          localRdData(31 downto  0)  <=  reg_data(4131)(31 downto  0);                                    --Write Data 0
        when 4132 => --0x1024
          localRdData( 5 downto  0)  <=  reg_data(4132)( 5 downto  0);                                    --Write Data 1
        when 4133 => --0x1025
          localRdData( 5 downto  0)  <=  Mon.HPS(0).MDT_TC.MDT_TC(2).rd_data.rd_data_1;                   --Read Data 1
        when 4134 => --0x1026
          localRdData(31 downto  0)  <=  Mon.HPS(0).MDT_TC.MDT_TC(2).rd_data.rd_data_0;                   --Read Data 0
        when 4144 => --0x1030
          localRdData( 0)            <=  Mon.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(4144)( 4);                                              --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(4144)( 5);                                              --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(4144)( 8 downto  6);                                    --sel memory
        when 4146 => --0x1032
          localRdData( 9 downto  0)  <=  reg_data(4146)( 9 downto  0);                                    --wr_Address
          localRdData(25 downto 16)  <=  reg_data(4146)(25 downto 16);                                    --rd_Address
        when 4147 => --0x1033
          localRdData(31 downto  0)  <=  reg_data(4147)(31 downto  0);                                    --Write Data 0
        when 4148 => --0x1034
          localRdData( 5 downto  0)  <=  reg_data(4148)( 5 downto  0);                                    --Write Data 1
        when 4149 => --0x1035
          localRdData( 5 downto  0)  <=  Mon.HPS(0).MDT_TC.MDT_TC(3).rd_data.rd_data_1;                   --Read Data 1
        when 4150 => --0x1036
          localRdData(31 downto  0)  <=  Mon.HPS(0).MDT_TC.MDT_TC(3).rd_data.rd_data_0;                   --Read Data 0
        when 4160 => --0x1040
          localRdData( 0)            <=  Mon.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(4160)( 4);                                              --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(4160)( 5);                                              --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(4160)( 8 downto  6);                                    --sel memory
        when 4162 => --0x1042
          localRdData( 9 downto  0)  <=  reg_data(4162)( 9 downto  0);                                    --wr_Address
          localRdData(25 downto 16)  <=  reg_data(4162)(25 downto 16);                                    --rd_Address
        when 4163 => --0x1043
          localRdData(31 downto  0)  <=  reg_data(4163)(31 downto  0);                                    --Write Data 0
        when 4164 => --0x1044
          localRdData( 5 downto  0)  <=  reg_data(4164)( 5 downto  0);                                    --Write Data 1
        when 4165 => --0x1045
          localRdData( 5 downto  0)  <=  Mon.HPS(0).MDT_TC.MDT_TC(4).rd_data.rd_data_1;                   --Read Data 1
        when 4166 => --0x1046
          localRdData(31 downto  0)  <=  Mon.HPS(0).MDT_TC.MDT_TC(4).rd_data.rd_data_0;                   --Read Data 0
        when 4176 => --0x1050
          localRdData( 0)            <=  Mon.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(4176)( 4);                                              --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(4176)( 5);                                              --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(4176)( 8 downto  6);                                    --sel memory
        when 4178 => --0x1052
          localRdData( 9 downto  0)  <=  reg_data(4178)( 9 downto  0);                                    --wr_Address
          localRdData(25 downto 16)  <=  reg_data(4178)(25 downto 16);                                    --rd_Address
        when 4179 => --0x1053
          localRdData(31 downto  0)  <=  reg_data(4179)(31 downto  0);                                    --Write Data 0
        when 4180 => --0x1054
          localRdData( 5 downto  0)  <=  reg_data(4180)( 5 downto  0);                                    --Write Data 1
        when 4181 => --0x1055
          localRdData( 5 downto  0)  <=  Mon.HPS(0).MDT_TC.MDT_TC(5).rd_data.rd_data_1;                   --Read Data 1
        when 4182 => --0x1056
          localRdData(31 downto  0)  <=  Mon.HPS(0).MDT_TC.MDT_TC(5).rd_data.rd_data_0;                   --Read Data 0
        when 8192 => --0x2000
          localRdData( 0)            <=  Mon.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(8192)( 4);                                              --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(8192)( 5);                                              --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(8192)( 8 downto  6);                                    --sel memory
        when 8194 => --0x2002
          localRdData( 3 downto  0)  <=  reg_data(8194)( 3 downto  0);                                    --wr_Address
          localRdData(19 downto 16)  <=  reg_data(8194)(19 downto 16);                                    --rd_Address
        when 8195 => --0x2003
          localRdData(16 downto  0)  <=  reg_data(8195)(16 downto  0);                                    --Write Data 0
        when 8196 => --0x2004
          localRdData(16 downto  0)  <=  Mon.HPS(0).MDT_T0.MDT_T0(0).rd_data.rd_data_0;                   --Read Data 0
        when 8208 => --0x2010
          localRdData( 0)            <=  Mon.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(8208)( 4);                                              --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(8208)( 5);                                              --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(8208)( 8 downto  6);                                    --sel memory
        when 8210 => --0x2012
          localRdData( 3 downto  0)  <=  reg_data(8210)( 3 downto  0);                                    --wr_Address
          localRdData(19 downto 16)  <=  reg_data(8210)(19 downto 16);                                    --rd_Address
        when 8211 => --0x2013
          localRdData(16 downto  0)  <=  reg_data(8211)(16 downto  0);                                    --Write Data 0
        when 8212 => --0x2014
          localRdData(16 downto  0)  <=  Mon.HPS(0).MDT_T0.MDT_T0(1).rd_data.rd_data_0;                   --Read Data 0
        when 8224 => --0x2020
          localRdData( 0)            <=  Mon.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(8224)( 4);                                              --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(8224)( 5);                                              --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(8224)( 8 downto  6);                                    --sel memory
        when 8226 => --0x2022
          localRdData( 3 downto  0)  <=  reg_data(8226)( 3 downto  0);                                    --wr_Address
          localRdData(19 downto 16)  <=  reg_data(8226)(19 downto 16);                                    --rd_Address
        when 8227 => --0x2023
          localRdData(16 downto  0)  <=  reg_data(8227)(16 downto  0);                                    --Write Data 0
        when 8228 => --0x2024
          localRdData(16 downto  0)  <=  Mon.HPS(0).MDT_T0.MDT_T0(2).rd_data.rd_data_0;                   --Read Data 0
        when 8240 => --0x2030
          localRdData( 0)            <=  Mon.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(8240)( 4);                                              --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(8240)( 5);                                              --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(8240)( 8 downto  6);                                    --sel memory
        when 8242 => --0x2032
          localRdData( 3 downto  0)  <=  reg_data(8242)( 3 downto  0);                                    --wr_Address
          localRdData(19 downto 16)  <=  reg_data(8242)(19 downto 16);                                    --rd_Address
        when 8243 => --0x2033
          localRdData(16 downto  0)  <=  reg_data(8243)(16 downto  0);                                    --Write Data 0
        when 8244 => --0x2034
          localRdData(16 downto  0)  <=  Mon.HPS(0).MDT_T0.MDT_T0(3).rd_data.rd_data_0;                   --Read Data 0
        when 8256 => --0x2040
          localRdData( 0)            <=  Mon.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(8256)( 4);                                              --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(8256)( 5);                                              --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(8256)( 8 downto  6);                                    --sel memory
        when 8258 => --0x2042
          localRdData( 3 downto  0)  <=  reg_data(8258)( 3 downto  0);                                    --wr_Address
          localRdData(19 downto 16)  <=  reg_data(8258)(19 downto 16);                                    --rd_Address
        when 8259 => --0x2043
          localRdData(16 downto  0)  <=  reg_data(8259)(16 downto  0);                                    --Write Data 0
        when 8260 => --0x2044
          localRdData(16 downto  0)  <=  Mon.HPS(0).MDT_T0.MDT_T0(4).rd_data.rd_data_0;                   --Read Data 0
        when 8272 => --0x2050
          localRdData( 0)            <=  Mon.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(8272)( 4);                                              --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(8272)( 5);                                              --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(8272)( 8 downto  6);                                    --sel memory
        when 8274 => --0x2052
          localRdData( 3 downto  0)  <=  reg_data(8274)( 3 downto  0);                                    --wr_Address
          localRdData(19 downto 16)  <=  reg_data(8274)(19 downto 16);                                    --rd_Address
        when 8275 => --0x2053
          localRdData(16 downto  0)  <=  reg_data(8275)(16 downto  0);                                    --Write Data 0
        when 8276 => --0x2054
          localRdData(16 downto  0)  <=  Mon.HPS(0).MDT_T0.MDT_T0(5).rd_data.rd_data_0;                   --Read Data 0
        when 12289 => --0x3001
          localRdData( 4)            <=  reg_data(12289)( 4);                                             --
          localRdData( 5)            <=  reg_data(12289)( 5);                                             --
          localRdData( 6)            <=  reg_data(12289)( 6);                                             --
        when 12304 => --0x3010
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(0).SUPER.STATUS.ENABLED;                      --
          localRdData( 1)            <=  Mon.HPS(0).HEG.HEG(0).SUPER.STATUS.READY;                        --
          localRdData( 2)            <=  Mon.HPS(0).HEG.HEG(0).SUPER.STATUS.ERROR;                        --
        when 12321 => --0x3021
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(0).SUPER.COUNTERS.SLC_PROC;                   --
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(0).SUPER.COUNTERS.HIT_PROC;                   --
        when 12322 => --0x3022
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(0).SUPER.COUNTERS.HIT_OK;                     --
        when 12324 => --0x3024
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(0).SUPER.COUNTERS.ERROR;                      --
        when 12336 => --0x3030
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_rdy;                --Read ready
          localRdData( 4)            <=  reg_data(12336)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.freeze_ena;            --freeze memory
          localRdData( 5)            <=  reg_data(12336)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12336)( 8 downto  6);                                   --sel memory
        when 12338 => --0x3032
          localRdData( 9 downto  0)  <=  reg_data(12338)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12338)(25 downto 16);                                   --rd_Address
        when 12339 => --0x3033
          localRdData(31 downto  0)  <=  reg_data(12339)(31 downto  0);                                   --Write Data 0
        when 12340 => --0x3034
          localRdData( 5 downto  0)  <=  reg_data(12340)( 5 downto  0);                                   --Write Data 1
        when 12341 => --0x3035
          localRdData( 5 downto  0)  <=  Mon.HPS(0).HEG.HEG(0).CTRL.ROI_TC.rd_data.rd_data_1;             --Read Data 1
        when 12342 => --0x3036
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(0).CTRL.ROI_TC.rd_data.rd_data_0;             --Read Data 0
        when 12353 => --0x3041
          localRdData( 4)            <=  reg_data(12353)( 4);                                             --
          localRdData( 5)            <=  reg_data(12353)( 5);                                             --
          localRdData( 6)            <=  reg_data(12353)( 6);                                             --
        when 12355 => --0x3043
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12355)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12355)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12355)( 8 downto  6);                                   --sel memory
        when 12357 => --0x3045
          localRdData( 9 downto  0)  <=  reg_data(12357)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12357)(25 downto 16);                                   --rd_Address
        when 12358 => --0x3046
          localRdData( 8 downto  0)  <=  reg_data(12358)( 8 downto  0);                                   --Write Data 0
        when 12360 => --0x3048
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12369 => --0x3051
          localRdData( 4)            <=  reg_data(12369)( 4);                                             --
          localRdData( 5)            <=  reg_data(12369)( 5);                                             --
          localRdData( 6)            <=  reg_data(12369)( 6);                                             --
        when 12371 => --0x3053
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12371)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12371)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12371)( 8 downto  6);                                   --sel memory
        when 12373 => --0x3055
          localRdData( 9 downto  0)  <=  reg_data(12373)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12373)(25 downto 16);                                   --rd_Address
        when 12374 => --0x3056
          localRdData( 8 downto  0)  <=  reg_data(12374)( 8 downto  0);                                   --Write Data 0
        when 12376 => --0x3058
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12385 => --0x3061
          localRdData( 4)            <=  reg_data(12385)( 4);                                             --
          localRdData( 5)            <=  reg_data(12385)( 5);                                             --
          localRdData( 6)            <=  reg_data(12385)( 6);                                             --
        when 12387 => --0x3063
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12387)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12387)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12387)( 8 downto  6);                                   --sel memory
        when 12389 => --0x3065
          localRdData( 9 downto  0)  <=  reg_data(12389)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12389)(25 downto 16);                                   --rd_Address
        when 12390 => --0x3066
          localRdData( 8 downto  0)  <=  reg_data(12390)( 8 downto  0);                                   --Write Data 0
        when 12392 => --0x3068
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12401 => --0x3071
          localRdData( 4)            <=  reg_data(12401)( 4);                                             --
          localRdData( 5)            <=  reg_data(12401)( 5);                                             --
          localRdData( 6)            <=  reg_data(12401)( 6);                                             --
        when 12403 => --0x3073
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12403)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12403)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12403)( 8 downto  6);                                   --sel memory
        when 12405 => --0x3075
          localRdData( 9 downto  0)  <=  reg_data(12405)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12405)(25 downto 16);                                   --rd_Address
        when 12406 => --0x3076
          localRdData( 8 downto  0)  <=  reg_data(12406)( 8 downto  0);                                   --Write Data 0
        when 12408 => --0x3078
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12417 => --0x3081
          localRdData( 4)            <=  reg_data(12417)( 4);                                             --
          localRdData( 5)            <=  reg_data(12417)( 5);                                             --
          localRdData( 6)            <=  reg_data(12417)( 6);                                             --
        when 12419 => --0x3083
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12419)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12419)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12419)( 8 downto  6);                                   --sel memory
        when 12421 => --0x3085
          localRdData( 9 downto  0)  <=  reg_data(12421)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12421)(25 downto 16);                                   --rd_Address
        when 12422 => --0x3086
          localRdData( 8 downto  0)  <=  reg_data(12422)( 8 downto  0);                                   --Write Data 0
        when 12424 => --0x3088
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12433 => --0x3091
          localRdData( 4)            <=  reg_data(12433)( 4);                                             --
          localRdData( 5)            <=  reg_data(12433)( 5);                                             --
          localRdData( 6)            <=  reg_data(12433)( 6);                                             --
        when 12435 => --0x3093
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12435)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12435)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12435)( 8 downto  6);                                   --sel memory
        when 12437 => --0x3095
          localRdData( 9 downto  0)  <=  reg_data(12437)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12437)(25 downto 16);                                   --rd_Address
        when 12438 => --0x3096
          localRdData( 8 downto  0)  <=  reg_data(12438)( 8 downto  0);                                   --Write Data 0
        when 12440 => --0x3098
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12545 => --0x3101
          localRdData( 4)            <=  reg_data(12545)( 4);                                             --
          localRdData( 5)            <=  reg_data(12545)( 5);                                             --
          localRdData( 6)            <=  reg_data(12545)( 6);                                             --
        when 12560 => --0x3110
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(1).SUPER.STATUS.ENABLED;                      --
          localRdData( 1)            <=  Mon.HPS(0).HEG.HEG(1).SUPER.STATUS.READY;                        --
          localRdData( 2)            <=  Mon.HPS(0).HEG.HEG(1).SUPER.STATUS.ERROR;                        --
        when 12577 => --0x3121
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(1).SUPER.COUNTERS.SLC_PROC;                   --
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(1).SUPER.COUNTERS.HIT_PROC;                   --
        when 12578 => --0x3122
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(1).SUPER.COUNTERS.HIT_OK;                     --
        when 12580 => --0x3124
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(1).SUPER.COUNTERS.ERROR;                      --
        when 12592 => --0x3130
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_rdy;                --Read ready
          localRdData( 4)            <=  reg_data(12592)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.freeze_ena;            --freeze memory
          localRdData( 5)            <=  reg_data(12592)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12592)( 8 downto  6);                                   --sel memory
        when 12594 => --0x3132
          localRdData( 9 downto  0)  <=  reg_data(12594)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12594)(25 downto 16);                                   --rd_Address
        when 12595 => --0x3133
          localRdData(31 downto  0)  <=  reg_data(12595)(31 downto  0);                                   --Write Data 0
        when 12596 => --0x3134
          localRdData( 5 downto  0)  <=  reg_data(12596)( 5 downto  0);                                   --Write Data 1
        when 12597 => --0x3135
          localRdData( 5 downto  0)  <=  Mon.HPS(0).HEG.HEG(1).CTRL.ROI_TC.rd_data.rd_data_1;             --Read Data 1
        when 12598 => --0x3136
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(1).CTRL.ROI_TC.rd_data.rd_data_0;             --Read Data 0
        when 12609 => --0x3141
          localRdData( 4)            <=  reg_data(12609)( 4);                                             --
          localRdData( 5)            <=  reg_data(12609)( 5);                                             --
          localRdData( 6)            <=  reg_data(12609)( 6);                                             --
        when 12611 => --0x3143
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12611)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12611)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12611)( 8 downto  6);                                   --sel memory
        when 12613 => --0x3145
          localRdData( 9 downto  0)  <=  reg_data(12613)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12613)(25 downto 16);                                   --rd_Address
        when 12614 => --0x3146
          localRdData( 8 downto  0)  <=  reg_data(12614)( 8 downto  0);                                   --Write Data 0
        when 12616 => --0x3148
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12625 => --0x3151
          localRdData( 4)            <=  reg_data(12625)( 4);                                             --
          localRdData( 5)            <=  reg_data(12625)( 5);                                             --
          localRdData( 6)            <=  reg_data(12625)( 6);                                             --
        when 12627 => --0x3153
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12627)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12627)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12627)( 8 downto  6);                                   --sel memory
        when 12629 => --0x3155
          localRdData( 9 downto  0)  <=  reg_data(12629)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12629)(25 downto 16);                                   --rd_Address
        when 12630 => --0x3156
          localRdData( 8 downto  0)  <=  reg_data(12630)( 8 downto  0);                                   --Write Data 0
        when 12632 => --0x3158
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12641 => --0x3161
          localRdData( 4)            <=  reg_data(12641)( 4);                                             --
          localRdData( 5)            <=  reg_data(12641)( 5);                                             --
          localRdData( 6)            <=  reg_data(12641)( 6);                                             --
        when 12643 => --0x3163
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12643)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12643)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12643)( 8 downto  6);                                   --sel memory
        when 12645 => --0x3165
          localRdData( 9 downto  0)  <=  reg_data(12645)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12645)(25 downto 16);                                   --rd_Address
        when 12646 => --0x3166
          localRdData( 8 downto  0)  <=  reg_data(12646)( 8 downto  0);                                   --Write Data 0
        when 12648 => --0x3168
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12657 => --0x3171
          localRdData( 4)            <=  reg_data(12657)( 4);                                             --
          localRdData( 5)            <=  reg_data(12657)( 5);                                             --
          localRdData( 6)            <=  reg_data(12657)( 6);                                             --
        when 12659 => --0x3173
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12659)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12659)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12659)( 8 downto  6);                                   --sel memory
        when 12661 => --0x3175
          localRdData( 9 downto  0)  <=  reg_data(12661)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12661)(25 downto 16);                                   --rd_Address
        when 12662 => --0x3176
          localRdData( 8 downto  0)  <=  reg_data(12662)( 8 downto  0);                                   --Write Data 0
        when 12664 => --0x3178
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12673 => --0x3181
          localRdData( 4)            <=  reg_data(12673)( 4);                                             --
          localRdData( 5)            <=  reg_data(12673)( 5);                                             --
          localRdData( 6)            <=  reg_data(12673)( 6);                                             --
        when 12675 => --0x3183
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12675)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12675)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12675)( 8 downto  6);                                   --sel memory
        when 12677 => --0x3185
          localRdData( 9 downto  0)  <=  reg_data(12677)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12677)(25 downto 16);                                   --rd_Address
        when 12678 => --0x3186
          localRdData( 8 downto  0)  <=  reg_data(12678)( 8 downto  0);                                   --Write Data 0
        when 12680 => --0x3188
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12689 => --0x3191
          localRdData( 4)            <=  reg_data(12689)( 4);                                             --
          localRdData( 5)            <=  reg_data(12689)( 5);                                             --
          localRdData( 6)            <=  reg_data(12689)( 6);                                             --
        when 12691 => --0x3193
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12691)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12691)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12691)( 8 downto  6);                                   --sel memory
        when 12693 => --0x3195
          localRdData( 9 downto  0)  <=  reg_data(12693)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12693)(25 downto 16);                                   --rd_Address
        when 12694 => --0x3196
          localRdData( 8 downto  0)  <=  reg_data(12694)( 8 downto  0);                                   --Write Data 0
        when 12696 => --0x3198
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12801 => --0x3201
          localRdData( 4)            <=  reg_data(12801)( 4);                                             --
          localRdData( 5)            <=  reg_data(12801)( 5);                                             --
          localRdData( 6)            <=  reg_data(12801)( 6);                                             --
        when 12816 => --0x3210
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(2).SUPER.STATUS.ENABLED;                      --
          localRdData( 1)            <=  Mon.HPS(0).HEG.HEG(2).SUPER.STATUS.READY;                        --
          localRdData( 2)            <=  Mon.HPS(0).HEG.HEG(2).SUPER.STATUS.ERROR;                        --
        when 12833 => --0x3221
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(2).SUPER.COUNTERS.SLC_PROC;                   --
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(2).SUPER.COUNTERS.HIT_PROC;                   --
        when 12834 => --0x3222
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(2).SUPER.COUNTERS.HIT_OK;                     --
        when 12836 => --0x3224
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(2).SUPER.COUNTERS.ERROR;                      --
        when 12848 => --0x3230
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_rdy;                --Read ready
          localRdData( 4)            <=  reg_data(12848)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.freeze_ena;            --freeze memory
          localRdData( 5)            <=  reg_data(12848)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12848)( 8 downto  6);                                   --sel memory
        when 12850 => --0x3232
          localRdData( 9 downto  0)  <=  reg_data(12850)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12850)(25 downto 16);                                   --rd_Address
        when 12851 => --0x3233
          localRdData(31 downto  0)  <=  reg_data(12851)(31 downto  0);                                   --Write Data 0
        when 12852 => --0x3234
          localRdData( 5 downto  0)  <=  reg_data(12852)( 5 downto  0);                                   --Write Data 1
        when 12853 => --0x3235
          localRdData( 5 downto  0)  <=  Mon.HPS(0).HEG.HEG(2).CTRL.ROI_TC.rd_data.rd_data_1;             --Read Data 1
        when 12854 => --0x3236
          localRdData(31 downto  0)  <=  Mon.HPS(0).HEG.HEG(2).CTRL.ROI_TC.rd_data.rd_data_0;             --Read Data 0
        when 12865 => --0x3241
          localRdData( 4)            <=  reg_data(12865)( 4);                                             --
          localRdData( 5)            <=  reg_data(12865)( 5);                                             --
          localRdData( 6)            <=  reg_data(12865)( 6);                                             --
        when 12867 => --0x3243
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12867)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12867)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12867)( 8 downto  6);                                   --sel memory
        when 12869 => --0x3245
          localRdData( 9 downto  0)  <=  reg_data(12869)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12869)(25 downto 16);                                   --rd_Address
        when 12870 => --0x3246
          localRdData( 8 downto  0)  <=  reg_data(12870)( 8 downto  0);                                   --Write Data 0
        when 12872 => --0x3248
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12881 => --0x3251
          localRdData( 4)            <=  reg_data(12881)( 4);                                             --
          localRdData( 5)            <=  reg_data(12881)( 5);                                             --
          localRdData( 6)            <=  reg_data(12881)( 6);                                             --
        when 12883 => --0x3253
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12883)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12883)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12883)( 8 downto  6);                                   --sel memory
        when 12885 => --0x3255
          localRdData( 9 downto  0)  <=  reg_data(12885)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12885)(25 downto 16);                                   --rd_Address
        when 12886 => --0x3256
          localRdData( 8 downto  0)  <=  reg_data(12886)( 8 downto  0);                                   --Write Data 0
        when 12888 => --0x3258
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12897 => --0x3261
          localRdData( 4)            <=  reg_data(12897)( 4);                                             --
          localRdData( 5)            <=  reg_data(12897)( 5);                                             --
          localRdData( 6)            <=  reg_data(12897)( 6);                                             --
        when 12899 => --0x3263
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12899)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12899)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12899)( 8 downto  6);                                   --sel memory
        when 12901 => --0x3265
          localRdData( 9 downto  0)  <=  reg_data(12901)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12901)(25 downto 16);                                   --rd_Address
        when 12902 => --0x3266
          localRdData( 8 downto  0)  <=  reg_data(12902)( 8 downto  0);                                   --Write Data 0
        when 12904 => --0x3268
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12913 => --0x3271
          localRdData( 4)            <=  reg_data(12913)( 4);                                             --
          localRdData( 5)            <=  reg_data(12913)( 5);                                             --
          localRdData( 6)            <=  reg_data(12913)( 6);                                             --
        when 12915 => --0x3273
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12915)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12915)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12915)( 8 downto  6);                                   --sel memory
        when 12917 => --0x3275
          localRdData( 9 downto  0)  <=  reg_data(12917)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12917)(25 downto 16);                                   --rd_Address
        when 12918 => --0x3276
          localRdData( 8 downto  0)  <=  reg_data(12918)( 8 downto  0);                                   --Write Data 0
        when 12920 => --0x3278
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12929 => --0x3281
          localRdData( 4)            <=  reg_data(12929)( 4);                                             --
          localRdData( 5)            <=  reg_data(12929)( 5);                                             --
          localRdData( 6)            <=  reg_data(12929)( 6);                                             --
        when 12931 => --0x3283
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12931)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12931)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12931)( 8 downto  6);                                   --sel memory
        when 12933 => --0x3285
          localRdData( 9 downto  0)  <=  reg_data(12933)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12933)(25 downto 16);                                   --rd_Address
        when 12934 => --0x3286
          localRdData( 8 downto  0)  <=  reg_data(12934)( 8 downto  0);                                   --Write Data 0
        when 12936 => --0x3288
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 12945 => --0x3291
          localRdData( 4)            <=  reg_data(12945)( 4);                                             --
          localRdData( 5)            <=  reg_data(12945)( 5);                                             --
          localRdData( 6)            <=  reg_data(12945)( 6);                                             --
        when 12947 => --0x3293
          localRdData( 0)            <=  Mon.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(12947)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(12947)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(12947)( 8 downto  6);                                   --sel memory
        when 12949 => --0x3295
          localRdData( 9 downto  0)  <=  reg_data(12949)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(12949)(25 downto 16);                                   --rd_Address
        when 12950 => --0x3296
          localRdData( 8 downto  0)  <=  reg_data(12950)( 8 downto  0);                                   --Write Data 0
        when 12952 => --0x3298
          localRdData( 8 downto  0)  <=  Mon.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 16385 => --0x4001
          localRdData( 0)            <=  Mon.HPS(0).LSF.LSF(0).STATUS;                                    --
        when 16386 => --0x4002
          localRdData(13 downto  4)  <=  reg_data(16386)(13 downto  4);                                   --add some description
        when 16387 => --0x4003
          localRdData( 0)            <=  reg_data(16387)( 0);                                             --
        when 16388 => --0x4004
          localRdData(23 downto 16)  <=  reg_data(16388)(23 downto 16);                                   --
        when 16390 => --0x4006
          localRdData(31 downto  0)  <=  Mon.HPS(0).LSF.LSF(0).sb_lsf_mdt_hits_rdata_31_0;                --
        when 16391 => --0x4007
          localRdData( 8 downto  0)  <=  Mon.HPS(0).LSF.LSF(0).sb_lsf_mdt_hits_rdata_40_32;               --
        when 16401 => --0x4011
          localRdData( 0)            <=  Mon.HPS(0).LSF.LSF(1).STATUS;                                    --
        when 16402 => --0x4012
          localRdData(13 downto  4)  <=  reg_data(16402)(13 downto  4);                                   --add some description
        when 16403 => --0x4013
          localRdData( 0)            <=  reg_data(16403)( 0);                                             --
        when 16404 => --0x4014
          localRdData(23 downto 16)  <=  reg_data(16404)(23 downto 16);                                   --
        when 16406 => --0x4016
          localRdData(31 downto  0)  <=  Mon.HPS(0).LSF.LSF(1).sb_lsf_mdt_hits_rdata_31_0;                --
        when 16407 => --0x4017
          localRdData( 8 downto  0)  <=  Mon.HPS(0).LSF.LSF(1).sb_lsf_mdt_hits_rdata_40_32;               --
        when 16417 => --0x4021
          localRdData( 0)            <=  Mon.HPS(0).LSF.LSF(2).STATUS;                                    --
        when 16418 => --0x4022
          localRdData(13 downto  4)  <=  reg_data(16418)(13 downto  4);                                   --add some description
        when 16419 => --0x4023
          localRdData( 0)            <=  reg_data(16419)( 0);                                             --
        when 16420 => --0x4024
          localRdData(23 downto 16)  <=  reg_data(16420)(23 downto 16);                                   --
        when 16422 => --0x4026
          localRdData(31 downto  0)  <=  Mon.HPS(0).LSF.LSF(2).sb_lsf_mdt_hits_rdata_31_0;                --
        when 16423 => --0x4027
          localRdData( 8 downto  0)  <=  Mon.HPS(0).LSF.LSF(2).sb_lsf_mdt_hits_rdata_40_32;               --
        when 20482 => --0x5002
          localRdData( 0)            <=  Mon.HPS(0).CSF.CSF(0).STATUS.ENABLED;                            --
          localRdData( 1)            <=  Mon.HPS(0).CSF.CSF(0).STATUS.READY;                              --
          localRdData( 2)            <=  Mon.HPS(0).CSF.CSF(0).STATUS.ERROR;                              --
        when 20498 => --0x5012
          localRdData( 0)            <=  Mon.HPS(0).CSF.CSF(1).STATUS.ENABLED;                            --
          localRdData( 1)            <=  Mon.HPS(0).CSF.CSF(1).STATUS.READY;                              --
          localRdData( 2)            <=  Mon.HPS(0).CSF.CSF(1).STATUS.ERROR;                              --
        when 20514 => --0x5022
          localRdData( 0)            <=  Mon.HPS(0).CSF.CSF(2).STATUS.ENABLED;                            --
          localRdData( 1)            <=  Mon.HPS(0).CSF.CSF(2).STATUS.READY;                              --
          localRdData( 2)            <=  Mon.HPS(0).CSF.CSF(2).STATUS.ERROR;                              --
        when 65537 => --0x10001
          localRdData( 3 downto  0)  <=  reg_data(65537)( 3 downto  0);                                   --
          localRdData( 4)            <=  reg_data(65537)( 4);                                             --
          localRdData( 5)            <=  reg_data(65537)( 5);                                             --
          localRdData( 6)            <=  reg_data(65537)( 6);                                             --
        when 65538 => --0x10002
          localRdData( 0)            <=  Mon.HPS(1).SUPER.STATUS.ENABLED;                                 --
          localRdData( 1)            <=  Mon.HPS(1).SUPER.STATUS.READY;                                   --
          localRdData(11 downto  4)  <=  Mon.HPS(1).SUPER.STATUS.ERROR;                                   --
        when 69632 => --0x11000
          localRdData( 0)            <=  Mon.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(69632)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(69632)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(69632)( 8 downto  6);                                   --sel memory
        when 69634 => --0x11002
          localRdData( 9 downto  0)  <=  reg_data(69634)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(69634)(25 downto 16);                                   --rd_Address
        when 69635 => --0x11003
          localRdData(31 downto  0)  <=  reg_data(69635)(31 downto  0);                                   --Write Data 0
        when 69636 => --0x11004
          localRdData( 5 downto  0)  <=  reg_data(69636)( 5 downto  0);                                   --Write Data 1
        when 69637 => --0x11005
          localRdData( 5 downto  0)  <=  Mon.HPS(1).MDT_TC.MDT_TC(0).rd_data.rd_data_1;                   --Read Data 1
        when 69638 => --0x11006
          localRdData(31 downto  0)  <=  Mon.HPS(1).MDT_TC.MDT_TC(0).rd_data.rd_data_0;                   --Read Data 0
        when 69648 => --0x11010
          localRdData( 0)            <=  Mon.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(69648)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(69648)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(69648)( 8 downto  6);                                   --sel memory
        when 69650 => --0x11012
          localRdData( 9 downto  0)  <=  reg_data(69650)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(69650)(25 downto 16);                                   --rd_Address
        when 69651 => --0x11013
          localRdData(31 downto  0)  <=  reg_data(69651)(31 downto  0);                                   --Write Data 0
        when 69652 => --0x11014
          localRdData( 5 downto  0)  <=  reg_data(69652)( 5 downto  0);                                   --Write Data 1
        when 69653 => --0x11015
          localRdData( 5 downto  0)  <=  Mon.HPS(1).MDT_TC.MDT_TC(1).rd_data.rd_data_1;                   --Read Data 1
        when 69654 => --0x11016
          localRdData(31 downto  0)  <=  Mon.HPS(1).MDT_TC.MDT_TC(1).rd_data.rd_data_0;                   --Read Data 0
        when 69664 => --0x11020
          localRdData( 0)            <=  Mon.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(69664)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(69664)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(69664)( 8 downto  6);                                   --sel memory
        when 69666 => --0x11022
          localRdData( 9 downto  0)  <=  reg_data(69666)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(69666)(25 downto 16);                                   --rd_Address
        when 69667 => --0x11023
          localRdData(31 downto  0)  <=  reg_data(69667)(31 downto  0);                                   --Write Data 0
        when 69668 => --0x11024
          localRdData( 5 downto  0)  <=  reg_data(69668)( 5 downto  0);                                   --Write Data 1
        when 69669 => --0x11025
          localRdData( 5 downto  0)  <=  Mon.HPS(1).MDT_TC.MDT_TC(2).rd_data.rd_data_1;                   --Read Data 1
        when 69670 => --0x11026
          localRdData(31 downto  0)  <=  Mon.HPS(1).MDT_TC.MDT_TC(2).rd_data.rd_data_0;                   --Read Data 0
        when 69680 => --0x11030
          localRdData( 0)            <=  Mon.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(69680)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(69680)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(69680)( 8 downto  6);                                   --sel memory
        when 69682 => --0x11032
          localRdData( 9 downto  0)  <=  reg_data(69682)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(69682)(25 downto 16);                                   --rd_Address
        when 69683 => --0x11033
          localRdData(31 downto  0)  <=  reg_data(69683)(31 downto  0);                                   --Write Data 0
        when 69684 => --0x11034
          localRdData( 5 downto  0)  <=  reg_data(69684)( 5 downto  0);                                   --Write Data 1
        when 69685 => --0x11035
          localRdData( 5 downto  0)  <=  Mon.HPS(1).MDT_TC.MDT_TC(3).rd_data.rd_data_1;                   --Read Data 1
        when 69686 => --0x11036
          localRdData(31 downto  0)  <=  Mon.HPS(1).MDT_TC.MDT_TC(3).rd_data.rd_data_0;                   --Read Data 0
        when 69696 => --0x11040
          localRdData( 0)            <=  Mon.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(69696)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(69696)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(69696)( 8 downto  6);                                   --sel memory
        when 69698 => --0x11042
          localRdData( 9 downto  0)  <=  reg_data(69698)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(69698)(25 downto 16);                                   --rd_Address
        when 69699 => --0x11043
          localRdData(31 downto  0)  <=  reg_data(69699)(31 downto  0);                                   --Write Data 0
        when 69700 => --0x11044
          localRdData( 5 downto  0)  <=  reg_data(69700)( 5 downto  0);                                   --Write Data 1
        when 69701 => --0x11045
          localRdData( 5 downto  0)  <=  Mon.HPS(1).MDT_TC.MDT_TC(4).rd_data.rd_data_1;                   --Read Data 1
        when 69702 => --0x11046
          localRdData(31 downto  0)  <=  Mon.HPS(1).MDT_TC.MDT_TC(4).rd_data.rd_data_0;                   --Read Data 0
        when 69712 => --0x11050
          localRdData( 0)            <=  Mon.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(69712)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(69712)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(69712)( 8 downto  6);                                   --sel memory
        when 69714 => --0x11052
          localRdData( 9 downto  0)  <=  reg_data(69714)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(69714)(25 downto 16);                                   --rd_Address
        when 69715 => --0x11053
          localRdData(31 downto  0)  <=  reg_data(69715)(31 downto  0);                                   --Write Data 0
        when 69716 => --0x11054
          localRdData( 5 downto  0)  <=  reg_data(69716)( 5 downto  0);                                   --Write Data 1
        when 69717 => --0x11055
          localRdData( 5 downto  0)  <=  Mon.HPS(1).MDT_TC.MDT_TC(5).rd_data.rd_data_1;                   --Read Data 1
        when 69718 => --0x11056
          localRdData(31 downto  0)  <=  Mon.HPS(1).MDT_TC.MDT_TC(5).rd_data.rd_data_0;                   --Read Data 0
        when 73728 => --0x12000
          localRdData( 0)            <=  Mon.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(73728)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(73728)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(73728)( 8 downto  6);                                   --sel memory
        when 73730 => --0x12002
          localRdData( 3 downto  0)  <=  reg_data(73730)( 3 downto  0);                                   --wr_Address
          localRdData(19 downto 16)  <=  reg_data(73730)(19 downto 16);                                   --rd_Address
        when 73731 => --0x12003
          localRdData(16 downto  0)  <=  reg_data(73731)(16 downto  0);                                   --Write Data 0
        when 73732 => --0x12004
          localRdData(16 downto  0)  <=  Mon.HPS(1).MDT_T0.MDT_T0(0).rd_data.rd_data_0;                   --Read Data 0
        when 73744 => --0x12010
          localRdData( 0)            <=  Mon.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(73744)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(73744)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(73744)( 8 downto  6);                                   --sel memory
        when 73746 => --0x12012
          localRdData( 3 downto  0)  <=  reg_data(73746)( 3 downto  0);                                   --wr_Address
          localRdData(19 downto 16)  <=  reg_data(73746)(19 downto 16);                                   --rd_Address
        when 73747 => --0x12013
          localRdData(16 downto  0)  <=  reg_data(73747)(16 downto  0);                                   --Write Data 0
        when 73748 => --0x12014
          localRdData(16 downto  0)  <=  Mon.HPS(1).MDT_T0.MDT_T0(1).rd_data.rd_data_0;                   --Read Data 0
        when 73760 => --0x12020
          localRdData( 0)            <=  Mon.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(73760)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(73760)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(73760)( 8 downto  6);                                   --sel memory
        when 73762 => --0x12022
          localRdData( 3 downto  0)  <=  reg_data(73762)( 3 downto  0);                                   --wr_Address
          localRdData(19 downto 16)  <=  reg_data(73762)(19 downto 16);                                   --rd_Address
        when 73763 => --0x12023
          localRdData(16 downto  0)  <=  reg_data(73763)(16 downto  0);                                   --Write Data 0
        when 73764 => --0x12024
          localRdData(16 downto  0)  <=  Mon.HPS(1).MDT_T0.MDT_T0(2).rd_data.rd_data_0;                   --Read Data 0
        when 73776 => --0x12030
          localRdData( 0)            <=  Mon.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(73776)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(73776)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(73776)( 8 downto  6);                                   --sel memory
        when 73778 => --0x12032
          localRdData( 3 downto  0)  <=  reg_data(73778)( 3 downto  0);                                   --wr_Address
          localRdData(19 downto 16)  <=  reg_data(73778)(19 downto 16);                                   --rd_Address
        when 73779 => --0x12033
          localRdData(16 downto  0)  <=  reg_data(73779)(16 downto  0);                                   --Write Data 0
        when 73780 => --0x12034
          localRdData(16 downto  0)  <=  Mon.HPS(1).MDT_T0.MDT_T0(3).rd_data.rd_data_0;                   --Read Data 0
        when 73792 => --0x12040
          localRdData( 0)            <=  Mon.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(73792)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(73792)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(73792)( 8 downto  6);                                   --sel memory
        when 73794 => --0x12042
          localRdData( 3 downto  0)  <=  reg_data(73794)( 3 downto  0);                                   --wr_Address
          localRdData(19 downto 16)  <=  reg_data(73794)(19 downto 16);                                   --rd_Address
        when 73795 => --0x12043
          localRdData(16 downto  0)  <=  reg_data(73795)(16 downto  0);                                   --Write Data 0
        when 73796 => --0x12044
          localRdData(16 downto  0)  <=  Mon.HPS(1).MDT_T0.MDT_T0(4).rd_data.rd_data_0;                   --Read Data 0
        when 73808 => --0x12050
          localRdData( 0)            <=  Mon.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(73808)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(73808)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(73808)( 8 downto  6);                                   --sel memory
        when 73810 => --0x12052
          localRdData( 3 downto  0)  <=  reg_data(73810)( 3 downto  0);                                   --wr_Address
          localRdData(19 downto 16)  <=  reg_data(73810)(19 downto 16);                                   --rd_Address
        when 73811 => --0x12053
          localRdData(16 downto  0)  <=  reg_data(73811)(16 downto  0);                                   --Write Data 0
        when 73812 => --0x12054
          localRdData(16 downto  0)  <=  Mon.HPS(1).MDT_T0.MDT_T0(5).rd_data.rd_data_0;                   --Read Data 0
        when 77825 => --0x13001
          localRdData( 4)            <=  reg_data(77825)( 4);                                             --
          localRdData( 5)            <=  reg_data(77825)( 5);                                             --
          localRdData( 6)            <=  reg_data(77825)( 6);                                             --
        when 77840 => --0x13010
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(0).SUPER.STATUS.ENABLED;                      --
          localRdData( 1)            <=  Mon.HPS(1).HEG.HEG(0).SUPER.STATUS.READY;                        --
          localRdData( 2)            <=  Mon.HPS(1).HEG.HEG(0).SUPER.STATUS.ERROR;                        --
        when 77857 => --0x13021
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(0).SUPER.COUNTERS.SLC_PROC;                   --
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(0).SUPER.COUNTERS.HIT_PROC;                   --
        when 77858 => --0x13022
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(0).SUPER.COUNTERS.HIT_OK;                     --
        when 77860 => --0x13024
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(0).SUPER.COUNTERS.ERROR;                      --
        when 77872 => --0x13030
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_rdy;                --Read ready
          localRdData( 4)            <=  reg_data(77872)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.freeze_ena;            --freeze memory
          localRdData( 5)            <=  reg_data(77872)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(77872)( 8 downto  6);                                   --sel memory
        when 77874 => --0x13032
          localRdData( 9 downto  0)  <=  reg_data(77874)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(77874)(25 downto 16);                                   --rd_Address
        when 77875 => --0x13033
          localRdData(31 downto  0)  <=  reg_data(77875)(31 downto  0);                                   --Write Data 0
        when 77876 => --0x13034
          localRdData( 5 downto  0)  <=  reg_data(77876)( 5 downto  0);                                   --Write Data 1
        when 77877 => --0x13035
          localRdData( 5 downto  0)  <=  Mon.HPS(1).HEG.HEG(0).CTRL.ROI_TC.rd_data.rd_data_1;             --Read Data 1
        when 77878 => --0x13036
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(0).CTRL.ROI_TC.rd_data.rd_data_0;             --Read Data 0
        when 77889 => --0x13041
          localRdData( 4)            <=  reg_data(77889)( 4);                                             --
          localRdData( 5)            <=  reg_data(77889)( 5);                                             --
          localRdData( 6)            <=  reg_data(77889)( 6);                                             --
        when 77891 => --0x13043
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(77891)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(77891)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(77891)( 8 downto  6);                                   --sel memory
        when 77893 => --0x13045
          localRdData( 9 downto  0)  <=  reg_data(77893)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(77893)(25 downto 16);                                   --rd_Address
        when 77894 => --0x13046
          localRdData( 8 downto  0)  <=  reg_data(77894)( 8 downto  0);                                   --Write Data 0
        when 77896 => --0x13048
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 77905 => --0x13051
          localRdData( 4)            <=  reg_data(77905)( 4);                                             --
          localRdData( 5)            <=  reg_data(77905)( 5);                                             --
          localRdData( 6)            <=  reg_data(77905)( 6);                                             --
        when 77907 => --0x13053
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(77907)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(77907)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(77907)( 8 downto  6);                                   --sel memory
        when 77909 => --0x13055
          localRdData( 9 downto  0)  <=  reg_data(77909)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(77909)(25 downto 16);                                   --rd_Address
        when 77910 => --0x13056
          localRdData( 8 downto  0)  <=  reg_data(77910)( 8 downto  0);                                   --Write Data 0
        when 77912 => --0x13058
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 77921 => --0x13061
          localRdData( 4)            <=  reg_data(77921)( 4);                                             --
          localRdData( 5)            <=  reg_data(77921)( 5);                                             --
          localRdData( 6)            <=  reg_data(77921)( 6);                                             --
        when 77923 => --0x13063
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(77923)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(77923)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(77923)( 8 downto  6);                                   --sel memory
        when 77925 => --0x13065
          localRdData( 9 downto  0)  <=  reg_data(77925)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(77925)(25 downto 16);                                   --rd_Address
        when 77926 => --0x13066
          localRdData( 8 downto  0)  <=  reg_data(77926)( 8 downto  0);                                   --Write Data 0
        when 77928 => --0x13068
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 77937 => --0x13071
          localRdData( 4)            <=  reg_data(77937)( 4);                                             --
          localRdData( 5)            <=  reg_data(77937)( 5);                                             --
          localRdData( 6)            <=  reg_data(77937)( 6);                                             --
        when 77939 => --0x13073
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(77939)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(77939)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(77939)( 8 downto  6);                                   --sel memory
        when 77941 => --0x13075
          localRdData( 9 downto  0)  <=  reg_data(77941)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(77941)(25 downto 16);                                   --rd_Address
        when 77942 => --0x13076
          localRdData( 8 downto  0)  <=  reg_data(77942)( 8 downto  0);                                   --Write Data 0
        when 77944 => --0x13078
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 77953 => --0x13081
          localRdData( 4)            <=  reg_data(77953)( 4);                                             --
          localRdData( 5)            <=  reg_data(77953)( 5);                                             --
          localRdData( 6)            <=  reg_data(77953)( 6);                                             --
        when 77955 => --0x13083
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(77955)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(77955)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(77955)( 8 downto  6);                                   --sel memory
        when 77957 => --0x13085
          localRdData( 9 downto  0)  <=  reg_data(77957)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(77957)(25 downto 16);                                   --rd_Address
        when 77958 => --0x13086
          localRdData( 8 downto  0)  <=  reg_data(77958)( 8 downto  0);                                   --Write Data 0
        when 77960 => --0x13088
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 77969 => --0x13091
          localRdData( 4)            <=  reg_data(77969)( 4);                                             --
          localRdData( 5)            <=  reg_data(77969)( 5);                                             --
          localRdData( 6)            <=  reg_data(77969)( 6);                                             --
        when 77971 => --0x13093
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(77971)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(77971)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(77971)( 8 downto  6);                                   --sel memory
        when 77973 => --0x13095
          localRdData( 9 downto  0)  <=  reg_data(77973)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(77973)(25 downto 16);                                   --rd_Address
        when 77974 => --0x13096
          localRdData( 8 downto  0)  <=  reg_data(77974)( 8 downto  0);                                   --Write Data 0
        when 77976 => --0x13098
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 78081 => --0x13101
          localRdData( 4)            <=  reg_data(78081)( 4);                                             --
          localRdData( 5)            <=  reg_data(78081)( 5);                                             --
          localRdData( 6)            <=  reg_data(78081)( 6);                                             --
        when 78096 => --0x13110
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(1).SUPER.STATUS.ENABLED;                      --
          localRdData( 1)            <=  Mon.HPS(1).HEG.HEG(1).SUPER.STATUS.READY;                        --
          localRdData( 2)            <=  Mon.HPS(1).HEG.HEG(1).SUPER.STATUS.ERROR;                        --
        when 78113 => --0x13121
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(1).SUPER.COUNTERS.SLC_PROC;                   --
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(1).SUPER.COUNTERS.HIT_PROC;                   --
        when 78114 => --0x13122
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(1).SUPER.COUNTERS.HIT_OK;                     --
        when 78116 => --0x13124
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(1).SUPER.COUNTERS.ERROR;                      --
        when 78128 => --0x13130
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_rdy;                --Read ready
          localRdData( 4)            <=  reg_data(78128)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.freeze_ena;            --freeze memory
          localRdData( 5)            <=  reg_data(78128)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78128)( 8 downto  6);                                   --sel memory
        when 78130 => --0x13132
          localRdData( 9 downto  0)  <=  reg_data(78130)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78130)(25 downto 16);                                   --rd_Address
        when 78131 => --0x13133
          localRdData(31 downto  0)  <=  reg_data(78131)(31 downto  0);                                   --Write Data 0
        when 78132 => --0x13134
          localRdData( 5 downto  0)  <=  reg_data(78132)( 5 downto  0);                                   --Write Data 1
        when 78133 => --0x13135
          localRdData( 5 downto  0)  <=  Mon.HPS(1).HEG.HEG(1).CTRL.ROI_TC.rd_data.rd_data_1;             --Read Data 1
        when 78134 => --0x13136
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(1).CTRL.ROI_TC.rd_data.rd_data_0;             --Read Data 0
        when 78145 => --0x13141
          localRdData( 4)            <=  reg_data(78145)( 4);                                             --
          localRdData( 5)            <=  reg_data(78145)( 5);                                             --
          localRdData( 6)            <=  reg_data(78145)( 6);                                             --
        when 78147 => --0x13143
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(78147)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(78147)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78147)( 8 downto  6);                                   --sel memory
        when 78149 => --0x13145
          localRdData( 9 downto  0)  <=  reg_data(78149)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78149)(25 downto 16);                                   --rd_Address
        when 78150 => --0x13146
          localRdData( 8 downto  0)  <=  reg_data(78150)( 8 downto  0);                                   --Write Data 0
        when 78152 => --0x13148
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 78161 => --0x13151
          localRdData( 4)            <=  reg_data(78161)( 4);                                             --
          localRdData( 5)            <=  reg_data(78161)( 5);                                             --
          localRdData( 6)            <=  reg_data(78161)( 6);                                             --
        when 78163 => --0x13153
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(78163)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(78163)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78163)( 8 downto  6);                                   --sel memory
        when 78165 => --0x13155
          localRdData( 9 downto  0)  <=  reg_data(78165)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78165)(25 downto 16);                                   --rd_Address
        when 78166 => --0x13156
          localRdData( 8 downto  0)  <=  reg_data(78166)( 8 downto  0);                                   --Write Data 0
        when 78168 => --0x13158
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 78177 => --0x13161
          localRdData( 4)            <=  reg_data(78177)( 4);                                             --
          localRdData( 5)            <=  reg_data(78177)( 5);                                             --
          localRdData( 6)            <=  reg_data(78177)( 6);                                             --
        when 78179 => --0x13163
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(78179)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(78179)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78179)( 8 downto  6);                                   --sel memory
        when 78181 => --0x13165
          localRdData( 9 downto  0)  <=  reg_data(78181)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78181)(25 downto 16);                                   --rd_Address
        when 78182 => --0x13166
          localRdData( 8 downto  0)  <=  reg_data(78182)( 8 downto  0);                                   --Write Data 0
        when 78184 => --0x13168
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 78193 => --0x13171
          localRdData( 4)            <=  reg_data(78193)( 4);                                             --
          localRdData( 5)            <=  reg_data(78193)( 5);                                             --
          localRdData( 6)            <=  reg_data(78193)( 6);                                             --
        when 78195 => --0x13173
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(78195)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(78195)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78195)( 8 downto  6);                                   --sel memory
        when 78197 => --0x13175
          localRdData( 9 downto  0)  <=  reg_data(78197)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78197)(25 downto 16);                                   --rd_Address
        when 78198 => --0x13176
          localRdData( 8 downto  0)  <=  reg_data(78198)( 8 downto  0);                                   --Write Data 0
        when 78200 => --0x13178
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 78209 => --0x13181
          localRdData( 4)            <=  reg_data(78209)( 4);                                             --
          localRdData( 5)            <=  reg_data(78209)( 5);                                             --
          localRdData( 6)            <=  reg_data(78209)( 6);                                             --
        when 78211 => --0x13183
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(78211)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(78211)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78211)( 8 downto  6);                                   --sel memory
        when 78213 => --0x13185
          localRdData( 9 downto  0)  <=  reg_data(78213)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78213)(25 downto 16);                                   --rd_Address
        when 78214 => --0x13186
          localRdData( 8 downto  0)  <=  reg_data(78214)( 8 downto  0);                                   --Write Data 0
        when 78216 => --0x13188
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 78225 => --0x13191
          localRdData( 4)            <=  reg_data(78225)( 4);                                             --
          localRdData( 5)            <=  reg_data(78225)( 5);                                             --
          localRdData( 6)            <=  reg_data(78225)( 6);                                             --
        when 78227 => --0x13193
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(78227)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(78227)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78227)( 8 downto  6);                                   --sel memory
        when 78229 => --0x13195
          localRdData( 9 downto  0)  <=  reg_data(78229)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78229)(25 downto 16);                                   --rd_Address
        when 78230 => --0x13196
          localRdData( 8 downto  0)  <=  reg_data(78230)( 8 downto  0);                                   --Write Data 0
        when 78232 => --0x13198
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 78337 => --0x13201
          localRdData( 4)            <=  reg_data(78337)( 4);                                             --
          localRdData( 5)            <=  reg_data(78337)( 5);                                             --
          localRdData( 6)            <=  reg_data(78337)( 6);                                             --
        when 78352 => --0x13210
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(2).SUPER.STATUS.ENABLED;                      --
          localRdData( 1)            <=  Mon.HPS(1).HEG.HEG(2).SUPER.STATUS.READY;                        --
          localRdData( 2)            <=  Mon.HPS(1).HEG.HEG(2).SUPER.STATUS.ERROR;                        --
        when 78369 => --0x13221
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(2).SUPER.COUNTERS.SLC_PROC;                   --
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(2).SUPER.COUNTERS.HIT_PROC;                   --
        when 78370 => --0x13222
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(2).SUPER.COUNTERS.HIT_OK;                     --
        when 78372 => --0x13224
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(2).SUPER.COUNTERS.ERROR;                      --
        when 78384 => --0x13230
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_rdy;                --Read ready
          localRdData( 4)            <=  reg_data(78384)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.freeze_ena;            --freeze memory
          localRdData( 5)            <=  reg_data(78384)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78384)( 8 downto  6);                                   --sel memory
        when 78386 => --0x13232
          localRdData( 9 downto  0)  <=  reg_data(78386)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78386)(25 downto 16);                                   --rd_Address
        when 78387 => --0x13233
          localRdData(31 downto  0)  <=  reg_data(78387)(31 downto  0);                                   --Write Data 0
        when 78388 => --0x13234
          localRdData( 5 downto  0)  <=  reg_data(78388)( 5 downto  0);                                   --Write Data 1
        when 78389 => --0x13235
          localRdData( 5 downto  0)  <=  Mon.HPS(1).HEG.HEG(2).CTRL.ROI_TC.rd_data.rd_data_1;             --Read Data 1
        when 78390 => --0x13236
          localRdData(31 downto  0)  <=  Mon.HPS(1).HEG.HEG(2).CTRL.ROI_TC.rd_data.rd_data_0;             --Read Data 0
        when 78401 => --0x13241
          localRdData( 4)            <=  reg_data(78401)( 4);                                             --
          localRdData( 5)            <=  reg_data(78401)( 5);                                             --
          localRdData( 6)            <=  reg_data(78401)( 6);                                             --
        when 78403 => --0x13243
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(78403)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(78403)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78403)( 8 downto  6);                                   --sel memory
        when 78405 => --0x13245
          localRdData( 9 downto  0)  <=  reg_data(78405)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78405)(25 downto 16);                                   --rd_Address
        when 78406 => --0x13246
          localRdData( 8 downto  0)  <=  reg_data(78406)( 8 downto  0);                                   --Write Data 0
        when 78408 => --0x13248
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 78417 => --0x13251
          localRdData( 4)            <=  reg_data(78417)( 4);                                             --
          localRdData( 5)            <=  reg_data(78417)( 5);                                             --
          localRdData( 6)            <=  reg_data(78417)( 6);                                             --
        when 78419 => --0x13253
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(78419)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(78419)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78419)( 8 downto  6);                                   --sel memory
        when 78421 => --0x13255
          localRdData( 9 downto  0)  <=  reg_data(78421)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78421)(25 downto 16);                                   --rd_Address
        when 78422 => --0x13256
          localRdData( 8 downto  0)  <=  reg_data(78422)( 8 downto  0);                                   --Write Data 0
        when 78424 => --0x13258
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 78433 => --0x13261
          localRdData( 4)            <=  reg_data(78433)( 4);                                             --
          localRdData( 5)            <=  reg_data(78433)( 5);                                             --
          localRdData( 6)            <=  reg_data(78433)( 6);                                             --
        when 78435 => --0x13263
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(78435)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(78435)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78435)( 8 downto  6);                                   --sel memory
        when 78437 => --0x13265
          localRdData( 9 downto  0)  <=  reg_data(78437)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78437)(25 downto 16);                                   --rd_Address
        when 78438 => --0x13266
          localRdData( 8 downto  0)  <=  reg_data(78438)( 8 downto  0);                                   --Write Data 0
        when 78440 => --0x13268
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 78449 => --0x13271
          localRdData( 4)            <=  reg_data(78449)( 4);                                             --
          localRdData( 5)            <=  reg_data(78449)( 5);                                             --
          localRdData( 6)            <=  reg_data(78449)( 6);                                             --
        when 78451 => --0x13273
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(78451)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(78451)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78451)( 8 downto  6);                                   --sel memory
        when 78453 => --0x13275
          localRdData( 9 downto  0)  <=  reg_data(78453)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78453)(25 downto 16);                                   --rd_Address
        when 78454 => --0x13276
          localRdData( 8 downto  0)  <=  reg_data(78454)( 8 downto  0);                                   --Write Data 0
        when 78456 => --0x13278
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 78465 => --0x13281
          localRdData( 4)            <=  reg_data(78465)( 4);                                             --
          localRdData( 5)            <=  reg_data(78465)( 5);                                             --
          localRdData( 6)            <=  reg_data(78465)( 6);                                             --
        when 78467 => --0x13283
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(78467)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(78467)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78467)( 8 downto  6);                                   --sel memory
        when 78469 => --0x13285
          localRdData( 9 downto  0)  <=  reg_data(78469)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78469)(25 downto 16);                                   --rd_Address
        when 78470 => --0x13286
          localRdData( 8 downto  0)  <=  reg_data(78470)( 8 downto  0);                                   --Write Data 0
        when 78472 => --0x13288
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 78481 => --0x13291
          localRdData( 4)            <=  reg_data(78481)( 4);                                             --
          localRdData( 5)            <=  reg_data(78481)( 5);                                             --
          localRdData( 6)            <=  reg_data(78481)( 6);                                             --
        when 78483 => --0x13293
          localRdData( 0)            <=  Mon.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(78483)( 4);                                             --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(78483)( 5);                                             --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(78483)( 8 downto  6);                                   --sel memory
        when 78485 => --0x13295
          localRdData( 9 downto  0)  <=  reg_data(78485)( 9 downto  0);                                   --wr_Address
          localRdData(25 downto 16)  <=  reg_data(78485)(25 downto 16);                                   --rd_Address
        when 78486 => --0x13296
          localRdData( 8 downto  0)  <=  reg_data(78486)( 8 downto  0);                                   --Write Data 0
        when 78488 => --0x13298
          localRdData( 8 downto  0)  <=  Mon.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 81921 => --0x14001
          localRdData( 0)            <=  Mon.HPS(1).LSF.LSF(0).STATUS;                                    --
        when 81922 => --0x14002
          localRdData(13 downto  4)  <=  reg_data(81922)(13 downto  4);                                   --add some description
        when 81923 => --0x14003
          localRdData( 0)            <=  reg_data(81923)( 0);                                             --
        when 81924 => --0x14004
          localRdData(23 downto 16)  <=  reg_data(81924)(23 downto 16);                                   --
        when 81926 => --0x14006
          localRdData(31 downto  0)  <=  Mon.HPS(1).LSF.LSF(0).sb_lsf_mdt_hits_rdata_31_0;                --
        when 81927 => --0x14007
          localRdData( 8 downto  0)  <=  Mon.HPS(1).LSF.LSF(0).sb_lsf_mdt_hits_rdata_40_32;               --
        when 81937 => --0x14011
          localRdData( 0)            <=  Mon.HPS(1).LSF.LSF(1).STATUS;                                    --
        when 81938 => --0x14012
          localRdData(13 downto  4)  <=  reg_data(81938)(13 downto  4);                                   --add some description
        when 81939 => --0x14013
          localRdData( 0)            <=  reg_data(81939)( 0);                                             --
        when 81940 => --0x14014
          localRdData(23 downto 16)  <=  reg_data(81940)(23 downto 16);                                   --
        when 81942 => --0x14016
          localRdData(31 downto  0)  <=  Mon.HPS(1).LSF.LSF(1).sb_lsf_mdt_hits_rdata_31_0;                --
        when 81943 => --0x14017
          localRdData( 8 downto  0)  <=  Mon.HPS(1).LSF.LSF(1).sb_lsf_mdt_hits_rdata_40_32;               --
        when 81953 => --0x14021
          localRdData( 0)            <=  Mon.HPS(1).LSF.LSF(2).STATUS;                                    --
        when 81954 => --0x14022
          localRdData(13 downto  4)  <=  reg_data(81954)(13 downto  4);                                   --add some description
        when 81955 => --0x14023
          localRdData( 0)            <=  reg_data(81955)( 0);                                             --
        when 81956 => --0x14024
          localRdData(23 downto 16)  <=  reg_data(81956)(23 downto 16);                                   --
        when 81958 => --0x14026
          localRdData(31 downto  0)  <=  Mon.HPS(1).LSF.LSF(2).sb_lsf_mdt_hits_rdata_31_0;                --
        when 81959 => --0x14027
          localRdData( 8 downto  0)  <=  Mon.HPS(1).LSF.LSF(2).sb_lsf_mdt_hits_rdata_40_32;               --
        when 86018 => --0x15002
          localRdData( 0)            <=  Mon.HPS(1).CSF.CSF(0).STATUS.ENABLED;                            --
          localRdData( 1)            <=  Mon.HPS(1).CSF.CSF(0).STATUS.READY;                              --
          localRdData( 2)            <=  Mon.HPS(1).CSF.CSF(0).STATUS.ERROR;                              --
        when 86034 => --0x15012
          localRdData( 0)            <=  Mon.HPS(1).CSF.CSF(1).STATUS.ENABLED;                            --
          localRdData( 1)            <=  Mon.HPS(1).CSF.CSF(1).STATUS.READY;                              --
          localRdData( 2)            <=  Mon.HPS(1).CSF.CSF(1).STATUS.ERROR;                              --
        when 86050 => --0x15022
          localRdData( 0)            <=  Mon.HPS(1).CSF.CSF(2).STATUS.ENABLED;                            --
          localRdData( 1)            <=  Mon.HPS(1).CSF.CSF(2).STATUS.READY;                              --
          localRdData( 2)            <=  Mon.HPS(1).CSF.CSF(2).STATUS.ERROR;                              --
        when 131073 => --0x20001
          localRdData( 3 downto  0)  <=  reg_data(131073)( 3 downto  0);                                  --
          localRdData( 4)            <=  reg_data(131073)( 4);                                            --
          localRdData( 5)            <=  reg_data(131073)( 5);                                            --
          localRdData( 6)            <=  reg_data(131073)( 6);                                            --
        when 131074 => --0x20002
          localRdData( 0)            <=  Mon.HPS(2).SUPER.STATUS.ENABLED;                                 --
          localRdData( 1)            <=  Mon.HPS(2).SUPER.STATUS.READY;                                   --
          localRdData(11 downto  4)  <=  Mon.HPS(2).SUPER.STATUS.ERROR;                                   --
        when 135168 => --0x21000
          localRdData( 0)            <=  Mon.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(135168)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(135168)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(135168)( 8 downto  6);                                  --sel memory
        when 135170 => --0x21002
          localRdData( 9 downto  0)  <=  reg_data(135170)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(135170)(25 downto 16);                                  --rd_Address
        when 135171 => --0x21003
          localRdData(31 downto  0)  <=  reg_data(135171)(31 downto  0);                                  --Write Data 0
        when 135172 => --0x21004
          localRdData( 5 downto  0)  <=  reg_data(135172)( 5 downto  0);                                  --Write Data 1
        when 135173 => --0x21005
          localRdData( 5 downto  0)  <=  Mon.HPS(2).MDT_TC.MDT_TC(0).rd_data.rd_data_1;                   --Read Data 1
        when 135174 => --0x21006
          localRdData(31 downto  0)  <=  Mon.HPS(2).MDT_TC.MDT_TC(0).rd_data.rd_data_0;                   --Read Data 0
        when 135184 => --0x21010
          localRdData( 0)            <=  Mon.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(135184)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(135184)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(135184)( 8 downto  6);                                  --sel memory
        when 135186 => --0x21012
          localRdData( 9 downto  0)  <=  reg_data(135186)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(135186)(25 downto 16);                                  --rd_Address
        when 135187 => --0x21013
          localRdData(31 downto  0)  <=  reg_data(135187)(31 downto  0);                                  --Write Data 0
        when 135188 => --0x21014
          localRdData( 5 downto  0)  <=  reg_data(135188)( 5 downto  0);                                  --Write Data 1
        when 135189 => --0x21015
          localRdData( 5 downto  0)  <=  Mon.HPS(2).MDT_TC.MDT_TC(1).rd_data.rd_data_1;                   --Read Data 1
        when 135190 => --0x21016
          localRdData(31 downto  0)  <=  Mon.HPS(2).MDT_TC.MDT_TC(1).rd_data.rd_data_0;                   --Read Data 0
        when 135200 => --0x21020
          localRdData( 0)            <=  Mon.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(135200)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(135200)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(135200)( 8 downto  6);                                  --sel memory
        when 135202 => --0x21022
          localRdData( 9 downto  0)  <=  reg_data(135202)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(135202)(25 downto 16);                                  --rd_Address
        when 135203 => --0x21023
          localRdData(31 downto  0)  <=  reg_data(135203)(31 downto  0);                                  --Write Data 0
        when 135204 => --0x21024
          localRdData( 5 downto  0)  <=  reg_data(135204)( 5 downto  0);                                  --Write Data 1
        when 135205 => --0x21025
          localRdData( 5 downto  0)  <=  Mon.HPS(2).MDT_TC.MDT_TC(2).rd_data.rd_data_1;                   --Read Data 1
        when 135206 => --0x21026
          localRdData(31 downto  0)  <=  Mon.HPS(2).MDT_TC.MDT_TC(2).rd_data.rd_data_0;                   --Read Data 0
        when 135216 => --0x21030
          localRdData( 0)            <=  Mon.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(135216)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(135216)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(135216)( 8 downto  6);                                  --sel memory
        when 135218 => --0x21032
          localRdData( 9 downto  0)  <=  reg_data(135218)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(135218)(25 downto 16);                                  --rd_Address
        when 135219 => --0x21033
          localRdData(31 downto  0)  <=  reg_data(135219)(31 downto  0);                                  --Write Data 0
        when 135220 => --0x21034
          localRdData( 5 downto  0)  <=  reg_data(135220)( 5 downto  0);                                  --Write Data 1
        when 135221 => --0x21035
          localRdData( 5 downto  0)  <=  Mon.HPS(2).MDT_TC.MDT_TC(3).rd_data.rd_data_1;                   --Read Data 1
        when 135222 => --0x21036
          localRdData(31 downto  0)  <=  Mon.HPS(2).MDT_TC.MDT_TC(3).rd_data.rd_data_0;                   --Read Data 0
        when 135232 => --0x21040
          localRdData( 0)            <=  Mon.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(135232)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(135232)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(135232)( 8 downto  6);                                  --sel memory
        when 135234 => --0x21042
          localRdData( 9 downto  0)  <=  reg_data(135234)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(135234)(25 downto 16);                                  --rd_Address
        when 135235 => --0x21043
          localRdData(31 downto  0)  <=  reg_data(135235)(31 downto  0);                                  --Write Data 0
        when 135236 => --0x21044
          localRdData( 5 downto  0)  <=  reg_data(135236)( 5 downto  0);                                  --Write Data 1
        when 135237 => --0x21045
          localRdData( 5 downto  0)  <=  Mon.HPS(2).MDT_TC.MDT_TC(4).rd_data.rd_data_1;                   --Read Data 1
        when 135238 => --0x21046
          localRdData(31 downto  0)  <=  Mon.HPS(2).MDT_TC.MDT_TC(4).rd_data.rd_data_0;                   --Read Data 0
        when 135248 => --0x21050
          localRdData( 0)            <=  Mon.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(135248)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(135248)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(135248)( 8 downto  6);                                  --sel memory
        when 135250 => --0x21052
          localRdData( 9 downto  0)  <=  reg_data(135250)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(135250)(25 downto 16);                                  --rd_Address
        when 135251 => --0x21053
          localRdData(31 downto  0)  <=  reg_data(135251)(31 downto  0);                                  --Write Data 0
        when 135252 => --0x21054
          localRdData( 5 downto  0)  <=  reg_data(135252)( 5 downto  0);                                  --Write Data 1
        when 135253 => --0x21055
          localRdData( 5 downto  0)  <=  Mon.HPS(2).MDT_TC.MDT_TC(5).rd_data.rd_data_1;                   --Read Data 1
        when 135254 => --0x21056
          localRdData(31 downto  0)  <=  Mon.HPS(2).MDT_TC.MDT_TC(5).rd_data.rd_data_0;                   --Read Data 0
        when 139264 => --0x22000
          localRdData( 0)            <=  Mon.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(139264)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(139264)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(139264)( 8 downto  6);                                  --sel memory
        when 139266 => --0x22002
          localRdData( 3 downto  0)  <=  reg_data(139266)( 3 downto  0);                                  --wr_Address
          localRdData(19 downto 16)  <=  reg_data(139266)(19 downto 16);                                  --rd_Address
        when 139267 => --0x22003
          localRdData(16 downto  0)  <=  reg_data(139267)(16 downto  0);                                  --Write Data 0
        when 139268 => --0x22004
          localRdData(16 downto  0)  <=  Mon.HPS(2).MDT_T0.MDT_T0(0).rd_data.rd_data_0;                   --Read Data 0
        when 139280 => --0x22010
          localRdData( 0)            <=  Mon.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(139280)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(139280)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(139280)( 8 downto  6);                                  --sel memory
        when 139282 => --0x22012
          localRdData( 3 downto  0)  <=  reg_data(139282)( 3 downto  0);                                  --wr_Address
          localRdData(19 downto 16)  <=  reg_data(139282)(19 downto 16);                                  --rd_Address
        when 139283 => --0x22013
          localRdData(16 downto  0)  <=  reg_data(139283)(16 downto  0);                                  --Write Data 0
        when 139284 => --0x22014
          localRdData(16 downto  0)  <=  Mon.HPS(2).MDT_T0.MDT_T0(1).rd_data.rd_data_0;                   --Read Data 0
        when 139296 => --0x22020
          localRdData( 0)            <=  Mon.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(139296)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(139296)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(139296)( 8 downto  6);                                  --sel memory
        when 139298 => --0x22022
          localRdData( 3 downto  0)  <=  reg_data(139298)( 3 downto  0);                                  --wr_Address
          localRdData(19 downto 16)  <=  reg_data(139298)(19 downto 16);                                  --rd_Address
        when 139299 => --0x22023
          localRdData(16 downto  0)  <=  reg_data(139299)(16 downto  0);                                  --Write Data 0
        when 139300 => --0x22024
          localRdData(16 downto  0)  <=  Mon.HPS(2).MDT_T0.MDT_T0(2).rd_data.rd_data_0;                   --Read Data 0
        when 139312 => --0x22030
          localRdData( 0)            <=  Mon.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(139312)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(139312)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(139312)( 8 downto  6);                                  --sel memory
        when 139314 => --0x22032
          localRdData( 3 downto  0)  <=  reg_data(139314)( 3 downto  0);                                  --wr_Address
          localRdData(19 downto 16)  <=  reg_data(139314)(19 downto 16);                                  --rd_Address
        when 139315 => --0x22033
          localRdData(16 downto  0)  <=  reg_data(139315)(16 downto  0);                                  --Write Data 0
        when 139316 => --0x22034
          localRdData(16 downto  0)  <=  Mon.HPS(2).MDT_T0.MDT_T0(3).rd_data.rd_data_0;                   --Read Data 0
        when 139328 => --0x22040
          localRdData( 0)            <=  Mon.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(139328)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(139328)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(139328)( 8 downto  6);                                  --sel memory
        when 139330 => --0x22042
          localRdData( 3 downto  0)  <=  reg_data(139330)( 3 downto  0);                                  --wr_Address
          localRdData(19 downto 16)  <=  reg_data(139330)(19 downto 16);                                  --rd_Address
        when 139331 => --0x22043
          localRdData(16 downto  0)  <=  reg_data(139331)(16 downto  0);                                  --Write Data 0
        when 139332 => --0x22044
          localRdData(16 downto  0)  <=  Mon.HPS(2).MDT_T0.MDT_T0(4).rd_data.rd_data_0;                   --Read Data 0
        when 139344 => --0x22050
          localRdData( 0)            <=  Mon.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(139344)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(139344)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(139344)( 8 downto  6);                                  --sel memory
        when 139346 => --0x22052
          localRdData( 3 downto  0)  <=  reg_data(139346)( 3 downto  0);                                  --wr_Address
          localRdData(19 downto 16)  <=  reg_data(139346)(19 downto 16);                                  --rd_Address
        when 139347 => --0x22053
          localRdData(16 downto  0)  <=  reg_data(139347)(16 downto  0);                                  --Write Data 0
        when 139348 => --0x22054
          localRdData(16 downto  0)  <=  Mon.HPS(2).MDT_T0.MDT_T0(5).rd_data.rd_data_0;                   --Read Data 0
        when 143361 => --0x23001
          localRdData( 4)            <=  reg_data(143361)( 4);                                            --
          localRdData( 5)            <=  reg_data(143361)( 5);                                            --
          localRdData( 6)            <=  reg_data(143361)( 6);                                            --
        when 143376 => --0x23010
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(0).SUPER.STATUS.ENABLED;                      --
          localRdData( 1)            <=  Mon.HPS(2).HEG.HEG(0).SUPER.STATUS.READY;                        --
          localRdData( 2)            <=  Mon.HPS(2).HEG.HEG(0).SUPER.STATUS.ERROR;                        --
        when 143393 => --0x23021
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(0).SUPER.COUNTERS.SLC_PROC;                   --
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(0).SUPER.COUNTERS.HIT_PROC;                   --
        when 143394 => --0x23022
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(0).SUPER.COUNTERS.HIT_OK;                     --
        when 143396 => --0x23024
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(0).SUPER.COUNTERS.ERROR;                      --
        when 143408 => --0x23030
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_rdy;                --Read ready
          localRdData( 4)            <=  reg_data(143408)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.freeze_ena;            --freeze memory
          localRdData( 5)            <=  reg_data(143408)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143408)( 8 downto  6);                                  --sel memory
        when 143410 => --0x23032
          localRdData( 9 downto  0)  <=  reg_data(143410)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143410)(25 downto 16);                                  --rd_Address
        when 143411 => --0x23033
          localRdData(31 downto  0)  <=  reg_data(143411)(31 downto  0);                                  --Write Data 0
        when 143412 => --0x23034
          localRdData( 5 downto  0)  <=  reg_data(143412)( 5 downto  0);                                  --Write Data 1
        when 143413 => --0x23035
          localRdData( 5 downto  0)  <=  Mon.HPS(2).HEG.HEG(0).CTRL.ROI_TC.rd_data.rd_data_1;             --Read Data 1
        when 143414 => --0x23036
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(0).CTRL.ROI_TC.rd_data.rd_data_0;             --Read Data 0
        when 143425 => --0x23041
          localRdData( 4)            <=  reg_data(143425)( 4);                                            --
          localRdData( 5)            <=  reg_data(143425)( 5);                                            --
          localRdData( 6)            <=  reg_data(143425)( 6);                                            --
        when 143427 => --0x23043
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143427)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143427)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143427)( 8 downto  6);                                  --sel memory
        when 143429 => --0x23045
          localRdData( 9 downto  0)  <=  reg_data(143429)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143429)(25 downto 16);                                  --rd_Address
        when 143430 => --0x23046
          localRdData( 8 downto  0)  <=  reg_data(143430)( 8 downto  0);                                  --Write Data 0
        when 143432 => --0x23048
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143441 => --0x23051
          localRdData( 4)            <=  reg_data(143441)( 4);                                            --
          localRdData( 5)            <=  reg_data(143441)( 5);                                            --
          localRdData( 6)            <=  reg_data(143441)( 6);                                            --
        when 143443 => --0x23053
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143443)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143443)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143443)( 8 downto  6);                                  --sel memory
        when 143445 => --0x23055
          localRdData( 9 downto  0)  <=  reg_data(143445)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143445)(25 downto 16);                                  --rd_Address
        when 143446 => --0x23056
          localRdData( 8 downto  0)  <=  reg_data(143446)( 8 downto  0);                                  --Write Data 0
        when 143448 => --0x23058
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143457 => --0x23061
          localRdData( 4)            <=  reg_data(143457)( 4);                                            --
          localRdData( 5)            <=  reg_data(143457)( 5);                                            --
          localRdData( 6)            <=  reg_data(143457)( 6);                                            --
        when 143459 => --0x23063
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143459)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143459)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143459)( 8 downto  6);                                  --sel memory
        when 143461 => --0x23065
          localRdData( 9 downto  0)  <=  reg_data(143461)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143461)(25 downto 16);                                  --rd_Address
        when 143462 => --0x23066
          localRdData( 8 downto  0)  <=  reg_data(143462)( 8 downto  0);                                  --Write Data 0
        when 143464 => --0x23068
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143473 => --0x23071
          localRdData( 4)            <=  reg_data(143473)( 4);                                            --
          localRdData( 5)            <=  reg_data(143473)( 5);                                            --
          localRdData( 6)            <=  reg_data(143473)( 6);                                            --
        when 143475 => --0x23073
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143475)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143475)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143475)( 8 downto  6);                                  --sel memory
        when 143477 => --0x23075
          localRdData( 9 downto  0)  <=  reg_data(143477)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143477)(25 downto 16);                                  --rd_Address
        when 143478 => --0x23076
          localRdData( 8 downto  0)  <=  reg_data(143478)( 8 downto  0);                                  --Write Data 0
        when 143480 => --0x23078
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143489 => --0x23081
          localRdData( 4)            <=  reg_data(143489)( 4);                                            --
          localRdData( 5)            <=  reg_data(143489)( 5);                                            --
          localRdData( 6)            <=  reg_data(143489)( 6);                                            --
        when 143491 => --0x23083
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143491)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143491)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143491)( 8 downto  6);                                  --sel memory
        when 143493 => --0x23085
          localRdData( 9 downto  0)  <=  reg_data(143493)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143493)(25 downto 16);                                  --rd_Address
        when 143494 => --0x23086
          localRdData( 8 downto  0)  <=  reg_data(143494)( 8 downto  0);                                  --Write Data 0
        when 143496 => --0x23088
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143505 => --0x23091
          localRdData( 4)            <=  reg_data(143505)( 4);                                            --
          localRdData( 5)            <=  reg_data(143505)( 5);                                            --
          localRdData( 6)            <=  reg_data(143505)( 6);                                            --
        when 143507 => --0x23093
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143507)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143507)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143507)( 8 downto  6);                                  --sel memory
        when 143509 => --0x23095
          localRdData( 9 downto  0)  <=  reg_data(143509)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143509)(25 downto 16);                                  --rd_Address
        when 143510 => --0x23096
          localRdData( 8 downto  0)  <=  reg_data(143510)( 8 downto  0);                                  --Write Data 0
        when 143512 => --0x23098
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143617 => --0x23101
          localRdData( 4)            <=  reg_data(143617)( 4);                                            --
          localRdData( 5)            <=  reg_data(143617)( 5);                                            --
          localRdData( 6)            <=  reg_data(143617)( 6);                                            --
        when 143632 => --0x23110
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(1).SUPER.STATUS.ENABLED;                      --
          localRdData( 1)            <=  Mon.HPS(2).HEG.HEG(1).SUPER.STATUS.READY;                        --
          localRdData( 2)            <=  Mon.HPS(2).HEG.HEG(1).SUPER.STATUS.ERROR;                        --
        when 143649 => --0x23121
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(1).SUPER.COUNTERS.SLC_PROC;                   --
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(1).SUPER.COUNTERS.HIT_PROC;                   --
        when 143650 => --0x23122
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(1).SUPER.COUNTERS.HIT_OK;                     --
        when 143652 => --0x23124
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(1).SUPER.COUNTERS.ERROR;                      --
        when 143664 => --0x23130
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_rdy;                --Read ready
          localRdData( 4)            <=  reg_data(143664)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.freeze_ena;            --freeze memory
          localRdData( 5)            <=  reg_data(143664)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143664)( 8 downto  6);                                  --sel memory
        when 143666 => --0x23132
          localRdData( 9 downto  0)  <=  reg_data(143666)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143666)(25 downto 16);                                  --rd_Address
        when 143667 => --0x23133
          localRdData(31 downto  0)  <=  reg_data(143667)(31 downto  0);                                  --Write Data 0
        when 143668 => --0x23134
          localRdData( 5 downto  0)  <=  reg_data(143668)( 5 downto  0);                                  --Write Data 1
        when 143669 => --0x23135
          localRdData( 5 downto  0)  <=  Mon.HPS(2).HEG.HEG(1).CTRL.ROI_TC.rd_data.rd_data_1;             --Read Data 1
        when 143670 => --0x23136
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(1).CTRL.ROI_TC.rd_data.rd_data_0;             --Read Data 0
        when 143681 => --0x23141
          localRdData( 4)            <=  reg_data(143681)( 4);                                            --
          localRdData( 5)            <=  reg_data(143681)( 5);                                            --
          localRdData( 6)            <=  reg_data(143681)( 6);                                            --
        when 143683 => --0x23143
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143683)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143683)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143683)( 8 downto  6);                                  --sel memory
        when 143685 => --0x23145
          localRdData( 9 downto  0)  <=  reg_data(143685)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143685)(25 downto 16);                                  --rd_Address
        when 143686 => --0x23146
          localRdData( 8 downto  0)  <=  reg_data(143686)( 8 downto  0);                                  --Write Data 0
        when 143688 => --0x23148
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143697 => --0x23151
          localRdData( 4)            <=  reg_data(143697)( 4);                                            --
          localRdData( 5)            <=  reg_data(143697)( 5);                                            --
          localRdData( 6)            <=  reg_data(143697)( 6);                                            --
        when 143699 => --0x23153
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143699)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143699)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143699)( 8 downto  6);                                  --sel memory
        when 143701 => --0x23155
          localRdData( 9 downto  0)  <=  reg_data(143701)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143701)(25 downto 16);                                  --rd_Address
        when 143702 => --0x23156
          localRdData( 8 downto  0)  <=  reg_data(143702)( 8 downto  0);                                  --Write Data 0
        when 143704 => --0x23158
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143713 => --0x23161
          localRdData( 4)            <=  reg_data(143713)( 4);                                            --
          localRdData( 5)            <=  reg_data(143713)( 5);                                            --
          localRdData( 6)            <=  reg_data(143713)( 6);                                            --
        when 143715 => --0x23163
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143715)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143715)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143715)( 8 downto  6);                                  --sel memory
        when 143717 => --0x23165
          localRdData( 9 downto  0)  <=  reg_data(143717)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143717)(25 downto 16);                                  --rd_Address
        when 143718 => --0x23166
          localRdData( 8 downto  0)  <=  reg_data(143718)( 8 downto  0);                                  --Write Data 0
        when 143720 => --0x23168
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143729 => --0x23171
          localRdData( 4)            <=  reg_data(143729)( 4);                                            --
          localRdData( 5)            <=  reg_data(143729)( 5);                                            --
          localRdData( 6)            <=  reg_data(143729)( 6);                                            --
        when 143731 => --0x23173
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143731)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143731)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143731)( 8 downto  6);                                  --sel memory
        when 143733 => --0x23175
          localRdData( 9 downto  0)  <=  reg_data(143733)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143733)(25 downto 16);                                  --rd_Address
        when 143734 => --0x23176
          localRdData( 8 downto  0)  <=  reg_data(143734)( 8 downto  0);                                  --Write Data 0
        when 143736 => --0x23178
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143745 => --0x23181
          localRdData( 4)            <=  reg_data(143745)( 4);                                            --
          localRdData( 5)            <=  reg_data(143745)( 5);                                            --
          localRdData( 6)            <=  reg_data(143745)( 6);                                            --
        when 143747 => --0x23183
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143747)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143747)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143747)( 8 downto  6);                                  --sel memory
        when 143749 => --0x23185
          localRdData( 9 downto  0)  <=  reg_data(143749)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143749)(25 downto 16);                                  --rd_Address
        when 143750 => --0x23186
          localRdData( 8 downto  0)  <=  reg_data(143750)( 8 downto  0);                                  --Write Data 0
        when 143752 => --0x23188
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143761 => --0x23191
          localRdData( 4)            <=  reg_data(143761)( 4);                                            --
          localRdData( 5)            <=  reg_data(143761)( 5);                                            --
          localRdData( 6)            <=  reg_data(143761)( 6);                                            --
        when 143763 => --0x23193
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143763)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143763)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143763)( 8 downto  6);                                  --sel memory
        when 143765 => --0x23195
          localRdData( 9 downto  0)  <=  reg_data(143765)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143765)(25 downto 16);                                  --rd_Address
        when 143766 => --0x23196
          localRdData( 8 downto  0)  <=  reg_data(143766)( 8 downto  0);                                  --Write Data 0
        when 143768 => --0x23198
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143873 => --0x23201
          localRdData( 4)            <=  reg_data(143873)( 4);                                            --
          localRdData( 5)            <=  reg_data(143873)( 5);                                            --
          localRdData( 6)            <=  reg_data(143873)( 6);                                            --
        when 143888 => --0x23210
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(2).SUPER.STATUS.ENABLED;                      --
          localRdData( 1)            <=  Mon.HPS(2).HEG.HEG(2).SUPER.STATUS.READY;                        --
          localRdData( 2)            <=  Mon.HPS(2).HEG.HEG(2).SUPER.STATUS.ERROR;                        --
        when 143905 => --0x23221
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(2).SUPER.COUNTERS.SLC_PROC;                   --
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(2).SUPER.COUNTERS.HIT_PROC;                   --
        when 143906 => --0x23222
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(2).SUPER.COUNTERS.HIT_OK;                     --
        when 143908 => --0x23224
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(2).SUPER.COUNTERS.ERROR;                      --
        when 143920 => --0x23230
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_rdy;                --Read ready
          localRdData( 4)            <=  reg_data(143920)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.freeze_ena;            --freeze memory
          localRdData( 5)            <=  reg_data(143920)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143920)( 8 downto  6);                                  --sel memory
        when 143922 => --0x23232
          localRdData( 9 downto  0)  <=  reg_data(143922)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143922)(25 downto 16);                                  --rd_Address
        when 143923 => --0x23233
          localRdData(31 downto  0)  <=  reg_data(143923)(31 downto  0);                                  --Write Data 0
        when 143924 => --0x23234
          localRdData( 5 downto  0)  <=  reg_data(143924)( 5 downto  0);                                  --Write Data 1
        when 143925 => --0x23235
          localRdData( 5 downto  0)  <=  Mon.HPS(2).HEG.HEG(2).CTRL.ROI_TC.rd_data.rd_data_1;             --Read Data 1
        when 143926 => --0x23236
          localRdData(31 downto  0)  <=  Mon.HPS(2).HEG.HEG(2).CTRL.ROI_TC.rd_data.rd_data_0;             --Read Data 0
        when 143937 => --0x23241
          localRdData( 4)            <=  reg_data(143937)( 4);                                            --
          localRdData( 5)            <=  reg_data(143937)( 5);                                            --
          localRdData( 6)            <=  reg_data(143937)( 6);                                            --
        when 143939 => --0x23243
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143939)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143939)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143939)( 8 downto  6);                                  --sel memory
        when 143941 => --0x23245
          localRdData( 9 downto  0)  <=  reg_data(143941)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143941)(25 downto 16);                                  --rd_Address
        when 143942 => --0x23246
          localRdData( 8 downto  0)  <=  reg_data(143942)( 8 downto  0);                                  --Write Data 0
        when 143944 => --0x23248
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143953 => --0x23251
          localRdData( 4)            <=  reg_data(143953)( 4);                                            --
          localRdData( 5)            <=  reg_data(143953)( 5);                                            --
          localRdData( 6)            <=  reg_data(143953)( 6);                                            --
        when 143955 => --0x23253
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143955)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143955)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143955)( 8 downto  6);                                  --sel memory
        when 143957 => --0x23255
          localRdData( 9 downto  0)  <=  reg_data(143957)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143957)(25 downto 16);                                  --rd_Address
        when 143958 => --0x23256
          localRdData( 8 downto  0)  <=  reg_data(143958)( 8 downto  0);                                  --Write Data 0
        when 143960 => --0x23258
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143969 => --0x23261
          localRdData( 4)            <=  reg_data(143969)( 4);                                            --
          localRdData( 5)            <=  reg_data(143969)( 5);                                            --
          localRdData( 6)            <=  reg_data(143969)( 6);                                            --
        when 143971 => --0x23263
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143971)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143971)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143971)( 8 downto  6);                                  --sel memory
        when 143973 => --0x23265
          localRdData( 9 downto  0)  <=  reg_data(143973)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143973)(25 downto 16);                                  --rd_Address
        when 143974 => --0x23266
          localRdData( 8 downto  0)  <=  reg_data(143974)( 8 downto  0);                                  --Write Data 0
        when 143976 => --0x23268
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 143985 => --0x23271
          localRdData( 4)            <=  reg_data(143985)( 4);                                            --
          localRdData( 5)            <=  reg_data(143985)( 5);                                            --
          localRdData( 6)            <=  reg_data(143985)( 6);                                            --
        when 143987 => --0x23273
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(143987)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(143987)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(143987)( 8 downto  6);                                  --sel memory
        when 143989 => --0x23275
          localRdData( 9 downto  0)  <=  reg_data(143989)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(143989)(25 downto 16);                                  --rd_Address
        when 143990 => --0x23276
          localRdData( 8 downto  0)  <=  reg_data(143990)( 8 downto  0);                                  --Write Data 0
        when 143992 => --0x23278
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 144001 => --0x23281
          localRdData( 4)            <=  reg_data(144001)( 4);                                            --
          localRdData( 5)            <=  reg_data(144001)( 5);                                            --
          localRdData( 6)            <=  reg_data(144001)( 6);                                            --
        when 144003 => --0x23283
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(144003)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(144003)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(144003)( 8 downto  6);                                  --sel memory
        when 144005 => --0x23285
          localRdData( 9 downto  0)  <=  reg_data(144005)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(144005)(25 downto 16);                                  --rd_Address
        when 144006 => --0x23286
          localRdData( 8 downto  0)  <=  reg_data(144006)( 8 downto  0);                                  --Write Data 0
        when 144008 => --0x23288
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 144017 => --0x23291
          localRdData( 4)            <=  reg_data(144017)( 4);                                            --
          localRdData( 5)            <=  reg_data(144017)( 5);                                            --
          localRdData( 6)            <=  reg_data(144017)( 6);                                            --
        when 144019 => --0x23293
          localRdData( 0)            <=  Mon.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(144019)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(144019)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(144019)( 8 downto  6);                                  --sel memory
        when 144021 => --0x23295
          localRdData( 9 downto  0)  <=  reg_data(144021)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(144021)(25 downto 16);                                  --rd_Address
        when 144022 => --0x23296
          localRdData( 8 downto  0)  <=  reg_data(144022)( 8 downto  0);                                  --Write Data 0
        when 144024 => --0x23298
          localRdData( 8 downto  0)  <=  Mon.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 147457 => --0x24001
          localRdData( 0)            <=  Mon.HPS(2).LSF.LSF(0).STATUS;                                    --
        when 147458 => --0x24002
          localRdData(13 downto  4)  <=  reg_data(147458)(13 downto  4);                                  --add some description
        when 147459 => --0x24003
          localRdData( 0)            <=  reg_data(147459)( 0);                                            --
        when 147460 => --0x24004
          localRdData(23 downto 16)  <=  reg_data(147460)(23 downto 16);                                  --
        when 147462 => --0x24006
          localRdData(31 downto  0)  <=  Mon.HPS(2).LSF.LSF(0).sb_lsf_mdt_hits_rdata_31_0;                --
        when 147463 => --0x24007
          localRdData( 8 downto  0)  <=  Mon.HPS(2).LSF.LSF(0).sb_lsf_mdt_hits_rdata_40_32;               --
        when 147473 => --0x24011
          localRdData( 0)            <=  Mon.HPS(2).LSF.LSF(1).STATUS;                                    --
        when 147474 => --0x24012
          localRdData(13 downto  4)  <=  reg_data(147474)(13 downto  4);                                  --add some description
        when 147475 => --0x24013
          localRdData( 0)            <=  reg_data(147475)( 0);                                            --
        when 147476 => --0x24014
          localRdData(23 downto 16)  <=  reg_data(147476)(23 downto 16);                                  --
        when 147478 => --0x24016
          localRdData(31 downto  0)  <=  Mon.HPS(2).LSF.LSF(1).sb_lsf_mdt_hits_rdata_31_0;                --
        when 147479 => --0x24017
          localRdData( 8 downto  0)  <=  Mon.HPS(2).LSF.LSF(1).sb_lsf_mdt_hits_rdata_40_32;               --
        when 147489 => --0x24021
          localRdData( 0)            <=  Mon.HPS(2).LSF.LSF(2).STATUS;                                    --
        when 147490 => --0x24022
          localRdData(13 downto  4)  <=  reg_data(147490)(13 downto  4);                                  --add some description
        when 147491 => --0x24023
          localRdData( 0)            <=  reg_data(147491)( 0);                                            --
        when 147492 => --0x24024
          localRdData(23 downto 16)  <=  reg_data(147492)(23 downto 16);                                  --
        when 147494 => --0x24026
          localRdData(31 downto  0)  <=  Mon.HPS(2).LSF.LSF(2).sb_lsf_mdt_hits_rdata_31_0;                --
        when 147495 => --0x24027
          localRdData( 8 downto  0)  <=  Mon.HPS(2).LSF.LSF(2).sb_lsf_mdt_hits_rdata_40_32;               --
        when 151554 => --0x25002
          localRdData( 0)            <=  Mon.HPS(2).CSF.CSF(0).STATUS.ENABLED;                            --
          localRdData( 1)            <=  Mon.HPS(2).CSF.CSF(0).STATUS.READY;                              --
          localRdData( 2)            <=  Mon.HPS(2).CSF.CSF(0).STATUS.ERROR;                              --
        when 151570 => --0x25012
          localRdData( 0)            <=  Mon.HPS(2).CSF.CSF(1).STATUS.ENABLED;                            --
          localRdData( 1)            <=  Mon.HPS(2).CSF.CSF(1).STATUS.READY;                              --
          localRdData( 2)            <=  Mon.HPS(2).CSF.CSF(1).STATUS.ERROR;                              --
        when 151586 => --0x25022
          localRdData( 0)            <=  Mon.HPS(2).CSF.CSF(2).STATUS.ENABLED;                            --
          localRdData( 1)            <=  Mon.HPS(2).CSF.CSF(2).STATUS.READY;                              --
          localRdData( 2)            <=  Mon.HPS(2).CSF.CSF(2).STATUS.ERROR;                              --
        when 262145 => --0x40001
          localRdData( 3 downto  0)  <=  reg_data(262145)( 3 downto  0);                                  --
          localRdData( 4)            <=  reg_data(262145)( 4);                                            --
          localRdData( 5)            <=  reg_data(262145)( 5);                                            --
          localRdData( 6)            <=  reg_data(262145)( 6);                                            --
        when 262146 => --0x40002
          localRdData( 0)            <=  Mon.HPS(3).SUPER.STATUS.ENABLED;                                 --
          localRdData( 1)            <=  Mon.HPS(3).SUPER.STATUS.READY;                                   --
          localRdData(11 downto  4)  <=  Mon.HPS(3).SUPER.STATUS.ERROR;                                   --
        when 266240 => --0x41000
          localRdData( 0)            <=  Mon.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(266240)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(266240)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(266240)( 8 downto  6);                                  --sel memory
        when 266242 => --0x41002
          localRdData( 9 downto  0)  <=  reg_data(266242)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(266242)(25 downto 16);                                  --rd_Address
        when 266243 => --0x41003
          localRdData(31 downto  0)  <=  reg_data(266243)(31 downto  0);                                  --Write Data 0
        when 266244 => --0x41004
          localRdData( 5 downto  0)  <=  reg_data(266244)( 5 downto  0);                                  --Write Data 1
        when 266245 => --0x41005
          localRdData( 5 downto  0)  <=  Mon.HPS(3).MDT_TC.MDT_TC(0).rd_data.rd_data_1;                   --Read Data 1
        when 266246 => --0x41006
          localRdData(31 downto  0)  <=  Mon.HPS(3).MDT_TC.MDT_TC(0).rd_data.rd_data_0;                   --Read Data 0
        when 266256 => --0x41010
          localRdData( 0)            <=  Mon.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(266256)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(266256)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(266256)( 8 downto  6);                                  --sel memory
        when 266258 => --0x41012
          localRdData( 9 downto  0)  <=  reg_data(266258)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(266258)(25 downto 16);                                  --rd_Address
        when 266259 => --0x41013
          localRdData(31 downto  0)  <=  reg_data(266259)(31 downto  0);                                  --Write Data 0
        when 266260 => --0x41014
          localRdData( 5 downto  0)  <=  reg_data(266260)( 5 downto  0);                                  --Write Data 1
        when 266261 => --0x41015
          localRdData( 5 downto  0)  <=  Mon.HPS(3).MDT_TC.MDT_TC(1).rd_data.rd_data_1;                   --Read Data 1
        when 266262 => --0x41016
          localRdData(31 downto  0)  <=  Mon.HPS(3).MDT_TC.MDT_TC(1).rd_data.rd_data_0;                   --Read Data 0
        when 266272 => --0x41020
          localRdData( 0)            <=  Mon.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(266272)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(266272)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(266272)( 8 downto  6);                                  --sel memory
        when 266274 => --0x41022
          localRdData( 9 downto  0)  <=  reg_data(266274)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(266274)(25 downto 16);                                  --rd_Address
        when 266275 => --0x41023
          localRdData(31 downto  0)  <=  reg_data(266275)(31 downto  0);                                  --Write Data 0
        when 266276 => --0x41024
          localRdData( 5 downto  0)  <=  reg_data(266276)( 5 downto  0);                                  --Write Data 1
        when 266277 => --0x41025
          localRdData( 5 downto  0)  <=  Mon.HPS(3).MDT_TC.MDT_TC(2).rd_data.rd_data_1;                   --Read Data 1
        when 266278 => --0x41026
          localRdData(31 downto  0)  <=  Mon.HPS(3).MDT_TC.MDT_TC(2).rd_data.rd_data_0;                   --Read Data 0
        when 266288 => --0x41030
          localRdData( 0)            <=  Mon.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(266288)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(266288)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(266288)( 8 downto  6);                                  --sel memory
        when 266290 => --0x41032
          localRdData( 9 downto  0)  <=  reg_data(266290)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(266290)(25 downto 16);                                  --rd_Address
        when 266291 => --0x41033
          localRdData(31 downto  0)  <=  reg_data(266291)(31 downto  0);                                  --Write Data 0
        when 266292 => --0x41034
          localRdData( 5 downto  0)  <=  reg_data(266292)( 5 downto  0);                                  --Write Data 1
        when 266293 => --0x41035
          localRdData( 5 downto  0)  <=  Mon.HPS(3).MDT_TC.MDT_TC(3).rd_data.rd_data_1;                   --Read Data 1
        when 266294 => --0x41036
          localRdData(31 downto  0)  <=  Mon.HPS(3).MDT_TC.MDT_TC(3).rd_data.rd_data_0;                   --Read Data 0
        when 266304 => --0x41040
          localRdData( 0)            <=  Mon.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(266304)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(266304)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(266304)( 8 downto  6);                                  --sel memory
        when 266306 => --0x41042
          localRdData( 9 downto  0)  <=  reg_data(266306)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(266306)(25 downto 16);                                  --rd_Address
        when 266307 => --0x41043
          localRdData(31 downto  0)  <=  reg_data(266307)(31 downto  0);                                  --Write Data 0
        when 266308 => --0x41044
          localRdData( 5 downto  0)  <=  reg_data(266308)( 5 downto  0);                                  --Write Data 1
        when 266309 => --0x41045
          localRdData( 5 downto  0)  <=  Mon.HPS(3).MDT_TC.MDT_TC(4).rd_data.rd_data_1;                   --Read Data 1
        when 266310 => --0x41046
          localRdData(31 downto  0)  <=  Mon.HPS(3).MDT_TC.MDT_TC(4).rd_data.rd_data_0;                   --Read Data 0
        when 266320 => --0x41050
          localRdData( 0)            <=  Mon.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(266320)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(266320)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(266320)( 8 downto  6);                                  --sel memory
        when 266322 => --0x41052
          localRdData( 9 downto  0)  <=  reg_data(266322)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(266322)(25 downto 16);                                  --rd_Address
        when 266323 => --0x41053
          localRdData(31 downto  0)  <=  reg_data(266323)(31 downto  0);                                  --Write Data 0
        when 266324 => --0x41054
          localRdData( 5 downto  0)  <=  reg_data(266324)( 5 downto  0);                                  --Write Data 1
        when 266325 => --0x41055
          localRdData( 5 downto  0)  <=  Mon.HPS(3).MDT_TC.MDT_TC(5).rd_data.rd_data_1;                   --Read Data 1
        when 266326 => --0x41056
          localRdData(31 downto  0)  <=  Mon.HPS(3).MDT_TC.MDT_TC(5).rd_data.rd_data_0;                   --Read Data 0
        when 270336 => --0x42000
          localRdData( 0)            <=  Mon.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(270336)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(270336)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(270336)( 8 downto  6);                                  --sel memory
        when 270338 => --0x42002
          localRdData( 3 downto  0)  <=  reg_data(270338)( 3 downto  0);                                  --wr_Address
          localRdData(19 downto 16)  <=  reg_data(270338)(19 downto 16);                                  --rd_Address
        when 270339 => --0x42003
          localRdData(16 downto  0)  <=  reg_data(270339)(16 downto  0);                                  --Write Data 0
        when 270340 => --0x42004
          localRdData(16 downto  0)  <=  Mon.HPS(3).MDT_T0.MDT_T0(0).rd_data.rd_data_0;                   --Read Data 0
        when 270352 => --0x42010
          localRdData( 0)            <=  Mon.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(270352)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(270352)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(270352)( 8 downto  6);                                  --sel memory
        when 270354 => --0x42012
          localRdData( 3 downto  0)  <=  reg_data(270354)( 3 downto  0);                                  --wr_Address
          localRdData(19 downto 16)  <=  reg_data(270354)(19 downto 16);                                  --rd_Address
        when 270355 => --0x42013
          localRdData(16 downto  0)  <=  reg_data(270355)(16 downto  0);                                  --Write Data 0
        when 270356 => --0x42014
          localRdData(16 downto  0)  <=  Mon.HPS(3).MDT_T0.MDT_T0(1).rd_data.rd_data_0;                   --Read Data 0
        when 270368 => --0x42020
          localRdData( 0)            <=  Mon.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(270368)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(270368)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(270368)( 8 downto  6);                                  --sel memory
        when 270370 => --0x42022
          localRdData( 3 downto  0)  <=  reg_data(270370)( 3 downto  0);                                  --wr_Address
          localRdData(19 downto 16)  <=  reg_data(270370)(19 downto 16);                                  --rd_Address
        when 270371 => --0x42023
          localRdData(16 downto  0)  <=  reg_data(270371)(16 downto  0);                                  --Write Data 0
        when 270372 => --0x42024
          localRdData(16 downto  0)  <=  Mon.HPS(3).MDT_T0.MDT_T0(2).rd_data.rd_data_0;                   --Read Data 0
        when 270384 => --0x42030
          localRdData( 0)            <=  Mon.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(270384)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(270384)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(270384)( 8 downto  6);                                  --sel memory
        when 270386 => --0x42032
          localRdData( 3 downto  0)  <=  reg_data(270386)( 3 downto  0);                                  --wr_Address
          localRdData(19 downto 16)  <=  reg_data(270386)(19 downto 16);                                  --rd_Address
        when 270387 => --0x42033
          localRdData(16 downto  0)  <=  reg_data(270387)(16 downto  0);                                  --Write Data 0
        when 270388 => --0x42034
          localRdData(16 downto  0)  <=  Mon.HPS(3).MDT_T0.MDT_T0(3).rd_data.rd_data_0;                   --Read Data 0
        when 270400 => --0x42040
          localRdData( 0)            <=  Mon.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(270400)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(270400)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(270400)( 8 downto  6);                                  --sel memory
        when 270402 => --0x42042
          localRdData( 3 downto  0)  <=  reg_data(270402)( 3 downto  0);                                  --wr_Address
          localRdData(19 downto 16)  <=  reg_data(270402)(19 downto 16);                                  --rd_Address
        when 270403 => --0x42043
          localRdData(16 downto  0)  <=  reg_data(270403)(16 downto  0);                                  --Write Data 0
        when 270404 => --0x42044
          localRdData(16 downto  0)  <=  Mon.HPS(3).MDT_T0.MDT_T0(4).rd_data.rd_data_0;                   --Read Data 0
        when 270416 => --0x42050
          localRdData( 0)            <=  Mon.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.rd_rdy;                      --Read ready
          localRdData( 4)            <=  reg_data(270416)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.freeze_ena;                  --freeze memory
          localRdData( 5)            <=  reg_data(270416)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(270416)( 8 downto  6);                                  --sel memory
        when 270418 => --0x42052
          localRdData( 3 downto  0)  <=  reg_data(270418)( 3 downto  0);                                  --wr_Address
          localRdData(19 downto 16)  <=  reg_data(270418)(19 downto 16);                                  --rd_Address
        when 270419 => --0x42053
          localRdData(16 downto  0)  <=  reg_data(270419)(16 downto  0);                                  --Write Data 0
        when 270420 => --0x42054
          localRdData(16 downto  0)  <=  Mon.HPS(3).MDT_T0.MDT_T0(5).rd_data.rd_data_0;                   --Read Data 0
        when 274433 => --0x43001
          localRdData( 4)            <=  reg_data(274433)( 4);                                            --
          localRdData( 5)            <=  reg_data(274433)( 5);                                            --
          localRdData( 6)            <=  reg_data(274433)( 6);                                            --
        when 274448 => --0x43010
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(0).SUPER.STATUS.ENABLED;                      --
          localRdData( 1)            <=  Mon.HPS(3).HEG.HEG(0).SUPER.STATUS.READY;                        --
          localRdData( 2)            <=  Mon.HPS(3).HEG.HEG(0).SUPER.STATUS.ERROR;                        --
        when 274465 => --0x43021
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(0).SUPER.COUNTERS.SLC_PROC;                   --
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(0).SUPER.COUNTERS.HIT_PROC;                   --
        when 274466 => --0x43022
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(0).SUPER.COUNTERS.HIT_OK;                     --
        when 274468 => --0x43024
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(0).SUPER.COUNTERS.ERROR;                      --
        when 274480 => --0x43030
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_rdy;                --Read ready
          localRdData( 4)            <=  reg_data(274480)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.freeze_ena;            --freeze memory
          localRdData( 5)            <=  reg_data(274480)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274480)( 8 downto  6);                                  --sel memory
        when 274482 => --0x43032
          localRdData( 9 downto  0)  <=  reg_data(274482)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274482)(25 downto 16);                                  --rd_Address
        when 274483 => --0x43033
          localRdData(31 downto  0)  <=  reg_data(274483)(31 downto  0);                                  --Write Data 0
        when 274484 => --0x43034
          localRdData( 5 downto  0)  <=  reg_data(274484)( 5 downto  0);                                  --Write Data 1
        when 274485 => --0x43035
          localRdData( 5 downto  0)  <=  Mon.HPS(3).HEG.HEG(0).CTRL.ROI_TC.rd_data.rd_data_1;             --Read Data 1
        when 274486 => --0x43036
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(0).CTRL.ROI_TC.rd_data.rd_data_0;             --Read Data 0
        when 274497 => --0x43041
          localRdData( 4)            <=  reg_data(274497)( 4);                                            --
          localRdData( 5)            <=  reg_data(274497)( 5);                                            --
          localRdData( 6)            <=  reg_data(274497)( 6);                                            --
        when 274499 => --0x43043
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(274499)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(274499)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274499)( 8 downto  6);                                  --sel memory
        when 274501 => --0x43045
          localRdData( 9 downto  0)  <=  reg_data(274501)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274501)(25 downto 16);                                  --rd_Address
        when 274502 => --0x43046
          localRdData( 8 downto  0)  <=  reg_data(274502)( 8 downto  0);                                  --Write Data 0
        when 274504 => --0x43048
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 274513 => --0x43051
          localRdData( 4)            <=  reg_data(274513)( 4);                                            --
          localRdData( 5)            <=  reg_data(274513)( 5);                                            --
          localRdData( 6)            <=  reg_data(274513)( 6);                                            --
        when 274515 => --0x43053
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(274515)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(274515)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274515)( 8 downto  6);                                  --sel memory
        when 274517 => --0x43055
          localRdData( 9 downto  0)  <=  reg_data(274517)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274517)(25 downto 16);                                  --rd_Address
        when 274518 => --0x43056
          localRdData( 8 downto  0)  <=  reg_data(274518)( 8 downto  0);                                  --Write Data 0
        when 274520 => --0x43058
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 274529 => --0x43061
          localRdData( 4)            <=  reg_data(274529)( 4);                                            --
          localRdData( 5)            <=  reg_data(274529)( 5);                                            --
          localRdData( 6)            <=  reg_data(274529)( 6);                                            --
        when 274531 => --0x43063
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(274531)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(274531)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274531)( 8 downto  6);                                  --sel memory
        when 274533 => --0x43065
          localRdData( 9 downto  0)  <=  reg_data(274533)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274533)(25 downto 16);                                  --rd_Address
        when 274534 => --0x43066
          localRdData( 8 downto  0)  <=  reg_data(274534)( 8 downto  0);                                  --Write Data 0
        when 274536 => --0x43068
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 274545 => --0x43071
          localRdData( 4)            <=  reg_data(274545)( 4);                                            --
          localRdData( 5)            <=  reg_data(274545)( 5);                                            --
          localRdData( 6)            <=  reg_data(274545)( 6);                                            --
        when 274547 => --0x43073
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(274547)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(274547)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274547)( 8 downto  6);                                  --sel memory
        when 274549 => --0x43075
          localRdData( 9 downto  0)  <=  reg_data(274549)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274549)(25 downto 16);                                  --rd_Address
        when 274550 => --0x43076
          localRdData( 8 downto  0)  <=  reg_data(274550)( 8 downto  0);                                  --Write Data 0
        when 274552 => --0x43078
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 274561 => --0x43081
          localRdData( 4)            <=  reg_data(274561)( 4);                                            --
          localRdData( 5)            <=  reg_data(274561)( 5);                                            --
          localRdData( 6)            <=  reg_data(274561)( 6);                                            --
        when 274563 => --0x43083
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(274563)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(274563)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274563)( 8 downto  6);                                  --sel memory
        when 274565 => --0x43085
          localRdData( 9 downto  0)  <=  reg_data(274565)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274565)(25 downto 16);                                  --rd_Address
        when 274566 => --0x43086
          localRdData( 8 downto  0)  <=  reg_data(274566)( 8 downto  0);                                  --Write Data 0
        when 274568 => --0x43088
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 274577 => --0x43091
          localRdData( 4)            <=  reg_data(274577)( 4);                                            --
          localRdData( 5)            <=  reg_data(274577)( 5);                                            --
          localRdData( 6)            <=  reg_data(274577)( 6);                                            --
        when 274579 => --0x43093
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(274579)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(274579)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274579)( 8 downto  6);                                  --sel memory
        when 274581 => --0x43095
          localRdData( 9 downto  0)  <=  reg_data(274581)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274581)(25 downto 16);                                  --rd_Address
        when 274582 => --0x43096
          localRdData( 8 downto  0)  <=  reg_data(274582)( 8 downto  0);                                  --Write Data 0
        when 274584 => --0x43098
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 274689 => --0x43101
          localRdData( 4)            <=  reg_data(274689)( 4);                                            --
          localRdData( 5)            <=  reg_data(274689)( 5);                                            --
          localRdData( 6)            <=  reg_data(274689)( 6);                                            --
        when 274704 => --0x43110
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(1).SUPER.STATUS.ENABLED;                      --
          localRdData( 1)            <=  Mon.HPS(3).HEG.HEG(1).SUPER.STATUS.READY;                        --
          localRdData( 2)            <=  Mon.HPS(3).HEG.HEG(1).SUPER.STATUS.ERROR;                        --
        when 274721 => --0x43121
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(1).SUPER.COUNTERS.SLC_PROC;                   --
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(1).SUPER.COUNTERS.HIT_PROC;                   --
        when 274722 => --0x43122
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(1).SUPER.COUNTERS.HIT_OK;                     --
        when 274724 => --0x43124
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(1).SUPER.COUNTERS.ERROR;                      --
        when 274736 => --0x43130
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_rdy;                --Read ready
          localRdData( 4)            <=  reg_data(274736)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.freeze_ena;            --freeze memory
          localRdData( 5)            <=  reg_data(274736)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274736)( 8 downto  6);                                  --sel memory
        when 274738 => --0x43132
          localRdData( 9 downto  0)  <=  reg_data(274738)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274738)(25 downto 16);                                  --rd_Address
        when 274739 => --0x43133
          localRdData(31 downto  0)  <=  reg_data(274739)(31 downto  0);                                  --Write Data 0
        when 274740 => --0x43134
          localRdData( 5 downto  0)  <=  reg_data(274740)( 5 downto  0);                                  --Write Data 1
        when 274741 => --0x43135
          localRdData( 5 downto  0)  <=  Mon.HPS(3).HEG.HEG(1).CTRL.ROI_TC.rd_data.rd_data_1;             --Read Data 1
        when 274742 => --0x43136
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(1).CTRL.ROI_TC.rd_data.rd_data_0;             --Read Data 0
        when 274753 => --0x43141
          localRdData( 4)            <=  reg_data(274753)( 4);                                            --
          localRdData( 5)            <=  reg_data(274753)( 5);                                            --
          localRdData( 6)            <=  reg_data(274753)( 6);                                            --
        when 274755 => --0x43143
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(274755)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(274755)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274755)( 8 downto  6);                                  --sel memory
        when 274757 => --0x43145
          localRdData( 9 downto  0)  <=  reg_data(274757)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274757)(25 downto 16);                                  --rd_Address
        when 274758 => --0x43146
          localRdData( 8 downto  0)  <=  reg_data(274758)( 8 downto  0);                                  --Write Data 0
        when 274760 => --0x43148
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 274769 => --0x43151
          localRdData( 4)            <=  reg_data(274769)( 4);                                            --
          localRdData( 5)            <=  reg_data(274769)( 5);                                            --
          localRdData( 6)            <=  reg_data(274769)( 6);                                            --
        when 274771 => --0x43153
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(274771)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(274771)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274771)( 8 downto  6);                                  --sel memory
        when 274773 => --0x43155
          localRdData( 9 downto  0)  <=  reg_data(274773)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274773)(25 downto 16);                                  --rd_Address
        when 274774 => --0x43156
          localRdData( 8 downto  0)  <=  reg_data(274774)( 8 downto  0);                                  --Write Data 0
        when 274776 => --0x43158
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 274785 => --0x43161
          localRdData( 4)            <=  reg_data(274785)( 4);                                            --
          localRdData( 5)            <=  reg_data(274785)( 5);                                            --
          localRdData( 6)            <=  reg_data(274785)( 6);                                            --
        when 274787 => --0x43163
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(274787)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(274787)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274787)( 8 downto  6);                                  --sel memory
        when 274789 => --0x43165
          localRdData( 9 downto  0)  <=  reg_data(274789)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274789)(25 downto 16);                                  --rd_Address
        when 274790 => --0x43166
          localRdData( 8 downto  0)  <=  reg_data(274790)( 8 downto  0);                                  --Write Data 0
        when 274792 => --0x43168
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 274801 => --0x43171
          localRdData( 4)            <=  reg_data(274801)( 4);                                            --
          localRdData( 5)            <=  reg_data(274801)( 5);                                            --
          localRdData( 6)            <=  reg_data(274801)( 6);                                            --
        when 274803 => --0x43173
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(274803)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(274803)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274803)( 8 downto  6);                                  --sel memory
        when 274805 => --0x43175
          localRdData( 9 downto  0)  <=  reg_data(274805)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274805)(25 downto 16);                                  --rd_Address
        when 274806 => --0x43176
          localRdData( 8 downto  0)  <=  reg_data(274806)( 8 downto  0);                                  --Write Data 0
        when 274808 => --0x43178
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 274817 => --0x43181
          localRdData( 4)            <=  reg_data(274817)( 4);                                            --
          localRdData( 5)            <=  reg_data(274817)( 5);                                            --
          localRdData( 6)            <=  reg_data(274817)( 6);                                            --
        when 274819 => --0x43183
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(274819)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(274819)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274819)( 8 downto  6);                                  --sel memory
        when 274821 => --0x43185
          localRdData( 9 downto  0)  <=  reg_data(274821)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274821)(25 downto 16);                                  --rd_Address
        when 274822 => --0x43186
          localRdData( 8 downto  0)  <=  reg_data(274822)( 8 downto  0);                                  --Write Data 0
        when 274824 => --0x43188
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 274833 => --0x43191
          localRdData( 4)            <=  reg_data(274833)( 4);                                            --
          localRdData( 5)            <=  reg_data(274833)( 5);                                            --
          localRdData( 6)            <=  reg_data(274833)( 6);                                            --
        when 274835 => --0x43193
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(274835)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(274835)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274835)( 8 downto  6);                                  --sel memory
        when 274837 => --0x43195
          localRdData( 9 downto  0)  <=  reg_data(274837)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274837)(25 downto 16);                                  --rd_Address
        when 274838 => --0x43196
          localRdData( 8 downto  0)  <=  reg_data(274838)( 8 downto  0);                                  --Write Data 0
        when 274840 => --0x43198
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 274945 => --0x43201
          localRdData( 4)            <=  reg_data(274945)( 4);                                            --
          localRdData( 5)            <=  reg_data(274945)( 5);                                            --
          localRdData( 6)            <=  reg_data(274945)( 6);                                            --
        when 274960 => --0x43210
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(2).SUPER.STATUS.ENABLED;                      --
          localRdData( 1)            <=  Mon.HPS(3).HEG.HEG(2).SUPER.STATUS.READY;                        --
          localRdData( 2)            <=  Mon.HPS(3).HEG.HEG(2).SUPER.STATUS.ERROR;                        --
        when 274977 => --0x43221
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(2).SUPER.COUNTERS.SLC_PROC;                   --
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(2).SUPER.COUNTERS.HIT_PROC;                   --
        when 274978 => --0x43222
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(2).SUPER.COUNTERS.HIT_OK;                     --
        when 274980 => --0x43224
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(2).SUPER.COUNTERS.ERROR;                      --
        when 274992 => --0x43230
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_rdy;                --Read ready
          localRdData( 4)            <=  reg_data(274992)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.freeze_ena;            --freeze memory
          localRdData( 5)            <=  reg_data(274992)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(274992)( 8 downto  6);                                  --sel memory
        when 274994 => --0x43232
          localRdData( 9 downto  0)  <=  reg_data(274994)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(274994)(25 downto 16);                                  --rd_Address
        when 274995 => --0x43233
          localRdData(31 downto  0)  <=  reg_data(274995)(31 downto  0);                                  --Write Data 0
        when 274996 => --0x43234
          localRdData( 5 downto  0)  <=  reg_data(274996)( 5 downto  0);                                  --Write Data 1
        when 274997 => --0x43235
          localRdData( 5 downto  0)  <=  Mon.HPS(3).HEG.HEG(2).CTRL.ROI_TC.rd_data.rd_data_1;             --Read Data 1
        when 274998 => --0x43236
          localRdData(31 downto  0)  <=  Mon.HPS(3).HEG.HEG(2).CTRL.ROI_TC.rd_data.rd_data_0;             --Read Data 0
        when 275009 => --0x43241
          localRdData( 4)            <=  reg_data(275009)( 4);                                            --
          localRdData( 5)            <=  reg_data(275009)( 5);                                            --
          localRdData( 6)            <=  reg_data(275009)( 6);                                            --
        when 275011 => --0x43243
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(275011)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(275011)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(275011)( 8 downto  6);                                  --sel memory
        when 275013 => --0x43245
          localRdData( 9 downto  0)  <=  reg_data(275013)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(275013)(25 downto 16);                                  --rd_Address
        when 275014 => --0x43246
          localRdData( 8 downto  0)  <=  reg_data(275014)( 8 downto  0);                                  --Write Data 0
        when 275016 => --0x43248
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 275025 => --0x43251
          localRdData( 4)            <=  reg_data(275025)( 4);                                            --
          localRdData( 5)            <=  reg_data(275025)( 5);                                            --
          localRdData( 6)            <=  reg_data(275025)( 6);                                            --
        when 275027 => --0x43253
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(275027)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(275027)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(275027)( 8 downto  6);                                  --sel memory
        when 275029 => --0x43255
          localRdData( 9 downto  0)  <=  reg_data(275029)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(275029)(25 downto 16);                                  --rd_Address
        when 275030 => --0x43256
          localRdData( 8 downto  0)  <=  reg_data(275030)( 8 downto  0);                                  --Write Data 0
        when 275032 => --0x43258
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 275041 => --0x43261
          localRdData( 4)            <=  reg_data(275041)( 4);                                            --
          localRdData( 5)            <=  reg_data(275041)( 5);                                            --
          localRdData( 6)            <=  reg_data(275041)( 6);                                            --
        when 275043 => --0x43263
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(275043)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(275043)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(275043)( 8 downto  6);                                  --sel memory
        when 275045 => --0x43265
          localRdData( 9 downto  0)  <=  reg_data(275045)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(275045)(25 downto 16);                                  --rd_Address
        when 275046 => --0x43266
          localRdData( 8 downto  0)  <=  reg_data(275046)( 8 downto  0);                                  --Write Data 0
        when 275048 => --0x43268
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 275057 => --0x43271
          localRdData( 4)            <=  reg_data(275057)( 4);                                            --
          localRdData( 5)            <=  reg_data(275057)( 5);                                            --
          localRdData( 6)            <=  reg_data(275057)( 6);                                            --
        when 275059 => --0x43273
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(275059)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(275059)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(275059)( 8 downto  6);                                  --sel memory
        when 275061 => --0x43275
          localRdData( 9 downto  0)  <=  reg_data(275061)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(275061)(25 downto 16);                                  --rd_Address
        when 275062 => --0x43276
          localRdData( 8 downto  0)  <=  reg_data(275062)( 8 downto  0);                                  --Write Data 0
        when 275064 => --0x43278
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 275073 => --0x43281
          localRdData( 4)            <=  reg_data(275073)( 4);                                            --
          localRdData( 5)            <=  reg_data(275073)( 5);                                            --
          localRdData( 6)            <=  reg_data(275073)( 6);                                            --
        when 275075 => --0x43283
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(275075)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(275075)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(275075)( 8 downto  6);                                  --sel memory
        when 275077 => --0x43285
          localRdData( 9 downto  0)  <=  reg_data(275077)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(275077)(25 downto 16);                                  --rd_Address
        when 275078 => --0x43286
          localRdData( 8 downto  0)  <=  reg_data(275078)( 8 downto  0);                                  --Write Data 0
        when 275080 => --0x43288
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 275089 => --0x43291
          localRdData( 4)            <=  reg_data(275089)( 4);                                            --
          localRdData( 5)            <=  reg_data(275089)( 5);                                            --
          localRdData( 6)            <=  reg_data(275089)( 6);                                            --
        when 275091 => --0x43293
          localRdData( 0)            <=  Mon.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_rdy;          --Read ready
          localRdData( 4)            <=  reg_data(275091)( 4);                                            --flush memory to Zync
          localRdData( 5)            <=  Mon.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.freeze_ena;      --freeze memory
          localRdData( 5)            <=  reg_data(275091)( 5);                                            --freeze memory
          localRdData( 8 downto  6)  <=  reg_data(275091)( 8 downto  6);                                  --sel memory
        when 275093 => --0x43295
          localRdData( 9 downto  0)  <=  reg_data(275093)( 9 downto  0);                                  --wr_Address
          localRdData(25 downto 16)  <=  reg_data(275093)(25 downto 16);                                  --rd_Address
        when 275094 => --0x43296
          localRdData( 8 downto  0)  <=  reg_data(275094)( 8 downto  0);                                  --Write Data 0
        when 275096 => --0x43298
          localRdData( 8 downto  0)  <=  Mon.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.rd_data.rd_data_0;       --Read Data 0
        when 278529 => --0x44001
          localRdData( 0)            <=  Mon.HPS(3).LSF.LSF(0).STATUS;                                    --
        when 278530 => --0x44002
          localRdData(13 downto  4)  <=  reg_data(278530)(13 downto  4);                                  --add some description
        when 278531 => --0x44003
          localRdData( 0)            <=  reg_data(278531)( 0);                                            --
        when 278532 => --0x44004
          localRdData(23 downto 16)  <=  reg_data(278532)(23 downto 16);                                  --
        when 278534 => --0x44006
          localRdData(31 downto  0)  <=  Mon.HPS(3).LSF.LSF(0).sb_lsf_mdt_hits_rdata_31_0;                --
        when 278535 => --0x44007
          localRdData( 8 downto  0)  <=  Mon.HPS(3).LSF.LSF(0).sb_lsf_mdt_hits_rdata_40_32;               --
        when 278545 => --0x44011
          localRdData( 0)            <=  Mon.HPS(3).LSF.LSF(1).STATUS;                                    --
        when 278546 => --0x44012
          localRdData(13 downto  4)  <=  reg_data(278546)(13 downto  4);                                  --add some description
        when 278547 => --0x44013
          localRdData( 0)            <=  reg_data(278547)( 0);                                            --
        when 278548 => --0x44014
          localRdData(23 downto 16)  <=  reg_data(278548)(23 downto 16);                                  --
        when 278550 => --0x44016
          localRdData(31 downto  0)  <=  Mon.HPS(3).LSF.LSF(1).sb_lsf_mdt_hits_rdata_31_0;                --
        when 278551 => --0x44017
          localRdData( 8 downto  0)  <=  Mon.HPS(3).LSF.LSF(1).sb_lsf_mdt_hits_rdata_40_32;               --
        when 278561 => --0x44021
          localRdData( 0)            <=  Mon.HPS(3).LSF.LSF(2).STATUS;                                    --
        when 278562 => --0x44022
          localRdData(13 downto  4)  <=  reg_data(278562)(13 downto  4);                                  --add some description
        when 278563 => --0x44023
          localRdData( 0)            <=  reg_data(278563)( 0);                                            --
        when 278564 => --0x44024
          localRdData(23 downto 16)  <=  reg_data(278564)(23 downto 16);                                  --
        when 278566 => --0x44026
          localRdData(31 downto  0)  <=  Mon.HPS(3).LSF.LSF(2).sb_lsf_mdt_hits_rdata_31_0;                --
        when 278567 => --0x44027
          localRdData( 8 downto  0)  <=  Mon.HPS(3).LSF.LSF(2).sb_lsf_mdt_hits_rdata_40_32;               --
        when 282626 => --0x45002
          localRdData( 0)            <=  Mon.HPS(3).CSF.CSF(0).STATUS.ENABLED;                            --
          localRdData( 1)            <=  Mon.HPS(3).CSF.CSF(0).STATUS.READY;                              --
          localRdData( 2)            <=  Mon.HPS(3).CSF.CSF(0).STATUS.ERROR;                              --
        when 282642 => --0x45012
          localRdData( 0)            <=  Mon.HPS(3).CSF.CSF(1).STATUS.ENABLED;                            --
          localRdData( 1)            <=  Mon.HPS(3).CSF.CSF(1).STATUS.READY;                              --
          localRdData( 2)            <=  Mon.HPS(3).CSF.CSF(1).STATUS.ERROR;                              --
        when 282658 => --0x45022
          localRdData( 0)            <=  Mon.HPS(3).CSF.CSF(2).STATUS.ENABLED;                            --
          localRdData( 1)            <=  Mon.HPS(3).CSF.CSF(2).STATUS.READY;                              --
          localRdData( 2)            <=  Mon.HPS(3).CSF.CSF(2).STATUS.ERROR;                              --


          when others =>
            regRdAck <= '0';
            localRdData <= x"00000000";
        end case;
      end if;
    end if;
  end process reads;


  -------------------------------------------------------------------------------
  -- Record write decoding
  -------------------------------------------------------------------------------
  -------------------------------------------------------------------------------

  -- Register mapping to ctrl structures
  Ctrl.HPS(0).SUPER.CONFIGS.THREADS                            <=  reg_data( 1)( 3 downto  0);         
  Ctrl.HPS(0).SUPER.CONFIGS.INPUT_EN                           <=  reg_data( 1)( 4);                   
  Ctrl.HPS(0).SUPER.CONFIGS.OUTPUT_EN                          <=  reg_data( 1)( 5);                   
  Ctrl.HPS(0).SUPER.CONFIGS.FLUSH_MEM_RESET                    <=  reg_data( 1)( 6);                   
  Ctrl.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.flush_req               <=  reg_data(4096)( 4);                 
  Ctrl.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.freeze_req              <=  reg_data(4096)( 5);                 
  Ctrl.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.mem_sel                 <=  reg_data(4096)( 8 downto  6);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(0).wr_addr                         <=  reg_data(4098)( 9 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(0).rd_addr                         <=  reg_data(4098)(25 downto 16);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(0).wr_data.wr_data_0               <=  reg_data(4099)(31 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(0).wr_data.wr_data_1               <=  reg_data(4100)( 5 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.flush_req               <=  reg_data(4112)( 4);                 
  Ctrl.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.freeze_req              <=  reg_data(4112)( 5);                 
  Ctrl.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.mem_sel                 <=  reg_data(4112)( 8 downto  6);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(1).wr_addr                         <=  reg_data(4114)( 9 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(1).rd_addr                         <=  reg_data(4114)(25 downto 16);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(1).wr_data.wr_data_0               <=  reg_data(4115)(31 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(1).wr_data.wr_data_1               <=  reg_data(4116)( 5 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.flush_req               <=  reg_data(4128)( 4);                 
  Ctrl.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.freeze_req              <=  reg_data(4128)( 5);                 
  Ctrl.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.mem_sel                 <=  reg_data(4128)( 8 downto  6);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(2).wr_addr                         <=  reg_data(4130)( 9 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(2).rd_addr                         <=  reg_data(4130)(25 downto 16);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(2).wr_data.wr_data_0               <=  reg_data(4131)(31 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(2).wr_data.wr_data_1               <=  reg_data(4132)( 5 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.flush_req               <=  reg_data(4144)( 4);                 
  Ctrl.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.freeze_req              <=  reg_data(4144)( 5);                 
  Ctrl.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.mem_sel                 <=  reg_data(4144)( 8 downto  6);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(3).wr_addr                         <=  reg_data(4146)( 9 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(3).rd_addr                         <=  reg_data(4146)(25 downto 16);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(3).wr_data.wr_data_0               <=  reg_data(4147)(31 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(3).wr_data.wr_data_1               <=  reg_data(4148)( 5 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.flush_req               <=  reg_data(4160)( 4);                 
  Ctrl.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.freeze_req              <=  reg_data(4160)( 5);                 
  Ctrl.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.mem_sel                 <=  reg_data(4160)( 8 downto  6);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(4).wr_addr                         <=  reg_data(4162)( 9 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(4).rd_addr                         <=  reg_data(4162)(25 downto 16);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(4).wr_data.wr_data_0               <=  reg_data(4163)(31 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(4).wr_data.wr_data_1               <=  reg_data(4164)( 5 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.flush_req               <=  reg_data(4176)( 4);                 
  Ctrl.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.freeze_req              <=  reg_data(4176)( 5);                 
  Ctrl.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.mem_sel                 <=  reg_data(4176)( 8 downto  6);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(5).wr_addr                         <=  reg_data(4178)( 9 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(5).rd_addr                         <=  reg_data(4178)(25 downto 16);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(5).wr_data.wr_data_0               <=  reg_data(4179)(31 downto  0);       
  Ctrl.HPS(0).MDT_TC.MDT_TC(5).wr_data.wr_data_1               <=  reg_data(4180)( 5 downto  0);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.flush_req               <=  reg_data(8192)( 4);                 
  Ctrl.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.freeze_req              <=  reg_data(8192)( 5);                 
  Ctrl.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.mem_sel                 <=  reg_data(8192)( 8 downto  6);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(0).wr_addr                         <=  reg_data(8194)( 3 downto  0);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(0).rd_addr                         <=  reg_data(8194)(19 downto 16);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(0).wr_data.wr_data_0               <=  reg_data(8195)(16 downto  0);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.flush_req               <=  reg_data(8208)( 4);                 
  Ctrl.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.freeze_req              <=  reg_data(8208)( 5);                 
  Ctrl.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.mem_sel                 <=  reg_data(8208)( 8 downto  6);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(1).wr_addr                         <=  reg_data(8210)( 3 downto  0);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(1).rd_addr                         <=  reg_data(8210)(19 downto 16);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(1).wr_data.wr_data_0               <=  reg_data(8211)(16 downto  0);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.flush_req               <=  reg_data(8224)( 4);                 
  Ctrl.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.freeze_req              <=  reg_data(8224)( 5);                 
  Ctrl.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.mem_sel                 <=  reg_data(8224)( 8 downto  6);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(2).wr_addr                         <=  reg_data(8226)( 3 downto  0);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(2).rd_addr                         <=  reg_data(8226)(19 downto 16);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(2).wr_data.wr_data_0               <=  reg_data(8227)(16 downto  0);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.flush_req               <=  reg_data(8240)( 4);                 
  Ctrl.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.freeze_req              <=  reg_data(8240)( 5);                 
  Ctrl.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.mem_sel                 <=  reg_data(8240)( 8 downto  6);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(3).wr_addr                         <=  reg_data(8242)( 3 downto  0);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(3).rd_addr                         <=  reg_data(8242)(19 downto 16);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(3).wr_data.wr_data_0               <=  reg_data(8243)(16 downto  0);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.flush_req               <=  reg_data(8256)( 4);                 
  Ctrl.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.freeze_req              <=  reg_data(8256)( 5);                 
  Ctrl.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.mem_sel                 <=  reg_data(8256)( 8 downto  6);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(4).wr_addr                         <=  reg_data(8258)( 3 downto  0);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(4).rd_addr                         <=  reg_data(8258)(19 downto 16);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(4).wr_data.wr_data_0               <=  reg_data(8259)(16 downto  0);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.flush_req               <=  reg_data(8272)( 4);                 
  Ctrl.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.freeze_req              <=  reg_data(8272)( 5);                 
  Ctrl.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.mem_sel                 <=  reg_data(8272)( 8 downto  6);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(5).wr_addr                         <=  reg_data(8274)( 3 downto  0);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(5).rd_addr                         <=  reg_data(8274)(19 downto 16);       
  Ctrl.HPS(0).MDT_T0.MDT_T0(5).wr_data.wr_data_0               <=  reg_data(8275)(16 downto  0);       
  Ctrl.HPS(0).HEG.HEG(0).SUPER.CONFIGS.INPUT_EN                <=  reg_data(12289)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).SUPER.CONFIGS.OUTPUT_EN               <=  reg_data(12289)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).SUPER.CONFIGS.FLUSH_MEM_RESET         <=  reg_data(12289)( 6);                
  Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.flush_req         <=  reg_data(12336)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.freeze_req        <=  reg_data(12336)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.mem_sel           <=  reg_data(12336)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.wr_addr                   <=  reg_data(12338)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.rd_addr                   <=  reg_data(12338)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_0         <=  reg_data(12339)(31 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_1         <=  reg_data(12340)( 5 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).CONFIGS.INPUT_EN             <=  reg_data(12353)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).CONFIGS.OUTPUT_EN            <=  reg_data(12353)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12353)( 6);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12355)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12355)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12355)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_addr             <=  reg_data(12357)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.rd_addr             <=  reg_data(12357)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12358)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).CONFIGS.INPUT_EN             <=  reg_data(12369)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).CONFIGS.OUTPUT_EN            <=  reg_data(12369)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12369)( 6);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12371)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12371)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12371)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_addr             <=  reg_data(12373)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.rd_addr             <=  reg_data(12373)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12374)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).CONFIGS.INPUT_EN             <=  reg_data(12385)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).CONFIGS.OUTPUT_EN            <=  reg_data(12385)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12385)( 6);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12387)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12387)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12387)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_addr             <=  reg_data(12389)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.rd_addr             <=  reg_data(12389)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12390)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).CONFIGS.INPUT_EN             <=  reg_data(12401)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).CONFIGS.OUTPUT_EN            <=  reg_data(12401)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12401)( 6);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12403)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12403)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12403)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_addr             <=  reg_data(12405)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.rd_addr             <=  reg_data(12405)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12406)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).CONFIGS.INPUT_EN             <=  reg_data(12417)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).CONFIGS.OUTPUT_EN            <=  reg_data(12417)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12417)( 6);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12419)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12419)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12419)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_addr             <=  reg_data(12421)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.rd_addr             <=  reg_data(12421)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12422)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).CONFIGS.INPUT_EN             <=  reg_data(12433)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).CONFIGS.OUTPUT_EN            <=  reg_data(12433)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12433)( 6);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12435)( 4);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12435)( 5);                
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12435)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_addr             <=  reg_data(12437)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.rd_addr             <=  reg_data(12437)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12438)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).SUPER.CONFIGS.INPUT_EN                <=  reg_data(12545)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).SUPER.CONFIGS.OUTPUT_EN               <=  reg_data(12545)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).SUPER.CONFIGS.FLUSH_MEM_RESET         <=  reg_data(12545)( 6);                
  Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.flush_req         <=  reg_data(12592)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.freeze_req        <=  reg_data(12592)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.mem_sel           <=  reg_data(12592)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.wr_addr                   <=  reg_data(12594)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.rd_addr                   <=  reg_data(12594)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_0         <=  reg_data(12595)(31 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_1         <=  reg_data(12596)( 5 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).CONFIGS.INPUT_EN             <=  reg_data(12609)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).CONFIGS.OUTPUT_EN            <=  reg_data(12609)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12609)( 6);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12611)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12611)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12611)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_addr             <=  reg_data(12613)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.rd_addr             <=  reg_data(12613)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12614)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).CONFIGS.INPUT_EN             <=  reg_data(12625)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).CONFIGS.OUTPUT_EN            <=  reg_data(12625)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12625)( 6);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12627)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12627)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12627)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_addr             <=  reg_data(12629)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.rd_addr             <=  reg_data(12629)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12630)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).CONFIGS.INPUT_EN             <=  reg_data(12641)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).CONFIGS.OUTPUT_EN            <=  reg_data(12641)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12641)( 6);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12643)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12643)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12643)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_addr             <=  reg_data(12645)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.rd_addr             <=  reg_data(12645)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12646)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).CONFIGS.INPUT_EN             <=  reg_data(12657)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).CONFIGS.OUTPUT_EN            <=  reg_data(12657)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12657)( 6);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12659)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12659)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12659)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_addr             <=  reg_data(12661)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.rd_addr             <=  reg_data(12661)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12662)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).CONFIGS.INPUT_EN             <=  reg_data(12673)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).CONFIGS.OUTPUT_EN            <=  reg_data(12673)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12673)( 6);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12675)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12675)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12675)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_addr             <=  reg_data(12677)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.rd_addr             <=  reg_data(12677)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12678)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).CONFIGS.INPUT_EN             <=  reg_data(12689)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).CONFIGS.OUTPUT_EN            <=  reg_data(12689)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12689)( 6);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12691)( 4);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12691)( 5);                
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12691)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_addr             <=  reg_data(12693)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.rd_addr             <=  reg_data(12693)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12694)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).SUPER.CONFIGS.INPUT_EN                <=  reg_data(12801)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).SUPER.CONFIGS.OUTPUT_EN               <=  reg_data(12801)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).SUPER.CONFIGS.FLUSH_MEM_RESET         <=  reg_data(12801)( 6);                
  Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.flush_req         <=  reg_data(12848)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.freeze_req        <=  reg_data(12848)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.mem_sel           <=  reg_data(12848)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.wr_addr                   <=  reg_data(12850)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.rd_addr                   <=  reg_data(12850)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_0         <=  reg_data(12851)(31 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_1         <=  reg_data(12852)( 5 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).CONFIGS.INPUT_EN             <=  reg_data(12865)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).CONFIGS.OUTPUT_EN            <=  reg_data(12865)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12865)( 6);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12867)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12867)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12867)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_addr             <=  reg_data(12869)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.rd_addr             <=  reg_data(12869)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12870)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).CONFIGS.INPUT_EN             <=  reg_data(12881)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).CONFIGS.OUTPUT_EN            <=  reg_data(12881)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12881)( 6);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12883)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12883)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12883)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_addr             <=  reg_data(12885)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.rd_addr             <=  reg_data(12885)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12886)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).CONFIGS.INPUT_EN             <=  reg_data(12897)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).CONFIGS.OUTPUT_EN            <=  reg_data(12897)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12897)( 6);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12899)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12899)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12899)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_addr             <=  reg_data(12901)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.rd_addr             <=  reg_data(12901)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12902)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).CONFIGS.INPUT_EN             <=  reg_data(12913)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).CONFIGS.OUTPUT_EN            <=  reg_data(12913)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12913)( 6);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12915)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12915)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12915)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_addr             <=  reg_data(12917)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.rd_addr             <=  reg_data(12917)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12918)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).CONFIGS.INPUT_EN             <=  reg_data(12929)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).CONFIGS.OUTPUT_EN            <=  reg_data(12929)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12929)( 6);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12931)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12931)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12931)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_addr             <=  reg_data(12933)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.rd_addr             <=  reg_data(12933)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12934)( 8 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).CONFIGS.INPUT_EN             <=  reg_data(12945)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).CONFIGS.OUTPUT_EN            <=  reg_data(12945)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(12945)( 6);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(12947)( 4);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(12947)( 5);                
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(12947)( 8 downto  6);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_addr             <=  reg_data(12949)( 9 downto  0);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.rd_addr             <=  reg_data(12949)(25 downto 16);      
  Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(12950)( 8 downto  0);      
  Ctrl.HPS(0).LSF.LSF(0).HBA_MAX_CLOCKS                        <=  reg_data(16386)(13 downto  4);      
  Ctrl.HPS(0).LSF.LSF(0).sb_lsf_mdt_hits_freeze                <=  reg_data(16387)( 0);                
  Ctrl.HPS(0).LSF.LSF(0).sb_lsf_mdt_hits_raddr                 <=  reg_data(16388)(23 downto 16);      
  Ctrl.HPS(0).LSF.LSF(1).HBA_MAX_CLOCKS                        <=  reg_data(16402)(13 downto  4);      
  Ctrl.HPS(0).LSF.LSF(1).sb_lsf_mdt_hits_freeze                <=  reg_data(16403)( 0);                
  Ctrl.HPS(0).LSF.LSF(1).sb_lsf_mdt_hits_raddr                 <=  reg_data(16404)(23 downto 16);      
  Ctrl.HPS(0).LSF.LSF(2).HBA_MAX_CLOCKS                        <=  reg_data(16418)(13 downto  4);      
  Ctrl.HPS(0).LSF.LSF(2).sb_lsf_mdt_hits_freeze                <=  reg_data(16419)( 0);                
  Ctrl.HPS(0).LSF.LSF(2).sb_lsf_mdt_hits_raddr                 <=  reg_data(16420)(23 downto 16);      
  Ctrl.HPS(1).SUPER.CONFIGS.THREADS                            <=  reg_data(65537)( 3 downto  0);      
  Ctrl.HPS(1).SUPER.CONFIGS.INPUT_EN                           <=  reg_data(65537)( 4);                
  Ctrl.HPS(1).SUPER.CONFIGS.OUTPUT_EN                          <=  reg_data(65537)( 5);                
  Ctrl.HPS(1).SUPER.CONFIGS.FLUSH_MEM_RESET                    <=  reg_data(65537)( 6);                
  Ctrl.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.flush_req               <=  reg_data(69632)( 4);                
  Ctrl.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.freeze_req              <=  reg_data(69632)( 5);                
  Ctrl.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.mem_sel                 <=  reg_data(69632)( 8 downto  6);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(0).wr_addr                         <=  reg_data(69634)( 9 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(0).rd_addr                         <=  reg_data(69634)(25 downto 16);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(0).wr_data.wr_data_0               <=  reg_data(69635)(31 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(0).wr_data.wr_data_1               <=  reg_data(69636)( 5 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.flush_req               <=  reg_data(69648)( 4);                
  Ctrl.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.freeze_req              <=  reg_data(69648)( 5);                
  Ctrl.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.mem_sel                 <=  reg_data(69648)( 8 downto  6);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(1).wr_addr                         <=  reg_data(69650)( 9 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(1).rd_addr                         <=  reg_data(69650)(25 downto 16);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(1).wr_data.wr_data_0               <=  reg_data(69651)(31 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(1).wr_data.wr_data_1               <=  reg_data(69652)( 5 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.flush_req               <=  reg_data(69664)( 4);                
  Ctrl.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.freeze_req              <=  reg_data(69664)( 5);                
  Ctrl.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.mem_sel                 <=  reg_data(69664)( 8 downto  6);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(2).wr_addr                         <=  reg_data(69666)( 9 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(2).rd_addr                         <=  reg_data(69666)(25 downto 16);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(2).wr_data.wr_data_0               <=  reg_data(69667)(31 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(2).wr_data.wr_data_1               <=  reg_data(69668)( 5 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.flush_req               <=  reg_data(69680)( 4);                
  Ctrl.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.freeze_req              <=  reg_data(69680)( 5);                
  Ctrl.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.mem_sel                 <=  reg_data(69680)( 8 downto  6);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(3).wr_addr                         <=  reg_data(69682)( 9 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(3).rd_addr                         <=  reg_data(69682)(25 downto 16);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(3).wr_data.wr_data_0               <=  reg_data(69683)(31 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(3).wr_data.wr_data_1               <=  reg_data(69684)( 5 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.flush_req               <=  reg_data(69696)( 4);                
  Ctrl.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.freeze_req              <=  reg_data(69696)( 5);                
  Ctrl.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.mem_sel                 <=  reg_data(69696)( 8 downto  6);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(4).wr_addr                         <=  reg_data(69698)( 9 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(4).rd_addr                         <=  reg_data(69698)(25 downto 16);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(4).wr_data.wr_data_0               <=  reg_data(69699)(31 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(4).wr_data.wr_data_1               <=  reg_data(69700)( 5 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.flush_req               <=  reg_data(69712)( 4);                
  Ctrl.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.freeze_req              <=  reg_data(69712)( 5);                
  Ctrl.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.mem_sel                 <=  reg_data(69712)( 8 downto  6);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(5).wr_addr                         <=  reg_data(69714)( 9 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(5).rd_addr                         <=  reg_data(69714)(25 downto 16);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(5).wr_data.wr_data_0               <=  reg_data(69715)(31 downto  0);      
  Ctrl.HPS(1).MDT_TC.MDT_TC(5).wr_data.wr_data_1               <=  reg_data(69716)( 5 downto  0);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.flush_req               <=  reg_data(73728)( 4);                
  Ctrl.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.freeze_req              <=  reg_data(73728)( 5);                
  Ctrl.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.mem_sel                 <=  reg_data(73728)( 8 downto  6);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(0).wr_addr                         <=  reg_data(73730)( 3 downto  0);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(0).rd_addr                         <=  reg_data(73730)(19 downto 16);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(0).wr_data.wr_data_0               <=  reg_data(73731)(16 downto  0);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.flush_req               <=  reg_data(73744)( 4);                
  Ctrl.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.freeze_req              <=  reg_data(73744)( 5);                
  Ctrl.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.mem_sel                 <=  reg_data(73744)( 8 downto  6);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(1).wr_addr                         <=  reg_data(73746)( 3 downto  0);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(1).rd_addr                         <=  reg_data(73746)(19 downto 16);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(1).wr_data.wr_data_0               <=  reg_data(73747)(16 downto  0);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.flush_req               <=  reg_data(73760)( 4);                
  Ctrl.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.freeze_req              <=  reg_data(73760)( 5);                
  Ctrl.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.mem_sel                 <=  reg_data(73760)( 8 downto  6);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(2).wr_addr                         <=  reg_data(73762)( 3 downto  0);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(2).rd_addr                         <=  reg_data(73762)(19 downto 16);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(2).wr_data.wr_data_0               <=  reg_data(73763)(16 downto  0);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.flush_req               <=  reg_data(73776)( 4);                
  Ctrl.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.freeze_req              <=  reg_data(73776)( 5);                
  Ctrl.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.mem_sel                 <=  reg_data(73776)( 8 downto  6);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(3).wr_addr                         <=  reg_data(73778)( 3 downto  0);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(3).rd_addr                         <=  reg_data(73778)(19 downto 16);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(3).wr_data.wr_data_0               <=  reg_data(73779)(16 downto  0);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.flush_req               <=  reg_data(73792)( 4);                
  Ctrl.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.freeze_req              <=  reg_data(73792)( 5);                
  Ctrl.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.mem_sel                 <=  reg_data(73792)( 8 downto  6);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(4).wr_addr                         <=  reg_data(73794)( 3 downto  0);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(4).rd_addr                         <=  reg_data(73794)(19 downto 16);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(4).wr_data.wr_data_0               <=  reg_data(73795)(16 downto  0);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.flush_req               <=  reg_data(73808)( 4);                
  Ctrl.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.freeze_req              <=  reg_data(73808)( 5);                
  Ctrl.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.mem_sel                 <=  reg_data(73808)( 8 downto  6);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(5).wr_addr                         <=  reg_data(73810)( 3 downto  0);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(5).rd_addr                         <=  reg_data(73810)(19 downto 16);      
  Ctrl.HPS(1).MDT_T0.MDT_T0(5).wr_data.wr_data_0               <=  reg_data(73811)(16 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).SUPER.CONFIGS.INPUT_EN                <=  reg_data(77825)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).SUPER.CONFIGS.OUTPUT_EN               <=  reg_data(77825)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).SUPER.CONFIGS.FLUSH_MEM_RESET         <=  reg_data(77825)( 6);                
  Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.flush_req         <=  reg_data(77872)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.freeze_req        <=  reg_data(77872)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.mem_sel           <=  reg_data(77872)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.wr_addr                   <=  reg_data(77874)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.rd_addr                   <=  reg_data(77874)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_0         <=  reg_data(77875)(31 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_1         <=  reg_data(77876)( 5 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).CONFIGS.INPUT_EN             <=  reg_data(77889)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).CONFIGS.OUTPUT_EN            <=  reg_data(77889)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(77889)( 6);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(77891)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(77891)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(77891)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_addr             <=  reg_data(77893)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.rd_addr             <=  reg_data(77893)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(77894)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).CONFIGS.INPUT_EN             <=  reg_data(77905)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).CONFIGS.OUTPUT_EN            <=  reg_data(77905)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(77905)( 6);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(77907)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(77907)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(77907)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_addr             <=  reg_data(77909)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.rd_addr             <=  reg_data(77909)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(77910)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).CONFIGS.INPUT_EN             <=  reg_data(77921)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).CONFIGS.OUTPUT_EN            <=  reg_data(77921)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(77921)( 6);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(77923)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(77923)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(77923)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_addr             <=  reg_data(77925)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.rd_addr             <=  reg_data(77925)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(77926)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).CONFIGS.INPUT_EN             <=  reg_data(77937)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).CONFIGS.OUTPUT_EN            <=  reg_data(77937)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(77937)( 6);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(77939)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(77939)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(77939)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_addr             <=  reg_data(77941)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.rd_addr             <=  reg_data(77941)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(77942)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).CONFIGS.INPUT_EN             <=  reg_data(77953)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).CONFIGS.OUTPUT_EN            <=  reg_data(77953)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(77953)( 6);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(77955)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(77955)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(77955)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_addr             <=  reg_data(77957)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.rd_addr             <=  reg_data(77957)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(77958)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).CONFIGS.INPUT_EN             <=  reg_data(77969)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).CONFIGS.OUTPUT_EN            <=  reg_data(77969)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(77969)( 6);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(77971)( 4);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(77971)( 5);                
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(77971)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_addr             <=  reg_data(77973)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.rd_addr             <=  reg_data(77973)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(77974)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).SUPER.CONFIGS.INPUT_EN                <=  reg_data(78081)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).SUPER.CONFIGS.OUTPUT_EN               <=  reg_data(78081)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).SUPER.CONFIGS.FLUSH_MEM_RESET         <=  reg_data(78081)( 6);                
  Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.flush_req         <=  reg_data(78128)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.freeze_req        <=  reg_data(78128)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.mem_sel           <=  reg_data(78128)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.wr_addr                   <=  reg_data(78130)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.rd_addr                   <=  reg_data(78130)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_0         <=  reg_data(78131)(31 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_1         <=  reg_data(78132)( 5 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).CONFIGS.INPUT_EN             <=  reg_data(78145)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).CONFIGS.OUTPUT_EN            <=  reg_data(78145)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(78145)( 6);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(78147)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(78147)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(78147)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_addr             <=  reg_data(78149)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.rd_addr             <=  reg_data(78149)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(78150)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).CONFIGS.INPUT_EN             <=  reg_data(78161)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).CONFIGS.OUTPUT_EN            <=  reg_data(78161)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(78161)( 6);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(78163)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(78163)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(78163)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_addr             <=  reg_data(78165)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.rd_addr             <=  reg_data(78165)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(78166)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).CONFIGS.INPUT_EN             <=  reg_data(78177)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).CONFIGS.OUTPUT_EN            <=  reg_data(78177)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(78177)( 6);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(78179)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(78179)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(78179)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_addr             <=  reg_data(78181)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.rd_addr             <=  reg_data(78181)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(78182)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).CONFIGS.INPUT_EN             <=  reg_data(78193)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).CONFIGS.OUTPUT_EN            <=  reg_data(78193)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(78193)( 6);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(78195)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(78195)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(78195)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_addr             <=  reg_data(78197)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.rd_addr             <=  reg_data(78197)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(78198)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).CONFIGS.INPUT_EN             <=  reg_data(78209)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).CONFIGS.OUTPUT_EN            <=  reg_data(78209)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(78209)( 6);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(78211)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(78211)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(78211)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_addr             <=  reg_data(78213)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.rd_addr             <=  reg_data(78213)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(78214)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).CONFIGS.INPUT_EN             <=  reg_data(78225)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).CONFIGS.OUTPUT_EN            <=  reg_data(78225)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(78225)( 6);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(78227)( 4);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(78227)( 5);                
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(78227)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_addr             <=  reg_data(78229)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.rd_addr             <=  reg_data(78229)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(78230)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).SUPER.CONFIGS.INPUT_EN                <=  reg_data(78337)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).SUPER.CONFIGS.OUTPUT_EN               <=  reg_data(78337)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).SUPER.CONFIGS.FLUSH_MEM_RESET         <=  reg_data(78337)( 6);                
  Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.flush_req         <=  reg_data(78384)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.freeze_req        <=  reg_data(78384)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.mem_sel           <=  reg_data(78384)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.wr_addr                   <=  reg_data(78386)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.rd_addr                   <=  reg_data(78386)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_0         <=  reg_data(78387)(31 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_1         <=  reg_data(78388)( 5 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).CONFIGS.INPUT_EN             <=  reg_data(78401)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).CONFIGS.OUTPUT_EN            <=  reg_data(78401)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(78401)( 6);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(78403)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(78403)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(78403)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_addr             <=  reg_data(78405)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.rd_addr             <=  reg_data(78405)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(78406)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).CONFIGS.INPUT_EN             <=  reg_data(78417)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).CONFIGS.OUTPUT_EN            <=  reg_data(78417)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(78417)( 6);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(78419)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(78419)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(78419)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_addr             <=  reg_data(78421)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.rd_addr             <=  reg_data(78421)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(78422)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).CONFIGS.INPUT_EN             <=  reg_data(78433)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).CONFIGS.OUTPUT_EN            <=  reg_data(78433)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(78433)( 6);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(78435)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(78435)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(78435)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_addr             <=  reg_data(78437)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.rd_addr             <=  reg_data(78437)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(78438)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).CONFIGS.INPUT_EN             <=  reg_data(78449)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).CONFIGS.OUTPUT_EN            <=  reg_data(78449)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(78449)( 6);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(78451)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(78451)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(78451)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_addr             <=  reg_data(78453)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.rd_addr             <=  reg_data(78453)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(78454)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).CONFIGS.INPUT_EN             <=  reg_data(78465)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).CONFIGS.OUTPUT_EN            <=  reg_data(78465)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(78465)( 6);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(78467)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(78467)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(78467)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_addr             <=  reg_data(78469)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.rd_addr             <=  reg_data(78469)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(78470)( 8 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).CONFIGS.INPUT_EN             <=  reg_data(78481)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).CONFIGS.OUTPUT_EN            <=  reg_data(78481)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(78481)( 6);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(78483)( 4);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(78483)( 5);                
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(78483)( 8 downto  6);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_addr             <=  reg_data(78485)( 9 downto  0);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.rd_addr             <=  reg_data(78485)(25 downto 16);      
  Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(78486)( 8 downto  0);      
  Ctrl.HPS(1).LSF.LSF(0).HBA_MAX_CLOCKS                        <=  reg_data(81922)(13 downto  4);      
  Ctrl.HPS(1).LSF.LSF(0).sb_lsf_mdt_hits_freeze                <=  reg_data(81923)( 0);                
  Ctrl.HPS(1).LSF.LSF(0).sb_lsf_mdt_hits_raddr                 <=  reg_data(81924)(23 downto 16);      
  Ctrl.HPS(1).LSF.LSF(1).HBA_MAX_CLOCKS                        <=  reg_data(81938)(13 downto  4);      
  Ctrl.HPS(1).LSF.LSF(1).sb_lsf_mdt_hits_freeze                <=  reg_data(81939)( 0);                
  Ctrl.HPS(1).LSF.LSF(1).sb_lsf_mdt_hits_raddr                 <=  reg_data(81940)(23 downto 16);      
  Ctrl.HPS(1).LSF.LSF(2).HBA_MAX_CLOCKS                        <=  reg_data(81954)(13 downto  4);      
  Ctrl.HPS(1).LSF.LSF(2).sb_lsf_mdt_hits_freeze                <=  reg_data(81955)( 0);                
  Ctrl.HPS(1).LSF.LSF(2).sb_lsf_mdt_hits_raddr                 <=  reg_data(81956)(23 downto 16);      
  Ctrl.HPS(2).SUPER.CONFIGS.THREADS                            <=  reg_data(131073)( 3 downto  0);     
  Ctrl.HPS(2).SUPER.CONFIGS.INPUT_EN                           <=  reg_data(131073)( 4);               
  Ctrl.HPS(2).SUPER.CONFIGS.OUTPUT_EN                          <=  reg_data(131073)( 5);               
  Ctrl.HPS(2).SUPER.CONFIGS.FLUSH_MEM_RESET                    <=  reg_data(131073)( 6);               
  Ctrl.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.flush_req               <=  reg_data(135168)( 4);               
  Ctrl.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.freeze_req              <=  reg_data(135168)( 5);               
  Ctrl.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.mem_sel                 <=  reg_data(135168)( 8 downto  6);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(0).wr_addr                         <=  reg_data(135170)( 9 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(0).rd_addr                         <=  reg_data(135170)(25 downto 16);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(0).wr_data.wr_data_0               <=  reg_data(135171)(31 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(0).wr_data.wr_data_1               <=  reg_data(135172)( 5 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.flush_req               <=  reg_data(135184)( 4);               
  Ctrl.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.freeze_req              <=  reg_data(135184)( 5);               
  Ctrl.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.mem_sel                 <=  reg_data(135184)( 8 downto  6);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(1).wr_addr                         <=  reg_data(135186)( 9 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(1).rd_addr                         <=  reg_data(135186)(25 downto 16);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(1).wr_data.wr_data_0               <=  reg_data(135187)(31 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(1).wr_data.wr_data_1               <=  reg_data(135188)( 5 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.flush_req               <=  reg_data(135200)( 4);               
  Ctrl.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.freeze_req              <=  reg_data(135200)( 5);               
  Ctrl.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.mem_sel                 <=  reg_data(135200)( 8 downto  6);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(2).wr_addr                         <=  reg_data(135202)( 9 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(2).rd_addr                         <=  reg_data(135202)(25 downto 16);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(2).wr_data.wr_data_0               <=  reg_data(135203)(31 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(2).wr_data.wr_data_1               <=  reg_data(135204)( 5 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.flush_req               <=  reg_data(135216)( 4);               
  Ctrl.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.freeze_req              <=  reg_data(135216)( 5);               
  Ctrl.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.mem_sel                 <=  reg_data(135216)( 8 downto  6);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(3).wr_addr                         <=  reg_data(135218)( 9 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(3).rd_addr                         <=  reg_data(135218)(25 downto 16);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(3).wr_data.wr_data_0               <=  reg_data(135219)(31 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(3).wr_data.wr_data_1               <=  reg_data(135220)( 5 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.flush_req               <=  reg_data(135232)( 4);               
  Ctrl.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.freeze_req              <=  reg_data(135232)( 5);               
  Ctrl.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.mem_sel                 <=  reg_data(135232)( 8 downto  6);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(4).wr_addr                         <=  reg_data(135234)( 9 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(4).rd_addr                         <=  reg_data(135234)(25 downto 16);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(4).wr_data.wr_data_0               <=  reg_data(135235)(31 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(4).wr_data.wr_data_1               <=  reg_data(135236)( 5 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.flush_req               <=  reg_data(135248)( 4);               
  Ctrl.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.freeze_req              <=  reg_data(135248)( 5);               
  Ctrl.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.mem_sel                 <=  reg_data(135248)( 8 downto  6);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(5).wr_addr                         <=  reg_data(135250)( 9 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(5).rd_addr                         <=  reg_data(135250)(25 downto 16);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(5).wr_data.wr_data_0               <=  reg_data(135251)(31 downto  0);     
  Ctrl.HPS(2).MDT_TC.MDT_TC(5).wr_data.wr_data_1               <=  reg_data(135252)( 5 downto  0);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.flush_req               <=  reg_data(139264)( 4);               
  Ctrl.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.freeze_req              <=  reg_data(139264)( 5);               
  Ctrl.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.mem_sel                 <=  reg_data(139264)( 8 downto  6);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(0).wr_addr                         <=  reg_data(139266)( 3 downto  0);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(0).rd_addr                         <=  reg_data(139266)(19 downto 16);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(0).wr_data.wr_data_0               <=  reg_data(139267)(16 downto  0);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.flush_req               <=  reg_data(139280)( 4);               
  Ctrl.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.freeze_req              <=  reg_data(139280)( 5);               
  Ctrl.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.mem_sel                 <=  reg_data(139280)( 8 downto  6);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(1).wr_addr                         <=  reg_data(139282)( 3 downto  0);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(1).rd_addr                         <=  reg_data(139282)(19 downto 16);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(1).wr_data.wr_data_0               <=  reg_data(139283)(16 downto  0);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.flush_req               <=  reg_data(139296)( 4);               
  Ctrl.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.freeze_req              <=  reg_data(139296)( 5);               
  Ctrl.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.mem_sel                 <=  reg_data(139296)( 8 downto  6);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(2).wr_addr                         <=  reg_data(139298)( 3 downto  0);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(2).rd_addr                         <=  reg_data(139298)(19 downto 16);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(2).wr_data.wr_data_0               <=  reg_data(139299)(16 downto  0);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.flush_req               <=  reg_data(139312)( 4);               
  Ctrl.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.freeze_req              <=  reg_data(139312)( 5);               
  Ctrl.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.mem_sel                 <=  reg_data(139312)( 8 downto  6);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(3).wr_addr                         <=  reg_data(139314)( 3 downto  0);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(3).rd_addr                         <=  reg_data(139314)(19 downto 16);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(3).wr_data.wr_data_0               <=  reg_data(139315)(16 downto  0);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.flush_req               <=  reg_data(139328)( 4);               
  Ctrl.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.freeze_req              <=  reg_data(139328)( 5);               
  Ctrl.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.mem_sel                 <=  reg_data(139328)( 8 downto  6);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(4).wr_addr                         <=  reg_data(139330)( 3 downto  0);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(4).rd_addr                         <=  reg_data(139330)(19 downto 16);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(4).wr_data.wr_data_0               <=  reg_data(139331)(16 downto  0);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.flush_req               <=  reg_data(139344)( 4);               
  Ctrl.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.freeze_req              <=  reg_data(139344)( 5);               
  Ctrl.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.mem_sel                 <=  reg_data(139344)( 8 downto  6);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(5).wr_addr                         <=  reg_data(139346)( 3 downto  0);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(5).rd_addr                         <=  reg_data(139346)(19 downto 16);     
  Ctrl.HPS(2).MDT_T0.MDT_T0(5).wr_data.wr_data_0               <=  reg_data(139347)(16 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).SUPER.CONFIGS.INPUT_EN                <=  reg_data(143361)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).SUPER.CONFIGS.OUTPUT_EN               <=  reg_data(143361)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).SUPER.CONFIGS.FLUSH_MEM_RESET         <=  reg_data(143361)( 6);               
  Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.flush_req         <=  reg_data(143408)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.freeze_req        <=  reg_data(143408)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.mem_sel           <=  reg_data(143408)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.wr_addr                   <=  reg_data(143410)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.rd_addr                   <=  reg_data(143410)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_0         <=  reg_data(143411)(31 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_1         <=  reg_data(143412)( 5 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).CONFIGS.INPUT_EN             <=  reg_data(143425)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).CONFIGS.OUTPUT_EN            <=  reg_data(143425)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143425)( 6);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143427)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143427)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143427)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_addr             <=  reg_data(143429)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.rd_addr             <=  reg_data(143429)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143430)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).CONFIGS.INPUT_EN             <=  reg_data(143441)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).CONFIGS.OUTPUT_EN            <=  reg_data(143441)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143441)( 6);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143443)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143443)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143443)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_addr             <=  reg_data(143445)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.rd_addr             <=  reg_data(143445)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143446)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).CONFIGS.INPUT_EN             <=  reg_data(143457)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).CONFIGS.OUTPUT_EN            <=  reg_data(143457)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143457)( 6);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143459)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143459)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143459)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_addr             <=  reg_data(143461)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.rd_addr             <=  reg_data(143461)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143462)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).CONFIGS.INPUT_EN             <=  reg_data(143473)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).CONFIGS.OUTPUT_EN            <=  reg_data(143473)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143473)( 6);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143475)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143475)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143475)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_addr             <=  reg_data(143477)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.rd_addr             <=  reg_data(143477)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143478)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).CONFIGS.INPUT_EN             <=  reg_data(143489)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).CONFIGS.OUTPUT_EN            <=  reg_data(143489)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143489)( 6);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143491)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143491)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143491)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_addr             <=  reg_data(143493)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.rd_addr             <=  reg_data(143493)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143494)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).CONFIGS.INPUT_EN             <=  reg_data(143505)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).CONFIGS.OUTPUT_EN            <=  reg_data(143505)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143505)( 6);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143507)( 4);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143507)( 5);               
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143507)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_addr             <=  reg_data(143509)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.rd_addr             <=  reg_data(143509)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143510)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).SUPER.CONFIGS.INPUT_EN                <=  reg_data(143617)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).SUPER.CONFIGS.OUTPUT_EN               <=  reg_data(143617)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).SUPER.CONFIGS.FLUSH_MEM_RESET         <=  reg_data(143617)( 6);               
  Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.flush_req         <=  reg_data(143664)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.freeze_req        <=  reg_data(143664)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.mem_sel           <=  reg_data(143664)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.wr_addr                   <=  reg_data(143666)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.rd_addr                   <=  reg_data(143666)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_0         <=  reg_data(143667)(31 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_1         <=  reg_data(143668)( 5 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).CONFIGS.INPUT_EN             <=  reg_data(143681)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).CONFIGS.OUTPUT_EN            <=  reg_data(143681)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143681)( 6);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143683)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143683)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143683)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_addr             <=  reg_data(143685)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.rd_addr             <=  reg_data(143685)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143686)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).CONFIGS.INPUT_EN             <=  reg_data(143697)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).CONFIGS.OUTPUT_EN            <=  reg_data(143697)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143697)( 6);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143699)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143699)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143699)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_addr             <=  reg_data(143701)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.rd_addr             <=  reg_data(143701)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143702)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).CONFIGS.INPUT_EN             <=  reg_data(143713)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).CONFIGS.OUTPUT_EN            <=  reg_data(143713)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143713)( 6);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143715)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143715)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143715)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_addr             <=  reg_data(143717)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.rd_addr             <=  reg_data(143717)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143718)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).CONFIGS.INPUT_EN             <=  reg_data(143729)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).CONFIGS.OUTPUT_EN            <=  reg_data(143729)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143729)( 6);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143731)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143731)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143731)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_addr             <=  reg_data(143733)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.rd_addr             <=  reg_data(143733)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143734)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).CONFIGS.INPUT_EN             <=  reg_data(143745)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).CONFIGS.OUTPUT_EN            <=  reg_data(143745)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143745)( 6);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143747)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143747)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143747)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_addr             <=  reg_data(143749)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.rd_addr             <=  reg_data(143749)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143750)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).CONFIGS.INPUT_EN             <=  reg_data(143761)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).CONFIGS.OUTPUT_EN            <=  reg_data(143761)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143761)( 6);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143763)( 4);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143763)( 5);               
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143763)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_addr             <=  reg_data(143765)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.rd_addr             <=  reg_data(143765)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143766)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).SUPER.CONFIGS.INPUT_EN                <=  reg_data(143873)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).SUPER.CONFIGS.OUTPUT_EN               <=  reg_data(143873)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).SUPER.CONFIGS.FLUSH_MEM_RESET         <=  reg_data(143873)( 6);               
  Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.flush_req         <=  reg_data(143920)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.freeze_req        <=  reg_data(143920)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.mem_sel           <=  reg_data(143920)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.wr_addr                   <=  reg_data(143922)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.rd_addr                   <=  reg_data(143922)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_0         <=  reg_data(143923)(31 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_1         <=  reg_data(143924)( 5 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).CONFIGS.INPUT_EN             <=  reg_data(143937)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).CONFIGS.OUTPUT_EN            <=  reg_data(143937)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143937)( 6);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143939)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143939)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143939)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_addr             <=  reg_data(143941)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.rd_addr             <=  reg_data(143941)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143942)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).CONFIGS.INPUT_EN             <=  reg_data(143953)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).CONFIGS.OUTPUT_EN            <=  reg_data(143953)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143953)( 6);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143955)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143955)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143955)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_addr             <=  reg_data(143957)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.rd_addr             <=  reg_data(143957)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143958)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).CONFIGS.INPUT_EN             <=  reg_data(143969)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).CONFIGS.OUTPUT_EN            <=  reg_data(143969)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143969)( 6);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143971)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143971)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143971)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_addr             <=  reg_data(143973)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.rd_addr             <=  reg_data(143973)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143974)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).CONFIGS.INPUT_EN             <=  reg_data(143985)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).CONFIGS.OUTPUT_EN            <=  reg_data(143985)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(143985)( 6);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(143987)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(143987)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(143987)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_addr             <=  reg_data(143989)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.rd_addr             <=  reg_data(143989)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(143990)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).CONFIGS.INPUT_EN             <=  reg_data(144001)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).CONFIGS.OUTPUT_EN            <=  reg_data(144001)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(144001)( 6);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(144003)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(144003)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(144003)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_addr             <=  reg_data(144005)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.rd_addr             <=  reg_data(144005)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(144006)( 8 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).CONFIGS.INPUT_EN             <=  reg_data(144017)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).CONFIGS.OUTPUT_EN            <=  reg_data(144017)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(144017)( 6);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(144019)( 4);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(144019)( 5);               
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(144019)( 8 downto  6);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_addr             <=  reg_data(144021)( 9 downto  0);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.rd_addr             <=  reg_data(144021)(25 downto 16);     
  Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(144022)( 8 downto  0);     
  Ctrl.HPS(2).LSF.LSF(0).HBA_MAX_CLOCKS                        <=  reg_data(147458)(13 downto  4);     
  Ctrl.HPS(2).LSF.LSF(0).sb_lsf_mdt_hits_freeze                <=  reg_data(147459)( 0);               
  Ctrl.HPS(2).LSF.LSF(0).sb_lsf_mdt_hits_raddr                 <=  reg_data(147460)(23 downto 16);     
  Ctrl.HPS(2).LSF.LSF(1).HBA_MAX_CLOCKS                        <=  reg_data(147474)(13 downto  4);     
  Ctrl.HPS(2).LSF.LSF(1).sb_lsf_mdt_hits_freeze                <=  reg_data(147475)( 0);               
  Ctrl.HPS(2).LSF.LSF(1).sb_lsf_mdt_hits_raddr                 <=  reg_data(147476)(23 downto 16);     
  Ctrl.HPS(2).LSF.LSF(2).HBA_MAX_CLOCKS                        <=  reg_data(147490)(13 downto  4);     
  Ctrl.HPS(2).LSF.LSF(2).sb_lsf_mdt_hits_freeze                <=  reg_data(147491)( 0);               
  Ctrl.HPS(2).LSF.LSF(2).sb_lsf_mdt_hits_raddr                 <=  reg_data(147492)(23 downto 16);     
  Ctrl.HPS(3).SUPER.CONFIGS.THREADS                            <=  reg_data(262145)( 3 downto  0);     
  Ctrl.HPS(3).SUPER.CONFIGS.INPUT_EN                           <=  reg_data(262145)( 4);               
  Ctrl.HPS(3).SUPER.CONFIGS.OUTPUT_EN                          <=  reg_data(262145)( 5);               
  Ctrl.HPS(3).SUPER.CONFIGS.FLUSH_MEM_RESET                    <=  reg_data(262145)( 6);               
  Ctrl.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.flush_req               <=  reg_data(266240)( 4);               
  Ctrl.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.freeze_req              <=  reg_data(266240)( 5);               
  Ctrl.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.mem_sel                 <=  reg_data(266240)( 8 downto  6);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(0).wr_addr                         <=  reg_data(266242)( 9 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(0).rd_addr                         <=  reg_data(266242)(25 downto 16);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(0).wr_data.wr_data_0               <=  reg_data(266243)(31 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(0).wr_data.wr_data_1               <=  reg_data(266244)( 5 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.flush_req               <=  reg_data(266256)( 4);               
  Ctrl.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.freeze_req              <=  reg_data(266256)( 5);               
  Ctrl.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.mem_sel                 <=  reg_data(266256)( 8 downto  6);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(1).wr_addr                         <=  reg_data(266258)( 9 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(1).rd_addr                         <=  reg_data(266258)(25 downto 16);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(1).wr_data.wr_data_0               <=  reg_data(266259)(31 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(1).wr_data.wr_data_1               <=  reg_data(266260)( 5 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.flush_req               <=  reg_data(266272)( 4);               
  Ctrl.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.freeze_req              <=  reg_data(266272)( 5);               
  Ctrl.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.mem_sel                 <=  reg_data(266272)( 8 downto  6);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(2).wr_addr                         <=  reg_data(266274)( 9 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(2).rd_addr                         <=  reg_data(266274)(25 downto 16);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(2).wr_data.wr_data_0               <=  reg_data(266275)(31 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(2).wr_data.wr_data_1               <=  reg_data(266276)( 5 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.flush_req               <=  reg_data(266288)( 4);               
  Ctrl.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.freeze_req              <=  reg_data(266288)( 5);               
  Ctrl.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.mem_sel                 <=  reg_data(266288)( 8 downto  6);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(3).wr_addr                         <=  reg_data(266290)( 9 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(3).rd_addr                         <=  reg_data(266290)(25 downto 16);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(3).wr_data.wr_data_0               <=  reg_data(266291)(31 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(3).wr_data.wr_data_1               <=  reg_data(266292)( 5 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.flush_req               <=  reg_data(266304)( 4);               
  Ctrl.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.freeze_req              <=  reg_data(266304)( 5);               
  Ctrl.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.mem_sel                 <=  reg_data(266304)( 8 downto  6);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(4).wr_addr                         <=  reg_data(266306)( 9 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(4).rd_addr                         <=  reg_data(266306)(25 downto 16);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(4).wr_data.wr_data_0               <=  reg_data(266307)(31 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(4).wr_data.wr_data_1               <=  reg_data(266308)( 5 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.flush_req               <=  reg_data(266320)( 4);               
  Ctrl.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.freeze_req              <=  reg_data(266320)( 5);               
  Ctrl.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.mem_sel                 <=  reg_data(266320)( 8 downto  6);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(5).wr_addr                         <=  reg_data(266322)( 9 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(5).rd_addr                         <=  reg_data(266322)(25 downto 16);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(5).wr_data.wr_data_0               <=  reg_data(266323)(31 downto  0);     
  Ctrl.HPS(3).MDT_TC.MDT_TC(5).wr_data.wr_data_1               <=  reg_data(266324)( 5 downto  0);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.flush_req               <=  reg_data(270336)( 4);               
  Ctrl.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.freeze_req              <=  reg_data(270336)( 5);               
  Ctrl.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.mem_sel                 <=  reg_data(270336)( 8 downto  6);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(0).wr_addr                         <=  reg_data(270338)( 3 downto  0);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(0).rd_addr                         <=  reg_data(270338)(19 downto 16);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(0).wr_data.wr_data_0               <=  reg_data(270339)(16 downto  0);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.flush_req               <=  reg_data(270352)( 4);               
  Ctrl.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.freeze_req              <=  reg_data(270352)( 5);               
  Ctrl.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.mem_sel                 <=  reg_data(270352)( 8 downto  6);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(1).wr_addr                         <=  reg_data(270354)( 3 downto  0);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(1).rd_addr                         <=  reg_data(270354)(19 downto 16);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(1).wr_data.wr_data_0               <=  reg_data(270355)(16 downto  0);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.flush_req               <=  reg_data(270368)( 4);               
  Ctrl.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.freeze_req              <=  reg_data(270368)( 5);               
  Ctrl.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.mem_sel                 <=  reg_data(270368)( 8 downto  6);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(2).wr_addr                         <=  reg_data(270370)( 3 downto  0);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(2).rd_addr                         <=  reg_data(270370)(19 downto 16);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(2).wr_data.wr_data_0               <=  reg_data(270371)(16 downto  0);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.flush_req               <=  reg_data(270384)( 4);               
  Ctrl.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.freeze_req              <=  reg_data(270384)( 5);               
  Ctrl.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.mem_sel                 <=  reg_data(270384)( 8 downto  6);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(3).wr_addr                         <=  reg_data(270386)( 3 downto  0);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(3).rd_addr                         <=  reg_data(270386)(19 downto 16);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(3).wr_data.wr_data_0               <=  reg_data(270387)(16 downto  0);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.flush_req               <=  reg_data(270400)( 4);               
  Ctrl.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.freeze_req              <=  reg_data(270400)( 5);               
  Ctrl.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.mem_sel                 <=  reg_data(270400)( 8 downto  6);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(4).wr_addr                         <=  reg_data(270402)( 3 downto  0);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(4).rd_addr                         <=  reg_data(270402)(19 downto 16);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(4).wr_data.wr_data_0               <=  reg_data(270403)(16 downto  0);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.flush_req               <=  reg_data(270416)( 4);               
  Ctrl.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.freeze_req              <=  reg_data(270416)( 5);               
  Ctrl.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.mem_sel                 <=  reg_data(270416)( 8 downto  6);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(5).wr_addr                         <=  reg_data(270418)( 3 downto  0);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(5).rd_addr                         <=  reg_data(270418)(19 downto 16);     
  Ctrl.HPS(3).MDT_T0.MDT_T0(5).wr_data.wr_data_0               <=  reg_data(270419)(16 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).SUPER.CONFIGS.INPUT_EN                <=  reg_data(274433)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).SUPER.CONFIGS.OUTPUT_EN               <=  reg_data(274433)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).SUPER.CONFIGS.FLUSH_MEM_RESET         <=  reg_data(274433)( 6);               
  Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.flush_req         <=  reg_data(274480)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.freeze_req        <=  reg_data(274480)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.mem_sel           <=  reg_data(274480)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.wr_addr                   <=  reg_data(274482)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.rd_addr                   <=  reg_data(274482)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_0         <=  reg_data(274483)(31 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_1         <=  reg_data(274484)( 5 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).CONFIGS.INPUT_EN             <=  reg_data(274497)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).CONFIGS.OUTPUT_EN            <=  reg_data(274497)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(274497)( 6);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(274499)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(274499)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(274499)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_addr             <=  reg_data(274501)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.rd_addr             <=  reg_data(274501)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(274502)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).CONFIGS.INPUT_EN             <=  reg_data(274513)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).CONFIGS.OUTPUT_EN            <=  reg_data(274513)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(274513)( 6);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(274515)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(274515)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(274515)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_addr             <=  reg_data(274517)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.rd_addr             <=  reg_data(274517)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(274518)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).CONFIGS.INPUT_EN             <=  reg_data(274529)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).CONFIGS.OUTPUT_EN            <=  reg_data(274529)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(274529)( 6);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(274531)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(274531)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(274531)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_addr             <=  reg_data(274533)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.rd_addr             <=  reg_data(274533)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(274534)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).CONFIGS.INPUT_EN             <=  reg_data(274545)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).CONFIGS.OUTPUT_EN            <=  reg_data(274545)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(274545)( 6);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(274547)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(274547)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(274547)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_addr             <=  reg_data(274549)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.rd_addr             <=  reg_data(274549)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(274550)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).CONFIGS.INPUT_EN             <=  reg_data(274561)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).CONFIGS.OUTPUT_EN            <=  reg_data(274561)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(274561)( 6);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(274563)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(274563)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(274563)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_addr             <=  reg_data(274565)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.rd_addr             <=  reg_data(274565)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(274566)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).CONFIGS.INPUT_EN             <=  reg_data(274577)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).CONFIGS.OUTPUT_EN            <=  reg_data(274577)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(274577)( 6);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(274579)( 4);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(274579)( 5);               
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(274579)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_addr             <=  reg_data(274581)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.rd_addr             <=  reg_data(274581)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(274582)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).SUPER.CONFIGS.INPUT_EN                <=  reg_data(274689)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).SUPER.CONFIGS.OUTPUT_EN               <=  reg_data(274689)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).SUPER.CONFIGS.FLUSH_MEM_RESET         <=  reg_data(274689)( 6);               
  Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.flush_req         <=  reg_data(274736)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.freeze_req        <=  reg_data(274736)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.mem_sel           <=  reg_data(274736)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.wr_addr                   <=  reg_data(274738)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.rd_addr                   <=  reg_data(274738)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_0         <=  reg_data(274739)(31 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_1         <=  reg_data(274740)( 5 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).CONFIGS.INPUT_EN             <=  reg_data(274753)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).CONFIGS.OUTPUT_EN            <=  reg_data(274753)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(274753)( 6);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(274755)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(274755)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(274755)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_addr             <=  reg_data(274757)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.rd_addr             <=  reg_data(274757)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(274758)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).CONFIGS.INPUT_EN             <=  reg_data(274769)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).CONFIGS.OUTPUT_EN            <=  reg_data(274769)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(274769)( 6);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(274771)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(274771)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(274771)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_addr             <=  reg_data(274773)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.rd_addr             <=  reg_data(274773)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(274774)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).CONFIGS.INPUT_EN             <=  reg_data(274785)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).CONFIGS.OUTPUT_EN            <=  reg_data(274785)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(274785)( 6);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(274787)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(274787)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(274787)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_addr             <=  reg_data(274789)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.rd_addr             <=  reg_data(274789)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(274790)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).CONFIGS.INPUT_EN             <=  reg_data(274801)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).CONFIGS.OUTPUT_EN            <=  reg_data(274801)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(274801)( 6);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(274803)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(274803)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(274803)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_addr             <=  reg_data(274805)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.rd_addr             <=  reg_data(274805)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(274806)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).CONFIGS.INPUT_EN             <=  reg_data(274817)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).CONFIGS.OUTPUT_EN            <=  reg_data(274817)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(274817)( 6);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(274819)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(274819)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(274819)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_addr             <=  reg_data(274821)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.rd_addr             <=  reg_data(274821)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(274822)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).CONFIGS.INPUT_EN             <=  reg_data(274833)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).CONFIGS.OUTPUT_EN            <=  reg_data(274833)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(274833)( 6);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(274835)( 4);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(274835)( 5);               
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(274835)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_addr             <=  reg_data(274837)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.rd_addr             <=  reg_data(274837)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(274838)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).SUPER.CONFIGS.INPUT_EN                <=  reg_data(274945)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).SUPER.CONFIGS.OUTPUT_EN               <=  reg_data(274945)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).SUPER.CONFIGS.FLUSH_MEM_RESET         <=  reg_data(274945)( 6);               
  Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.flush_req         <=  reg_data(274992)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.freeze_req        <=  reg_data(274992)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.mem_sel           <=  reg_data(274992)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.wr_addr                   <=  reg_data(274994)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.rd_addr                   <=  reg_data(274994)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_0         <=  reg_data(274995)(31 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_1         <=  reg_data(274996)( 5 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).CONFIGS.INPUT_EN             <=  reg_data(275009)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).CONFIGS.OUTPUT_EN            <=  reg_data(275009)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(275009)( 6);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(275011)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(275011)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(275011)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_addr             <=  reg_data(275013)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.rd_addr             <=  reg_data(275013)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(275014)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).CONFIGS.INPUT_EN             <=  reg_data(275025)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).CONFIGS.OUTPUT_EN            <=  reg_data(275025)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(275025)( 6);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(275027)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(275027)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(275027)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_addr             <=  reg_data(275029)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.rd_addr             <=  reg_data(275029)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(275030)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).CONFIGS.INPUT_EN             <=  reg_data(275041)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).CONFIGS.OUTPUT_EN            <=  reg_data(275041)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(275041)( 6);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(275043)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(275043)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(275043)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_addr             <=  reg_data(275045)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.rd_addr             <=  reg_data(275045)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(275046)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).CONFIGS.INPUT_EN             <=  reg_data(275057)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).CONFIGS.OUTPUT_EN            <=  reg_data(275057)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(275057)( 6);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(275059)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(275059)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(275059)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_addr             <=  reg_data(275061)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.rd_addr             <=  reg_data(275061)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(275062)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).CONFIGS.INPUT_EN             <=  reg_data(275073)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).CONFIGS.OUTPUT_EN            <=  reg_data(275073)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(275073)( 6);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(275075)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(275075)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(275075)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_addr             <=  reg_data(275077)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.rd_addr             <=  reg_data(275077)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(275078)( 8 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).CONFIGS.INPUT_EN             <=  reg_data(275089)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).CONFIGS.OUTPUT_EN            <=  reg_data(275089)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).CONFIGS.FLUSH_MEM_RESET      <=  reg_data(275089)( 6);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.flush_req   <=  reg_data(275091)( 4);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req  <=  reg_data(275091)( 5);               
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel     <=  reg_data(275091)( 8 downto  6);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_addr             <=  reg_data(275093)( 9 downto  0);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.rd_addr             <=  reg_data(275093)(25 downto 16);     
  Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_data.wr_data_0   <=  reg_data(275094)( 8 downto  0);     
  Ctrl.HPS(3).LSF.LSF(0).HBA_MAX_CLOCKS                        <=  reg_data(278530)(13 downto  4);     
  Ctrl.HPS(3).LSF.LSF(0).sb_lsf_mdt_hits_freeze                <=  reg_data(278531)( 0);               
  Ctrl.HPS(3).LSF.LSF(0).sb_lsf_mdt_hits_raddr                 <=  reg_data(278532)(23 downto 16);     
  Ctrl.HPS(3).LSF.LSF(1).HBA_MAX_CLOCKS                        <=  reg_data(278546)(13 downto  4);     
  Ctrl.HPS(3).LSF.LSF(1).sb_lsf_mdt_hits_freeze                <=  reg_data(278547)( 0);               
  Ctrl.HPS(3).LSF.LSF(1).sb_lsf_mdt_hits_raddr                 <=  reg_data(278548)(23 downto 16);     
  Ctrl.HPS(3).LSF.LSF(2).HBA_MAX_CLOCKS                        <=  reg_data(278562)(13 downto  4);     
  Ctrl.HPS(3).LSF.LSF(2).sb_lsf_mdt_hits_freeze                <=  reg_data(278563)( 0);               
  Ctrl.HPS(3).LSF.LSF(2).sb_lsf_mdt_hits_raddr                 <=  reg_data(278564)(23 downto 16);     


  reg_writes: process (clk_axi, reset_axi_n) is
  begin  -- process reg_writes
    if reset_axi_n = '0' then                 -- asynchronous reset (active low)
      reg_data( 1)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).SUPER.CONFIGS.THREADS;
      reg_data( 1)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).SUPER.CONFIGS.INPUT_EN;
      reg_data( 1)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).SUPER.CONFIGS.OUTPUT_EN;
      reg_data( 1)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(4096)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.flush_req;
      reg_data(4096)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.freeze_req;
      reg_data(4096)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.mem_sel;
      reg_data(4098)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(0).wr_addr;
      reg_data(4098)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(0).rd_addr;
      reg_data(4099)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(0).wr_data.wr_data_0;
      reg_data(4100)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(0).wr_data.wr_data_1;
      reg_data(4112)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.flush_req;
      reg_data(4112)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.freeze_req;
      reg_data(4112)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.mem_sel;
      reg_data(4114)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(1).wr_addr;
      reg_data(4114)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(1).rd_addr;
      reg_data(4115)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(1).wr_data.wr_data_0;
      reg_data(4116)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(1).wr_data.wr_data_1;
      reg_data(4128)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.flush_req;
      reg_data(4128)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.freeze_req;
      reg_data(4128)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.mem_sel;
      reg_data(4130)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(2).wr_addr;
      reg_data(4130)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(2).rd_addr;
      reg_data(4131)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(2).wr_data.wr_data_0;
      reg_data(4132)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(2).wr_data.wr_data_1;
      reg_data(4144)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.flush_req;
      reg_data(4144)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.freeze_req;
      reg_data(4144)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.mem_sel;
      reg_data(4146)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(3).wr_addr;
      reg_data(4146)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(3).rd_addr;
      reg_data(4147)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(3).wr_data.wr_data_0;
      reg_data(4148)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(3).wr_data.wr_data_1;
      reg_data(4160)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.flush_req;
      reg_data(4160)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.freeze_req;
      reg_data(4160)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.mem_sel;
      reg_data(4162)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(4).wr_addr;
      reg_data(4162)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(4).rd_addr;
      reg_data(4163)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(4).wr_data.wr_data_0;
      reg_data(4164)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(4).wr_data.wr_data_1;
      reg_data(4176)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.flush_req;
      reg_data(4176)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.freeze_req;
      reg_data(4176)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.mem_sel;
      reg_data(4178)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(5).wr_addr;
      reg_data(4178)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(5).rd_addr;
      reg_data(4179)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(5).wr_data.wr_data_0;
      reg_data(4180)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_TC.MDT_TC(5).wr_data.wr_data_1;
      reg_data(8192)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.flush_req;
      reg_data(8192)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.freeze_req;
      reg_data(8192)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.mem_sel;
      reg_data(8194)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(0).wr_addr;
      reg_data(8194)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(0).rd_addr;
      reg_data(8195)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(0).wr_data.wr_data_0;
      reg_data(8208)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.flush_req;
      reg_data(8208)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.freeze_req;
      reg_data(8208)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.mem_sel;
      reg_data(8210)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(1).wr_addr;
      reg_data(8210)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(1).rd_addr;
      reg_data(8211)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(1).wr_data.wr_data_0;
      reg_data(8224)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.flush_req;
      reg_data(8224)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.freeze_req;
      reg_data(8224)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.mem_sel;
      reg_data(8226)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(2).wr_addr;
      reg_data(8226)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(2).rd_addr;
      reg_data(8227)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(2).wr_data.wr_data_0;
      reg_data(8240)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.flush_req;
      reg_data(8240)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.freeze_req;
      reg_data(8240)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.mem_sel;
      reg_data(8242)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(3).wr_addr;
      reg_data(8242)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(3).rd_addr;
      reg_data(8243)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(3).wr_data.wr_data_0;
      reg_data(8256)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.flush_req;
      reg_data(8256)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.freeze_req;
      reg_data(8256)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.mem_sel;
      reg_data(8258)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(4).wr_addr;
      reg_data(8258)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(4).rd_addr;
      reg_data(8259)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(4).wr_data.wr_data_0;
      reg_data(8272)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.flush_req;
      reg_data(8272)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.freeze_req;
      reg_data(8272)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.mem_sel;
      reg_data(8274)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(5).wr_addr;
      reg_data(8274)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(5).rd_addr;
      reg_data(8275)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).MDT_T0.MDT_T0(5).wr_data.wr_data_0;
      reg_data(12289)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).SUPER.CONFIGS.INPUT_EN;
      reg_data(12289)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(12289)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(12336)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.flush_req;
      reg_data(12336)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.freeze_req;
      reg_data(12336)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.mem_sel;
      reg_data(12338)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).CTRL.ROI_TC.wr_addr;
      reg_data(12338)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).CTRL.ROI_TC.rd_addr;
      reg_data(12339)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_0;
      reg_data(12340)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_1;
      reg_data(12353)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(0).CONFIGS.INPUT_EN;
      reg_data(12353)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(0).CONFIGS.OUTPUT_EN;
      reg_data(12353)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(0).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12355)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12355)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12355)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12357)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_addr;
      reg_data(12357)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.rd_addr;
      reg_data(12358)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12369)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(1).CONFIGS.INPUT_EN;
      reg_data(12369)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(1).CONFIGS.OUTPUT_EN;
      reg_data(12369)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(1).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12371)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12371)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12371)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12373)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_addr;
      reg_data(12373)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.rd_addr;
      reg_data(12374)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12385)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(2).CONFIGS.INPUT_EN;
      reg_data(12385)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(2).CONFIGS.OUTPUT_EN;
      reg_data(12385)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(2).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12387)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12387)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12387)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12389)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_addr;
      reg_data(12389)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.rd_addr;
      reg_data(12390)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12401)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(3).CONFIGS.INPUT_EN;
      reg_data(12401)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(3).CONFIGS.OUTPUT_EN;
      reg_data(12401)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(3).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12403)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12403)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12403)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12405)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_addr;
      reg_data(12405)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.rd_addr;
      reg_data(12406)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12417)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(4).CONFIGS.INPUT_EN;
      reg_data(12417)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(4).CONFIGS.OUTPUT_EN;
      reg_data(12417)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(4).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12419)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12419)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12419)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12421)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_addr;
      reg_data(12421)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.rd_addr;
      reg_data(12422)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12433)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(5).CONFIGS.INPUT_EN;
      reg_data(12433)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(5).CONFIGS.OUTPUT_EN;
      reg_data(12433)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(5).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12435)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12435)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12435)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12437)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_addr;
      reg_data(12437)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.rd_addr;
      reg_data(12438)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12545)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).SUPER.CONFIGS.INPUT_EN;
      reg_data(12545)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(12545)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(12592)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.flush_req;
      reg_data(12592)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.freeze_req;
      reg_data(12592)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.mem_sel;
      reg_data(12594)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).CTRL.ROI_TC.wr_addr;
      reg_data(12594)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).CTRL.ROI_TC.rd_addr;
      reg_data(12595)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_0;
      reg_data(12596)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_1;
      reg_data(12609)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(0).CONFIGS.INPUT_EN;
      reg_data(12609)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(0).CONFIGS.OUTPUT_EN;
      reg_data(12609)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(0).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12611)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12611)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12611)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12613)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_addr;
      reg_data(12613)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.rd_addr;
      reg_data(12614)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12625)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(1).CONFIGS.INPUT_EN;
      reg_data(12625)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(1).CONFIGS.OUTPUT_EN;
      reg_data(12625)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(1).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12627)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12627)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12627)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12629)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_addr;
      reg_data(12629)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.rd_addr;
      reg_data(12630)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12641)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(2).CONFIGS.INPUT_EN;
      reg_data(12641)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(2).CONFIGS.OUTPUT_EN;
      reg_data(12641)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(2).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12643)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12643)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12643)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12645)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_addr;
      reg_data(12645)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.rd_addr;
      reg_data(12646)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12657)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(3).CONFIGS.INPUT_EN;
      reg_data(12657)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(3).CONFIGS.OUTPUT_EN;
      reg_data(12657)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(3).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12659)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12659)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12659)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12661)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_addr;
      reg_data(12661)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.rd_addr;
      reg_data(12662)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12673)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(4).CONFIGS.INPUT_EN;
      reg_data(12673)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(4).CONFIGS.OUTPUT_EN;
      reg_data(12673)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(4).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12675)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12675)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12675)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12677)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_addr;
      reg_data(12677)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.rd_addr;
      reg_data(12678)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12689)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(5).CONFIGS.INPUT_EN;
      reg_data(12689)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(5).CONFIGS.OUTPUT_EN;
      reg_data(12689)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(5).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12691)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12691)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12691)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12693)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_addr;
      reg_data(12693)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.rd_addr;
      reg_data(12694)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12801)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).SUPER.CONFIGS.INPUT_EN;
      reg_data(12801)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(12801)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(12848)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.flush_req;
      reg_data(12848)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.freeze_req;
      reg_data(12848)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.mem_sel;
      reg_data(12850)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).CTRL.ROI_TC.wr_addr;
      reg_data(12850)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).CTRL.ROI_TC.rd_addr;
      reg_data(12851)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_0;
      reg_data(12852)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_1;
      reg_data(12865)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(0).CONFIGS.INPUT_EN;
      reg_data(12865)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(0).CONFIGS.OUTPUT_EN;
      reg_data(12865)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(0).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12867)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12867)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12867)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12869)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_addr;
      reg_data(12869)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.rd_addr;
      reg_data(12870)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12881)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(1).CONFIGS.INPUT_EN;
      reg_data(12881)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(1).CONFIGS.OUTPUT_EN;
      reg_data(12881)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(1).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12883)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12883)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12883)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12885)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_addr;
      reg_data(12885)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.rd_addr;
      reg_data(12886)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12897)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(2).CONFIGS.INPUT_EN;
      reg_data(12897)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(2).CONFIGS.OUTPUT_EN;
      reg_data(12897)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(2).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12899)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12899)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12899)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12901)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_addr;
      reg_data(12901)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.rd_addr;
      reg_data(12902)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12913)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(3).CONFIGS.INPUT_EN;
      reg_data(12913)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(3).CONFIGS.OUTPUT_EN;
      reg_data(12913)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(3).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12915)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12915)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12915)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12917)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_addr;
      reg_data(12917)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.rd_addr;
      reg_data(12918)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12929)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(4).CONFIGS.INPUT_EN;
      reg_data(12929)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(4).CONFIGS.OUTPUT_EN;
      reg_data(12929)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(4).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12931)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12931)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12931)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12933)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_addr;
      reg_data(12933)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.rd_addr;
      reg_data(12934)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_data.wr_data_0;
      reg_data(12945)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(5).CONFIGS.INPUT_EN;
      reg_data(12945)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(5).CONFIGS.OUTPUT_EN;
      reg_data(12945)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(5).CONFIGS.FLUSH_MEM_RESET;
      reg_data(12947)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.flush_req;
      reg_data(12947)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(12947)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(12949)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_addr;
      reg_data(12949)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.rd_addr;
      reg_data(12950)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_data.wr_data_0;
      reg_data(16386)(13 downto  4)  <= DEFAULT_H2S_CTRL_t.HPS(0).LSF.LSF(0).HBA_MAX_CLOCKS;
      reg_data(16387)( 0)  <= DEFAULT_H2S_CTRL_t.HPS(0).LSF.LSF(0).sb_lsf_mdt_hits_freeze;
      reg_data(16388)(23 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).LSF.LSF(0).sb_lsf_mdt_hits_raddr;
      reg_data(16402)(13 downto  4)  <= DEFAULT_H2S_CTRL_t.HPS(0).LSF.LSF(1).HBA_MAX_CLOCKS;
      reg_data(16403)( 0)  <= DEFAULT_H2S_CTRL_t.HPS(0).LSF.LSF(1).sb_lsf_mdt_hits_freeze;
      reg_data(16404)(23 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).LSF.LSF(1).sb_lsf_mdt_hits_raddr;
      reg_data(16418)(13 downto  4)  <= DEFAULT_H2S_CTRL_t.HPS(0).LSF.LSF(2).HBA_MAX_CLOCKS;
      reg_data(16419)( 0)  <= DEFAULT_H2S_CTRL_t.HPS(0).LSF.LSF(2).sb_lsf_mdt_hits_freeze;
      reg_data(16420)(23 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(0).LSF.LSF(2).sb_lsf_mdt_hits_raddr;
      reg_data(65537)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).SUPER.CONFIGS.THREADS;
      reg_data(65537)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).SUPER.CONFIGS.INPUT_EN;
      reg_data(65537)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(65537)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(69632)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.flush_req;
      reg_data(69632)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.freeze_req;
      reg_data(69632)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.mem_sel;
      reg_data(69634)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(0).wr_addr;
      reg_data(69634)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(0).rd_addr;
      reg_data(69635)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(0).wr_data.wr_data_0;
      reg_data(69636)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(0).wr_data.wr_data_1;
      reg_data(69648)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.flush_req;
      reg_data(69648)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.freeze_req;
      reg_data(69648)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.mem_sel;
      reg_data(69650)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(1).wr_addr;
      reg_data(69650)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(1).rd_addr;
      reg_data(69651)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(1).wr_data.wr_data_0;
      reg_data(69652)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(1).wr_data.wr_data_1;
      reg_data(69664)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.flush_req;
      reg_data(69664)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.freeze_req;
      reg_data(69664)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.mem_sel;
      reg_data(69666)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(2).wr_addr;
      reg_data(69666)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(2).rd_addr;
      reg_data(69667)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(2).wr_data.wr_data_0;
      reg_data(69668)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(2).wr_data.wr_data_1;
      reg_data(69680)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.flush_req;
      reg_data(69680)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.freeze_req;
      reg_data(69680)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.mem_sel;
      reg_data(69682)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(3).wr_addr;
      reg_data(69682)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(3).rd_addr;
      reg_data(69683)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(3).wr_data.wr_data_0;
      reg_data(69684)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(3).wr_data.wr_data_1;
      reg_data(69696)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.flush_req;
      reg_data(69696)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.freeze_req;
      reg_data(69696)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.mem_sel;
      reg_data(69698)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(4).wr_addr;
      reg_data(69698)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(4).rd_addr;
      reg_data(69699)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(4).wr_data.wr_data_0;
      reg_data(69700)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(4).wr_data.wr_data_1;
      reg_data(69712)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.flush_req;
      reg_data(69712)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.freeze_req;
      reg_data(69712)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.mem_sel;
      reg_data(69714)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(5).wr_addr;
      reg_data(69714)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(5).rd_addr;
      reg_data(69715)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(5).wr_data.wr_data_0;
      reg_data(69716)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_TC.MDT_TC(5).wr_data.wr_data_1;
      reg_data(73728)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.flush_req;
      reg_data(73728)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.freeze_req;
      reg_data(73728)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.mem_sel;
      reg_data(73730)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(0).wr_addr;
      reg_data(73730)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(0).rd_addr;
      reg_data(73731)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(0).wr_data.wr_data_0;
      reg_data(73744)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.flush_req;
      reg_data(73744)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.freeze_req;
      reg_data(73744)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.mem_sel;
      reg_data(73746)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(1).wr_addr;
      reg_data(73746)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(1).rd_addr;
      reg_data(73747)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(1).wr_data.wr_data_0;
      reg_data(73760)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.flush_req;
      reg_data(73760)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.freeze_req;
      reg_data(73760)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.mem_sel;
      reg_data(73762)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(2).wr_addr;
      reg_data(73762)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(2).rd_addr;
      reg_data(73763)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(2).wr_data.wr_data_0;
      reg_data(73776)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.flush_req;
      reg_data(73776)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.freeze_req;
      reg_data(73776)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.mem_sel;
      reg_data(73778)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(3).wr_addr;
      reg_data(73778)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(3).rd_addr;
      reg_data(73779)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(3).wr_data.wr_data_0;
      reg_data(73792)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.flush_req;
      reg_data(73792)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.freeze_req;
      reg_data(73792)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.mem_sel;
      reg_data(73794)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(4).wr_addr;
      reg_data(73794)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(4).rd_addr;
      reg_data(73795)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(4).wr_data.wr_data_0;
      reg_data(73808)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.flush_req;
      reg_data(73808)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.freeze_req;
      reg_data(73808)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.mem_sel;
      reg_data(73810)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(5).wr_addr;
      reg_data(73810)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(5).rd_addr;
      reg_data(73811)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).MDT_T0.MDT_T0(5).wr_data.wr_data_0;
      reg_data(77825)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).SUPER.CONFIGS.INPUT_EN;
      reg_data(77825)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(77825)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(77872)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.flush_req;
      reg_data(77872)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.freeze_req;
      reg_data(77872)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.mem_sel;
      reg_data(77874)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).CTRL.ROI_TC.wr_addr;
      reg_data(77874)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).CTRL.ROI_TC.rd_addr;
      reg_data(77875)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_0;
      reg_data(77876)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_1;
      reg_data(77889)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(0).CONFIGS.INPUT_EN;
      reg_data(77889)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(0).CONFIGS.OUTPUT_EN;
      reg_data(77889)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(0).CONFIGS.FLUSH_MEM_RESET;
      reg_data(77891)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.flush_req;
      reg_data(77891)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(77891)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(77893)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_addr;
      reg_data(77893)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.rd_addr;
      reg_data(77894)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_data.wr_data_0;
      reg_data(77905)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(1).CONFIGS.INPUT_EN;
      reg_data(77905)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(1).CONFIGS.OUTPUT_EN;
      reg_data(77905)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(1).CONFIGS.FLUSH_MEM_RESET;
      reg_data(77907)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.flush_req;
      reg_data(77907)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(77907)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(77909)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_addr;
      reg_data(77909)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.rd_addr;
      reg_data(77910)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_data.wr_data_0;
      reg_data(77921)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(2).CONFIGS.INPUT_EN;
      reg_data(77921)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(2).CONFIGS.OUTPUT_EN;
      reg_data(77921)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(2).CONFIGS.FLUSH_MEM_RESET;
      reg_data(77923)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.flush_req;
      reg_data(77923)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(77923)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(77925)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_addr;
      reg_data(77925)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.rd_addr;
      reg_data(77926)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_data.wr_data_0;
      reg_data(77937)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(3).CONFIGS.INPUT_EN;
      reg_data(77937)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(3).CONFIGS.OUTPUT_EN;
      reg_data(77937)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(3).CONFIGS.FLUSH_MEM_RESET;
      reg_data(77939)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.flush_req;
      reg_data(77939)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(77939)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(77941)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_addr;
      reg_data(77941)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.rd_addr;
      reg_data(77942)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_data.wr_data_0;
      reg_data(77953)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(4).CONFIGS.INPUT_EN;
      reg_data(77953)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(4).CONFIGS.OUTPUT_EN;
      reg_data(77953)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(4).CONFIGS.FLUSH_MEM_RESET;
      reg_data(77955)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.flush_req;
      reg_data(77955)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(77955)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(77957)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_addr;
      reg_data(77957)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.rd_addr;
      reg_data(77958)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_data.wr_data_0;
      reg_data(77969)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(5).CONFIGS.INPUT_EN;
      reg_data(77969)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(5).CONFIGS.OUTPUT_EN;
      reg_data(77969)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(5).CONFIGS.FLUSH_MEM_RESET;
      reg_data(77971)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.flush_req;
      reg_data(77971)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(77971)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(77973)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_addr;
      reg_data(77973)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.rd_addr;
      reg_data(77974)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_data.wr_data_0;
      reg_data(78081)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).SUPER.CONFIGS.INPUT_EN;
      reg_data(78081)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(78081)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(78128)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.flush_req;
      reg_data(78128)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.freeze_req;
      reg_data(78128)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.mem_sel;
      reg_data(78130)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).CTRL.ROI_TC.wr_addr;
      reg_data(78130)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).CTRL.ROI_TC.rd_addr;
      reg_data(78131)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_0;
      reg_data(78132)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_1;
      reg_data(78145)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(0).CONFIGS.INPUT_EN;
      reg_data(78145)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(0).CONFIGS.OUTPUT_EN;
      reg_data(78145)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(0).CONFIGS.FLUSH_MEM_RESET;
      reg_data(78147)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.flush_req;
      reg_data(78147)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(78147)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(78149)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_addr;
      reg_data(78149)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.rd_addr;
      reg_data(78150)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_data.wr_data_0;
      reg_data(78161)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(1).CONFIGS.INPUT_EN;
      reg_data(78161)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(1).CONFIGS.OUTPUT_EN;
      reg_data(78161)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(1).CONFIGS.FLUSH_MEM_RESET;
      reg_data(78163)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.flush_req;
      reg_data(78163)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(78163)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(78165)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_addr;
      reg_data(78165)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.rd_addr;
      reg_data(78166)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_data.wr_data_0;
      reg_data(78177)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(2).CONFIGS.INPUT_EN;
      reg_data(78177)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(2).CONFIGS.OUTPUT_EN;
      reg_data(78177)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(2).CONFIGS.FLUSH_MEM_RESET;
      reg_data(78179)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.flush_req;
      reg_data(78179)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(78179)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(78181)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_addr;
      reg_data(78181)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.rd_addr;
      reg_data(78182)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_data.wr_data_0;
      reg_data(78193)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(3).CONFIGS.INPUT_EN;
      reg_data(78193)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(3).CONFIGS.OUTPUT_EN;
      reg_data(78193)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(3).CONFIGS.FLUSH_MEM_RESET;
      reg_data(78195)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.flush_req;
      reg_data(78195)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(78195)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(78197)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_addr;
      reg_data(78197)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.rd_addr;
      reg_data(78198)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_data.wr_data_0;
      reg_data(78209)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(4).CONFIGS.INPUT_EN;
      reg_data(78209)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(4).CONFIGS.OUTPUT_EN;
      reg_data(78209)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(4).CONFIGS.FLUSH_MEM_RESET;
      reg_data(78211)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.flush_req;
      reg_data(78211)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(78211)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(78213)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_addr;
      reg_data(78213)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.rd_addr;
      reg_data(78214)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_data.wr_data_0;
      reg_data(78225)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(5).CONFIGS.INPUT_EN;
      reg_data(78225)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(5).CONFIGS.OUTPUT_EN;
      reg_data(78225)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(5).CONFIGS.FLUSH_MEM_RESET;
      reg_data(78227)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.flush_req;
      reg_data(78227)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(78227)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(78229)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_addr;
      reg_data(78229)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.rd_addr;
      reg_data(78230)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_data.wr_data_0;
      reg_data(78337)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).SUPER.CONFIGS.INPUT_EN;
      reg_data(78337)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(78337)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(78384)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.flush_req;
      reg_data(78384)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.freeze_req;
      reg_data(78384)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.mem_sel;
      reg_data(78386)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).CTRL.ROI_TC.wr_addr;
      reg_data(78386)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).CTRL.ROI_TC.rd_addr;
      reg_data(78387)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_0;
      reg_data(78388)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_1;
      reg_data(78401)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(0).CONFIGS.INPUT_EN;
      reg_data(78401)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(0).CONFIGS.OUTPUT_EN;
      reg_data(78401)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(0).CONFIGS.FLUSH_MEM_RESET;
      reg_data(78403)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.flush_req;
      reg_data(78403)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(78403)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(78405)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_addr;
      reg_data(78405)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.rd_addr;
      reg_data(78406)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_data.wr_data_0;
      reg_data(78417)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(1).CONFIGS.INPUT_EN;
      reg_data(78417)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(1).CONFIGS.OUTPUT_EN;
      reg_data(78417)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(1).CONFIGS.FLUSH_MEM_RESET;
      reg_data(78419)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.flush_req;
      reg_data(78419)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(78419)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(78421)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_addr;
      reg_data(78421)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.rd_addr;
      reg_data(78422)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_data.wr_data_0;
      reg_data(78433)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(2).CONFIGS.INPUT_EN;
      reg_data(78433)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(2).CONFIGS.OUTPUT_EN;
      reg_data(78433)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(2).CONFIGS.FLUSH_MEM_RESET;
      reg_data(78435)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.flush_req;
      reg_data(78435)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(78435)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(78437)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_addr;
      reg_data(78437)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.rd_addr;
      reg_data(78438)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_data.wr_data_0;
      reg_data(78449)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(3).CONFIGS.INPUT_EN;
      reg_data(78449)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(3).CONFIGS.OUTPUT_EN;
      reg_data(78449)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(3).CONFIGS.FLUSH_MEM_RESET;
      reg_data(78451)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.flush_req;
      reg_data(78451)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(78451)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(78453)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_addr;
      reg_data(78453)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.rd_addr;
      reg_data(78454)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_data.wr_data_0;
      reg_data(78465)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(4).CONFIGS.INPUT_EN;
      reg_data(78465)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(4).CONFIGS.OUTPUT_EN;
      reg_data(78465)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(4).CONFIGS.FLUSH_MEM_RESET;
      reg_data(78467)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.flush_req;
      reg_data(78467)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(78467)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(78469)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_addr;
      reg_data(78469)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.rd_addr;
      reg_data(78470)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_data.wr_data_0;
      reg_data(78481)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(5).CONFIGS.INPUT_EN;
      reg_data(78481)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(5).CONFIGS.OUTPUT_EN;
      reg_data(78481)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(5).CONFIGS.FLUSH_MEM_RESET;
      reg_data(78483)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.flush_req;
      reg_data(78483)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(78483)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(78485)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_addr;
      reg_data(78485)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.rd_addr;
      reg_data(78486)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_data.wr_data_0;
      reg_data(81922)(13 downto  4)  <= DEFAULT_H2S_CTRL_t.HPS(1).LSF.LSF(0).HBA_MAX_CLOCKS;
      reg_data(81923)( 0)  <= DEFAULT_H2S_CTRL_t.HPS(1).LSF.LSF(0).sb_lsf_mdt_hits_freeze;
      reg_data(81924)(23 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).LSF.LSF(0).sb_lsf_mdt_hits_raddr;
      reg_data(81938)(13 downto  4)  <= DEFAULT_H2S_CTRL_t.HPS(1).LSF.LSF(1).HBA_MAX_CLOCKS;
      reg_data(81939)( 0)  <= DEFAULT_H2S_CTRL_t.HPS(1).LSF.LSF(1).sb_lsf_mdt_hits_freeze;
      reg_data(81940)(23 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).LSF.LSF(1).sb_lsf_mdt_hits_raddr;
      reg_data(81954)(13 downto  4)  <= DEFAULT_H2S_CTRL_t.HPS(1).LSF.LSF(2).HBA_MAX_CLOCKS;
      reg_data(81955)( 0)  <= DEFAULT_H2S_CTRL_t.HPS(1).LSF.LSF(2).sb_lsf_mdt_hits_freeze;
      reg_data(81956)(23 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(1).LSF.LSF(2).sb_lsf_mdt_hits_raddr;
      reg_data(131073)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).SUPER.CONFIGS.THREADS;
      reg_data(131073)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).SUPER.CONFIGS.INPUT_EN;
      reg_data(131073)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(131073)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(135168)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.flush_req;
      reg_data(135168)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.freeze_req;
      reg_data(135168)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.mem_sel;
      reg_data(135170)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(0).wr_addr;
      reg_data(135170)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(0).rd_addr;
      reg_data(135171)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(0).wr_data.wr_data_0;
      reg_data(135172)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(0).wr_data.wr_data_1;
      reg_data(135184)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.flush_req;
      reg_data(135184)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.freeze_req;
      reg_data(135184)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.mem_sel;
      reg_data(135186)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(1).wr_addr;
      reg_data(135186)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(1).rd_addr;
      reg_data(135187)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(1).wr_data.wr_data_0;
      reg_data(135188)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(1).wr_data.wr_data_1;
      reg_data(135200)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.flush_req;
      reg_data(135200)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.freeze_req;
      reg_data(135200)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.mem_sel;
      reg_data(135202)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(2).wr_addr;
      reg_data(135202)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(2).rd_addr;
      reg_data(135203)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(2).wr_data.wr_data_0;
      reg_data(135204)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(2).wr_data.wr_data_1;
      reg_data(135216)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.flush_req;
      reg_data(135216)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.freeze_req;
      reg_data(135216)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.mem_sel;
      reg_data(135218)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(3).wr_addr;
      reg_data(135218)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(3).rd_addr;
      reg_data(135219)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(3).wr_data.wr_data_0;
      reg_data(135220)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(3).wr_data.wr_data_1;
      reg_data(135232)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.flush_req;
      reg_data(135232)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.freeze_req;
      reg_data(135232)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.mem_sel;
      reg_data(135234)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(4).wr_addr;
      reg_data(135234)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(4).rd_addr;
      reg_data(135235)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(4).wr_data.wr_data_0;
      reg_data(135236)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(4).wr_data.wr_data_1;
      reg_data(135248)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.flush_req;
      reg_data(135248)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.freeze_req;
      reg_data(135248)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.mem_sel;
      reg_data(135250)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(5).wr_addr;
      reg_data(135250)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(5).rd_addr;
      reg_data(135251)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(5).wr_data.wr_data_0;
      reg_data(135252)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_TC.MDT_TC(5).wr_data.wr_data_1;
      reg_data(139264)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.flush_req;
      reg_data(139264)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.freeze_req;
      reg_data(139264)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.mem_sel;
      reg_data(139266)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(0).wr_addr;
      reg_data(139266)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(0).rd_addr;
      reg_data(139267)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(0).wr_data.wr_data_0;
      reg_data(139280)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.flush_req;
      reg_data(139280)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.freeze_req;
      reg_data(139280)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.mem_sel;
      reg_data(139282)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(1).wr_addr;
      reg_data(139282)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(1).rd_addr;
      reg_data(139283)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(1).wr_data.wr_data_0;
      reg_data(139296)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.flush_req;
      reg_data(139296)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.freeze_req;
      reg_data(139296)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.mem_sel;
      reg_data(139298)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(2).wr_addr;
      reg_data(139298)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(2).rd_addr;
      reg_data(139299)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(2).wr_data.wr_data_0;
      reg_data(139312)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.flush_req;
      reg_data(139312)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.freeze_req;
      reg_data(139312)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.mem_sel;
      reg_data(139314)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(3).wr_addr;
      reg_data(139314)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(3).rd_addr;
      reg_data(139315)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(3).wr_data.wr_data_0;
      reg_data(139328)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.flush_req;
      reg_data(139328)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.freeze_req;
      reg_data(139328)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.mem_sel;
      reg_data(139330)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(4).wr_addr;
      reg_data(139330)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(4).rd_addr;
      reg_data(139331)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(4).wr_data.wr_data_0;
      reg_data(139344)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.flush_req;
      reg_data(139344)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.freeze_req;
      reg_data(139344)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.mem_sel;
      reg_data(139346)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(5).wr_addr;
      reg_data(139346)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(5).rd_addr;
      reg_data(139347)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).MDT_T0.MDT_T0(5).wr_data.wr_data_0;
      reg_data(143361)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).SUPER.CONFIGS.INPUT_EN;
      reg_data(143361)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(143361)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(143408)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.flush_req;
      reg_data(143408)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.freeze_req;
      reg_data(143408)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.mem_sel;
      reg_data(143410)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).CTRL.ROI_TC.wr_addr;
      reg_data(143410)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).CTRL.ROI_TC.rd_addr;
      reg_data(143411)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_0;
      reg_data(143412)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_1;
      reg_data(143425)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(0).CONFIGS.INPUT_EN;
      reg_data(143425)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(0).CONFIGS.OUTPUT_EN;
      reg_data(143425)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(0).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143427)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143427)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143427)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143429)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_addr;
      reg_data(143429)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.rd_addr;
      reg_data(143430)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143441)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(1).CONFIGS.INPUT_EN;
      reg_data(143441)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(1).CONFIGS.OUTPUT_EN;
      reg_data(143441)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(1).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143443)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143443)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143443)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143445)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_addr;
      reg_data(143445)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.rd_addr;
      reg_data(143446)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143457)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(2).CONFIGS.INPUT_EN;
      reg_data(143457)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(2).CONFIGS.OUTPUT_EN;
      reg_data(143457)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(2).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143459)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143459)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143459)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143461)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_addr;
      reg_data(143461)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.rd_addr;
      reg_data(143462)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143473)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(3).CONFIGS.INPUT_EN;
      reg_data(143473)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(3).CONFIGS.OUTPUT_EN;
      reg_data(143473)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(3).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143475)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143475)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143475)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143477)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_addr;
      reg_data(143477)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.rd_addr;
      reg_data(143478)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143489)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(4).CONFIGS.INPUT_EN;
      reg_data(143489)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(4).CONFIGS.OUTPUT_EN;
      reg_data(143489)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(4).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143491)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143491)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143491)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143493)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_addr;
      reg_data(143493)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.rd_addr;
      reg_data(143494)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143505)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(5).CONFIGS.INPUT_EN;
      reg_data(143505)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(5).CONFIGS.OUTPUT_EN;
      reg_data(143505)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(5).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143507)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143507)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143507)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143509)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_addr;
      reg_data(143509)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.rd_addr;
      reg_data(143510)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143617)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).SUPER.CONFIGS.INPUT_EN;
      reg_data(143617)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(143617)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(143664)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.flush_req;
      reg_data(143664)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.freeze_req;
      reg_data(143664)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.mem_sel;
      reg_data(143666)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).CTRL.ROI_TC.wr_addr;
      reg_data(143666)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).CTRL.ROI_TC.rd_addr;
      reg_data(143667)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_0;
      reg_data(143668)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_1;
      reg_data(143681)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(0).CONFIGS.INPUT_EN;
      reg_data(143681)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(0).CONFIGS.OUTPUT_EN;
      reg_data(143681)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(0).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143683)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143683)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143683)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143685)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_addr;
      reg_data(143685)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.rd_addr;
      reg_data(143686)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143697)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(1).CONFIGS.INPUT_EN;
      reg_data(143697)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(1).CONFIGS.OUTPUT_EN;
      reg_data(143697)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(1).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143699)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143699)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143699)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143701)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_addr;
      reg_data(143701)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.rd_addr;
      reg_data(143702)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143713)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(2).CONFIGS.INPUT_EN;
      reg_data(143713)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(2).CONFIGS.OUTPUT_EN;
      reg_data(143713)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(2).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143715)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143715)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143715)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143717)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_addr;
      reg_data(143717)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.rd_addr;
      reg_data(143718)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143729)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(3).CONFIGS.INPUT_EN;
      reg_data(143729)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(3).CONFIGS.OUTPUT_EN;
      reg_data(143729)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(3).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143731)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143731)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143731)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143733)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_addr;
      reg_data(143733)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.rd_addr;
      reg_data(143734)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143745)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(4).CONFIGS.INPUT_EN;
      reg_data(143745)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(4).CONFIGS.OUTPUT_EN;
      reg_data(143745)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(4).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143747)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143747)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143747)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143749)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_addr;
      reg_data(143749)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.rd_addr;
      reg_data(143750)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143761)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(5).CONFIGS.INPUT_EN;
      reg_data(143761)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(5).CONFIGS.OUTPUT_EN;
      reg_data(143761)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(5).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143763)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143763)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143763)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143765)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_addr;
      reg_data(143765)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.rd_addr;
      reg_data(143766)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143873)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).SUPER.CONFIGS.INPUT_EN;
      reg_data(143873)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(143873)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(143920)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.flush_req;
      reg_data(143920)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.freeze_req;
      reg_data(143920)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.mem_sel;
      reg_data(143922)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).CTRL.ROI_TC.wr_addr;
      reg_data(143922)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).CTRL.ROI_TC.rd_addr;
      reg_data(143923)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_0;
      reg_data(143924)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_1;
      reg_data(143937)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(0).CONFIGS.INPUT_EN;
      reg_data(143937)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(0).CONFIGS.OUTPUT_EN;
      reg_data(143937)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(0).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143939)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143939)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143939)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143941)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_addr;
      reg_data(143941)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.rd_addr;
      reg_data(143942)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143953)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(1).CONFIGS.INPUT_EN;
      reg_data(143953)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(1).CONFIGS.OUTPUT_EN;
      reg_data(143953)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(1).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143955)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143955)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143955)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143957)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_addr;
      reg_data(143957)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.rd_addr;
      reg_data(143958)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143969)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(2).CONFIGS.INPUT_EN;
      reg_data(143969)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(2).CONFIGS.OUTPUT_EN;
      reg_data(143969)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(2).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143971)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143971)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143971)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143973)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_addr;
      reg_data(143973)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.rd_addr;
      reg_data(143974)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_data.wr_data_0;
      reg_data(143985)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(3).CONFIGS.INPUT_EN;
      reg_data(143985)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(3).CONFIGS.OUTPUT_EN;
      reg_data(143985)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(3).CONFIGS.FLUSH_MEM_RESET;
      reg_data(143987)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.flush_req;
      reg_data(143987)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(143987)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(143989)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_addr;
      reg_data(143989)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.rd_addr;
      reg_data(143990)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_data.wr_data_0;
      reg_data(144001)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(4).CONFIGS.INPUT_EN;
      reg_data(144001)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(4).CONFIGS.OUTPUT_EN;
      reg_data(144001)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(4).CONFIGS.FLUSH_MEM_RESET;
      reg_data(144003)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.flush_req;
      reg_data(144003)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(144003)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(144005)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_addr;
      reg_data(144005)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.rd_addr;
      reg_data(144006)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_data.wr_data_0;
      reg_data(144017)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(5).CONFIGS.INPUT_EN;
      reg_data(144017)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(5).CONFIGS.OUTPUT_EN;
      reg_data(144017)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(5).CONFIGS.FLUSH_MEM_RESET;
      reg_data(144019)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.flush_req;
      reg_data(144019)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(144019)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(144021)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_addr;
      reg_data(144021)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.rd_addr;
      reg_data(144022)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_data.wr_data_0;
      reg_data(147458)(13 downto  4)  <= DEFAULT_H2S_CTRL_t.HPS(2).LSF.LSF(0).HBA_MAX_CLOCKS;
      reg_data(147459)( 0)  <= DEFAULT_H2S_CTRL_t.HPS(2).LSF.LSF(0).sb_lsf_mdt_hits_freeze;
      reg_data(147460)(23 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).LSF.LSF(0).sb_lsf_mdt_hits_raddr;
      reg_data(147474)(13 downto  4)  <= DEFAULT_H2S_CTRL_t.HPS(2).LSF.LSF(1).HBA_MAX_CLOCKS;
      reg_data(147475)( 0)  <= DEFAULT_H2S_CTRL_t.HPS(2).LSF.LSF(1).sb_lsf_mdt_hits_freeze;
      reg_data(147476)(23 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).LSF.LSF(1).sb_lsf_mdt_hits_raddr;
      reg_data(147490)(13 downto  4)  <= DEFAULT_H2S_CTRL_t.HPS(2).LSF.LSF(2).HBA_MAX_CLOCKS;
      reg_data(147491)( 0)  <= DEFAULT_H2S_CTRL_t.HPS(2).LSF.LSF(2).sb_lsf_mdt_hits_freeze;
      reg_data(147492)(23 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(2).LSF.LSF(2).sb_lsf_mdt_hits_raddr;
      reg_data(262145)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).SUPER.CONFIGS.THREADS;
      reg_data(262145)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).SUPER.CONFIGS.INPUT_EN;
      reg_data(262145)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(262145)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(266240)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.flush_req;
      reg_data(266240)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.freeze_req;
      reg_data(266240)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.mem_sel;
      reg_data(266242)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(0).wr_addr;
      reg_data(266242)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(0).rd_addr;
      reg_data(266243)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(0).wr_data.wr_data_0;
      reg_data(266244)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(0).wr_data.wr_data_1;
      reg_data(266256)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.flush_req;
      reg_data(266256)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.freeze_req;
      reg_data(266256)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.mem_sel;
      reg_data(266258)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(1).wr_addr;
      reg_data(266258)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(1).rd_addr;
      reg_data(266259)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(1).wr_data.wr_data_0;
      reg_data(266260)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(1).wr_data.wr_data_1;
      reg_data(266272)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.flush_req;
      reg_data(266272)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.freeze_req;
      reg_data(266272)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.mem_sel;
      reg_data(266274)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(2).wr_addr;
      reg_data(266274)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(2).rd_addr;
      reg_data(266275)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(2).wr_data.wr_data_0;
      reg_data(266276)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(2).wr_data.wr_data_1;
      reg_data(266288)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.flush_req;
      reg_data(266288)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.freeze_req;
      reg_data(266288)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.mem_sel;
      reg_data(266290)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(3).wr_addr;
      reg_data(266290)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(3).rd_addr;
      reg_data(266291)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(3).wr_data.wr_data_0;
      reg_data(266292)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(3).wr_data.wr_data_1;
      reg_data(266304)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.flush_req;
      reg_data(266304)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.freeze_req;
      reg_data(266304)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.mem_sel;
      reg_data(266306)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(4).wr_addr;
      reg_data(266306)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(4).rd_addr;
      reg_data(266307)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(4).wr_data.wr_data_0;
      reg_data(266308)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(4).wr_data.wr_data_1;
      reg_data(266320)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.flush_req;
      reg_data(266320)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.freeze_req;
      reg_data(266320)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.mem_sel;
      reg_data(266322)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(5).wr_addr;
      reg_data(266322)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(5).rd_addr;
      reg_data(266323)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(5).wr_data.wr_data_0;
      reg_data(266324)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_TC.MDT_TC(5).wr_data.wr_data_1;
      reg_data(270336)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.flush_req;
      reg_data(270336)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.freeze_req;
      reg_data(270336)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.mem_sel;
      reg_data(270338)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(0).wr_addr;
      reg_data(270338)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(0).rd_addr;
      reg_data(270339)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(0).wr_data.wr_data_0;
      reg_data(270352)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.flush_req;
      reg_data(270352)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.freeze_req;
      reg_data(270352)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.mem_sel;
      reg_data(270354)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(1).wr_addr;
      reg_data(270354)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(1).rd_addr;
      reg_data(270355)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(1).wr_data.wr_data_0;
      reg_data(270368)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.flush_req;
      reg_data(270368)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.freeze_req;
      reg_data(270368)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.mem_sel;
      reg_data(270370)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(2).wr_addr;
      reg_data(270370)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(2).rd_addr;
      reg_data(270371)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(2).wr_data.wr_data_0;
      reg_data(270384)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.flush_req;
      reg_data(270384)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.freeze_req;
      reg_data(270384)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.mem_sel;
      reg_data(270386)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(3).wr_addr;
      reg_data(270386)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(3).rd_addr;
      reg_data(270387)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(3).wr_data.wr_data_0;
      reg_data(270400)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.flush_req;
      reg_data(270400)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.freeze_req;
      reg_data(270400)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.mem_sel;
      reg_data(270402)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(4).wr_addr;
      reg_data(270402)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(4).rd_addr;
      reg_data(270403)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(4).wr_data.wr_data_0;
      reg_data(270416)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.flush_req;
      reg_data(270416)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.freeze_req;
      reg_data(270416)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.mem_sel;
      reg_data(270418)( 3 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(5).wr_addr;
      reg_data(270418)(19 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(5).rd_addr;
      reg_data(270419)(16 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).MDT_T0.MDT_T0(5).wr_data.wr_data_0;
      reg_data(274433)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).SUPER.CONFIGS.INPUT_EN;
      reg_data(274433)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(274433)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(274480)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.flush_req;
      reg_data(274480)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.freeze_req;
      reg_data(274480)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.mem_sel;
      reg_data(274482)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).CTRL.ROI_TC.wr_addr;
      reg_data(274482)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).CTRL.ROI_TC.rd_addr;
      reg_data(274483)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_0;
      reg_data(274484)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).CTRL.ROI_TC.wr_data.wr_data_1;
      reg_data(274497)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(0).CONFIGS.INPUT_EN;
      reg_data(274497)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(0).CONFIGS.OUTPUT_EN;
      reg_data(274497)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(0).CONFIGS.FLUSH_MEM_RESET;
      reg_data(274499)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.flush_req;
      reg_data(274499)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(274499)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(274501)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_addr;
      reg_data(274501)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.rd_addr;
      reg_data(274502)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.wr_data.wr_data_0;
      reg_data(274513)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(1).CONFIGS.INPUT_EN;
      reg_data(274513)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(1).CONFIGS.OUTPUT_EN;
      reg_data(274513)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(1).CONFIGS.FLUSH_MEM_RESET;
      reg_data(274515)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.flush_req;
      reg_data(274515)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(274515)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(274517)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_addr;
      reg_data(274517)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.rd_addr;
      reg_data(274518)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.wr_data.wr_data_0;
      reg_data(274529)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(2).CONFIGS.INPUT_EN;
      reg_data(274529)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(2).CONFIGS.OUTPUT_EN;
      reg_data(274529)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(2).CONFIGS.FLUSH_MEM_RESET;
      reg_data(274531)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.flush_req;
      reg_data(274531)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(274531)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(274533)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_addr;
      reg_data(274533)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.rd_addr;
      reg_data(274534)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.wr_data.wr_data_0;
      reg_data(274545)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(3).CONFIGS.INPUT_EN;
      reg_data(274545)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(3).CONFIGS.OUTPUT_EN;
      reg_data(274545)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(3).CONFIGS.FLUSH_MEM_RESET;
      reg_data(274547)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.flush_req;
      reg_data(274547)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(274547)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(274549)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_addr;
      reg_data(274549)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.rd_addr;
      reg_data(274550)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.wr_data.wr_data_0;
      reg_data(274561)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(4).CONFIGS.INPUT_EN;
      reg_data(274561)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(4).CONFIGS.OUTPUT_EN;
      reg_data(274561)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(4).CONFIGS.FLUSH_MEM_RESET;
      reg_data(274563)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.flush_req;
      reg_data(274563)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(274563)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(274565)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_addr;
      reg_data(274565)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.rd_addr;
      reg_data(274566)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.wr_data.wr_data_0;
      reg_data(274577)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(5).CONFIGS.INPUT_EN;
      reg_data(274577)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(5).CONFIGS.OUTPUT_EN;
      reg_data(274577)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(5).CONFIGS.FLUSH_MEM_RESET;
      reg_data(274579)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.flush_req;
      reg_data(274579)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(274579)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(274581)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_addr;
      reg_data(274581)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.rd_addr;
      reg_data(274582)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.wr_data.wr_data_0;
      reg_data(274689)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).SUPER.CONFIGS.INPUT_EN;
      reg_data(274689)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(274689)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(274736)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.flush_req;
      reg_data(274736)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.freeze_req;
      reg_data(274736)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.mem_sel;
      reg_data(274738)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).CTRL.ROI_TC.wr_addr;
      reg_data(274738)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).CTRL.ROI_TC.rd_addr;
      reg_data(274739)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_0;
      reg_data(274740)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).CTRL.ROI_TC.wr_data.wr_data_1;
      reg_data(274753)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(0).CONFIGS.INPUT_EN;
      reg_data(274753)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(0).CONFIGS.OUTPUT_EN;
      reg_data(274753)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(0).CONFIGS.FLUSH_MEM_RESET;
      reg_data(274755)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.flush_req;
      reg_data(274755)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(274755)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(274757)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_addr;
      reg_data(274757)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.rd_addr;
      reg_data(274758)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.wr_data.wr_data_0;
      reg_data(274769)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(1).CONFIGS.INPUT_EN;
      reg_data(274769)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(1).CONFIGS.OUTPUT_EN;
      reg_data(274769)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(1).CONFIGS.FLUSH_MEM_RESET;
      reg_data(274771)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.flush_req;
      reg_data(274771)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(274771)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(274773)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_addr;
      reg_data(274773)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.rd_addr;
      reg_data(274774)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.wr_data.wr_data_0;
      reg_data(274785)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(2).CONFIGS.INPUT_EN;
      reg_data(274785)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(2).CONFIGS.OUTPUT_EN;
      reg_data(274785)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(2).CONFIGS.FLUSH_MEM_RESET;
      reg_data(274787)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.flush_req;
      reg_data(274787)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(274787)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(274789)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_addr;
      reg_data(274789)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.rd_addr;
      reg_data(274790)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.wr_data.wr_data_0;
      reg_data(274801)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(3).CONFIGS.INPUT_EN;
      reg_data(274801)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(3).CONFIGS.OUTPUT_EN;
      reg_data(274801)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(3).CONFIGS.FLUSH_MEM_RESET;
      reg_data(274803)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.flush_req;
      reg_data(274803)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(274803)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(274805)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_addr;
      reg_data(274805)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.rd_addr;
      reg_data(274806)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.wr_data.wr_data_0;
      reg_data(274817)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(4).CONFIGS.INPUT_EN;
      reg_data(274817)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(4).CONFIGS.OUTPUT_EN;
      reg_data(274817)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(4).CONFIGS.FLUSH_MEM_RESET;
      reg_data(274819)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.flush_req;
      reg_data(274819)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(274819)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(274821)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_addr;
      reg_data(274821)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.rd_addr;
      reg_data(274822)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.wr_data.wr_data_0;
      reg_data(274833)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(5).CONFIGS.INPUT_EN;
      reg_data(274833)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(5).CONFIGS.OUTPUT_EN;
      reg_data(274833)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(5).CONFIGS.FLUSH_MEM_RESET;
      reg_data(274835)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.flush_req;
      reg_data(274835)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(274835)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(274837)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_addr;
      reg_data(274837)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.rd_addr;
      reg_data(274838)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.wr_data.wr_data_0;
      reg_data(274945)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).SUPER.CONFIGS.INPUT_EN;
      reg_data(274945)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).SUPER.CONFIGS.OUTPUT_EN;
      reg_data(274945)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).SUPER.CONFIGS.FLUSH_MEM_RESET;
      reg_data(274992)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.flush_req;
      reg_data(274992)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.freeze_req;
      reg_data(274992)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.mem_sel;
      reg_data(274994)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).CTRL.ROI_TC.wr_addr;
      reg_data(274994)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).CTRL.ROI_TC.rd_addr;
      reg_data(274995)(31 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_0;
      reg_data(274996)( 5 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).CTRL.ROI_TC.wr_data.wr_data_1;
      reg_data(275009)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(0).CONFIGS.INPUT_EN;
      reg_data(275009)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(0).CONFIGS.OUTPUT_EN;
      reg_data(275009)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(0).CONFIGS.FLUSH_MEM_RESET;
      reg_data(275011)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.flush_req;
      reg_data(275011)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(275011)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(275013)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_addr;
      reg_data(275013)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.rd_addr;
      reg_data(275014)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.wr_data.wr_data_0;
      reg_data(275025)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(1).CONFIGS.INPUT_EN;
      reg_data(275025)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(1).CONFIGS.OUTPUT_EN;
      reg_data(275025)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(1).CONFIGS.FLUSH_MEM_RESET;
      reg_data(275027)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.flush_req;
      reg_data(275027)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(275027)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(275029)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_addr;
      reg_data(275029)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.rd_addr;
      reg_data(275030)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.wr_data.wr_data_0;
      reg_data(275041)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(2).CONFIGS.INPUT_EN;
      reg_data(275041)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(2).CONFIGS.OUTPUT_EN;
      reg_data(275041)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(2).CONFIGS.FLUSH_MEM_RESET;
      reg_data(275043)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.flush_req;
      reg_data(275043)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(275043)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(275045)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_addr;
      reg_data(275045)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.rd_addr;
      reg_data(275046)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.wr_data.wr_data_0;
      reg_data(275057)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(3).CONFIGS.INPUT_EN;
      reg_data(275057)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(3).CONFIGS.OUTPUT_EN;
      reg_data(275057)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(3).CONFIGS.FLUSH_MEM_RESET;
      reg_data(275059)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.flush_req;
      reg_data(275059)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(275059)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(275061)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_addr;
      reg_data(275061)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.rd_addr;
      reg_data(275062)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.wr_data.wr_data_0;
      reg_data(275073)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(4).CONFIGS.INPUT_EN;
      reg_data(275073)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(4).CONFIGS.OUTPUT_EN;
      reg_data(275073)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(4).CONFIGS.FLUSH_MEM_RESET;
      reg_data(275075)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.flush_req;
      reg_data(275075)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(275075)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(275077)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_addr;
      reg_data(275077)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.rd_addr;
      reg_data(275078)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.wr_data.wr_data_0;
      reg_data(275089)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(5).CONFIGS.INPUT_EN;
      reg_data(275089)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(5).CONFIGS.OUTPUT_EN;
      reg_data(275089)( 6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(5).CONFIGS.FLUSH_MEM_RESET;
      reg_data(275091)( 4)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.flush_req;
      reg_data(275091)( 5)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.freeze_req;
      reg_data(275091)( 8 downto  6)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.mem_sel;
      reg_data(275093)( 9 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_addr;
      reg_data(275093)(25 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.rd_addr;
      reg_data(275094)( 8 downto  0)  <= DEFAULT_H2S_CTRL_t.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.wr_data.wr_data_0;
      reg_data(278530)(13 downto  4)  <= DEFAULT_H2S_CTRL_t.HPS(3).LSF.LSF(0).HBA_MAX_CLOCKS;
      reg_data(278531)( 0)  <= DEFAULT_H2S_CTRL_t.HPS(3).LSF.LSF(0).sb_lsf_mdt_hits_freeze;
      reg_data(278532)(23 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).LSF.LSF(0).sb_lsf_mdt_hits_raddr;
      reg_data(278546)(13 downto  4)  <= DEFAULT_H2S_CTRL_t.HPS(3).LSF.LSF(1).HBA_MAX_CLOCKS;
      reg_data(278547)( 0)  <= DEFAULT_H2S_CTRL_t.HPS(3).LSF.LSF(1).sb_lsf_mdt_hits_freeze;
      reg_data(278548)(23 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).LSF.LSF(1).sb_lsf_mdt_hits_raddr;
      reg_data(278562)(13 downto  4)  <= DEFAULT_H2S_CTRL_t.HPS(3).LSF.LSF(2).HBA_MAX_CLOCKS;
      reg_data(278563)( 0)  <= DEFAULT_H2S_CTRL_t.HPS(3).LSF.LSF(2).sb_lsf_mdt_hits_freeze;
      reg_data(278564)(23 downto 16)  <= DEFAULT_H2S_CTRL_t.HPS(3).LSF.LSF(2).sb_lsf_mdt_hits_raddr;

    elsif clk_axi'event and clk_axi = '1' then  -- rising clock edge
      Ctrl.HPS(0).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(0).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(0).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(1).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(2).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(0).LSF.LSF(0).RESET <= '0';
      Ctrl.HPS(0).LSF.LSF(0).sb_lsf_mdt_hits_re <= '0';
      Ctrl.HPS(0).LSF.LSF(1).RESET <= '0';
      Ctrl.HPS(0).LSF.LSF(1).sb_lsf_mdt_hits_re <= '0';
      Ctrl.HPS(0).LSF.LSF(2).RESET <= '0';
      Ctrl.HPS(0).LSF.LSF(2).sb_lsf_mdt_hits_re <= '0';
      Ctrl.HPS(0).CSF.CSF(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).CSF.CSF(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).CSF.CSF(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).CSF.CSF(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).CSF.CSF(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).CSF.CSF(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).CSF.CSF(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).CSF.CSF(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(0).CSF.CSF(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(0).CSF.CSF(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(0).CSF.CSF(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(0).CSF.CSF(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(1).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(0).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(1).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(2).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(1).LSF.LSF(0).RESET <= '0';
      Ctrl.HPS(1).LSF.LSF(0).sb_lsf_mdt_hits_re <= '0';
      Ctrl.HPS(1).LSF.LSF(1).RESET <= '0';
      Ctrl.HPS(1).LSF.LSF(1).sb_lsf_mdt_hits_re <= '0';
      Ctrl.HPS(1).LSF.LSF(2).RESET <= '0';
      Ctrl.HPS(1).LSF.LSF(2).sb_lsf_mdt_hits_re <= '0';
      Ctrl.HPS(1).CSF.CSF(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).CSF.CSF(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).CSF.CSF(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).CSF.CSF(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).CSF.CSF(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).CSF.CSF(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).CSF.CSF(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).CSF.CSF(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(1).CSF.CSF(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(1).CSF.CSF(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(1).CSF.CSF(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(1).CSF.CSF(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(2).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(0).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(1).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(2).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(2).LSF.LSF(0).RESET <= '0';
      Ctrl.HPS(2).LSF.LSF(0).sb_lsf_mdt_hits_re <= '0';
      Ctrl.HPS(2).LSF.LSF(1).RESET <= '0';
      Ctrl.HPS(2).LSF.LSF(1).sb_lsf_mdt_hits_re <= '0';
      Ctrl.HPS(2).LSF.LSF(2).RESET <= '0';
      Ctrl.HPS(2).LSF.LSF(2).sb_lsf_mdt_hits_re <= '0';
      Ctrl.HPS(2).CSF.CSF(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).CSF.CSF(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).CSF.CSF(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).CSF.CSF(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).CSF.CSF(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).CSF.CSF(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).CSF.CSF(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).CSF.CSF(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(2).CSF.CSF(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(2).CSF.CSF(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(2).CSF.CSF(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(2).CSF.CSF(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(3).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(0).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(1).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).SUPER.ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(2).SUPER.ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).SUPER.ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).SUPER.ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_req <= '0';
      Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack <= '0';
      Ctrl.HPS(3).LSF.LSF(0).RESET <= '0';
      Ctrl.HPS(3).LSF.LSF(0).sb_lsf_mdt_hits_re <= '0';
      Ctrl.HPS(3).LSF.LSF(1).RESET <= '0';
      Ctrl.HPS(3).LSF.LSF(1).sb_lsf_mdt_hits_re <= '0';
      Ctrl.HPS(3).LSF.LSF(2).RESET <= '0';
      Ctrl.HPS(3).LSF.LSF(2).sb_lsf_mdt_hits_re <= '0';
      Ctrl.HPS(3).CSF.CSF(0).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).CSF.CSF(0).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).CSF.CSF(0).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).CSF.CSF(0).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).CSF.CSF(1).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).CSF.CSF(1).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).CSF.CSF(1).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).CSF.CSF(1).ACTIONS.FREEZE <= '0';
      Ctrl.HPS(3).CSF.CSF(2).ACTIONS.RESET <= '0';
      Ctrl.HPS(3).CSF.CSF(2).ACTIONS.ENABLE <= '0';
      Ctrl.HPS(3).CSF.CSF(2).ACTIONS.DISABLE <= '0';
      Ctrl.HPS(3).CSF.CSF(2).ACTIONS.FREEZE <= '0';
      

      
      if localWrEn = '1' then
        case to_integer(unsigned(localAddress(18 downto 0))) is
        when 0 => --0x0
          Ctrl.HPS(0).SUPER.ACTIONS.RESET                          <=  localWrData( 0);               
          Ctrl.HPS(0).SUPER.ACTIONS.ENABLE                         <=  localWrData( 1);               
          Ctrl.HPS(0).SUPER.ACTIONS.DISABLE                        <=  localWrData( 2);               
          Ctrl.HPS(0).SUPER.ACTIONS.FREEZE                         <=  localWrData( 3);               
        when 1 => --0x1
          reg_data( 1)( 3 downto  0)                               <=  localWrData( 3 downto  0);      --
          reg_data( 1)( 4)                                         <=  localWrData( 4);                --
          reg_data( 1)( 5)                                         <=  localWrData( 5);                --
          reg_data( 1)( 6)                                         <=  localWrData( 6);                --
        when 4096 => --0x1000
          Ctrl.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(0).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(4096)( 4)                                       <=  localWrData( 4);                --flush memory to Zync
          reg_data(4096)( 5)                                       <=  localWrData( 5);                --freeze memory
          reg_data(4096)( 8 downto  6)                             <=  localWrData( 8 downto  6);      --sel memory
        when 4098 => --0x1002
          reg_data(4098)( 9 downto  0)                             <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(4098)(25 downto 16)                             <=  localWrData(25 downto 16);      --rd_Address
        when 4099 => --0x1003
          reg_data(4099)(31 downto  0)                             <=  localWrData(31 downto  0);      --Write Data 0
        when 4100 => --0x1004
          reg_data(4100)( 5 downto  0)                             <=  localWrData( 5 downto  0);      --Write Data 1
        when 4112 => --0x1010
          Ctrl.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(1).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(4112)( 4)                                       <=  localWrData( 4);                --flush memory to Zync
          reg_data(4112)( 5)                                       <=  localWrData( 5);                --freeze memory
          reg_data(4112)( 8 downto  6)                             <=  localWrData( 8 downto  6);      --sel memory
        when 4114 => --0x1012
          reg_data(4114)( 9 downto  0)                             <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(4114)(25 downto 16)                             <=  localWrData(25 downto 16);      --rd_Address
        when 4115 => --0x1013
          reg_data(4115)(31 downto  0)                             <=  localWrData(31 downto  0);      --Write Data 0
        when 4116 => --0x1014
          reg_data(4116)( 5 downto  0)                             <=  localWrData( 5 downto  0);      --Write Data 1
        when 4128 => --0x1020
          Ctrl.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(2).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(4128)( 4)                                       <=  localWrData( 4);                --flush memory to Zync
          reg_data(4128)( 5)                                       <=  localWrData( 5);                --freeze memory
          reg_data(4128)( 8 downto  6)                             <=  localWrData( 8 downto  6);      --sel memory
        when 4130 => --0x1022
          reg_data(4130)( 9 downto  0)                             <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(4130)(25 downto 16)                             <=  localWrData(25 downto 16);      --rd_Address
        when 4131 => --0x1023
          reg_data(4131)(31 downto  0)                             <=  localWrData(31 downto  0);      --Write Data 0
        when 4132 => --0x1024
          reg_data(4132)( 5 downto  0)                             <=  localWrData( 5 downto  0);      --Write Data 1
        when 4144 => --0x1030
          Ctrl.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(3).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(4144)( 4)                                       <=  localWrData( 4);                --flush memory to Zync
          reg_data(4144)( 5)                                       <=  localWrData( 5);                --freeze memory
          reg_data(4144)( 8 downto  6)                             <=  localWrData( 8 downto  6);      --sel memory
        when 4146 => --0x1032
          reg_data(4146)( 9 downto  0)                             <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(4146)(25 downto 16)                             <=  localWrData(25 downto 16);      --rd_Address
        when 4147 => --0x1033
          reg_data(4147)(31 downto  0)                             <=  localWrData(31 downto  0);      --Write Data 0
        when 4148 => --0x1034
          reg_data(4148)( 5 downto  0)                             <=  localWrData( 5 downto  0);      --Write Data 1
        when 4160 => --0x1040
          Ctrl.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(4).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(4160)( 4)                                       <=  localWrData( 4);                --flush memory to Zync
          reg_data(4160)( 5)                                       <=  localWrData( 5);                --freeze memory
          reg_data(4160)( 8 downto  6)                             <=  localWrData( 8 downto  6);      --sel memory
        when 4162 => --0x1042
          reg_data(4162)( 9 downto  0)                             <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(4162)(25 downto 16)                             <=  localWrData(25 downto 16);      --rd_Address
        when 4163 => --0x1043
          reg_data(4163)(31 downto  0)                             <=  localWrData(31 downto  0);      --Write Data 0
        when 4164 => --0x1044
          reg_data(4164)( 5 downto  0)                             <=  localWrData( 5 downto  0);      --Write Data 1
        when 4176 => --0x1050
          reg_data(4176)( 4)                                       <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(0).MDT_TC.MDT_TC(5).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(4176)( 5)                                       <=  localWrData( 5);                --freeze memory
          reg_data(4176)( 8 downto  6)                             <=  localWrData( 8 downto  6);      --sel memory
        when 4178 => --0x1052
          reg_data(4178)( 9 downto  0)                             <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(4178)(25 downto 16)                             <=  localWrData(25 downto 16);      --rd_Address
        when 4179 => --0x1053
          reg_data(4179)(31 downto  0)                             <=  localWrData(31 downto  0);      --Write Data 0
        when 4180 => --0x1054
          reg_data(4180)( 5 downto  0)                             <=  localWrData( 5 downto  0);      --Write Data 1
        when 8192 => --0x2000
          Ctrl.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(0).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(8192)( 4)                                       <=  localWrData( 4);                --flush memory to Zync
          reg_data(8192)( 5)                                       <=  localWrData( 5);                --freeze memory
          reg_data(8192)( 8 downto  6)                             <=  localWrData( 8 downto  6);      --sel memory
        when 8194 => --0x2002
          reg_data(8194)( 3 downto  0)                             <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(8194)(19 downto 16)                             <=  localWrData(19 downto 16);      --rd_Address
        when 8195 => --0x2003
          reg_data(8195)(16 downto  0)                             <=  localWrData(16 downto  0);      --Write Data 0
        when 8208 => --0x2010
          Ctrl.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(1).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(8208)( 4)                                       <=  localWrData( 4);                --flush memory to Zync
          reg_data(8208)( 5)                                       <=  localWrData( 5);                --freeze memory
          reg_data(8208)( 8 downto  6)                             <=  localWrData( 8 downto  6);      --sel memory
        when 8210 => --0x2012
          reg_data(8210)( 3 downto  0)                             <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(8210)(19 downto 16)                             <=  localWrData(19 downto 16);      --rd_Address
        when 8211 => --0x2013
          reg_data(8211)(16 downto  0)                             <=  localWrData(16 downto  0);      --Write Data 0
        when 8224 => --0x2020
          Ctrl.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(2).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(8224)( 4)                                       <=  localWrData( 4);                --flush memory to Zync
          reg_data(8224)( 5)                                       <=  localWrData( 5);                --freeze memory
          reg_data(8224)( 8 downto  6)                             <=  localWrData( 8 downto  6);      --sel memory
        when 8226 => --0x2022
          reg_data(8226)( 3 downto  0)                             <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(8226)(19 downto 16)                             <=  localWrData(19 downto 16);      --rd_Address
        when 8227 => --0x2023
          reg_data(8227)(16 downto  0)                             <=  localWrData(16 downto  0);      --Write Data 0
        when 8240 => --0x2030
          Ctrl.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(3).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(8240)( 4)                                       <=  localWrData( 4);                --flush memory to Zync
          reg_data(8240)( 5)                                       <=  localWrData( 5);                --freeze memory
          reg_data(8240)( 8 downto  6)                             <=  localWrData( 8 downto  6);      --sel memory
        when 8242 => --0x2032
          reg_data(8242)( 3 downto  0)                             <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(8242)(19 downto 16)                             <=  localWrData(19 downto 16);      --rd_Address
        when 8243 => --0x2033
          reg_data(8243)(16 downto  0)                             <=  localWrData(16 downto  0);      --Write Data 0
        when 8256 => --0x2040
          Ctrl.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(4).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(8256)( 4)                                       <=  localWrData( 4);                --flush memory to Zync
          reg_data(8256)( 5)                                       <=  localWrData( 5);                --freeze memory
          reg_data(8256)( 8 downto  6)                             <=  localWrData( 8 downto  6);      --sel memory
        when 8258 => --0x2042
          reg_data(8258)( 3 downto  0)                             <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(8258)(19 downto 16)                             <=  localWrData(19 downto 16);      --rd_Address
        when 8259 => --0x2043
          reg_data(8259)(16 downto  0)                             <=  localWrData(16 downto  0);      --Write Data 0
        when 8272 => --0x2050
          reg_data(8272)( 4)                                       <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(0).MDT_T0.MDT_T0(5).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(8272)( 5)                                       <=  localWrData( 5);                --freeze memory
          reg_data(8272)( 8 downto  6)                             <=  localWrData( 8 downto  6);      --sel memory
        when 8274 => --0x2052
          reg_data(8274)( 3 downto  0)                             <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(8274)(19 downto 16)                             <=  localWrData(19 downto 16);      --rd_Address
        when 8275 => --0x2053
          reg_data(8275)(16 downto  0)                             <=  localWrData(16 downto  0);      --Write Data 0
        when 12288 => --0x3000
          Ctrl.HPS(0).HEG.HEG(0).SUPER.ACTIONS.RESET               <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).SUPER.ACTIONS.ENABLE              <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).SUPER.ACTIONS.DISABLE             <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).SUPER.ACTIONS.FREEZE              <=  localWrData( 3);               
        when 12289 => --0x3001
          reg_data(12289)( 4)                                      <=  localWrData( 4);                --
          reg_data(12289)( 5)                                      <=  localWrData( 5);                --
          reg_data(12289)( 6)                                      <=  localWrData( 6);                --
        when 12336 => --0x3030
          Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_req        <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_ack        <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_req        <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_ack        <=  localWrData( 3);               
          reg_data(12336)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12336)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12336)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12338 => --0x3032
          reg_data(12338)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12338)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12339 => --0x3033
          reg_data(12339)(31 downto  0)                            <=  localWrData(31 downto  0);      --Write Data 0
        when 12340 => --0x3034
          reg_data(12340)( 5 downto  0)                            <=  localWrData( 5 downto  0);      --Write Data 1
        when 12352 => --0x3040
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12353 => --0x3041
          reg_data(12353)( 4)                                      <=  localWrData( 4);                --
          reg_data(12353)( 5)                                      <=  localWrData( 5);                --
          reg_data(12353)( 6)                                      <=  localWrData( 6);                --
        when 12355 => --0x3043
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12355)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12355)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12355)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12357 => --0x3045
          reg_data(12357)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12357)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12358 => --0x3046
          reg_data(12358)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12368 => --0x3050
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12369 => --0x3051
          reg_data(12369)( 4)                                      <=  localWrData( 4);                --
          reg_data(12369)( 5)                                      <=  localWrData( 5);                --
          reg_data(12369)( 6)                                      <=  localWrData( 6);                --
        when 12371 => --0x3053
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12371)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12371)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12371)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12373 => --0x3055
          reg_data(12373)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12373)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12374 => --0x3056
          reg_data(12374)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12384 => --0x3060
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12385 => --0x3061
          reg_data(12385)( 4)                                      <=  localWrData( 4);                --
          reg_data(12385)( 5)                                      <=  localWrData( 5);                --
          reg_data(12385)( 6)                                      <=  localWrData( 6);                --
        when 12387 => --0x3063
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12387)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12387)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12387)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12389 => --0x3065
          reg_data(12389)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12389)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12390 => --0x3066
          reg_data(12390)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12400 => --0x3070
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12401 => --0x3071
          reg_data(12401)( 4)                                      <=  localWrData( 4);                --
          reg_data(12401)( 5)                                      <=  localWrData( 5);                --
          reg_data(12401)( 6)                                      <=  localWrData( 6);                --
        when 12403 => --0x3073
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12403)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12403)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12403)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12405 => --0x3075
          reg_data(12405)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12405)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12406 => --0x3076
          reg_data(12406)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12416 => --0x3080
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12417 => --0x3081
          reg_data(12417)( 4)                                      <=  localWrData( 4);                --
          reg_data(12417)( 5)                                      <=  localWrData( 5);                --
          reg_data(12417)( 6)                                      <=  localWrData( 6);                --
        when 12419 => --0x3083
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12419)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12419)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12419)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12421 => --0x3085
          reg_data(12421)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12421)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12422 => --0x3086
          reg_data(12422)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12432 => --0x3090
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12433 => --0x3091
          reg_data(12433)( 4)                                      <=  localWrData( 4);                --
          reg_data(12433)( 5)                                      <=  localWrData( 5);                --
          reg_data(12433)( 6)                                      <=  localWrData( 6);                --
        when 12435 => --0x3093
          reg_data(12435)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12435)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12435)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12437 => --0x3095
          reg_data(12437)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12437)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12438 => --0x3096
          reg_data(12438)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12544 => --0x3100
          Ctrl.HPS(0).HEG.HEG(1).SUPER.ACTIONS.RESET               <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).SUPER.ACTIONS.ENABLE              <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).SUPER.ACTIONS.DISABLE             <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).SUPER.ACTIONS.FREEZE              <=  localWrData( 3);               
        when 12545 => --0x3101
          reg_data(12545)( 4)                                      <=  localWrData( 4);                --
          reg_data(12545)( 5)                                      <=  localWrData( 5);                --
          reg_data(12545)( 6)                                      <=  localWrData( 6);                --
        when 12592 => --0x3130
          Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_req        <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_ack        <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_req        <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_ack        <=  localWrData( 3);               
          reg_data(12592)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12592)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12592)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12594 => --0x3132
          reg_data(12594)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12594)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12595 => --0x3133
          reg_data(12595)(31 downto  0)                            <=  localWrData(31 downto  0);      --Write Data 0
        when 12596 => --0x3134
          reg_data(12596)( 5 downto  0)                            <=  localWrData( 5 downto  0);      --Write Data 1
        when 12608 => --0x3140
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12609 => --0x3141
          reg_data(12609)( 4)                                      <=  localWrData( 4);                --
          reg_data(12609)( 5)                                      <=  localWrData( 5);                --
          reg_data(12609)( 6)                                      <=  localWrData( 6);                --
        when 12611 => --0x3143
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12611)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12611)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12611)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12613 => --0x3145
          reg_data(12613)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12613)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12614 => --0x3146
          reg_data(12614)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12624 => --0x3150
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12625 => --0x3151
          reg_data(12625)( 4)                                      <=  localWrData( 4);                --
          reg_data(12625)( 5)                                      <=  localWrData( 5);                --
          reg_data(12625)( 6)                                      <=  localWrData( 6);                --
        when 12627 => --0x3153
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12627)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12627)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12627)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12629 => --0x3155
          reg_data(12629)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12629)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12630 => --0x3156
          reg_data(12630)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12640 => --0x3160
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12641 => --0x3161
          reg_data(12641)( 4)                                      <=  localWrData( 4);                --
          reg_data(12641)( 5)                                      <=  localWrData( 5);                --
          reg_data(12641)( 6)                                      <=  localWrData( 6);                --
        when 12643 => --0x3163
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12643)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12643)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12643)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12645 => --0x3165
          reg_data(12645)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12645)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12646 => --0x3166
          reg_data(12646)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12656 => --0x3170
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12657 => --0x3171
          reg_data(12657)( 4)                                      <=  localWrData( 4);                --
          reg_data(12657)( 5)                                      <=  localWrData( 5);                --
          reg_data(12657)( 6)                                      <=  localWrData( 6);                --
        when 12659 => --0x3173
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12659)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12659)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12659)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12661 => --0x3175
          reg_data(12661)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12661)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12662 => --0x3176
          reg_data(12662)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12672 => --0x3180
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12673 => --0x3181
          reg_data(12673)( 4)                                      <=  localWrData( 4);                --
          reg_data(12673)( 5)                                      <=  localWrData( 5);                --
          reg_data(12673)( 6)                                      <=  localWrData( 6);                --
        when 12675 => --0x3183
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12675)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12675)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12675)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12677 => --0x3185
          reg_data(12677)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12677)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12678 => --0x3186
          reg_data(12678)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12688 => --0x3190
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12689 => --0x3191
          reg_data(12689)( 4)                                      <=  localWrData( 4);                --
          reg_data(12689)( 5)                                      <=  localWrData( 5);                --
          reg_data(12689)( 6)                                      <=  localWrData( 6);                --
        when 12691 => --0x3193
          reg_data(12691)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12691)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12691)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12693 => --0x3195
          reg_data(12693)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12693)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12694 => --0x3196
          reg_data(12694)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12800 => --0x3200
          Ctrl.HPS(0).HEG.HEG(2).SUPER.ACTIONS.RESET               <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).SUPER.ACTIONS.ENABLE              <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).SUPER.ACTIONS.DISABLE             <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).SUPER.ACTIONS.FREEZE              <=  localWrData( 3);               
        when 12801 => --0x3201
          reg_data(12801)( 4)                                      <=  localWrData( 4);                --
          reg_data(12801)( 5)                                      <=  localWrData( 5);                --
          reg_data(12801)( 6)                                      <=  localWrData( 6);                --
        when 12848 => --0x3230
          Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_req        <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_ack        <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_req        <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_ack        <=  localWrData( 3);               
          reg_data(12848)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12848)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12848)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12850 => --0x3232
          reg_data(12850)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12850)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12851 => --0x3233
          reg_data(12851)(31 downto  0)                            <=  localWrData(31 downto  0);      --Write Data 0
        when 12852 => --0x3234
          reg_data(12852)( 5 downto  0)                            <=  localWrData( 5 downto  0);      --Write Data 1
        when 12864 => --0x3240
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12865 => --0x3241
          reg_data(12865)( 4)                                      <=  localWrData( 4);                --
          reg_data(12865)( 5)                                      <=  localWrData( 5);                --
          reg_data(12865)( 6)                                      <=  localWrData( 6);                --
        when 12867 => --0x3243
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12867)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12867)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12867)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12869 => --0x3245
          reg_data(12869)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12869)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12870 => --0x3246
          reg_data(12870)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12880 => --0x3250
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12881 => --0x3251
          reg_data(12881)( 4)                                      <=  localWrData( 4);                --
          reg_data(12881)( 5)                                      <=  localWrData( 5);                --
          reg_data(12881)( 6)                                      <=  localWrData( 6);                --
        when 12883 => --0x3253
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12883)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12883)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12883)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12885 => --0x3255
          reg_data(12885)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12885)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12886 => --0x3256
          reg_data(12886)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12896 => --0x3260
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12897 => --0x3261
          reg_data(12897)( 4)                                      <=  localWrData( 4);                --
          reg_data(12897)( 5)                                      <=  localWrData( 5);                --
          reg_data(12897)( 6)                                      <=  localWrData( 6);                --
        when 12899 => --0x3263
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12899)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12899)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12899)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12901 => --0x3265
          reg_data(12901)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12901)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12902 => --0x3266
          reg_data(12902)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12912 => --0x3270
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12913 => --0x3271
          reg_data(12913)( 4)                                      <=  localWrData( 4);                --
          reg_data(12913)( 5)                                      <=  localWrData( 5);                --
          reg_data(12913)( 6)                                      <=  localWrData( 6);                --
        when 12915 => --0x3273
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12915)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12915)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12915)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12917 => --0x3275
          reg_data(12917)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12917)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12918 => --0x3276
          reg_data(12918)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12928 => --0x3280
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12929 => --0x3281
          reg_data(12929)( 4)                                      <=  localWrData( 4);                --
          reg_data(12929)( 5)                                      <=  localWrData( 5);                --
          reg_data(12929)( 6)                                      <=  localWrData( 6);                --
        when 12931 => --0x3283
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12931)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(12931)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12931)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12933 => --0x3285
          reg_data(12933)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12933)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12934 => --0x3286
          reg_data(12934)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 12944 => --0x3290
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 12945 => --0x3291
          reg_data(12945)( 4)                                      <=  localWrData( 4);                --
          reg_data(12945)( 5)                                      <=  localWrData( 5);                --
          reg_data(12945)( 6)                                      <=  localWrData( 6);                --
        when 12947 => --0x3293
          reg_data(12947)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(0).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(12947)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(12947)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 12949 => --0x3295
          reg_data(12949)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(12949)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 12950 => --0x3296
          reg_data(12950)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 16384 => --0x4000
          Ctrl.HPS(0).LSF.LSF(0).RESET                             <=  localWrData( 0);               
        when 16386 => --0x4002
          reg_data(16386)(13 downto  4)                            <=  localWrData(13 downto  4);      --add some description
        when 16387 => --0x4003
          reg_data(16387)( 0)                                      <=  localWrData( 0);                --
        when 16388 => --0x4004
          reg_data(16388)(23 downto 16)                            <=  localWrData(23 downto 16);      --
        when 16389 => --0x4005
          Ctrl.HPS(0).LSF.LSF(0).sb_lsf_mdt_hits_re                <=  localWrData( 0);               
        when 16400 => --0x4010
          Ctrl.HPS(0).LSF.LSF(1).RESET                             <=  localWrData( 0);               
        when 16402 => --0x4012
          reg_data(16402)(13 downto  4)                            <=  localWrData(13 downto  4);      --add some description
        when 16403 => --0x4013
          reg_data(16403)( 0)                                      <=  localWrData( 0);                --
        when 16404 => --0x4014
          reg_data(16404)(23 downto 16)                            <=  localWrData(23 downto 16);      --
        when 16405 => --0x4015
          Ctrl.HPS(0).LSF.LSF(1).sb_lsf_mdt_hits_re                <=  localWrData( 0);               
        when 16416 => --0x4020
          Ctrl.HPS(0).LSF.LSF(2).RESET                             <=  localWrData( 0);               
        when 16418 => --0x4022
          reg_data(16418)(13 downto  4)                            <=  localWrData(13 downto  4);      --add some description
        when 16419 => --0x4023
          reg_data(16419)( 0)                                      <=  localWrData( 0);                --
        when 16420 => --0x4024
          reg_data(16420)(23 downto 16)                            <=  localWrData(23 downto 16);      --
        when 16421 => --0x4025
          Ctrl.HPS(0).LSF.LSF(2).sb_lsf_mdt_hits_re                <=  localWrData( 0);               
        when 20480 => --0x5000
          Ctrl.HPS(0).CSF.CSF(0).ACTIONS.RESET                     <=  localWrData( 0);               
          Ctrl.HPS(0).CSF.CSF(0).ACTIONS.ENABLE                    <=  localWrData( 1);               
          Ctrl.HPS(0).CSF.CSF(0).ACTIONS.DISABLE                   <=  localWrData( 2);               
          Ctrl.HPS(0).CSF.CSF(0).ACTIONS.FREEZE                    <=  localWrData( 3);               
        when 20496 => --0x5010
          Ctrl.HPS(0).CSF.CSF(1).ACTIONS.RESET                     <=  localWrData( 0);               
          Ctrl.HPS(0).CSF.CSF(1).ACTIONS.ENABLE                    <=  localWrData( 1);               
          Ctrl.HPS(0).CSF.CSF(1).ACTIONS.DISABLE                   <=  localWrData( 2);               
          Ctrl.HPS(0).CSF.CSF(1).ACTIONS.FREEZE                    <=  localWrData( 3);               
        when 20512 => --0x5020
          Ctrl.HPS(0).CSF.CSF(2).ACTIONS.RESET                     <=  localWrData( 0);               
          Ctrl.HPS(0).CSF.CSF(2).ACTIONS.ENABLE                    <=  localWrData( 1);               
          Ctrl.HPS(0).CSF.CSF(2).ACTIONS.DISABLE                   <=  localWrData( 2);               
          Ctrl.HPS(0).CSF.CSF(2).ACTIONS.FREEZE                    <=  localWrData( 3);               
        when 65536 => --0x10000
          Ctrl.HPS(1).SUPER.ACTIONS.RESET                          <=  localWrData( 0);               
          Ctrl.HPS(1).SUPER.ACTIONS.ENABLE                         <=  localWrData( 1);               
          Ctrl.HPS(1).SUPER.ACTIONS.DISABLE                        <=  localWrData( 2);               
          Ctrl.HPS(1).SUPER.ACTIONS.FREEZE                         <=  localWrData( 3);               
        when 65537 => --0x10001
          reg_data(65537)( 3 downto  0)                            <=  localWrData( 3 downto  0);      --
          reg_data(65537)( 4)                                      <=  localWrData( 4);                --
          reg_data(65537)( 5)                                      <=  localWrData( 5);                --
          reg_data(65537)( 6)                                      <=  localWrData( 6);                --
        when 69632 => --0x11000
          Ctrl.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(0).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(69632)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(69632)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(69632)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 69634 => --0x11002
          reg_data(69634)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(69634)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 69635 => --0x11003
          reg_data(69635)(31 downto  0)                            <=  localWrData(31 downto  0);      --Write Data 0
        when 69636 => --0x11004
          reg_data(69636)( 5 downto  0)                            <=  localWrData( 5 downto  0);      --Write Data 1
        when 69648 => --0x11010
          Ctrl.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(1).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(69648)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(69648)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(69648)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 69650 => --0x11012
          reg_data(69650)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(69650)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 69651 => --0x11013
          reg_data(69651)(31 downto  0)                            <=  localWrData(31 downto  0);      --Write Data 0
        when 69652 => --0x11014
          reg_data(69652)( 5 downto  0)                            <=  localWrData( 5 downto  0);      --Write Data 1
        when 69664 => --0x11020
          Ctrl.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(2).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(69664)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(69664)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(69664)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 69666 => --0x11022
          reg_data(69666)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(69666)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 69667 => --0x11023
          reg_data(69667)(31 downto  0)                            <=  localWrData(31 downto  0);      --Write Data 0
        when 69668 => --0x11024
          reg_data(69668)( 5 downto  0)                            <=  localWrData( 5 downto  0);      --Write Data 1
        when 69680 => --0x11030
          Ctrl.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(3).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(69680)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(69680)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(69680)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 69682 => --0x11032
          reg_data(69682)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(69682)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 69683 => --0x11033
          reg_data(69683)(31 downto  0)                            <=  localWrData(31 downto  0);      --Write Data 0
        when 69684 => --0x11034
          reg_data(69684)( 5 downto  0)                            <=  localWrData( 5 downto  0);      --Write Data 1
        when 69696 => --0x11040
          Ctrl.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(4).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(69696)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(69696)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(69696)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 69698 => --0x11042
          reg_data(69698)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(69698)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 69699 => --0x11043
          reg_data(69699)(31 downto  0)                            <=  localWrData(31 downto  0);      --Write Data 0
        when 69700 => --0x11044
          reg_data(69700)( 5 downto  0)                            <=  localWrData( 5 downto  0);      --Write Data 1
        when 69712 => --0x11050
          reg_data(69712)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(1).MDT_TC.MDT_TC(5).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(69712)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(69712)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 69714 => --0x11052
          reg_data(69714)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(69714)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 69715 => --0x11053
          reg_data(69715)(31 downto  0)                            <=  localWrData(31 downto  0);      --Write Data 0
        when 69716 => --0x11054
          reg_data(69716)( 5 downto  0)                            <=  localWrData( 5 downto  0);      --Write Data 1
        when 73728 => --0x12000
          Ctrl.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(0).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(73728)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(73728)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(73728)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 73730 => --0x12002
          reg_data(73730)( 3 downto  0)                            <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(73730)(19 downto 16)                            <=  localWrData(19 downto 16);      --rd_Address
        when 73731 => --0x12003
          reg_data(73731)(16 downto  0)                            <=  localWrData(16 downto  0);      --Write Data 0
        when 73744 => --0x12010
          Ctrl.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(1).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(73744)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(73744)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(73744)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 73746 => --0x12012
          reg_data(73746)( 3 downto  0)                            <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(73746)(19 downto 16)                            <=  localWrData(19 downto 16);      --rd_Address
        when 73747 => --0x12013
          reg_data(73747)(16 downto  0)                            <=  localWrData(16 downto  0);      --Write Data 0
        when 73760 => --0x12020
          Ctrl.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(2).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(73760)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(73760)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(73760)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 73762 => --0x12022
          reg_data(73762)( 3 downto  0)                            <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(73762)(19 downto 16)                            <=  localWrData(19 downto 16);      --rd_Address
        when 73763 => --0x12023
          reg_data(73763)(16 downto  0)                            <=  localWrData(16 downto  0);      --Write Data 0
        when 73776 => --0x12030
          Ctrl.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(3).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(73776)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(73776)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(73776)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 73778 => --0x12032
          reg_data(73778)( 3 downto  0)                            <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(73778)(19 downto 16)                            <=  localWrData(19 downto 16);      --rd_Address
        when 73779 => --0x12033
          reg_data(73779)(16 downto  0)                            <=  localWrData(16 downto  0);      --Write Data 0
        when 73792 => --0x12040
          Ctrl.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(4).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(73792)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(73792)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(73792)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 73794 => --0x12042
          reg_data(73794)( 3 downto  0)                            <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(73794)(19 downto 16)                            <=  localWrData(19 downto 16);      --rd_Address
        when 73795 => --0x12043
          reg_data(73795)(16 downto  0)                            <=  localWrData(16 downto  0);      --Write Data 0
        when 73808 => --0x12050
          reg_data(73808)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(1).MDT_T0.MDT_T0(5).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(73808)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(73808)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 73810 => --0x12052
          reg_data(73810)( 3 downto  0)                            <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(73810)(19 downto 16)                            <=  localWrData(19 downto 16);      --rd_Address
        when 73811 => --0x12053
          reg_data(73811)(16 downto  0)                            <=  localWrData(16 downto  0);      --Write Data 0
        when 77824 => --0x13000
          Ctrl.HPS(1).HEG.HEG(0).SUPER.ACTIONS.RESET               <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).SUPER.ACTIONS.ENABLE              <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).SUPER.ACTIONS.DISABLE             <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).SUPER.ACTIONS.FREEZE              <=  localWrData( 3);               
        when 77825 => --0x13001
          reg_data(77825)( 4)                                      <=  localWrData( 4);                --
          reg_data(77825)( 5)                                      <=  localWrData( 5);                --
          reg_data(77825)( 6)                                      <=  localWrData( 6);                --
        when 77872 => --0x13030
          Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_req        <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_ack        <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_req        <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_ack        <=  localWrData( 3);               
          reg_data(77872)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(77872)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(77872)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 77874 => --0x13032
          reg_data(77874)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(77874)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 77875 => --0x13033
          reg_data(77875)(31 downto  0)                            <=  localWrData(31 downto  0);      --Write Data 0
        when 77876 => --0x13034
          reg_data(77876)( 5 downto  0)                            <=  localWrData( 5 downto  0);      --Write Data 1
        when 77888 => --0x13040
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 77889 => --0x13041
          reg_data(77889)( 4)                                      <=  localWrData( 4);                --
          reg_data(77889)( 5)                                      <=  localWrData( 5);                --
          reg_data(77889)( 6)                                      <=  localWrData( 6);                --
        when 77891 => --0x13043
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(77891)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(77891)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(77891)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 77893 => --0x13045
          reg_data(77893)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(77893)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 77894 => --0x13046
          reg_data(77894)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 77904 => --0x13050
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 77905 => --0x13051
          reg_data(77905)( 4)                                      <=  localWrData( 4);                --
          reg_data(77905)( 5)                                      <=  localWrData( 5);                --
          reg_data(77905)( 6)                                      <=  localWrData( 6);                --
        when 77907 => --0x13053
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(77907)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(77907)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(77907)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 77909 => --0x13055
          reg_data(77909)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(77909)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 77910 => --0x13056
          reg_data(77910)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 77920 => --0x13060
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 77921 => --0x13061
          reg_data(77921)( 4)                                      <=  localWrData( 4);                --
          reg_data(77921)( 5)                                      <=  localWrData( 5);                --
          reg_data(77921)( 6)                                      <=  localWrData( 6);                --
        when 77923 => --0x13063
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(77923)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(77923)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(77923)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 77925 => --0x13065
          reg_data(77925)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(77925)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 77926 => --0x13066
          reg_data(77926)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 77936 => --0x13070
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 77937 => --0x13071
          reg_data(77937)( 4)                                      <=  localWrData( 4);                --
          reg_data(77937)( 5)                                      <=  localWrData( 5);                --
          reg_data(77937)( 6)                                      <=  localWrData( 6);                --
        when 77939 => --0x13073
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(77939)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(77939)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(77939)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 77941 => --0x13075
          reg_data(77941)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(77941)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 77942 => --0x13076
          reg_data(77942)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 77952 => --0x13080
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 77953 => --0x13081
          reg_data(77953)( 4)                                      <=  localWrData( 4);                --
          reg_data(77953)( 5)                                      <=  localWrData( 5);                --
          reg_data(77953)( 6)                                      <=  localWrData( 6);                --
        when 77955 => --0x13083
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(77955)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(77955)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(77955)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 77957 => --0x13085
          reg_data(77957)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(77957)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 77958 => --0x13086
          reg_data(77958)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 77968 => --0x13090
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 77969 => --0x13091
          reg_data(77969)( 4)                                      <=  localWrData( 4);                --
          reg_data(77969)( 5)                                      <=  localWrData( 5);                --
          reg_data(77969)( 6)                                      <=  localWrData( 6);                --
        when 77971 => --0x13093
          reg_data(77971)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(77971)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(77971)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 77973 => --0x13095
          reg_data(77973)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(77973)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 77974 => --0x13096
          reg_data(77974)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 78080 => --0x13100
          Ctrl.HPS(1).HEG.HEG(1).SUPER.ACTIONS.RESET               <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).SUPER.ACTIONS.ENABLE              <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).SUPER.ACTIONS.DISABLE             <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).SUPER.ACTIONS.FREEZE              <=  localWrData( 3);               
        when 78081 => --0x13101
          reg_data(78081)( 4)                                      <=  localWrData( 4);                --
          reg_data(78081)( 5)                                      <=  localWrData( 5);                --
          reg_data(78081)( 6)                                      <=  localWrData( 6);                --
        when 78128 => --0x13130
          Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_req        <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_ack        <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_req        <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_ack        <=  localWrData( 3);               
          reg_data(78128)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(78128)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78128)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78130 => --0x13132
          reg_data(78130)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78130)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78131 => --0x13133
          reg_data(78131)(31 downto  0)                            <=  localWrData(31 downto  0);      --Write Data 0
        when 78132 => --0x13134
          reg_data(78132)( 5 downto  0)                            <=  localWrData( 5 downto  0);      --Write Data 1
        when 78144 => --0x13140
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 78145 => --0x13141
          reg_data(78145)( 4)                                      <=  localWrData( 4);                --
          reg_data(78145)( 5)                                      <=  localWrData( 5);                --
          reg_data(78145)( 6)                                      <=  localWrData( 6);                --
        when 78147 => --0x13143
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(78147)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(78147)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78147)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78149 => --0x13145
          reg_data(78149)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78149)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78150 => --0x13146
          reg_data(78150)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 78160 => --0x13150
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 78161 => --0x13151
          reg_data(78161)( 4)                                      <=  localWrData( 4);                --
          reg_data(78161)( 5)                                      <=  localWrData( 5);                --
          reg_data(78161)( 6)                                      <=  localWrData( 6);                --
        when 78163 => --0x13153
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(78163)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(78163)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78163)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78165 => --0x13155
          reg_data(78165)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78165)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78166 => --0x13156
          reg_data(78166)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 78176 => --0x13160
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 78177 => --0x13161
          reg_data(78177)( 4)                                      <=  localWrData( 4);                --
          reg_data(78177)( 5)                                      <=  localWrData( 5);                --
          reg_data(78177)( 6)                                      <=  localWrData( 6);                --
        when 78179 => --0x13163
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(78179)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(78179)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78179)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78181 => --0x13165
          reg_data(78181)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78181)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78182 => --0x13166
          reg_data(78182)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 78192 => --0x13170
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 78193 => --0x13171
          reg_data(78193)( 4)                                      <=  localWrData( 4);                --
          reg_data(78193)( 5)                                      <=  localWrData( 5);                --
          reg_data(78193)( 6)                                      <=  localWrData( 6);                --
        when 78195 => --0x13173
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(78195)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(78195)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78195)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78197 => --0x13175
          reg_data(78197)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78197)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78198 => --0x13176
          reg_data(78198)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 78208 => --0x13180
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 78209 => --0x13181
          reg_data(78209)( 4)                                      <=  localWrData( 4);                --
          reg_data(78209)( 5)                                      <=  localWrData( 5);                --
          reg_data(78209)( 6)                                      <=  localWrData( 6);                --
        when 78211 => --0x13183
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(78211)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(78211)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78211)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78213 => --0x13185
          reg_data(78213)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78213)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78214 => --0x13186
          reg_data(78214)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 78224 => --0x13190
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 78225 => --0x13191
          reg_data(78225)( 4)                                      <=  localWrData( 4);                --
          reg_data(78225)( 5)                                      <=  localWrData( 5);                --
          reg_data(78225)( 6)                                      <=  localWrData( 6);                --
        when 78227 => --0x13193
          reg_data(78227)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(78227)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78227)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78229 => --0x13195
          reg_data(78229)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78229)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78230 => --0x13196
          reg_data(78230)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 78336 => --0x13200
          Ctrl.HPS(1).HEG.HEG(2).SUPER.ACTIONS.RESET               <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).SUPER.ACTIONS.ENABLE              <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).SUPER.ACTIONS.DISABLE             <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).SUPER.ACTIONS.FREEZE              <=  localWrData( 3);               
        when 78337 => --0x13201
          reg_data(78337)( 4)                                      <=  localWrData( 4);                --
          reg_data(78337)( 5)                                      <=  localWrData( 5);                --
          reg_data(78337)( 6)                                      <=  localWrData( 6);                --
        when 78384 => --0x13230
          Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_req        <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_ack        <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_req        <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_ack        <=  localWrData( 3);               
          reg_data(78384)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(78384)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78384)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78386 => --0x13232
          reg_data(78386)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78386)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78387 => --0x13233
          reg_data(78387)(31 downto  0)                            <=  localWrData(31 downto  0);      --Write Data 0
        when 78388 => --0x13234
          reg_data(78388)( 5 downto  0)                            <=  localWrData( 5 downto  0);      --Write Data 1
        when 78400 => --0x13240
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 78401 => --0x13241
          reg_data(78401)( 4)                                      <=  localWrData( 4);                --
          reg_data(78401)( 5)                                      <=  localWrData( 5);                --
          reg_data(78401)( 6)                                      <=  localWrData( 6);                --
        when 78403 => --0x13243
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(78403)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(78403)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78403)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78405 => --0x13245
          reg_data(78405)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78405)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78406 => --0x13246
          reg_data(78406)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 78416 => --0x13250
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 78417 => --0x13251
          reg_data(78417)( 4)                                      <=  localWrData( 4);                --
          reg_data(78417)( 5)                                      <=  localWrData( 5);                --
          reg_data(78417)( 6)                                      <=  localWrData( 6);                --
        when 78419 => --0x13253
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(78419)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(78419)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78419)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78421 => --0x13255
          reg_data(78421)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78421)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78422 => --0x13256
          reg_data(78422)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 78432 => --0x13260
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 78433 => --0x13261
          reg_data(78433)( 4)                                      <=  localWrData( 4);                --
          reg_data(78433)( 5)                                      <=  localWrData( 5);                --
          reg_data(78433)( 6)                                      <=  localWrData( 6);                --
        when 78435 => --0x13263
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(78435)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(78435)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78435)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78437 => --0x13265
          reg_data(78437)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78437)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78438 => --0x13266
          reg_data(78438)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 78448 => --0x13270
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 78449 => --0x13271
          reg_data(78449)( 4)                                      <=  localWrData( 4);                --
          reg_data(78449)( 5)                                      <=  localWrData( 5);                --
          reg_data(78449)( 6)                                      <=  localWrData( 6);                --
        when 78451 => --0x13273
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(78451)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(78451)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78451)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78453 => --0x13275
          reg_data(78453)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78453)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78454 => --0x13276
          reg_data(78454)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 78464 => --0x13280
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 78465 => --0x13281
          reg_data(78465)( 4)                                      <=  localWrData( 4);                --
          reg_data(78465)( 5)                                      <=  localWrData( 5);                --
          reg_data(78465)( 6)                                      <=  localWrData( 6);                --
        when 78467 => --0x13283
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(78467)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          reg_data(78467)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78467)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78469 => --0x13285
          reg_data(78469)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78469)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78470 => --0x13286
          reg_data(78470)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 78480 => --0x13290
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 78481 => --0x13291
          reg_data(78481)( 4)                                      <=  localWrData( 4);                --
          reg_data(78481)( 5)                                      <=  localWrData( 5);                --
          reg_data(78481)( 6)                                      <=  localWrData( 6);                --
        when 78483 => --0x13293
          reg_data(78483)( 4)                                      <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(1).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(78483)( 5)                                      <=  localWrData( 5);                --freeze memory
          reg_data(78483)( 8 downto  6)                            <=  localWrData( 8 downto  6);      --sel memory
        when 78485 => --0x13295
          reg_data(78485)( 9 downto  0)                            <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(78485)(25 downto 16)                            <=  localWrData(25 downto 16);      --rd_Address
        when 78486 => --0x13296
          reg_data(78486)( 8 downto  0)                            <=  localWrData( 8 downto  0);      --Write Data 0
        when 81920 => --0x14000
          Ctrl.HPS(1).LSF.LSF(0).RESET                             <=  localWrData( 0);               
        when 81922 => --0x14002
          reg_data(81922)(13 downto  4)                            <=  localWrData(13 downto  4);      --add some description
        when 81923 => --0x14003
          reg_data(81923)( 0)                                      <=  localWrData( 0);                --
        when 81924 => --0x14004
          reg_data(81924)(23 downto 16)                            <=  localWrData(23 downto 16);      --
        when 81925 => --0x14005
          Ctrl.HPS(1).LSF.LSF(0).sb_lsf_mdt_hits_re                <=  localWrData( 0);               
        when 81936 => --0x14010
          Ctrl.HPS(1).LSF.LSF(1).RESET                             <=  localWrData( 0);               
        when 81938 => --0x14012
          reg_data(81938)(13 downto  4)                            <=  localWrData(13 downto  4);      --add some description
        when 81939 => --0x14013
          reg_data(81939)( 0)                                      <=  localWrData( 0);                --
        when 81940 => --0x14014
          reg_data(81940)(23 downto 16)                            <=  localWrData(23 downto 16);      --
        when 81941 => --0x14015
          Ctrl.HPS(1).LSF.LSF(1).sb_lsf_mdt_hits_re                <=  localWrData( 0);               
        when 81952 => --0x14020
          Ctrl.HPS(1).LSF.LSF(2).RESET                             <=  localWrData( 0);               
        when 81954 => --0x14022
          reg_data(81954)(13 downto  4)                            <=  localWrData(13 downto  4);      --add some description
        when 81955 => --0x14023
          reg_data(81955)( 0)                                      <=  localWrData( 0);                --
        when 81956 => --0x14024
          reg_data(81956)(23 downto 16)                            <=  localWrData(23 downto 16);      --
        when 81957 => --0x14025
          Ctrl.HPS(1).LSF.LSF(2).sb_lsf_mdt_hits_re                <=  localWrData( 0);               
        when 86016 => --0x15000
          Ctrl.HPS(1).CSF.CSF(0).ACTIONS.RESET                     <=  localWrData( 0);               
          Ctrl.HPS(1).CSF.CSF(0).ACTIONS.ENABLE                    <=  localWrData( 1);               
          Ctrl.HPS(1).CSF.CSF(0).ACTIONS.DISABLE                   <=  localWrData( 2);               
          Ctrl.HPS(1).CSF.CSF(0).ACTIONS.FREEZE                    <=  localWrData( 3);               
        when 86032 => --0x15010
          Ctrl.HPS(1).CSF.CSF(1).ACTIONS.RESET                     <=  localWrData( 0);               
          Ctrl.HPS(1).CSF.CSF(1).ACTIONS.ENABLE                    <=  localWrData( 1);               
          Ctrl.HPS(1).CSF.CSF(1).ACTIONS.DISABLE                   <=  localWrData( 2);               
          Ctrl.HPS(1).CSF.CSF(1).ACTIONS.FREEZE                    <=  localWrData( 3);               
        when 86048 => --0x15020
          Ctrl.HPS(1).CSF.CSF(2).ACTIONS.RESET                     <=  localWrData( 0);               
          Ctrl.HPS(1).CSF.CSF(2).ACTIONS.ENABLE                    <=  localWrData( 1);               
          Ctrl.HPS(1).CSF.CSF(2).ACTIONS.DISABLE                   <=  localWrData( 2);               
          Ctrl.HPS(1).CSF.CSF(2).ACTIONS.FREEZE                    <=  localWrData( 3);               
        when 131072 => --0x20000
          Ctrl.HPS(2).SUPER.ACTIONS.RESET                          <=  localWrData( 0);               
          Ctrl.HPS(2).SUPER.ACTIONS.ENABLE                         <=  localWrData( 1);               
          Ctrl.HPS(2).SUPER.ACTIONS.DISABLE                        <=  localWrData( 2);               
          Ctrl.HPS(2).SUPER.ACTIONS.FREEZE                         <=  localWrData( 3);               
        when 131073 => --0x20001
          reg_data(131073)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --
          reg_data(131073)( 4)                                     <=  localWrData( 4);                --
          reg_data(131073)( 5)                                     <=  localWrData( 5);                --
          reg_data(131073)( 6)                                     <=  localWrData( 6);                --
        when 135168 => --0x21000
          Ctrl.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(0).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(135168)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(135168)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(135168)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 135170 => --0x21002
          reg_data(135170)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(135170)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 135171 => --0x21003
          reg_data(135171)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 135172 => --0x21004
          reg_data(135172)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 135184 => --0x21010
          Ctrl.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(1).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(135184)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(135184)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(135184)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 135186 => --0x21012
          reg_data(135186)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(135186)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 135187 => --0x21013
          reg_data(135187)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 135188 => --0x21014
          reg_data(135188)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 135200 => --0x21020
          Ctrl.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(2).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(135200)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(135200)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(135200)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 135202 => --0x21022
          reg_data(135202)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(135202)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 135203 => --0x21023
          reg_data(135203)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 135204 => --0x21024
          reg_data(135204)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 135216 => --0x21030
          Ctrl.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(3).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(135216)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(135216)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(135216)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 135218 => --0x21032
          reg_data(135218)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(135218)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 135219 => --0x21033
          reg_data(135219)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 135220 => --0x21034
          reg_data(135220)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 135232 => --0x21040
          Ctrl.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(4).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(135232)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(135232)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(135232)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 135234 => --0x21042
          reg_data(135234)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(135234)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 135235 => --0x21043
          reg_data(135235)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 135236 => --0x21044
          reg_data(135236)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 135248 => --0x21050
          reg_data(135248)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(2).MDT_TC.MDT_TC(5).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(135248)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(135248)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 135250 => --0x21052
          reg_data(135250)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(135250)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 135251 => --0x21053
          reg_data(135251)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 135252 => --0x21054
          reg_data(135252)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 139264 => --0x22000
          Ctrl.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(0).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(139264)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(139264)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(139264)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 139266 => --0x22002
          reg_data(139266)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(139266)(19 downto 16)                           <=  localWrData(19 downto 16);      --rd_Address
        when 139267 => --0x22003
          reg_data(139267)(16 downto  0)                           <=  localWrData(16 downto  0);      --Write Data 0
        when 139280 => --0x22010
          Ctrl.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(1).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(139280)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(139280)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(139280)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 139282 => --0x22012
          reg_data(139282)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(139282)(19 downto 16)                           <=  localWrData(19 downto 16);      --rd_Address
        when 139283 => --0x22013
          reg_data(139283)(16 downto  0)                           <=  localWrData(16 downto  0);      --Write Data 0
        when 139296 => --0x22020
          Ctrl.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(2).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(139296)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(139296)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(139296)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 139298 => --0x22022
          reg_data(139298)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(139298)(19 downto 16)                           <=  localWrData(19 downto 16);      --rd_Address
        when 139299 => --0x22023
          reg_data(139299)(16 downto  0)                           <=  localWrData(16 downto  0);      --Write Data 0
        when 139312 => --0x22030
          Ctrl.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(3).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(139312)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(139312)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(139312)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 139314 => --0x22032
          reg_data(139314)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(139314)(19 downto 16)                           <=  localWrData(19 downto 16);      --rd_Address
        when 139315 => --0x22033
          reg_data(139315)(16 downto  0)                           <=  localWrData(16 downto  0);      --Write Data 0
        when 139328 => --0x22040
          Ctrl.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(4).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(139328)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(139328)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(139328)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 139330 => --0x22042
          reg_data(139330)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(139330)(19 downto 16)                           <=  localWrData(19 downto 16);      --rd_Address
        when 139331 => --0x22043
          reg_data(139331)(16 downto  0)                           <=  localWrData(16 downto  0);      --Write Data 0
        when 139344 => --0x22050
          reg_data(139344)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(2).MDT_T0.MDT_T0(5).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(139344)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(139344)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 139346 => --0x22052
          reg_data(139346)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(139346)(19 downto 16)                           <=  localWrData(19 downto 16);      --rd_Address
        when 139347 => --0x22053
          reg_data(139347)(16 downto  0)                           <=  localWrData(16 downto  0);      --Write Data 0
        when 143360 => --0x23000
          Ctrl.HPS(2).HEG.HEG(0).SUPER.ACTIONS.RESET               <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).SUPER.ACTIONS.ENABLE              <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).SUPER.ACTIONS.DISABLE             <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).SUPER.ACTIONS.FREEZE              <=  localWrData( 3);               
        when 143361 => --0x23001
          reg_data(143361)( 4)                                     <=  localWrData( 4);                --
          reg_data(143361)( 5)                                     <=  localWrData( 5);                --
          reg_data(143361)( 6)                                     <=  localWrData( 6);                --
        when 143408 => --0x23030
          Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_req        <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_ack        <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_req        <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_ack        <=  localWrData( 3);               
          reg_data(143408)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143408)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143408)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143410 => --0x23032
          reg_data(143410)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143410)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143411 => --0x23033
          reg_data(143411)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 143412 => --0x23034
          reg_data(143412)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 143424 => --0x23040
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143425 => --0x23041
          reg_data(143425)( 4)                                     <=  localWrData( 4);                --
          reg_data(143425)( 5)                                     <=  localWrData( 5);                --
          reg_data(143425)( 6)                                     <=  localWrData( 6);                --
        when 143427 => --0x23043
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143427)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143427)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143427)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143429 => --0x23045
          reg_data(143429)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143429)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143430 => --0x23046
          reg_data(143430)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143440 => --0x23050
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143441 => --0x23051
          reg_data(143441)( 4)                                     <=  localWrData( 4);                --
          reg_data(143441)( 5)                                     <=  localWrData( 5);                --
          reg_data(143441)( 6)                                     <=  localWrData( 6);                --
        when 143443 => --0x23053
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143443)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143443)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143443)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143445 => --0x23055
          reg_data(143445)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143445)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143446 => --0x23056
          reg_data(143446)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143456 => --0x23060
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143457 => --0x23061
          reg_data(143457)( 4)                                     <=  localWrData( 4);                --
          reg_data(143457)( 5)                                     <=  localWrData( 5);                --
          reg_data(143457)( 6)                                     <=  localWrData( 6);                --
        when 143459 => --0x23063
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143459)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143459)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143459)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143461 => --0x23065
          reg_data(143461)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143461)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143462 => --0x23066
          reg_data(143462)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143472 => --0x23070
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143473 => --0x23071
          reg_data(143473)( 4)                                     <=  localWrData( 4);                --
          reg_data(143473)( 5)                                     <=  localWrData( 5);                --
          reg_data(143473)( 6)                                     <=  localWrData( 6);                --
        when 143475 => --0x23073
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143475)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143475)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143475)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143477 => --0x23075
          reg_data(143477)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143477)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143478 => --0x23076
          reg_data(143478)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143488 => --0x23080
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143489 => --0x23081
          reg_data(143489)( 4)                                     <=  localWrData( 4);                --
          reg_data(143489)( 5)                                     <=  localWrData( 5);                --
          reg_data(143489)( 6)                                     <=  localWrData( 6);                --
        when 143491 => --0x23083
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143491)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143491)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143491)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143493 => --0x23085
          reg_data(143493)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143493)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143494 => --0x23086
          reg_data(143494)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143504 => --0x23090
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143505 => --0x23091
          reg_data(143505)( 4)                                     <=  localWrData( 4);                --
          reg_data(143505)( 5)                                     <=  localWrData( 5);                --
          reg_data(143505)( 6)                                     <=  localWrData( 6);                --
        when 143507 => --0x23093
          reg_data(143507)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143507)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143507)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143509 => --0x23095
          reg_data(143509)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143509)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143510 => --0x23096
          reg_data(143510)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143616 => --0x23100
          Ctrl.HPS(2).HEG.HEG(1).SUPER.ACTIONS.RESET               <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).SUPER.ACTIONS.ENABLE              <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).SUPER.ACTIONS.DISABLE             <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).SUPER.ACTIONS.FREEZE              <=  localWrData( 3);               
        when 143617 => --0x23101
          reg_data(143617)( 4)                                     <=  localWrData( 4);                --
          reg_data(143617)( 5)                                     <=  localWrData( 5);                --
          reg_data(143617)( 6)                                     <=  localWrData( 6);                --
        when 143664 => --0x23130
          Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_req        <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_ack        <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_req        <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_ack        <=  localWrData( 3);               
          reg_data(143664)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143664)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143664)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143666 => --0x23132
          reg_data(143666)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143666)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143667 => --0x23133
          reg_data(143667)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 143668 => --0x23134
          reg_data(143668)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 143680 => --0x23140
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143681 => --0x23141
          reg_data(143681)( 4)                                     <=  localWrData( 4);                --
          reg_data(143681)( 5)                                     <=  localWrData( 5);                --
          reg_data(143681)( 6)                                     <=  localWrData( 6);                --
        when 143683 => --0x23143
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143683)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143683)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143683)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143685 => --0x23145
          reg_data(143685)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143685)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143686 => --0x23146
          reg_data(143686)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143696 => --0x23150
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143697 => --0x23151
          reg_data(143697)( 4)                                     <=  localWrData( 4);                --
          reg_data(143697)( 5)                                     <=  localWrData( 5);                --
          reg_data(143697)( 6)                                     <=  localWrData( 6);                --
        when 143699 => --0x23153
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143699)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143699)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143699)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143701 => --0x23155
          reg_data(143701)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143701)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143702 => --0x23156
          reg_data(143702)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143712 => --0x23160
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143713 => --0x23161
          reg_data(143713)( 4)                                     <=  localWrData( 4);                --
          reg_data(143713)( 5)                                     <=  localWrData( 5);                --
          reg_data(143713)( 6)                                     <=  localWrData( 6);                --
        when 143715 => --0x23163
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143715)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143715)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143715)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143717 => --0x23165
          reg_data(143717)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143717)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143718 => --0x23166
          reg_data(143718)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143728 => --0x23170
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143729 => --0x23171
          reg_data(143729)( 4)                                     <=  localWrData( 4);                --
          reg_data(143729)( 5)                                     <=  localWrData( 5);                --
          reg_data(143729)( 6)                                     <=  localWrData( 6);                --
        when 143731 => --0x23173
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143731)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143731)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143731)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143733 => --0x23175
          reg_data(143733)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143733)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143734 => --0x23176
          reg_data(143734)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143744 => --0x23180
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143745 => --0x23181
          reg_data(143745)( 4)                                     <=  localWrData( 4);                --
          reg_data(143745)( 5)                                     <=  localWrData( 5);                --
          reg_data(143745)( 6)                                     <=  localWrData( 6);                --
        when 143747 => --0x23183
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143747)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143747)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143747)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143749 => --0x23185
          reg_data(143749)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143749)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143750 => --0x23186
          reg_data(143750)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143760 => --0x23190
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143761 => --0x23191
          reg_data(143761)( 4)                                     <=  localWrData( 4);                --
          reg_data(143761)( 5)                                     <=  localWrData( 5);                --
          reg_data(143761)( 6)                                     <=  localWrData( 6);                --
        when 143763 => --0x23193
          reg_data(143763)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143763)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143763)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143765 => --0x23195
          reg_data(143765)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143765)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143766 => --0x23196
          reg_data(143766)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143872 => --0x23200
          Ctrl.HPS(2).HEG.HEG(2).SUPER.ACTIONS.RESET               <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).SUPER.ACTIONS.ENABLE              <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).SUPER.ACTIONS.DISABLE             <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).SUPER.ACTIONS.FREEZE              <=  localWrData( 3);               
        when 143873 => --0x23201
          reg_data(143873)( 4)                                     <=  localWrData( 4);                --
          reg_data(143873)( 5)                                     <=  localWrData( 5);                --
          reg_data(143873)( 6)                                     <=  localWrData( 6);                --
        when 143920 => --0x23230
          Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_req        <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_ack        <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_req        <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_ack        <=  localWrData( 3);               
          reg_data(143920)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143920)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143920)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143922 => --0x23232
          reg_data(143922)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143922)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143923 => --0x23233
          reg_data(143923)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 143924 => --0x23234
          reg_data(143924)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 143936 => --0x23240
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143937 => --0x23241
          reg_data(143937)( 4)                                     <=  localWrData( 4);                --
          reg_data(143937)( 5)                                     <=  localWrData( 5);                --
          reg_data(143937)( 6)                                     <=  localWrData( 6);                --
        when 143939 => --0x23243
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143939)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143939)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143939)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143941 => --0x23245
          reg_data(143941)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143941)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143942 => --0x23246
          reg_data(143942)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143952 => --0x23250
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143953 => --0x23251
          reg_data(143953)( 4)                                     <=  localWrData( 4);                --
          reg_data(143953)( 5)                                     <=  localWrData( 5);                --
          reg_data(143953)( 6)                                     <=  localWrData( 6);                --
        when 143955 => --0x23253
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143955)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143955)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143955)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143957 => --0x23255
          reg_data(143957)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143957)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143958 => --0x23256
          reg_data(143958)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143968 => --0x23260
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143969 => --0x23261
          reg_data(143969)( 4)                                     <=  localWrData( 4);                --
          reg_data(143969)( 5)                                     <=  localWrData( 5);                --
          reg_data(143969)( 6)                                     <=  localWrData( 6);                --
        when 143971 => --0x23263
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143971)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143971)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143971)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143973 => --0x23265
          reg_data(143973)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143973)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143974 => --0x23266
          reg_data(143974)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 143984 => --0x23270
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 143985 => --0x23271
          reg_data(143985)( 4)                                     <=  localWrData( 4);                --
          reg_data(143985)( 5)                                     <=  localWrData( 5);                --
          reg_data(143985)( 6)                                     <=  localWrData( 6);                --
        when 143987 => --0x23273
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(143987)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(143987)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(143987)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 143989 => --0x23275
          reg_data(143989)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(143989)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 143990 => --0x23276
          reg_data(143990)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 144000 => --0x23280
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 144001 => --0x23281
          reg_data(144001)( 4)                                     <=  localWrData( 4);                --
          reg_data(144001)( 5)                                     <=  localWrData( 5);                --
          reg_data(144001)( 6)                                     <=  localWrData( 6);                --
        when 144003 => --0x23283
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(144003)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(144003)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(144003)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 144005 => --0x23285
          reg_data(144005)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(144005)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 144006 => --0x23286
          reg_data(144006)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 144016 => --0x23290
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 144017 => --0x23291
          reg_data(144017)( 4)                                     <=  localWrData( 4);                --
          reg_data(144017)( 5)                                     <=  localWrData( 5);                --
          reg_data(144017)( 6)                                     <=  localWrData( 6);                --
        when 144019 => --0x23293
          reg_data(144019)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(2).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(144019)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(144019)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 144021 => --0x23295
          reg_data(144021)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(144021)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 144022 => --0x23296
          reg_data(144022)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 147456 => --0x24000
          Ctrl.HPS(2).LSF.LSF(0).RESET                             <=  localWrData( 0);               
        when 147458 => --0x24002
          reg_data(147458)(13 downto  4)                           <=  localWrData(13 downto  4);      --add some description
        when 147459 => --0x24003
          reg_data(147459)( 0)                                     <=  localWrData( 0);                --
        when 147460 => --0x24004
          reg_data(147460)(23 downto 16)                           <=  localWrData(23 downto 16);      --
        when 147461 => --0x24005
          Ctrl.HPS(2).LSF.LSF(0).sb_lsf_mdt_hits_re                <=  localWrData( 0);               
        when 147472 => --0x24010
          Ctrl.HPS(2).LSF.LSF(1).RESET                             <=  localWrData( 0);               
        when 147474 => --0x24012
          reg_data(147474)(13 downto  4)                           <=  localWrData(13 downto  4);      --add some description
        when 147475 => --0x24013
          reg_data(147475)( 0)                                     <=  localWrData( 0);                --
        when 147476 => --0x24014
          reg_data(147476)(23 downto 16)                           <=  localWrData(23 downto 16);      --
        when 147477 => --0x24015
          Ctrl.HPS(2).LSF.LSF(1).sb_lsf_mdt_hits_re                <=  localWrData( 0);               
        when 147488 => --0x24020
          Ctrl.HPS(2).LSF.LSF(2).RESET                             <=  localWrData( 0);               
        when 147490 => --0x24022
          reg_data(147490)(13 downto  4)                           <=  localWrData(13 downto  4);      --add some description
        when 147491 => --0x24023
          reg_data(147491)( 0)                                     <=  localWrData( 0);                --
        when 147492 => --0x24024
          reg_data(147492)(23 downto 16)                           <=  localWrData(23 downto 16);      --
        when 147493 => --0x24025
          Ctrl.HPS(2).LSF.LSF(2).sb_lsf_mdt_hits_re                <=  localWrData( 0);               
        when 151552 => --0x25000
          Ctrl.HPS(2).CSF.CSF(0).ACTIONS.RESET                     <=  localWrData( 0);               
          Ctrl.HPS(2).CSF.CSF(0).ACTIONS.ENABLE                    <=  localWrData( 1);               
          Ctrl.HPS(2).CSF.CSF(0).ACTIONS.DISABLE                   <=  localWrData( 2);               
          Ctrl.HPS(2).CSF.CSF(0).ACTIONS.FREEZE                    <=  localWrData( 3);               
        when 151568 => --0x25010
          Ctrl.HPS(2).CSF.CSF(1).ACTIONS.RESET                     <=  localWrData( 0);               
          Ctrl.HPS(2).CSF.CSF(1).ACTIONS.ENABLE                    <=  localWrData( 1);               
          Ctrl.HPS(2).CSF.CSF(1).ACTIONS.DISABLE                   <=  localWrData( 2);               
          Ctrl.HPS(2).CSF.CSF(1).ACTIONS.FREEZE                    <=  localWrData( 3);               
        when 151584 => --0x25020
          Ctrl.HPS(2).CSF.CSF(2).ACTIONS.RESET                     <=  localWrData( 0);               
          Ctrl.HPS(2).CSF.CSF(2).ACTIONS.ENABLE                    <=  localWrData( 1);               
          Ctrl.HPS(2).CSF.CSF(2).ACTIONS.DISABLE                   <=  localWrData( 2);               
          Ctrl.HPS(2).CSF.CSF(2).ACTIONS.FREEZE                    <=  localWrData( 3);               
        when 262144 => --0x40000
          Ctrl.HPS(3).SUPER.ACTIONS.RESET                          <=  localWrData( 0);               
          Ctrl.HPS(3).SUPER.ACTIONS.ENABLE                         <=  localWrData( 1);               
          Ctrl.HPS(3).SUPER.ACTIONS.DISABLE                        <=  localWrData( 2);               
          Ctrl.HPS(3).SUPER.ACTIONS.FREEZE                         <=  localWrData( 3);               
        when 262145 => --0x40001
          reg_data(262145)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --
          reg_data(262145)( 4)                                     <=  localWrData( 4);                --
          reg_data(262145)( 5)                                     <=  localWrData( 5);                --
          reg_data(262145)( 6)                                     <=  localWrData( 6);                --
        when 266240 => --0x41000
          Ctrl.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(0).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(266240)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(266240)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(266240)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 266242 => --0x41002
          reg_data(266242)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(266242)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 266243 => --0x41003
          reg_data(266243)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 266244 => --0x41004
          reg_data(266244)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 266256 => --0x41010
          Ctrl.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(1).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(266256)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(266256)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(266256)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 266258 => --0x41012
          reg_data(266258)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(266258)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 266259 => --0x41013
          reg_data(266259)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 266260 => --0x41014
          reg_data(266260)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 266272 => --0x41020
          Ctrl.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(2).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(266272)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(266272)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(266272)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 266274 => --0x41022
          reg_data(266274)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(266274)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 266275 => --0x41023
          reg_data(266275)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 266276 => --0x41024
          reg_data(266276)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 266288 => --0x41030
          Ctrl.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(3).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(266288)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(266288)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(266288)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 266290 => --0x41032
          reg_data(266290)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(266290)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 266291 => --0x41033
          reg_data(266291)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 266292 => --0x41034
          reg_data(266292)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 266304 => --0x41040
          Ctrl.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(4).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(266304)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(266304)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(266304)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 266306 => --0x41042
          reg_data(266306)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(266306)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 266307 => --0x41043
          reg_data(266307)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 266308 => --0x41044
          reg_data(266308)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 266320 => --0x41050
          reg_data(266320)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(3).MDT_TC.MDT_TC(5).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(266320)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(266320)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 266322 => --0x41052
          reg_data(266322)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(266322)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 266323 => --0x41053
          reg_data(266323)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 266324 => --0x41054
          reg_data(266324)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 270336 => --0x42000
          Ctrl.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(0).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(270336)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(270336)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(270336)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 270338 => --0x42002
          reg_data(270338)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(270338)(19 downto 16)                           <=  localWrData(19 downto 16);      --rd_Address
        when 270339 => --0x42003
          reg_data(270339)(16 downto  0)                           <=  localWrData(16 downto  0);      --Write Data 0
        when 270352 => --0x42010
          Ctrl.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(1).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(270352)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(270352)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(270352)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 270354 => --0x42012
          reg_data(270354)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(270354)(19 downto 16)                           <=  localWrData(19 downto 16);      --rd_Address
        when 270355 => --0x42013
          reg_data(270355)(16 downto  0)                           <=  localWrData(16 downto  0);      --Write Data 0
        when 270368 => --0x42020
          Ctrl.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(2).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(270368)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(270368)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(270368)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 270370 => --0x42022
          reg_data(270370)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(270370)(19 downto 16)                           <=  localWrData(19 downto 16);      --rd_Address
        when 270371 => --0x42023
          reg_data(270371)(16 downto  0)                           <=  localWrData(16 downto  0);      --Write Data 0
        when 270384 => --0x42030
          Ctrl.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(3).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(270384)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(270384)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(270384)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 270386 => --0x42032
          reg_data(270386)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(270386)(19 downto 16)                           <=  localWrData(19 downto 16);      --rd_Address
        when 270387 => --0x42033
          reg_data(270387)(16 downto  0)                           <=  localWrData(16 downto  0);      --Write Data 0
        when 270400 => --0x42040
          Ctrl.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(4).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(270400)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(270400)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(270400)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 270402 => --0x42042
          reg_data(270402)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(270402)(19 downto 16)                           <=  localWrData(19 downto 16);      --rd_Address
        when 270403 => --0x42043
          reg_data(270403)(16 downto  0)                           <=  localWrData(16 downto  0);      --Write Data 0
        when 270416 => --0x42050
          reg_data(270416)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.wr_req              <=  localWrData( 0);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.wr_ack              <=  localWrData( 1);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.rd_req              <=  localWrData( 2);               
          Ctrl.HPS(3).MDT_T0.MDT_T0(5).SIGNALS.rd_ack              <=  localWrData( 3);               
          reg_data(270416)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(270416)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 270418 => --0x42052
          reg_data(270418)( 3 downto  0)                           <=  localWrData( 3 downto  0);      --wr_Address
          reg_data(270418)(19 downto 16)                           <=  localWrData(19 downto 16);      --rd_Address
        when 270419 => --0x42053
          reg_data(270419)(16 downto  0)                           <=  localWrData(16 downto  0);      --Write Data 0
        when 274432 => --0x43000
          Ctrl.HPS(3).HEG.HEG(0).SUPER.ACTIONS.RESET               <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).SUPER.ACTIONS.ENABLE              <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).SUPER.ACTIONS.DISABLE             <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).SUPER.ACTIONS.FREEZE              <=  localWrData( 3);               
        when 274433 => --0x43001
          reg_data(274433)( 4)                                     <=  localWrData( 4);                --
          reg_data(274433)( 5)                                     <=  localWrData( 5);                --
          reg_data(274433)( 6)                                     <=  localWrData( 6);                --
        when 274480 => --0x43030
          Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_req        <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.wr_ack        <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_req        <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).CTRL.ROI_TC.SIGNALS.rd_ack        <=  localWrData( 3);               
          reg_data(274480)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(274480)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274480)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274482 => --0x43032
          reg_data(274482)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274482)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274483 => --0x43033
          reg_data(274483)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 274484 => --0x43034
          reg_data(274484)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 274496 => --0x43040
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 274497 => --0x43041
          reg_data(274497)( 4)                                     <=  localWrData( 4);                --
          reg_data(274497)( 5)                                     <=  localWrData( 5);                --
          reg_data(274497)( 6)                                     <=  localWrData( 6);                --
        when 274499 => --0x43043
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(274499)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(274499)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274499)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274501 => --0x43045
          reg_data(274501)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274501)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274502 => --0x43046
          reg_data(274502)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 274512 => --0x43050
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 274513 => --0x43051
          reg_data(274513)( 4)                                     <=  localWrData( 4);                --
          reg_data(274513)( 5)                                     <=  localWrData( 5);                --
          reg_data(274513)( 6)                                     <=  localWrData( 6);                --
        when 274515 => --0x43053
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(274515)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(274515)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274515)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274517 => --0x43055
          reg_data(274517)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274517)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274518 => --0x43056
          reg_data(274518)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 274528 => --0x43060
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 274529 => --0x43061
          reg_data(274529)( 4)                                     <=  localWrData( 4);                --
          reg_data(274529)( 5)                                     <=  localWrData( 5);                --
          reg_data(274529)( 6)                                     <=  localWrData( 6);                --
        when 274531 => --0x43063
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(274531)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(274531)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274531)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274533 => --0x43065
          reg_data(274533)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274533)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274534 => --0x43066
          reg_data(274534)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 274544 => --0x43070
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 274545 => --0x43071
          reg_data(274545)( 4)                                     <=  localWrData( 4);                --
          reg_data(274545)( 5)                                     <=  localWrData( 5);                --
          reg_data(274545)( 6)                                     <=  localWrData( 6);                --
        when 274547 => --0x43073
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(274547)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(274547)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274547)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274549 => --0x43075
          reg_data(274549)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274549)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274550 => --0x43076
          reg_data(274550)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 274560 => --0x43080
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 274561 => --0x43081
          reg_data(274561)( 4)                                     <=  localWrData( 4);                --
          reg_data(274561)( 5)                                     <=  localWrData( 5);                --
          reg_data(274561)( 6)                                     <=  localWrData( 6);                --
        when 274563 => --0x43083
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(274563)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(274563)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274563)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274565 => --0x43085
          reg_data(274565)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274565)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274566 => --0x43086
          reg_data(274566)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 274576 => --0x43090
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 274577 => --0x43091
          reg_data(274577)( 4)                                     <=  localWrData( 4);                --
          reg_data(274577)( 5)                                     <=  localWrData( 5);                --
          reg_data(274577)( 6)                                     <=  localWrData( 6);                --
        when 274579 => --0x43093
          reg_data(274579)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(0).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(274579)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274579)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274581 => --0x43095
          reg_data(274581)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274581)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274582 => --0x43096
          reg_data(274582)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 274688 => --0x43100
          Ctrl.HPS(3).HEG.HEG(1).SUPER.ACTIONS.RESET               <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).SUPER.ACTIONS.ENABLE              <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).SUPER.ACTIONS.DISABLE             <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).SUPER.ACTIONS.FREEZE              <=  localWrData( 3);               
        when 274689 => --0x43101
          reg_data(274689)( 4)                                     <=  localWrData( 4);                --
          reg_data(274689)( 5)                                     <=  localWrData( 5);                --
          reg_data(274689)( 6)                                     <=  localWrData( 6);                --
        when 274736 => --0x43130
          Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_req        <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.wr_ack        <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_req        <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).CTRL.ROI_TC.SIGNALS.rd_ack        <=  localWrData( 3);               
          reg_data(274736)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(274736)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274736)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274738 => --0x43132
          reg_data(274738)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274738)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274739 => --0x43133
          reg_data(274739)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 274740 => --0x43134
          reg_data(274740)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 274752 => --0x43140
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 274753 => --0x43141
          reg_data(274753)( 4)                                     <=  localWrData( 4);                --
          reg_data(274753)( 5)                                     <=  localWrData( 5);                --
          reg_data(274753)( 6)                                     <=  localWrData( 6);                --
        when 274755 => --0x43143
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(274755)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(274755)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274755)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274757 => --0x43145
          reg_data(274757)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274757)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274758 => --0x43146
          reg_data(274758)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 274768 => --0x43150
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 274769 => --0x43151
          reg_data(274769)( 4)                                     <=  localWrData( 4);                --
          reg_data(274769)( 5)                                     <=  localWrData( 5);                --
          reg_data(274769)( 6)                                     <=  localWrData( 6);                --
        when 274771 => --0x43153
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(274771)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(274771)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274771)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274773 => --0x43155
          reg_data(274773)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274773)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274774 => --0x43156
          reg_data(274774)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 274784 => --0x43160
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 274785 => --0x43161
          reg_data(274785)( 4)                                     <=  localWrData( 4);                --
          reg_data(274785)( 5)                                     <=  localWrData( 5);                --
          reg_data(274785)( 6)                                     <=  localWrData( 6);                --
        when 274787 => --0x43163
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(274787)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(274787)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274787)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274789 => --0x43165
          reg_data(274789)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274789)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274790 => --0x43166
          reg_data(274790)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 274800 => --0x43170
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 274801 => --0x43171
          reg_data(274801)( 4)                                     <=  localWrData( 4);                --
          reg_data(274801)( 5)                                     <=  localWrData( 5);                --
          reg_data(274801)( 6)                                     <=  localWrData( 6);                --
        when 274803 => --0x43173
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(274803)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(274803)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274803)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274805 => --0x43175
          reg_data(274805)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274805)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274806 => --0x43176
          reg_data(274806)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 274816 => --0x43180
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 274817 => --0x43181
          reg_data(274817)( 4)                                     <=  localWrData( 4);                --
          reg_data(274817)( 5)                                     <=  localWrData( 5);                --
          reg_data(274817)( 6)                                     <=  localWrData( 6);                --
        when 274819 => --0x43183
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(274819)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(274819)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274819)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274821 => --0x43185
          reg_data(274821)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274821)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274822 => --0x43186
          reg_data(274822)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 274832 => --0x43190
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 274833 => --0x43191
          reg_data(274833)( 4)                                     <=  localWrData( 4);                --
          reg_data(274833)( 5)                                     <=  localWrData( 5);                --
          reg_data(274833)( 6)                                     <=  localWrData( 6);                --
        when 274835 => --0x43193
          reg_data(274835)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(1).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(274835)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274835)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274837 => --0x43195
          reg_data(274837)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274837)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274838 => --0x43196
          reg_data(274838)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 274944 => --0x43200
          Ctrl.HPS(3).HEG.HEG(2).SUPER.ACTIONS.RESET               <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).SUPER.ACTIONS.ENABLE              <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).SUPER.ACTIONS.DISABLE             <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).SUPER.ACTIONS.FREEZE              <=  localWrData( 3);               
        when 274945 => --0x43201
          reg_data(274945)( 4)                                     <=  localWrData( 4);                --
          reg_data(274945)( 5)                                     <=  localWrData( 5);                --
          reg_data(274945)( 6)                                     <=  localWrData( 6);                --
        when 274992 => --0x43230
          Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_req        <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.wr_ack        <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_req        <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).CTRL.ROI_TC.SIGNALS.rd_ack        <=  localWrData( 3);               
          reg_data(274992)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(274992)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(274992)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 274994 => --0x43232
          reg_data(274994)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(274994)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 274995 => --0x43233
          reg_data(274995)(31 downto  0)                           <=  localWrData(31 downto  0);      --Write Data 0
        when 274996 => --0x43234
          reg_data(274996)( 5 downto  0)                           <=  localWrData( 5 downto  0);      --Write Data 1
        when 275008 => --0x43240
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 275009 => --0x43241
          reg_data(275009)( 4)                                     <=  localWrData( 4);                --
          reg_data(275009)( 5)                                     <=  localWrData( 5);                --
          reg_data(275009)( 6)                                     <=  localWrData( 6);                --
        when 275011 => --0x43243
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(0).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(275011)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(275011)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(275011)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 275013 => --0x43245
          reg_data(275013)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(275013)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 275014 => --0x43246
          reg_data(275014)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 275024 => --0x43250
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 275025 => --0x43251
          reg_data(275025)( 4)                                     <=  localWrData( 4);                --
          reg_data(275025)( 5)                                     <=  localWrData( 5);                --
          reg_data(275025)( 6)                                     <=  localWrData( 6);                --
        when 275027 => --0x43253
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(1).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(275027)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(275027)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(275027)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 275029 => --0x43255
          reg_data(275029)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(275029)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 275030 => --0x43256
          reg_data(275030)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 275040 => --0x43260
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 275041 => --0x43261
          reg_data(275041)( 4)                                     <=  localWrData( 4);                --
          reg_data(275041)( 5)                                     <=  localWrData( 5);                --
          reg_data(275041)( 6)                                     <=  localWrData( 6);                --
        when 275043 => --0x43263
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(2).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(275043)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(275043)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(275043)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 275045 => --0x43265
          reg_data(275045)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(275045)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 275046 => --0x43266
          reg_data(275046)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 275056 => --0x43270
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 275057 => --0x43271
          reg_data(275057)( 4)                                     <=  localWrData( 4);                --
          reg_data(275057)( 5)                                     <=  localWrData( 5);                --
          reg_data(275057)( 6)                                     <=  localWrData( 6);                --
        when 275059 => --0x43273
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(3).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(275059)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(275059)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(275059)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 275061 => --0x43275
          reg_data(275061)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(275061)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 275062 => --0x43276
          reg_data(275062)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 275072 => --0x43280
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 275073 => --0x43281
          reg_data(275073)( 4)                                     <=  localWrData( 4);                --
          reg_data(275073)( 5)                                     <=  localWrData( 5);                --
          reg_data(275073)( 6)                                     <=  localWrData( 6);                --
        when 275075 => --0x43283
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(4).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(275075)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          reg_data(275075)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(275075)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 275077 => --0x43285
          reg_data(275077)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(275077)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 275078 => --0x43286
          reg_data(275078)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 275088 => --0x43290
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).ACTIONS.RESET            <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).ACTIONS.ENABLE           <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).ACTIONS.DISABLE          <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).ACTIONS.FREEZE           <=  localWrData( 3);               
        when 275089 => --0x43291
          reg_data(275089)( 4)                                     <=  localWrData( 4);                --
          reg_data(275089)( 5)                                     <=  localWrData( 5);                --
          reg_data(275089)( 6)                                     <=  localWrData( 6);                --
        when 275091 => --0x43293
          reg_data(275091)( 4)                                     <=  localWrData( 4);                --flush memory to Zync
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_req  <=  localWrData( 0);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.wr_ack  <=  localWrData( 1);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_req  <=  localWrData( 2);               
          Ctrl.HPS(3).HEG.HEG(2).HP.HP(5).MDT_DT2R.SIGNALS.rd_ack  <=  localWrData( 3);               
          reg_data(275091)( 5)                                     <=  localWrData( 5);                --freeze memory
          reg_data(275091)( 8 downto  6)                           <=  localWrData( 8 downto  6);      --sel memory
        when 275093 => --0x43295
          reg_data(275093)( 9 downto  0)                           <=  localWrData( 9 downto  0);      --wr_Address
          reg_data(275093)(25 downto 16)                           <=  localWrData(25 downto 16);      --rd_Address
        when 275094 => --0x43296
          reg_data(275094)( 8 downto  0)                           <=  localWrData( 8 downto  0);      --Write Data 0
        when 278528 => --0x44000
          Ctrl.HPS(3).LSF.LSF(0).RESET                             <=  localWrData( 0);               
        when 278530 => --0x44002
          reg_data(278530)(13 downto  4)                           <=  localWrData(13 downto  4);      --add some description
        when 278531 => --0x44003
          reg_data(278531)( 0)                                     <=  localWrData( 0);                --
        when 278532 => --0x44004
          reg_data(278532)(23 downto 16)                           <=  localWrData(23 downto 16);      --
        when 278533 => --0x44005
          Ctrl.HPS(3).LSF.LSF(0).sb_lsf_mdt_hits_re                <=  localWrData( 0);               
        when 278544 => --0x44010
          Ctrl.HPS(3).LSF.LSF(1).RESET                             <=  localWrData( 0);               
        when 278546 => --0x44012
          reg_data(278546)(13 downto  4)                           <=  localWrData(13 downto  4);      --add some description
        when 278547 => --0x44013
          reg_data(278547)( 0)                                     <=  localWrData( 0);                --
        when 278548 => --0x44014
          reg_data(278548)(23 downto 16)                           <=  localWrData(23 downto 16);      --
        when 278549 => --0x44015
          Ctrl.HPS(3).LSF.LSF(1).sb_lsf_mdt_hits_re                <=  localWrData( 0);               
        when 278560 => --0x44020
          Ctrl.HPS(3).LSF.LSF(2).RESET                             <=  localWrData( 0);               
        when 278562 => --0x44022
          reg_data(278562)(13 downto  4)                           <=  localWrData(13 downto  4);      --add some description
        when 278563 => --0x44023
          reg_data(278563)( 0)                                     <=  localWrData( 0);                --
        when 278564 => --0x44024
          reg_data(278564)(23 downto 16)                           <=  localWrData(23 downto 16);      --
        when 278565 => --0x44025
          Ctrl.HPS(3).LSF.LSF(2).sb_lsf_mdt_hits_re                <=  localWrData( 0);               
        when 282624 => --0x45000
          Ctrl.HPS(3).CSF.CSF(0).ACTIONS.RESET                     <=  localWrData( 0);               
          Ctrl.HPS(3).CSF.CSF(0).ACTIONS.ENABLE                    <=  localWrData( 1);               
          Ctrl.HPS(3).CSF.CSF(0).ACTIONS.DISABLE                   <=  localWrData( 2);               
          Ctrl.HPS(3).CSF.CSF(0).ACTIONS.FREEZE                    <=  localWrData( 3);               
        when 282640 => --0x45010
          Ctrl.HPS(3).CSF.CSF(1).ACTIONS.RESET                     <=  localWrData( 0);               
          Ctrl.HPS(3).CSF.CSF(1).ACTIONS.ENABLE                    <=  localWrData( 1);               
          Ctrl.HPS(3).CSF.CSF(1).ACTIONS.DISABLE                   <=  localWrData( 2);               
          Ctrl.HPS(3).CSF.CSF(1).ACTIONS.FREEZE                    <=  localWrData( 3);               
        when 282656 => --0x45020
          Ctrl.HPS(3).CSF.CSF(2).ACTIONS.RESET                     <=  localWrData( 0);               
          Ctrl.HPS(3).CSF.CSF(2).ACTIONS.ENABLE                    <=  localWrData( 1);               
          Ctrl.HPS(3).CSF.CSF(2).ACTIONS.DISABLE                   <=  localWrData( 2);               
          Ctrl.HPS(3).CSF.CSF(2).ACTIONS.FREEZE                    <=  localWrData( 3);               

          when others => null;
        end case;
      end if;
    end if;
  end process reg_writes;







  
end architecture behavioral;