Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb  4 11:25:18 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SP_OV_wrapper_timing_summary_routed.rpt -pb SP_OV_wrapper_timing_summary_routed.pb -rpx SP_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SP_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.671    -4024.321                   2516                20149        0.032        0.000                      0                20149       -0.905      -10.033                      33                 10101  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
DDIV_CLK                                 {0.000 2.500}        5.000           200.000         
DHS_CLK                                  {0.000 0.625}        1.250           800.000         
SP_OV_i/DELAYTIMER_CLK/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_0_1             {0.000 2.381}        4.762           210.000         
  clk_out2_SP_OV_clk_wiz_0_1             {0.000 4.010}        8.020           124.687         
  clkfbout_SP_OV_clk_wiz_0_1             {0.000 25.000}       50.000          20.000          
SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_0_2_1           {0.000 0.625}        1.250           800.000         
  clk_out2_SP_OV_clk_wiz_0_2_1           {0.000 2.500}        5.000           200.000         
  clkfbout_SP_OV_clk_wiz_0_2_1           {0.000 5.000}        10.000          100.000         
SP_OV_i/REF_CLK/inst/clk_in1             {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_1_1_1           {0.000 1.087}        2.174           460.000         
  clkfbout_SP_OV_clk_wiz_1_1_1           {0.000 5.000}        10.000          100.000         
clk_fpga_0                               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DDIV_CLK                                      -1.940      -74.378                     93                 2500        0.052        0.000                      0                 2500        1.136        0.000                       0                   899  
DHS_CLK                                      -12.671      -49.835                      4                    4        7.970        0.000                      0                    4       -0.417       -4.170                      10                    10  
SP_OV_i/DELAYTIMER_CLK/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_0_1                                                                                                                                                               0.502        0.000                       0                     4  
  clk_out2_SP_OV_clk_wiz_0_1                   0.261        0.000                      0                  528        0.084        0.000                      0                  528        3.510        0.000                       0                   402  
  clkfbout_SP_OV_clk_wiz_0_1                                                                                                                                                              47.845        0.000                       0                     3  
SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_0_2_1                                                                                                                                                            -0.905       -0.905                       1                     2  
  clk_out2_SP_OV_clk_wiz_0_2_1                                                                                                                                                             2.845        0.000                       0                     2  
  clkfbout_SP_OV_clk_wiz_0_2_1                                                                                                                                                             7.845        0.000                       0                     3  
SP_OV_i/REF_CLK/inst/clk_in1                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_1_1_1                -1.715     -419.527                    895                 1350        0.107        0.000                      0                 1350       -0.402       -4.958                      22                  1073  
  clkfbout_SP_OV_clk_wiz_1_1_1                                                                                                                                                             7.845        0.000                       0                     3  
clk_fpga_0                                     0.541        0.000                      0                14662        0.052        0.000                      0                14662        4.020        0.000                       0                  7697  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                    DDIV_CLK                           -2.822     -315.019                    612                 1075        0.114        0.000                      0                 1075  
clk_out1_SP_OV_clk_wiz_1_1_1  clk_out2_SP_OV_clk_wiz_0_1         -4.583     -982.630                    272                  272        0.225        0.000                      0                  272  
clk_fpga_0                    clk_out2_SP_OV_clk_wiz_0_1         -4.729    -1583.548                    396                  396        0.063        0.000                      0                  396  
clk_out2_SP_OV_clk_wiz_0_1    clk_out1_SP_OV_clk_wiz_1_1_1       -3.763       -3.763                      1                    1        0.231        0.000                      0                    1  
clk_fpga_0                    clk_out1_SP_OV_clk_wiz_1_1_1       -4.364    -1644.454                    602                  602        0.032        0.000                      0                  602  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DDIV_CLK
  To Clock:  DDIV_CLK

Setup :           93  Failing Endpoints,  Worst Slack       -1.940ns,  Total Violation      -74.378ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.911ns (28.681%)  route 4.752ns (71.319%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     1.000    
                         net (fo=899, routed)         0.000     1.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y87        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDSE (Prop_fdse_C_Q)         0.419     1.419 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/Q
                         net (fo=5, routed)           0.808     2.227    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in45_in
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.296     2.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4/O
                         net (fo=2, routed)           1.228     3.750    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4_n_0
    SLICE_X103Y86        LUT5 (Prop_lut5_I2_O)        0.124     3.874 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3/O
                         net (fo=4, routed)           0.576     4.450    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_2/O
                         net (fo=5, routed)           0.813     5.387    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[2]
    SLICE_X102Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.511 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.511    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.003 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.738     6.742    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X105Y86        LUT6 (Prop_lut6_I4_O)        0.332     7.074 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     7.663    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[0]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.072     5.928    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.723    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[0]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 -1.940    

Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.911ns (28.681%)  route 4.752ns (71.319%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     1.000    
                         net (fo=899, routed)         0.000     1.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y87        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDSE (Prop_fdse_C_Q)         0.419     1.419 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/Q
                         net (fo=5, routed)           0.808     2.227    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in45_in
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.296     2.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4/O
                         net (fo=2, routed)           1.228     3.750    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4_n_0
    SLICE_X103Y86        LUT5 (Prop_lut5_I2_O)        0.124     3.874 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3/O
                         net (fo=4, routed)           0.576     4.450    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_2/O
                         net (fo=5, routed)           0.813     5.387    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[2]
    SLICE_X102Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.511 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.511    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.003 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.738     6.742    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X105Y86        LUT6 (Prop_lut6_I4_O)        0.332     7.074 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     7.663    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[17]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.072     5.928    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.723    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[17]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 -1.940    

Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.911ns (28.681%)  route 4.752ns (71.319%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     1.000    
                         net (fo=899, routed)         0.000     1.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y87        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDSE (Prop_fdse_C_Q)         0.419     1.419 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/Q
                         net (fo=5, routed)           0.808     2.227    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in45_in
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.296     2.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4/O
                         net (fo=2, routed)           1.228     3.750    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4_n_0
    SLICE_X103Y86        LUT5 (Prop_lut5_I2_O)        0.124     3.874 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3/O
                         net (fo=4, routed)           0.576     4.450    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_2/O
                         net (fo=5, routed)           0.813     5.387    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[2]
    SLICE_X102Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.511 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.511    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.003 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.738     6.742    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X105Y86        LUT6 (Prop_lut6_I4_O)        0.332     7.074 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     7.663    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[20]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.072     5.928    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.723    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[20]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 -1.940    

Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.911ns (28.681%)  route 4.752ns (71.319%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     1.000    
                         net (fo=899, routed)         0.000     1.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y87        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDSE (Prop_fdse_C_Q)         0.419     1.419 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/Q
                         net (fo=5, routed)           0.808     2.227    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in45_in
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.296     2.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4/O
                         net (fo=2, routed)           1.228     3.750    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4_n_0
    SLICE_X103Y86        LUT5 (Prop_lut5_I2_O)        0.124     3.874 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3/O
                         net (fo=4, routed)           0.576     4.450    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_2/O
                         net (fo=5, routed)           0.813     5.387    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[2]
    SLICE_X102Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.511 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.511    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.003 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.738     6.742    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X105Y86        LUT6 (Prop_lut6_I4_O)        0.332     7.074 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     7.663    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[28]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.072     5.928    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.723    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[28]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 -1.940    

Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.911ns (28.681%)  route 4.752ns (71.319%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     1.000    
                         net (fo=899, routed)         0.000     1.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y87        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDSE (Prop_fdse_C_Q)         0.419     1.419 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/Q
                         net (fo=5, routed)           0.808     2.227    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in45_in
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.296     2.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4/O
                         net (fo=2, routed)           1.228     3.750    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4_n_0
    SLICE_X103Y86        LUT5 (Prop_lut5_I2_O)        0.124     3.874 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3/O
                         net (fo=4, routed)           0.576     4.450    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_2/O
                         net (fo=5, routed)           0.813     5.387    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[2]
    SLICE_X102Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.511 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.511    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.003 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.738     6.742    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X105Y86        LUT6 (Prop_lut6_I4_O)        0.332     7.074 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     7.663    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[30]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.072     5.928    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.723    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[30]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 -1.940    

Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.911ns (28.681%)  route 4.752ns (71.319%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     1.000    
                         net (fo=899, routed)         0.000     1.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y87        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDSE (Prop_fdse_C_Q)         0.419     1.419 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/Q
                         net (fo=5, routed)           0.808     2.227    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in45_in
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.296     2.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4/O
                         net (fo=2, routed)           1.228     3.750    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4_n_0
    SLICE_X103Y86        LUT5 (Prop_lut5_I2_O)        0.124     3.874 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3/O
                         net (fo=4, routed)           0.576     4.450    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_2/O
                         net (fo=5, routed)           0.813     5.387    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[2]
    SLICE_X102Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.511 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.511    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.003 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.738     6.742    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X105Y86        LUT6 (Prop_lut6_I4_O)        0.332     7.074 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     7.663    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[5]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.072     5.928    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.723    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[5]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 -1.940    

Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.911ns (28.681%)  route 4.752ns (71.319%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     1.000    
                         net (fo=899, routed)         0.000     1.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y87        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDSE (Prop_fdse_C_Q)         0.419     1.419 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/Q
                         net (fo=5, routed)           0.808     2.227    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in45_in
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.296     2.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4/O
                         net (fo=2, routed)           1.228     3.750    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4_n_0
    SLICE_X103Y86        LUT5 (Prop_lut5_I2_O)        0.124     3.874 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3/O
                         net (fo=4, routed)           0.576     4.450    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_2/O
                         net (fo=5, routed)           0.813     5.387    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[2]
    SLICE_X102Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.511 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.511    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.003 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.738     6.742    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X105Y86        LUT6 (Prop_lut6_I4_O)        0.332     7.074 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     7.663    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[7]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.072     5.928    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.723    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[7]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 -1.940    

Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 1.911ns (28.681%)  route 4.752ns (71.319%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     1.000    
                         net (fo=899, routed)         0.000     1.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y87        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDSE (Prop_fdse_C_Q)         0.419     1.419 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/Q
                         net (fo=5, routed)           0.808     2.227    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in45_in
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.296     2.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4/O
                         net (fo=2, routed)           1.228     3.750    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4_n_0
    SLICE_X103Y86        LUT5 (Prop_lut5_I2_O)        0.124     3.874 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3/O
                         net (fo=4, routed)           0.576     4.450    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_2/O
                         net (fo=5, routed)           0.813     5.387    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[2]
    SLICE_X102Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.511 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.511    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.003 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.738     6.742    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X105Y86        LUT6 (Prop_lut6_I4_O)        0.332     7.074 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     7.663    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[8]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.072     5.928    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.723    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[8]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                 -1.940    

Slack (VIOLATED) :        -1.891ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.911ns (28.891%)  route 4.703ns (71.109%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     1.000    
                         net (fo=899, routed)         0.000     1.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y87        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDSE (Prop_fdse_C_Q)         0.419     1.419 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/Q
                         net (fo=5, routed)           0.808     2.227    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in45_in
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.296     2.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4/O
                         net (fo=2, routed)           1.228     3.750    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4_n_0
    SLICE_X103Y86        LUT5 (Prop_lut5_I2_O)        0.124     3.874 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3/O
                         net (fo=4, routed)           0.576     4.450    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_2/O
                         net (fo=5, routed)           0.813     5.387    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[2]
    SLICE_X102Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.511 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.511    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.003 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.738     6.742    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X105Y86        LUT6 (Prop_lut6_I4_O)        0.332     7.074 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.541     7.614    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.072     5.928    
    SLICE_X103Y86        FDRE (Setup_fdre_C_CE)      -0.205     5.723    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                 -1.891    

Slack (VIOLATED) :        -1.891ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.911ns (28.891%)  route 4.703ns (71.109%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     1.000    
                         net (fo=899, routed)         0.000     1.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X107Y87        FDSE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDSE (Prop_fdse_C_Q)         0.419     1.419 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/pT2_reg[5]/Q
                         net (fo=5, routed)           0.808     2.227    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_0_in45_in
    SLICE_X107Y88        LUT5 (Prop_lut5_I1_O)        0.296     2.523 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4/O
                         net (fo=2, routed)           1.228     3.750    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_4_n_0
    SLICE_X103Y86        LUT5 (Prop_lut5_I2_O)        0.124     3.874 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3/O
                         net (fo=4, routed)           0.576     4.450    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[3]_i_3_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[2]_i_2/O
                         net (fo=5, routed)           0.813     5.387    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[2]
    SLICE_X102Y88        LUT4 (Prop_lut4_I2_O)        0.124     5.511 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.511    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_3_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.003 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry/CO[1]
                         net (fo=3, routed)           0.738     6.742    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__3/i__carry_n_2
    SLICE_X105Y86        LUT6 (Prop_lut6_I4_O)        0.332     7.074 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.541     7.614    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[13]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.072     5.928    
    SLICE_X103Y86        FDRE (Setup_fdre_C_CE)      -0.205     5.723    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[13]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                 -1.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.118%)  route 0.247ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.610     0.610    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X101Y94        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94        FDRE (Prop_fdre_C_Q)         0.128     0.738 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[8]/Q
                         net (fo=1, routed)           0.247     0.985    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[4]
    RAMB36_X5Y19         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.924     0.924    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y19         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.690    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     0.933    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.491%)  route 0.280ns (66.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.603     0.603    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X97Y82         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.141     0.744 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[0]/Q
                         net (fo=1, routed)           0.280     1.024    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[6]
    RAMB36_X4Y15         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.908     0.908    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y15         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.674    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.970    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.412%)  route 0.281ns (66.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.603     0.603    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X97Y82         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.141     0.744 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[7]/Q
                         net (fo=1, routed)           0.281     1.025    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[13]
    RAMB36_X4Y15         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.908     0.908    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y15         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.674    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     0.970    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.203%)  route 0.265ns (61.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.606     0.606    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X100Y84        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y84        FDRE (Prop_fdre_C_Q)         0.164     0.770 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[25]/Q
                         net (fo=1, routed)           0.265     1.035    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/din[13]
    RAMB36_X5Y16         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.916     0.916    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y16         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.682    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     0.978    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.598%)  route 0.292ns (67.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.608     0.608    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X97Y90         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y90         FDRE (Prop_fdre_C_Q)         0.141     0.749 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T1_reg[18]/Q
                         net (fo=1, routed)           0.292     1.040    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X4Y18         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.920     0.920    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y18         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.686    
    RAMB36_X4Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.982    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.810%)  route 0.251ns (66.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.609     0.609    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X97Y94         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y94         FDRE (Prop_fdre_C_Q)         0.128     0.737 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T2_reg[2]/Q
                         net (fo=1, routed)           0.251     0.987    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[16]
    RAMB36_X4Y18         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.920     0.920    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y18         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.686    
    RAMB36_X4Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243     0.929    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.835%)  route 0.269ns (62.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.609     0.609    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y95         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y95         FDRE (Prop_fdre_C_Q)         0.164     0.773 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T3_reg[2]/Q
                         net (fo=1, routed)           0.269     1.042    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[12]
    RAMB36_X4Y19         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.921     0.921    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y19         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.687    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     0.983    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.899%)  route 0.269ns (62.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.608     0.608    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y91         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y91         FDRE (Prop_fdre_C_Q)         0.164     0.772 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D1_reg[3]/Q
                         net (fo=1, routed)           0.269     1.040    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/din[5]
    RAMB36_X4Y17         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.918     0.918    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y17         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.684    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.980    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.861%)  route 0.269ns (62.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.606     0.606    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X100Y84        FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y84        FDRE (Prop_fdre_C_Q)         0.164     0.770 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/T4_reg[16]/Q
                         net (fo=1, routed)           0.269     1.039    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/din[4]
    RAMB36_X5Y16         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.916     0.916    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y16         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.682    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.978    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - DDIV_CLK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.899%)  route 0.269ns (62.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.609     0.609    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X96Y93         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y93         FDRE (Prop_fdre_C_Q)         0.164     0.773 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/D1_reg[1]/Q
                         net (fo=1, routed)           0.269     1.041    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/din[3]
    RAMB36_X4Y17         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.918     0.918    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y17         RAMB36E1                                     r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.684    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.980    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DDIV_CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y15   SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y15   SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y16   SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y16   SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y17   SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y17   SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y18   SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y18   SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y17   SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y17   SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.636       1.136      SLICE_X106Y89  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/TIMER_OF_SAURON/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.636       1.136      SLICE_X106Y89  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/TIMER_OF_SAURON/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.636       1.136      SLICE_X106Y89  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/TIMER_OF_SAURON/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.636       1.136      SLICE_X106Y89  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/TIMER_OF_SAURON/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.636       1.136      SLICE_X106Y90  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/TIMER_OF_SAURON/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.636       1.136      SLICE_X106Y90  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/TIMER_OF_SAURON/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.636       1.136      SLICE_X106Y90  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/TIMER_OF_SAURON/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.636       1.136      SLICE_X106Y90  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/TIMER_OF_SAURON/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.636       1.136      SLICE_X107Y90  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.636       1.136      SLICE_X107Y89  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.373       1.873      SLICE_X104Y82  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/CTIME_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.373       1.873      SLICE_X104Y82  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/CTIME_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.373       1.873      SLICE_X104Y82  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/CTIME_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.373       1.873      SLICE_X104Y82  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/CTIME_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.373       1.873      SLICE_X105Y82  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/CTIME_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.373       1.873      SLICE_X105Y82  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/D1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.373       1.873      SLICE_X105Y82  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/D1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.373       1.873      SLICE_X105Y82  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/D1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.374       1.874      SLICE_X104Y83  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/CTIME_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.374       1.874      SLICE_X104Y83  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/CTIME_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  DHS_CLK
  To Clock:  DHS_CLK

Setup :            4  Failing Endpoints,  Worst Slack      -12.671ns,  Total Violation      -49.835ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.970ns,  Total Violation        0.000ns
PW    :           10  Failing Endpoints,  Worst Slack       -0.417ns,  Total Violation       -4.170ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.671ns  (required time - arrival time)
  Source:                 CH1
                            (input port clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             DHS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (DHS_CLK fall@0.625ns - DHS_CLK rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 7.106ns (70.289%)  route 3.004ns (29.711%))
  Logic Levels:           4  (IBUF=1 IDELAYE2=3)
  Input Delay:            5.000ns
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 2.464 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DHS_CLK rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    Y14                                               0.000     5.000 r  CH1 (IN)
                         net (fo=0)                   0.000     5.000    CH1
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     6.589 r  CH1_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.589    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/T2
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.404 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2i_inst/DATAOUT
                         net (fo=1, routed)           2.216     9.620    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/data_int0
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.690    13.310 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2n_inst/DATAOUT
                         net (fo=1, routed)           0.787    14.098    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/data_int1
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012    15.110 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2o_inst/DATAOUT
                         net (fo=3, routed)           0.000    15.110    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/RT2
    ILOGIC_X1Y143        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock DHS_CLK fall edge)    0.625     0.625 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.625 f  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout1_buf/O
                         net (fo=10, routed)          1.839     2.464    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].clk_in_int_inv
    ILOGIC_X1Y143        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     2.464    
                         clock uncertainty           -0.059     2.405    
    ILOGIC_X1Y143        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                      0.034     2.439    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          2.439    
                         arrival time                         -15.110    
  -------------------------------------------------------------------
                         slack                                -12.671    

Slack (VIOLATED) :        -12.588ns  (required time - arrival time)
  Source:                 CH0
                            (input port clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             DHS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (DHS_CLK fall@0.625ns - DHS_CLK rise@0.000ns)
  Data Path Delay:        10.028ns  (logic 7.118ns (70.974%)  route 2.911ns (29.026%))
  Logic Levels:           4  (IBUF=1 IDELAYE2=3)
  Input Delay:            5.000ns
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 2.465 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DHS_CLK rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    W14                                               0.000     5.000 r  CH0 (IN)
                         net (fo=0)                   0.000     5.000    CH0
    W14                  IBUF (Prop_ibuf_I_O)         1.600     6.600 r  CH0_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.600    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/T1
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.415 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/DATAOUT
                         net (fo=1, routed)           2.123     9.539    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/data_int0
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.690    13.229 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2n_inst/DATAOUT
                         net (fo=1, routed)           0.787    14.016    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/data_int1
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012    15.028 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/DATAOUT
                         net (fo=3, routed)           0.000    15.028    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/RT1
    ILOGIC_X1Y145        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock DHS_CLK fall edge)    0.625     0.625 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.625 f  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout1_buf/O
                         net (fo=10, routed)          1.840     2.465    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].clk_in_int_inv
    ILOGIC_X1Y145        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     2.465    
                         clock uncertainty           -0.059     2.406    
    ILOGIC_X1Y145        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                      0.034     2.440    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          2.440    
                         arrival time                         -15.028    
  -------------------------------------------------------------------
                         slack                                -12.588    

Slack (VIOLATED) :        -12.316ns  (required time - arrival time)
  Source:                 CH2
                            (input port clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             DHS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (DHS_CLK fall@0.625ns - DHS_CLK rise@0.000ns)
  Data Path Delay:        9.755ns  (logic 7.067ns (72.448%)  route 2.688ns (27.552%))
  Logic Levels:           4  (IBUF=1 IDELAYE2=3)
  Input Delay:            5.000ns
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 2.464 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DHS_CLK rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    T11                                               0.000     5.000 r  CH2 (IN)
                         net (fo=0)                   0.000     5.000    CH2
    T11                  IBUF (Prop_ibuf_I_O)         1.550     6.550 r  CH2_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.550    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/T3
    IDELAY_X1Y98         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.365 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/DATAOUT
                         net (fo=1, routed)           1.900     9.265    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/data_int0
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.690    12.955 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2n_inst/DATAOUT
                         net (fo=1, routed)           0.787    13.743    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/data_int1
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012    14.755 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2o_inst/DATAOUT
                         net (fo=3, routed)           0.000    14.755    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/RT3
    ILOGIC_X1Y141        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock DHS_CLK fall edge)    0.625     0.625 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.625 f  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout1_buf/O
                         net (fo=10, routed)          1.839     2.464    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].clk_in_int_inv
    ILOGIC_X1Y141        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     2.464    
                         clock uncertainty           -0.059     2.405    
    ILOGIC_X1Y141        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                      0.034     2.439    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          2.439    
                         arrival time                         -14.755    
  -------------------------------------------------------------------
                         slack                                -12.316    

Slack (VIOLATED) :        -12.260ns  (required time - arrival time)
  Source:                 CH3
                            (input port clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             DHS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (DHS_CLK fall@0.625ns - DHS_CLK rise@0.000ns)
  Data Path Delay:        9.698ns  (logic 7.061ns (72.804%)  route 2.638ns (27.196%))
  Logic Levels:           4  (IBUF=1 IDELAYE2=3)
  Input Delay:            5.000ns
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 2.464 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DHS_CLK rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    T10                                               0.000     5.000 r  CH3 (IN)
                         net (fo=0)                   0.000     5.000    CH3
    T10                  IBUF (Prop_ibuf_I_O)         1.543     6.543 r  CH3_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.543    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/T4
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.358 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst/DATAOUT
                         net (fo=1, routed)           1.850     9.208    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/data_int0
    IDELAY_X1Y142        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.690    12.899 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2n_inst/DATAOUT
                         net (fo=1, routed)           0.787    13.686    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/data_int1
    IDELAY_X1Y139        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      1.012    14.698 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2o_inst/DATAOUT
                         net (fo=3, routed)           0.000    14.698    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/RT4
    ILOGIC_X1Y139        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock DHS_CLK fall edge)    0.625     0.625 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.625 f  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout1_buf/O
                         net (fo=10, routed)          1.839     2.464    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].clk_in_int_inv
    ILOGIC_X1Y139        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     2.464    
                         clock uncertainty           -0.059     2.404    
    ILOGIC_X1Y139        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                      0.034     2.438    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          2.438    
                         arrival time                         -14.698    
  -------------------------------------------------------------------
                         slack                                -12.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.970ns  (arrival time - required time)
  Source:                 CH3
                            (input port clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             DHS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DHS_CLK rise@0.000ns - DHS_CLK rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 3.123ns (76.663%)  route 0.951ns (23.337%))
  Logic Levels:           4  (IBUF=1 IDELAYE2=3)
  Input Delay:            5.000ns
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DHS_CLK rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    T10                                               0.000     5.000 r  CH3 (IN)
                         net (fo=0)                   0.000     5.000    CH3
    T10                  IBUF (Prop_ibuf_I_O)         0.310     5.310 r  CH3_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.310    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/T4
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     5.553 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2i_inst/DATAOUT
                         net (fo=1, routed)           0.680     6.234    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/data_int0
    IDELAY_X1Y142        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.291     8.525 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2n_inst/DATAOUT
                         net (fo=1, routed)           0.270     8.795    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/data_int1
    IDELAY_X1Y139        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     9.073 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_4/U0/IDELAYE2o_inst/DATAOUT
                         net (fo=3, routed)           0.000     9.073    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/RT4
    ILOGIC_X1Y139        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock DHS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout1_buf/O
                         net (fo=10, routed)          0.988     0.988    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/HS_CLK
    ILOGIC_X1Y139        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master/CLK
                         clock pessimism              0.000     0.988    
                         clock uncertainty            0.059     1.047    
    ILOGIC_X1Y139        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     1.103    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           9.073    
  -------------------------------------------------------------------
                         slack                                  7.970    

Slack (MET) :             7.990ns  (arrival time - required time)
  Source:                 CH2
                            (input port clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             DHS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DHS_CLK rise@0.000ns - DHS_CLK rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 3.129ns (76.435%)  route 0.965ns (23.565%))
  Logic Levels:           4  (IBUF=1 IDELAYE2=3)
  Input Delay:            5.000ns
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DHS_CLK rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    T11                                               0.000     5.000 r  CH2 (IN)
                         net (fo=0)                   0.000     5.000    CH2
    T11                  IBUF (Prop_ibuf_I_O)         0.317     5.317 r  CH2_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.317    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/T3
    IDELAY_X1Y98         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     5.560 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2i_inst/DATAOUT
                         net (fo=1, routed)           0.694     6.254    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/data_int0
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.291     8.545 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2n_inst/DATAOUT
                         net (fo=1, routed)           0.270     8.816    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/data_int1
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     9.094 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_3/U0/IDELAYE2o_inst/DATAOUT
                         net (fo=3, routed)           0.000     9.094    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/RT3
    ILOGIC_X1Y141        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock DHS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout1_buf/O
                         net (fo=10, routed)          0.988     0.988    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/HS_CLK
    ILOGIC_X1Y141        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/CLK
                         clock pessimism              0.000     0.988    
                         clock uncertainty            0.059     1.047    
    ILOGIC_X1Y141        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     1.103    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           9.094    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             8.119ns  (arrival time - required time)
  Source:                 CH0
                            (input port clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             DHS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DHS_CLK rise@0.000ns - DHS_CLK rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 3.179ns (75.264%)  route 1.045ns (24.736%))
  Logic Levels:           4  (IBUF=1 IDELAYE2=3)
  Input Delay:            5.000ns
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DHS_CLK rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    W14                                               0.000     5.000 r  CH0 (IN)
                         net (fo=0)                   0.000     5.000    CH0
    W14                  IBUF (Prop_ibuf_I_O)         0.367     5.367 r  CH0_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.367    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/T1
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     5.610 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/DATAOUT
                         net (fo=1, routed)           0.774     6.384    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/data_int0
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.291     8.675 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2n_inst/DATAOUT
                         net (fo=1, routed)           0.270     8.946    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/data_int1
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     9.224 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/DATAOUT
                         net (fo=3, routed)           0.000     9.224    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/RT1
    ILOGIC_X1Y145        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock DHS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout1_buf/O
                         net (fo=10, routed)          0.989     0.989    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/HS_CLK
    ILOGIC_X1Y145        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLK
                         clock pessimism              0.000     0.989    
                         clock uncertainty            0.059     1.048    
    ILOGIC_X1Y145        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     1.104    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           9.224    
  -------------------------------------------------------------------
                         slack                                  8.119    

Slack (MET) :             8.146ns  (arrival time - required time)
  Source:                 CH1
                            (input port clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by DHS_CLK  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             DHS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DHS_CLK rise@0.000ns - DHS_CLK rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 3.168ns (74.545%)  route 1.082ns (25.455%))
  Logic Levels:           4  (IBUF=1 IDELAYE2=3)
  Input Delay:            5.000ns
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DHS_CLK rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    Y14                                               0.000     5.000 r  CH1 (IN)
                         net (fo=0)                   0.000     5.000    CH1
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     5.356 r  CH1_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.356    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/T2
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     5.599 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2i_inst/DATAOUT
                         net (fo=1, routed)           0.811     6.410    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/data_int0
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.291     8.701 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2n_inst/DATAOUT
                         net (fo=1, routed)           0.270     8.971    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/data_int1
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.278     9.249 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_2/U0/IDELAYE2o_inst/DATAOUT
                         net (fo=3, routed)           0.000     9.249    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/RT2
    ILOGIC_X1Y143        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock DHS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout1_buf/O
                         net (fo=10, routed)          0.988     0.988    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/HS_CLK
    ILOGIC_X1Y143        ISERDESE2                                    r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLK
                         clock pessimism              0.000     0.988    
                         clock uncertainty            0.059     1.047    
    ILOGIC_X1Y143        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     1.103    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           9.249    
  -------------------------------------------------------------------
                         slack                                  8.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DHS_CLK
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/clkout1_buf/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.250       -0.417     ILOGIC_X1Y147  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_0/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.250       -0.417     ILOGIC_X1Y147  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_0/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.250       -0.417     ILOGIC_X1Y145  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.250       -0.417     ILOGIC_X1Y145  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_1/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.250       -0.417     ILOGIC_X1Y143  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.250       -0.417     ILOGIC_X1Y143  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_2/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.250       -0.417     ILOGIC_X1Y141  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.250       -0.417     ILOGIC_X1Y141  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_3/U0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.250       -0.417     ILOGIC_X1Y139  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.250       -0.417     ILOGIC_X1Y139  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/ISERDES_B_4/U0/inst/pins[0].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
  To Clock:  SP_OV_i/DELAYTIMER_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_1
  To Clock:  clk_out1_SP_OV_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 2.381 }
Period(ns):         4.762
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         4.762       1.537      IDELAYCTRL_X1Y1  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAY_CTL_0/U0/IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         4.762       1.537      IDELAYCTRL_X1Y2  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAY_CTL_0/U0/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         4.762       2.607      BUFGCTRL_X0Y17   SP_OV_i/DELAYTIMER_CLK/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.762       3.513      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         4.762       0.502      IDELAYCTRL_X1Y1  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAY_CTL_0/U0/IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         4.762       0.502      IDELAYCTRL_X1Y2  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAY_CTL_0/U0/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.762       208.598    MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_0_1
  To Clock:  clk_out2_SP_OV_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 3.000ns (40.755%)  route 4.361ns (59.245%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 9.573 - 8.020 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.729     1.729    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.419     2.148 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/Q
                         net (fo=2, routed)           1.354     3.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[6]
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.299     3.801 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.801    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.693    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.256 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.181     6.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[30]
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.303     6.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.740    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.141 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.148     8.289    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.413 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.677     9.090    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.553     9.573    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/C
                         clock pessimism              0.105     9.678    
                         clock uncertainty           -0.122     9.556    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205     9.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 3.000ns (40.755%)  route 4.361ns (59.245%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 9.573 - 8.020 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.729     1.729    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.419     2.148 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/Q
                         net (fo=2, routed)           1.354     3.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[6]
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.299     3.801 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.801    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.693    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.256 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.181     6.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[30]
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.303     6.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.740    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.141 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.148     8.289    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.413 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.677     9.090    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.553     9.573    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]/C
                         clock pessimism              0.105     9.678    
                         clock uncertainty           -0.122     9.556    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205     9.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 3.000ns (40.755%)  route 4.361ns (59.245%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 9.573 - 8.020 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.729     1.729    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.419     2.148 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/Q
                         net (fo=2, routed)           1.354     3.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[6]
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.299     3.801 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.801    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.693    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.256 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.181     6.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[30]
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.303     6.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.740    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.141 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.148     8.289    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.413 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.677     9.090    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.553     9.573    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/C
                         clock pessimism              0.105     9.678    
                         clock uncertainty           -0.122     9.556    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205     9.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 3.000ns (40.755%)  route 4.361ns (59.245%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 9.573 - 8.020 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.729     1.729    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.419     2.148 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/Q
                         net (fo=2, routed)           1.354     3.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[6]
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.299     3.801 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.801    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.693    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.256 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.181     6.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[30]
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.303     6.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.740    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.141 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.148     8.289    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.413 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.677     9.090    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.553     9.573    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/C
                         clock pessimism              0.105     9.678    
                         clock uncertainty           -0.122     9.556    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205     9.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 3.000ns (41.207%)  route 4.280ns (58.793%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.502 - 8.020 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.729     1.729    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.419     2.148 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/Q
                         net (fo=2, routed)           1.354     3.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[6]
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.299     3.801 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.801    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.693    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.256 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.181     6.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[30]
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.303     6.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.740    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.141 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.148     8.289    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.413 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.597     9.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482     9.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/C
                         clock pessimism              0.105     9.607    
                         clock uncertainty           -0.122     9.485    
    SLICE_X52Y45         FDRE (Setup_fdre_C_CE)      -0.205     9.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                          9.280    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 3.000ns (41.207%)  route 4.280ns (58.793%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.502 - 8.020 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.729     1.729    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.419     2.148 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/Q
                         net (fo=2, routed)           1.354     3.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[6]
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.299     3.801 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.801    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.693    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.256 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.181     6.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[30]
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.303     6.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.740    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.141 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.148     8.289    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.413 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.597     9.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482     9.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/C
                         clock pessimism              0.105     9.607    
                         clock uncertainty           -0.122     9.485    
    SLICE_X52Y45         FDRE (Setup_fdre_C_CE)      -0.205     9.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                          9.280    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 3.000ns (41.207%)  route 4.280ns (58.793%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.502 - 8.020 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.729     1.729    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.419     2.148 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/Q
                         net (fo=2, routed)           1.354     3.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[6]
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.299     3.801 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.801    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.693    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.256 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.181     6.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[30]
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.303     6.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.740    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.141 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.148     8.289    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.413 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.597     9.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482     9.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/C
                         clock pessimism              0.105     9.607    
                         clock uncertainty           -0.122     9.485    
    SLICE_X52Y45         FDRE (Setup_fdre_C_CE)      -0.205     9.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                          9.280    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 3.000ns (41.207%)  route 4.280ns (58.793%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.502 - 8.020 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.729     1.729    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.419     2.148 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/Q
                         net (fo=2, routed)           1.354     3.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[6]
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.299     3.801 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.801    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.693    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.256 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.181     6.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[30]
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.303     6.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.740    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.141 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.148     8.289    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.413 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.597     9.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482     9.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/C
                         clock pessimism              0.105     9.607    
                         clock uncertainty           -0.122     9.485    
    SLICE_X52Y45         FDRE (Setup_fdre_C_CE)      -0.205     9.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                          9.280    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 3.000ns (41.226%)  route 4.277ns (58.774%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 9.574 - 8.020 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.729     1.729    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.419     2.148 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/Q
                         net (fo=2, routed)           1.354     3.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[6]
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.299     3.801 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.801    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.693    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.256 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.181     6.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[30]
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.303     6.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.740    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.141 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.148     8.289    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.413 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.593     9.006    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.554     9.574    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/C
                         clock pessimism              0.165     9.739    
                         clock uncertainty           -0.122     9.617    
    SLICE_X57Y46         FDRE (Setup_fdre_C_CE)      -0.205     9.412    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]
  -------------------------------------------------------------------
                         required time                          9.412    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.020ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@8.020ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 3.000ns (41.226%)  route 4.277ns (58.774%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 9.574 - 8.020 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.980     1.980    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.729     1.729    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.419     2.148 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/Q
                         net (fo=2, routed)           1.354     3.502    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[6]
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.299     3.801 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.801    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_3_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.351 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.351    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.465    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.693    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.001     4.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.256 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__6/O[1]
                         net (fo=2, routed)           1.181     6.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[30]
    SLICE_X55Y48         LUT4 (Prop_lut4_I1_O)        0.303     6.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.740    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_5_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.141 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.148     8.289    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.413 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.593     9.006    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      8.020     8.020 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.020 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770     9.790    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     5.917 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.929    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.020 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.554     9.574    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/C
                         clock pessimism              0.165     9.739    
                         clock uncertainty           -0.122     9.617    
    SLICE_X57Y46         FDRE (Setup_fdre_C_CE)      -0.205     9.412    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          9.412    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  0.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.128ns (12.912%)  route 0.863ns (87.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.557     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X45Y50         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDSE (Prop_fdse_C_Q)         0.128     0.685 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.863     1.548    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.022     1.022    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.078 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.458     1.536    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism              0.000     1.536    
    SLICE_X49Y48         FDRE (Hold_fdre_C_R)        -0.072     1.464    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.128ns (12.912%)  route 0.863ns (87.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.557     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X45Y50         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDSE (Prop_fdse_C_Q)         0.128     0.685 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.863     1.548    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.022     1.022    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.078 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.458     1.536    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism              0.000     1.536    
    SLICE_X49Y48         FDRE (Hold_fdre_C_R)        -0.072     1.464    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.128ns (12.912%)  route 0.863ns (87.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.557     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X45Y50         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDSE (Prop_fdse_C_Q)         0.128     0.685 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.863     1.548    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.022     1.022    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.078 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.458     1.536    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism              0.000     1.536    
    SLICE_X49Y48         FDRE (Hold_fdre_C_R)        -0.072     1.464    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.128ns (12.912%)  route 0.863ns (87.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.557     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X45Y50         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDSE (Prop_fdse_C_Q)         0.128     0.685 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.863     1.548    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.022     1.022    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.078 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.458     1.536    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism              0.000     1.536    
    SLICE_X49Y48         FDRE (Hold_fdre_C_R)        -0.072     1.464    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.128ns (12.427%)  route 0.902ns (87.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.555     0.555    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X45Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDSE (Prop_fdse_C_Q)         0.128     0.683 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.902     1.585    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X44Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.020     1.020    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.076 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.420     1.496    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism              0.000     1.496    
    SLICE_X44Y58         FDRE (Hold_fdre_C_R)        -0.072     1.424    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.128ns (12.427%)  route 0.902ns (87.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.555     0.555    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X45Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDSE (Prop_fdse_C_Q)         0.128     0.683 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.902     1.585    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X44Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.020     1.020    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.076 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.420     1.496    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                         clock pessimism              0.000     1.496    
    SLICE_X44Y58         FDRE (Hold_fdre_C_R)        -0.072     1.424    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.128ns (12.427%)  route 0.902ns (87.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.555     0.555    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X45Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDSE (Prop_fdse_C_Q)         0.128     0.683 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.902     1.585    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X44Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.020     1.020    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.076 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.420     1.496    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism              0.000     1.496    
    SLICE_X44Y58         FDRE (Hold_fdre_C_R)        -0.072     1.424    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.128ns (12.427%)  route 0.902ns (87.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.555     0.555    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X45Y57         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDSE (Prop_fdse_C_Q)         0.128     0.683 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.902     1.585    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X44Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.020     1.020    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.076 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.420     1.496    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                         clock pessimism              0.000     1.496    
    SLICE_X44Y58         FDRE (Hold_fdre_C_R)        -0.072     1.424    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.128ns (12.278%)  route 0.915ns (87.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.557     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X45Y50         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDSE (Prop_fdse_C_Q)         0.128     0.685 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.915     1.599    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.022     1.022    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.078 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.422     1.500    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000     1.500    
    SLICE_X49Y46         FDRE (Hold_fdre_C_R)        -0.072     1.428    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.128ns (12.278%)  route 0.915ns (87.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.557     0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X45Y50         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDSE (Prop_fdse_C_Q)         0.128     0.685 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          0.915     1.599    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.022     1.022    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.078 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.422     1.500    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000     1.500    
    SLICE_X49Y46         FDRE (Hold_fdre_C_R)        -0.072     1.428    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 4.010 }
Period(ns):         8.020
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.020       5.865      BUFGCTRL_X0Y18   SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.020       5.866      DSP48_X2Y16      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.020       5.866      DSP48_X2Y18      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.020       5.866      DSP48_X3Y18      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.020       5.866      DSP48_X2Y14      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.020       6.771      MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.020       7.020      SLICE_X50Y45     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.020       7.020      SLICE_X50Y45     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.020       7.020      SLICE_X50Y45     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.020       7.020      SLICE_X50Y46     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.020       205.340    MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X50Y44     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X50Y44     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X50Y44     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X50Y44     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X54Y48     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X54Y48     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X54Y48     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X54Y48     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X50Y43     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X50Y50     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X57Y47     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.010       3.510      SLICE_X54Y46     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/ctr_clk_ctl_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.010       3.510      SLICE_X54Y46     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/ctr_rst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X54Y46     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X54Y46     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X54Y46     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X54Y46     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X54Y46     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X56Y47     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.010       3.510      SLICE_X56Y47     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_0_1
  To Clock:  clkfbout_SP_OV_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   SP_OV_i/DELAYTIMER_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
  To Clock:  SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_2_1
  To Clock:  clk_out1_SP_OV_clk_wiz_0_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.905ns,  Total Violation       -0.905ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_0_2_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.250       -0.905     BUFGCTRL_X0Y2    SP_OV_i/DESERIALIZER_CLOCK/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         1.250       0.001      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.250       212.110    MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_0_2_1
  To Clock:  clk_out2_SP_OV_clk_wiz_0_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SP_OV_clk_wiz_0_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_0_2_1
  To Clock:  clkfbout_SP_OV_clk_wiz_0_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_0_2_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    SP_OV_i/DESERIALIZER_CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  SP_OV_i/DESERIALIZER_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/REF_CLK/inst/clk_in1
  To Clock:  SP_OV_i/REF_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/REF_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/REF_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :          895  Failing Endpoints,  Worst Slack       -1.715ns,  Total Violation     -419.527ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :           22  Failing Endpoints,  Worst Slack       -0.402ns,  Total Violation       -4.958ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.715ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.749ns (47.063%)  route 1.967ns (52.937%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 3.697 - 2.174 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.695     1.698    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X57Y74         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.419     2.117 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/Q
                         net (fo=1, routed)           1.967     4.084    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[19]
    SLICE_X31Y79         LUT2 (Prop_lut2_I1_O)        0.299     4.383 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_5/O
                         net (fo=1, routed)           0.000     4.383    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[0]
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.915 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.029    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.143    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.414 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[49]_i_1/CO[0]
                         net (fo=1, routed)           0.000     5.414    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[49]_i_1_n_3
    SLICE_X31Y82         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.520     3.697    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X31Y82         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism              0.014     3.711    
                         clock uncertainty           -0.057     3.653    
    SLICE_X31Y82         FDRE (Setup_fdre_C_D)        0.046     3.699    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                          3.699    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                 -1.715    

Slack (VIOLATED) :        -1.668ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 1.578ns (40.793%)  route 2.290ns (59.207%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 3.699 - 2.174 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.629     1.632    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y70         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.456     2.088 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/CTR1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           1.418     3.506    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/qctr1[0]
    SLICE_X53Y72         LUT4 (Prop_lut4_I0_O)        0.124     3.630 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_37/O
                         net (fo=1, routed)           0.000     3.630    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_37_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.162 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.162    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.276 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.276    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.390 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.399    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.513 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.863     5.376    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2_n_0
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124     5.500 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1/O
                         net (fo=1, routed)           0.000     5.500    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1_n_0
    SLICE_X54Y75         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.522     3.699    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X54Y75         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.114     3.813    
                         clock uncertainty           -0.057     3.756    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)        0.077     3.833    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                          3.833    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 -1.668    

Slack (VIOLATED) :        -1.650ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.698ns (46.326%)  route 1.967ns (53.674%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 3.695 - 2.174 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.695     1.698    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X57Y74         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.419     2.117 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/Q
                         net (fo=1, routed)           1.967     4.084    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[19]
    SLICE_X31Y79         LUT2 (Prop_lut2_I1_O)        0.299     4.383 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_5/O
                         net (fo=1, routed)           0.000     4.383    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[0]
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.915 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.029    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.363 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.363    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_6
    SLICE_X31Y81         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.518     3.695    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X31Y81         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.014     3.709    
                         clock uncertainty           -0.057     3.651    
    SLICE_X31Y81         FDRE (Setup_fdre_C_D)        0.062     3.713    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                          3.713    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                 -1.650    

Slack (VIOLATED) :        -1.629ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.677ns (46.017%)  route 1.967ns (53.983%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 3.695 - 2.174 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.695     1.698    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X57Y74         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.419     2.117 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/Q
                         net (fo=1, routed)           1.967     4.084    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[19]
    SLICE_X31Y79         LUT2 (Prop_lut2_I1_O)        0.299     4.383 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_5/O
                         net (fo=1, routed)           0.000     4.383    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[0]
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.915 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.029    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.342 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.342    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_4
    SLICE_X31Y81         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.518     3.695    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X31Y81         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.014     3.709    
                         clock uncertainty           -0.057     3.651    
    SLICE_X31Y81         FDRE (Setup_fdre_C_D)        0.062     3.713    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                          3.713    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                 -1.629    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.603ns (44.898%)  route 1.967ns (55.102%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 3.695 - 2.174 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.695     1.698    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X57Y74         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.419     2.117 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/Q
                         net (fo=1, routed)           1.967     4.084    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[19]
    SLICE_X31Y79         LUT2 (Prop_lut2_I1_O)        0.299     4.383 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_5/O
                         net (fo=1, routed)           0.000     4.383    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[0]
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.915 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.029    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.268 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.268    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_5
    SLICE_X31Y81         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.518     3.695    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X31Y81         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism              0.014     3.709    
                         clock uncertainty           -0.057     3.651    
    SLICE_X31Y81         FDRE (Setup_fdre_C_D)        0.062     3.713    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                          3.713    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.539ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.587ns (44.650%)  route 1.967ns (55.350%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 3.695 - 2.174 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.695     1.698    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X57Y74         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.419     2.117 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/Q
                         net (fo=1, routed)           1.967     4.084    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[19]
    SLICE_X31Y79         LUT2 (Prop_lut2_I1_O)        0.299     4.383 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_5/O
                         net (fo=1, routed)           0.000     4.383    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[0]
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.915 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.029    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.252 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.252    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_7
    SLICE_X31Y81         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.518     3.695    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X31Y81         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism              0.014     3.709    
                         clock uncertainty           -0.057     3.651    
    SLICE_X31Y81         FDRE (Setup_fdre_C_D)        0.062     3.713    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                          3.713    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 -1.539    

Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.584ns (44.603%)  route 1.967ns (55.397%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 3.694 - 2.174 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.695     1.698    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X57Y74         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.419     2.117 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/Q
                         net (fo=1, routed)           1.967     4.084    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[19]
    SLICE_X31Y79         LUT2 (Prop_lut2_I1_O)        0.299     4.383 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_5/O
                         net (fo=1, routed)           0.000     4.383    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[0]
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.915 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.249 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.249    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_6
    SLICE_X31Y80         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.517     3.694    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X31Y80         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism              0.014     3.708    
                         clock uncertainty           -0.057     3.650    
    SLICE_X31Y80         FDRE (Setup_fdre_C_D)        0.062     3.712    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                          3.712    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                 -1.537    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.563ns (44.274%)  route 1.967ns (55.726%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 3.694 - 2.174 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.695     1.698    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X57Y74         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.419     2.117 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/Q
                         net (fo=1, routed)           1.967     4.084    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[19]
    SLICE_X31Y79         LUT2 (Prop_lut2_I1_O)        0.299     4.383 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_5/O
                         net (fo=1, routed)           0.000     4.383    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[0]
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.915 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.228 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.228    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_4
    SLICE_X31Y80         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.517     3.694    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X31Y80         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism              0.014     3.708    
                         clock uncertainty           -0.057     3.650    
    SLICE_X31Y80         FDRE (Setup_fdre_C_D)        0.062     3.712    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                          3.712    
                         arrival time                          -5.228    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 1.588ns (44.771%)  route 1.959ns (55.229%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.645 - 2.174 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.644     1.647    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=3, routed)           1.051     3.154    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/uQ[2]
    SLICE_X34Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.278 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry_i_7/O
                         net (fo=1, routed)           0.000     3.278    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry_i_7_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.811 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.811    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.928 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.928    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.045    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__1_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.162 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           0.908     5.070    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN17_in
    SLICE_X33Y72         LUT6 (Prop_lut6_I4_O)        0.124     5.194 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_i_1/O
                         net (fo=1, routed)           0.000     5.194    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.468     3.645    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X33Y72         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_reg/C
                         clock pessimism              0.114     3.759    
                         clock uncertainty           -0.057     3.702    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)        0.031     3.733    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/rstc_reg
  -------------------------------------------------------------------
                         required time                          3.733    
                         arrival time                          -5.194    
  -------------------------------------------------------------------
                         slack                                 -1.461    

Slack (VIOLATED) :        -1.459ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.836ns (52.508%)  route 1.661ns (47.492%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 3.687 - 2.174 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806     1.806    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.697     1.700    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X57Y73         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/Q
                         net (fo=1, routed)           1.652     3.771    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[0]
    SLICE_X26Y73         LUT2 (Prop_lut2_I1_O)        0.299     4.070 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_5/O
                         net (fo=1, routed)           0.000     4.070    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_5_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.583 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.583    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.700 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.709    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.826 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.826    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.943 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.943    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X26Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.197 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[48]_i_1/CO[0]
                         net (fo=1, routed)           0.000     5.197    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]_0[16]
    SLICE_X26Y77         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612     3.786    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.510     3.687    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X26Y77         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]/C
                         clock pessimism              0.014     3.701    
                         clock uncertainty           -0.057     3.643    
    SLICE_X26Y77         FDRE (Setup_fdre_C_D)        0.094     3.737    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                 -1.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.415%)  route 0.226ns (61.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.558     0.560    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X35Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=1, routed)           0.226     0.927    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[6]
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.869     0.871    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.820    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.308%)  route 0.237ns (62.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.558     0.560    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X35Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[41]/Q
                         net (fo=1, routed)           0.237     0.938    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[1]
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.869     0.871    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.820    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.265%)  route 0.237ns (62.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.558     0.560    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X35Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[42]/Q
                         net (fo=1, routed)           0.237     0.938    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[2]
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.869     0.871    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.820    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.112%)  route 0.239ns (62.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.558     0.560    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X35Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/Q
                         net (fo=1, routed)           0.239     0.940    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[5]
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.869     0.871    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.820    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.557%)  route 0.240ns (59.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.601     0.603    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X92Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y68         FDRE (Prop_fdre_C_Q)         0.164     0.767 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=1, routed)           0.240     1.007    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[6]
    RAMB18_X4Y28         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.905     0.907    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X4Y28         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.673    
    RAMB18_X4Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.856    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.263%)  route 0.271ns (65.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.558     0.560    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X35Y88         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[43]/Q
                         net (fo=1, routed)           0.271     0.971    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[3]
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.869     0.871    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.820    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.888%)  route 0.288ns (67.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.558     0.560    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X35Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/Q
                         net (fo=1, routed)           0.288     0.988    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[7]
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.869     0.871    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.820    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.888%)  route 0.288ns (67.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.558     0.560    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X35Y89         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[44]/Q
                         net (fo=1, routed)           0.288     0.988    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[4]
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.869     0.871    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y36         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.820    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.362%)  route 0.287ns (63.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.582     0.584    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X86Y62         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDRE (Prop_fdre_C_Q)         0.164     0.748 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=1, routed)           0.287     1.035    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[6]
    RAMB18_X4Y24         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.915     0.917    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X4Y24         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.683    
    RAMB18_X4Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.866    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.075%)  route 0.245ns (59.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.566     0.568    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X30Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.164     0.732 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[43]/Q
                         net (fo=1, routed)           0.245     0.977    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[3]
    RAMB18_X2Y30         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.857     0.859    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y30         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.234     0.625    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.808    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X2Y36     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X2Y30     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X4Y24     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X4Y28     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y66     SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2i_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y149    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2n_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y147    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y84     SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2i_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y148    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2n_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y145    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y68     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y68     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y68     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y68     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X34Y68     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X34Y68     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X34Y68     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X36Y72     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X36Y72     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X34Y68     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y70     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y70     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y70     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y70     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y70     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y70     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y72     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y72     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y72     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X35Y72     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_1_1_1
  To Clock:  clkfbout_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    SP_OV_i/REF_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.384ns  (logic 1.450ns (15.452%)  route 7.934ns (84.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=30, routed)          7.934    12.415    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[27]
    SLICE_X111Y143       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.860    13.039    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y143       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X111Y143       FDRE (Setup_fdre_C_D)       -0.058    12.956    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                         -12.415    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 1.450ns (15.976%)  route 7.626ns (84.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=36, routed)          7.626    12.107    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/s_axi_wdata[15]
    SLICE_X91Y96         FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.605    12.784    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X91Y96         FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[16]/C
                         clock pessimism              0.129    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X91Y96         FDSE (Setup_fdse_C_D)       -0.067    12.692    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[16]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.450ns (15.852%)  route 7.697ns (84.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=52, routed)          7.697    12.178    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[1]
    SLICE_X108Y97        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.684    12.863    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X108Y97        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                         clock pessimism              0.129    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X108Y97        FDRE (Setup_fdre_C_D)       -0.028    12.810    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 1.450ns (15.622%)  route 7.832ns (84.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=30, routed)          7.832    12.312    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[25]
    SLICE_X110Y142       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.859    13.038    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y142       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                         clock pessimism              0.129    13.167    
                         clock uncertainty           -0.154    13.013    
    SLICE_X110Y142       FDRE (Setup_fdre_C_D)       -0.067    12.946    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 1.956ns (21.696%)  route 7.059ns (78.304%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.703     2.997    SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X84Y76         FDRE                                         r  SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=111, routed)         1.559     5.012    SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X99Y72         LUT4 (Prop_lut4_I2_O)        0.152     5.164 f  SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_4/O
                         net (fo=17, routed)          1.279     6.443    SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2
    SLICE_X90Y75         LUT6 (Prop_lut6_I1_O)        0.326     6.769 f  SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.813     7.582    SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I4_O)        0.119     7.701 r  SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=2, routed)           1.375     9.076    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[2]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.332     9.408 f  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.626    10.035    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]
    SLICE_X50Y87         LUT5 (Prop_lut5_I4_O)        0.124    10.159 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.952    11.111    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.120    11.231 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.455    11.685    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X41Y93         LUT4 (Prop_lut4_I2_O)        0.327    12.012 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    12.012    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X41Y93         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.479    12.658    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X41Y93         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.031    12.664    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 1.956ns (21.706%)  route 7.055ns (78.294%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.703     2.997    SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X84Y76         FDRE                                         r  SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=111, routed)         1.559     5.012    SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X99Y72         LUT4 (Prop_lut4_I2_O)        0.152     5.164 f  SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_4/O
                         net (fo=17, routed)          1.279     6.443    SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2
    SLICE_X90Y75         LUT6 (Prop_lut6_I1_O)        0.326     6.769 f  SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.813     7.582    SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I4_O)        0.119     7.701 r  SP_OV_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=2, routed)           1.375     9.076    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[2]
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.332     9.408 f  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.626    10.035    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]
    SLICE_X50Y87         LUT5 (Prop_lut5_I4_O)        0.124    10.159 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.952    11.111    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.120    11.231 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.451    11.681    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X41Y93         LUT6 (Prop_lut6_I4_O)        0.327    12.008 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    12.008    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X41Y93         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.479    12.658    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X41Y93         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.029    12.662    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 1.450ns (16.246%)  route 7.475ns (83.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=44, routed)          7.475    11.956    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/s_axi_wdata[3]
    SLICE_X89Y92         FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.545    12.724    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/s_axi_aclk
    SLICE_X89Y92         FDSE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[28]/C
                         clock pessimism              0.129    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X89Y92         FDSE (Setup_fdse_C_D)       -0.081    12.618    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/DATA0/U0/gpio_core_1/Dual.gpio2_OE_reg[28]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 1.450ns (15.625%)  route 7.830ns (84.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=30, routed)          7.830    12.311    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[28]
    SLICE_X112Y143       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.860    13.039    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y143       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X112Y143       FDRE (Setup_fdre_C_D)       -0.028    12.986    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 1.450ns (15.788%)  route 7.734ns (84.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=36, routed)          7.734    12.215    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_wdata[15]
    SLICE_X104Y103       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.783    12.962    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y103       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)       -0.028    12.909    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 1.574ns (17.403%)  route 7.470ns (82.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=52, routed)          7.470    11.951    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_wdata[2]
    SLICE_X93Y79         LUT6 (Prop_lut6_I3_O)        0.124    12.075 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out[0]_i_1/O
                         net (fo=1, routed)           0.000    12.075    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out[0]_i_1_n_0
    SLICE_X93Y79         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.595    12.774    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X93Y79         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                         clock pessimism              0.129    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X93Y79         FDRE (Setup_fdre_C_D)        0.029    12.778    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                  0.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.755%)  route 0.221ns (54.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.586     0.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].reg1_reg[29]/Q
                         net (fo=1, routed)           0.221     1.283    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].reg1_reg
    SLICE_X64Y53         LUT5 (Prop_lut5_I2_O)        0.045     1.328 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.328    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/ip2bus_data[29]
    SLICE_X64Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.848     1.214    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/s_axi_aclk
    SLICE_X64Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.092     1.276    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[22].reg1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.645%)  route 0.230ns (52.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.614     0.950    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X94Y49         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y49         FDRE (Prop_fdre_C_Q)         0.164     1.114 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[22]/Q
                         net (fo=1, routed)           0.230     1.343    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/gpio_Data_In[22]
    SLICE_X94Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.388 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[22].reg1[22]_i_1/O
                         net (fo=1, routed)           0.000     1.388    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[22].reg1[22]_i_1_n_0
    SLICE_X94Y54         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[22].reg1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.877     1.243    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X94Y54         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[22].reg1_reg[22]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X94Y54         FDRE (Hold_fdre_C_D)         0.121     1.334    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[22].reg1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.962%)  route 0.141ns (43.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.641     0.977    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.141     1.259    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X35Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.304 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.304    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0_n_0
    SLICE_X35Y99         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.826     1.192    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.091     1.248    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.639%)  route 0.204ns (49.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.591     0.927    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y49         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/Q
                         net (fo=1, routed)           0.204     1.294    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/gpio_Data_In[27]
    SLICE_X88Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.339 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.339    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1[27]_i_1_n_0
    SLICE_X88Y52         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.854     1.220    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X88Y52         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X88Y52         FDRE (Hold_fdre_C_D)         0.092     1.282    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/ip2bus_data_i_D1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.092%)  route 0.256ns (57.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.586     0.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[3]/Q
                         net (fo=1, routed)           0.256     1.318    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg
    SLICE_X62Y51         LUT5 (Prop_lut5_I2_O)        0.045     1.363 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.363    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/ip2bus_data[3]
    SLICE_X62Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/ip2bus_data_i_D1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.849     1.215    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/s_axi_aclk
    SLICE_X62Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/ip2bus_data_i_D1_reg[3]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.121     1.306    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/ip2bus_data_i_D1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.168%)  route 0.326ns (71.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.543     0.879    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y79         FDRE                                         r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.326     1.333    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X38Y81         SRLC32E                                      r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.815     1.181    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y81         SRLC32E                                      r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.035     1.146    
    SLICE_X38Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.275    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.329%)  route 0.227ns (61.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.563     0.899    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/s_axi_aclk
    SLICE_X47Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[12]/Q
                         net (fo=1, routed)           0.227     1.266    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[19]
    SLICE_X48Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.825     1.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.047     1.208    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.780%)  route 0.253ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.562     0.898    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/s_axi_aclk
    SLICE_X44Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[11]/Q
                         net (fo=1, routed)           0.253     1.292    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[20]
    SLICE_X48Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.825     1.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.072     1.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.989%)  route 0.240ns (63.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.563     0.899    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/s_axi_aclk
    SLICE_X40Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/ip2bus_data_i_D1_reg[16]/Q
                         net (fo=1, routed)           0.240     1.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[15]
    SLICE_X42Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.825     1.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.059     1.220    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio_Data_In_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.901%)  route 0.182ns (55.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.565     0.901    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.182     1.230    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/gpio_io_i_d2[20]
    SLICE_X34Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio_Data_In_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.825     1.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio_Data_In_reg[20]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.009     1.170    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio_Data_In_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y80    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y81    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y80    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y80    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y81    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y79    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y80    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y80    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y80    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y83    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y83    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y83    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y82    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  DDIV_CLK

Setup :          612  Failing Endpoints,  Worst Slack       -2.822ns,  Total Violation     -315.019ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.822ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.873ns (35.594%)  route 3.389ns (64.406%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 6.000 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419     3.493 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=14, routed)          0.788     4.281    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y88        LUT5 (Prop_lut5_I1_O)        0.296     4.577 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.655     5.232    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.356 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[1]_i_2/O
                         net (fo=5, routed)           0.598     5.954    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[1]
    SLICE_X105Y89        LUT4 (Prop_lut4_I0_O)        0.124     6.078 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.078    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4_n_0
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.535 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry/CO[1]
                         net (fo=7, routed)           0.466     7.001    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry_n_2
    SLICE_X105Y87        LUT6 (Prop_lut6_I5_O)        0.329     7.330 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3/O
                         net (fo=1, routed)           0.292     7.623    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.747 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     8.336    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[0]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.280     5.720    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.515    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[0]
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.822    

Slack (VIOLATED) :        -2.822ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.873ns (35.594%)  route 3.389ns (64.406%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 6.000 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419     3.493 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=14, routed)          0.788     4.281    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y88        LUT5 (Prop_lut5_I1_O)        0.296     4.577 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.655     5.232    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.356 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[1]_i_2/O
                         net (fo=5, routed)           0.598     5.954    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[1]
    SLICE_X105Y89        LUT4 (Prop_lut4_I0_O)        0.124     6.078 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.078    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4_n_0
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.535 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry/CO[1]
                         net (fo=7, routed)           0.466     7.001    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry_n_2
    SLICE_X105Y87        LUT6 (Prop_lut6_I5_O)        0.329     7.330 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3/O
                         net (fo=1, routed)           0.292     7.623    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.747 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     8.336    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[17]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.280     5.720    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.515    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[17]
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.822    

Slack (VIOLATED) :        -2.822ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.873ns (35.594%)  route 3.389ns (64.406%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 6.000 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419     3.493 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=14, routed)          0.788     4.281    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y88        LUT5 (Prop_lut5_I1_O)        0.296     4.577 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.655     5.232    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.356 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[1]_i_2/O
                         net (fo=5, routed)           0.598     5.954    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[1]
    SLICE_X105Y89        LUT4 (Prop_lut4_I0_O)        0.124     6.078 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.078    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4_n_0
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.535 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry/CO[1]
                         net (fo=7, routed)           0.466     7.001    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry_n_2
    SLICE_X105Y87        LUT6 (Prop_lut6_I5_O)        0.329     7.330 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3/O
                         net (fo=1, routed)           0.292     7.623    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.747 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     8.336    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[20]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.280     5.720    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.515    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[20]
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.822    

Slack (VIOLATED) :        -2.822ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.873ns (35.594%)  route 3.389ns (64.406%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 6.000 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419     3.493 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=14, routed)          0.788     4.281    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y88        LUT5 (Prop_lut5_I1_O)        0.296     4.577 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.655     5.232    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.356 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[1]_i_2/O
                         net (fo=5, routed)           0.598     5.954    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[1]
    SLICE_X105Y89        LUT4 (Prop_lut4_I0_O)        0.124     6.078 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.078    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4_n_0
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.535 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry/CO[1]
                         net (fo=7, routed)           0.466     7.001    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry_n_2
    SLICE_X105Y87        LUT6 (Prop_lut6_I5_O)        0.329     7.330 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3/O
                         net (fo=1, routed)           0.292     7.623    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.747 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     8.336    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[28]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.280     5.720    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.515    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[28]
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.822    

Slack (VIOLATED) :        -2.822ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.873ns (35.594%)  route 3.389ns (64.406%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 6.000 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419     3.493 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=14, routed)          0.788     4.281    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y88        LUT5 (Prop_lut5_I1_O)        0.296     4.577 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.655     5.232    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.356 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[1]_i_2/O
                         net (fo=5, routed)           0.598     5.954    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[1]
    SLICE_X105Y89        LUT4 (Prop_lut4_I0_O)        0.124     6.078 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.078    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4_n_0
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.535 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry/CO[1]
                         net (fo=7, routed)           0.466     7.001    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry_n_2
    SLICE_X105Y87        LUT6 (Prop_lut6_I5_O)        0.329     7.330 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3/O
                         net (fo=1, routed)           0.292     7.623    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.747 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     8.336    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[30]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.280     5.720    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.515    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[30]
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.822    

Slack (VIOLATED) :        -2.822ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.873ns (35.594%)  route 3.389ns (64.406%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 6.000 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419     3.493 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=14, routed)          0.788     4.281    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y88        LUT5 (Prop_lut5_I1_O)        0.296     4.577 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.655     5.232    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.356 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[1]_i_2/O
                         net (fo=5, routed)           0.598     5.954    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[1]
    SLICE_X105Y89        LUT4 (Prop_lut4_I0_O)        0.124     6.078 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.078    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4_n_0
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.535 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry/CO[1]
                         net (fo=7, routed)           0.466     7.001    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry_n_2
    SLICE_X105Y87        LUT6 (Prop_lut6_I5_O)        0.329     7.330 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3/O
                         net (fo=1, routed)           0.292     7.623    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.747 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     8.336    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[5]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.280     5.720    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.515    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[5]
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.822    

Slack (VIOLATED) :        -2.822ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.873ns (35.594%)  route 3.389ns (64.406%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 6.000 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419     3.493 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=14, routed)          0.788     4.281    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y88        LUT5 (Prop_lut5_I1_O)        0.296     4.577 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.655     5.232    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.356 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[1]_i_2/O
                         net (fo=5, routed)           0.598     5.954    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[1]
    SLICE_X105Y89        LUT4 (Prop_lut4_I0_O)        0.124     6.078 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.078    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4_n_0
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.535 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry/CO[1]
                         net (fo=7, routed)           0.466     7.001    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry_n_2
    SLICE_X105Y87        LUT6 (Prop_lut6_I5_O)        0.329     7.330 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3/O
                         net (fo=1, routed)           0.292     7.623    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.747 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     8.336    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[7]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.280     5.720    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.515    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[7]
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.822    

Slack (VIOLATED) :        -2.822ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.873ns (35.594%)  route 3.389ns (64.406%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 6.000 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419     3.493 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=14, routed)          0.788     4.281    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y88        LUT5 (Prop_lut5_I1_O)        0.296     4.577 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.655     5.232    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.356 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[1]_i_2/O
                         net (fo=5, routed)           0.598     5.954    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[1]
    SLICE_X105Y89        LUT4 (Prop_lut4_I0_O)        0.124     6.078 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.078    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4_n_0
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.535 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry/CO[1]
                         net (fo=7, routed)           0.466     7.001    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry_n_2
    SLICE_X105Y87        LUT6 (Prop_lut6_I5_O)        0.329     7.330 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3/O
                         net (fo=1, routed)           0.292     7.623    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.747 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.589     8.336    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y87        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[8]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.280     5.720    
    SLICE_X103Y87        FDRE (Setup_fdre_C_CE)      -0.205     5.515    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[8]
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.822    

Slack (VIOLATED) :        -2.773ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.873ns (35.924%)  route 3.341ns (64.076%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 6.000 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419     3.493 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=14, routed)          0.788     4.281    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y88        LUT5 (Prop_lut5_I1_O)        0.296     4.577 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.655     5.232    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.356 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[1]_i_2/O
                         net (fo=5, routed)           0.598     5.954    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[1]
    SLICE_X105Y89        LUT4 (Prop_lut4_I0_O)        0.124     6.078 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.078    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4_n_0
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.535 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry/CO[1]
                         net (fo=7, routed)           0.466     7.001    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry_n_2
    SLICE_X105Y87        LUT6 (Prop_lut6_I5_O)        0.329     7.330 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3/O
                         net (fo=1, routed)           0.292     7.623    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.747 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.541     8.288    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.280     5.720    
    SLICE_X103Y86        FDRE (Setup_fdre_C_CE)      -0.205     5.515    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[10]
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                 -2.773    

Slack (VIOLATED) :        -2.773ns  (required time - arrival time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DDIV_CLK rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.873ns (35.924%)  route 3.341ns (64.076%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 6.000 - 5.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.780     3.074    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.419     3.493 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=14, routed)          0.788     4.281    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/FSEL
    SLICE_X103Y88        LUT5 (Prop_lut5_I1_O)        0.296     4.577 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2/O
                         net (fo=15, routed)          0.655     5.232    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ig2_i_2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I2_O)        0.124     5.356 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/dd_0[1]_i_2/O
                         net (fo=5, routed)           0.598     5.954    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_1_in[1]
    SLICE_X105Y89        LUT4 (Prop_lut4_I0_O)        0.124     6.078 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.078    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/i__carry_i_4_n_0
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.535 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry/CO[1]
                         net (fo=7, routed)           0.466     7.001    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/iwait1_inferred__1/i__carry_n_2
    SLICE_X105Y87        LUT6 (Prop_lut6_I5_O)        0.329     7.330 f  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3/O
                         net (fo=1, routed)           0.292     7.623    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_3_n_0
    SLICE_X105Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.747 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time[31]_i_1/O
                         net (fo=33, routed)          0.541     8.288    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         ideal clock network latency
                                                      1.000     6.000    
                         net (fo=899, routed)         0.000     6.000    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/MCLK
    SLICE_X103Y86        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[13]/C
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.280     5.720    
    SLICE_X103Y86        FDRE (Setup_fdre_C_CE)      -0.205     5.515    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_time_reg[13]
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                 -2.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/drdyi_reg/D
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.925%)  route 0.268ns (59.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.598     0.934    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y79         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y79         FDRE (Prop_fdre_C_Q)         0.141     1.075 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=39, routed)          0.268     1.343    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/RESETN
    SLICE_X94Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.388 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/drdyi_i_1/O
                         net (fo=1, routed)           0.000     1.388    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/drdyi_i_1_n_0
    SLICE_X94Y86         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/drdyi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.874     0.874    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/MCLK
    SLICE_X94Y86         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/drdyi_reg/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.280     1.154    
    SLICE_X94Y86         FDRE (Hold_fdre_C_D)         0.120     1.274    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/SDDR_TT_0/U0/drdyi_reg
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/FIFO_R_CT_0/U0/read_en_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.042%)  route 0.290ns (60.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.606     0.942    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X97Y59         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y59         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.290     1.373    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/FIFO_R_CT_0/U0/read_en_buf_reg_1[0]
    SLICE_X94Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.418 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/FIFO_R_CT_0/U0/read_en_buf_i_1/O
                         net (fo=1, routed)           0.000     1.418    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/FIFO_R_CT_0/U0/read_en_buf_i_1_n_0
    SLICE_X94Y59         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/FIFO_R_CT_0/U0/read_en_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.878     0.878    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/FIFO_R_CT_0/U0/MCLK
    SLICE_X94Y59         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/FIFO_R_CT_0/U0/read_en_buf_reg/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.280     1.158    
    SLICE_X94Y59         FDRE (Hold_fdre_C_D)         0.120     1.278    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/FIFO_R_CT_0/U0/read_en_buf_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/CT_FIFO_R_CT_0/U0/self_disable_reg/D
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.093%)  route 0.315ns (62.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.604     0.940    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X105Y85        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141     1.081 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.315     1.396    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/CT_FIFO_R_CT_0/U0/gpio_io_o[0]
    SLICE_X106Y79        LUT3 (Prop_lut3_I2_O)        0.045     1.441 r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/CT_FIFO_R_CT_0/U0/self_disable_i_1/O
                         net (fo=1, routed)           0.000     1.441    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/CT_FIFO_R_CT_0/U0/self_disable_i_1_n_0
    SLICE_X106Y79        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/CT_FIFO_R_CT_0/U0/self_disable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.896     0.896    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/CT_FIFO_R_CT_0/U0/MCLK
    SLICE_X106Y79        FDRE                                         r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/CT_FIFO_R_CT_0/U0/self_disable_reg/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.280     1.176    
    SLICE_X106Y79        FDRE (Hold_fdre_C_D)         0.092     1.268    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/CT_FIFO_R_CT_0/U0/self_disable_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.164ns (26.424%)  route 0.457ns (73.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.605     0.941    SP_OV_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X100Y62        FDRE                                         r  SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y62        FDRE (Prop_fdre_C_Q)         0.164     1.105 f  SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=14, routed)          0.457     1.561    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/peripheral_aresetn[0]_repN_alias
    RAMB36_X5Y14         RAMB36E1                                     r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.911     0.911    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y14         RAMB36E1                                     r  SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.280     1.192    
    RAMB36_X5Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189     1.381    SP_OV_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/run_reg/D
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.184ns (34.164%)  route 0.355ns (65.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.598     0.934    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y79         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y79         FDRE (Prop_fdre_C_Q)         0.141     1.075 f  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=39, routed)          0.355     1.429    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/Dout[0]
    SLICE_X94Y86         LUT2 (Prop_lut2_I1_O)        0.043     1.472 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/run_i_1/O
                         net (fo=1, routed)           0.000     1.472    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/run_i_1_n_0
    SLICE_X94Y86         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/run_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.874     0.874    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/MCLK
    SLICE_X94Y86         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/run_reg/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.280     1.154    
    SLICE_X94Y86         FDRE (Hold_fdre_C_D)         0.131     1.285    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/run_reg
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/wr_en_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.190ns (35.153%)  route 0.350ns (64.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.598     0.934    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y79         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y79         FDRE (Prop_fdre_C_Q)         0.141     1.075 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=39, routed)          0.350     1.425    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/Dout[0]
    SLICE_X94Y86         LUT4 (Prop_lut4_I3_O)        0.049     1.474 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/wr_en_buf_i_1/O
                         net (fo=1, routed)           0.000     1.474    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/wr_en_buf_i_1_n_0
    SLICE_X94Y86         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/wr_en_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.874     0.874    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/MCLK
    SLICE_X94Y86         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/wr_en_buf_reg/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.280     1.154    
    SLICE_X94Y86         FDRE (Hold_fdre_C_D)         0.131     1.285    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/wr_en_buf_reg
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/run_reg/D
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.183ns (35.524%)  route 0.332ns (64.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.606     0.942    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X97Y59         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y59         FDRE (Prop_fdre_C_Q)         0.141     1.083 f  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=5, routed)           0.332     1.415    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/Dout[0]
    SLICE_X97Y53         LUT2 (Prop_lut2_I1_O)        0.042     1.457 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/run_i_1/O
                         net (fo=1, routed)           0.000     1.457    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/run_i_1_n_0
    SLICE_X97Y53         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/run_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.879     0.879    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/MCLK
    SLICE_X97Y53         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/run_reg/C
                         clock pessimism              0.000     0.879    
                         clock uncertainty            0.280     1.159    
    SLICE_X97Y53         FDRE (Hold_fdre_C_D)         0.107     1.266    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/run_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/l_drdy_reg/D
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.670%)  route 0.350ns (65.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.598     0.934    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y79         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y79         FDRE (Prop_fdre_C_Q)         0.141     1.075 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=39, routed)          0.350     1.425    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/Dout[0]
    SLICE_X94Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.470 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/l_drdy_i_1/O
                         net (fo=1, routed)           0.000     1.470    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/l_drdy_i_1_n_0
    SLICE_X94Y86         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/l_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.874     0.874    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/MCLK
    SLICE_X94Y86         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/l_drdy_reg/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.280     1.154    
    SLICE_X94Y86         FDRE (Hold_fdre_C_D)         0.121     1.275    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/write_clocker_0/U0/l_drdy_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/next_state_reg/D
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.408%)  route 0.355ns (65.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.598     0.934    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/s_axi_aclk
    SLICE_X95Y79         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y79         FDRE (Prop_fdre_C_Q)         0.141     1.075 f  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/TT_CONFIG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=39, routed)          0.355     1.429    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/Dout[0]
    SLICE_X94Y86         LUT4 (Prop_lut4_I1_O)        0.045     1.474 r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/next_state_i_1/O
                         net (fo=1, routed)           0.000     1.474    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/next_state_i_1_n_0
    SLICE_X94Y86         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/next_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.874     0.874    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/MCLK
    SLICE_X94Y86         FDRE                                         r  SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/next_state_reg/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.280     1.154    
    SLICE_X94Y86         FDRE (Hold_fdre_C_D)         0.121     1.275    SP_OV_i/SDDR_TT_AXI_wrapper_0/U0/SDDR_TT_AXI_i/tt_capacity_controll_0/U0/next_state_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/next_state_reg/D
                            (rising edge-triggered cell FDRE clocked by DDIV_CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DDIV_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DDIV_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.897%)  route 0.332ns (64.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.606     0.942    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X97Y59         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y59         FDRE (Prop_fdre_C_Q)         0.141     1.083 f  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=5, routed)           0.332     1.415    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/Dout[0]
    SLICE_X97Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.460 r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/next_state_i_1/O
                         net (fo=1, routed)           0.000     1.460    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/next_state_i_1_n_0
    SLICE_X97Y53         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/next_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DDIV_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  SP_OV_i/DESERIALIZER_CLOCK/inst/clkout2_buf/O
                         net (fo=899, routed)         0.879     0.879    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/MCLK
    SLICE_X97Y53         FDRE                                         r  SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/next_state_reg/C
                         clock pessimism              0.000     0.879    
                         clock uncertainty            0.280     1.159    
    SLICE_X97Y53         FDRE (Hold_fdre_C_D)         0.091     1.250    SP_OV_i/SDDR_AXI_ST_wrapper_0/U0/SDDR_AXI_ST_i/capacity_controller_0/U0/next_state_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out2_SP_OV_clk_wiz_0_1

Setup :          272  Failing Endpoints,  Worst Slack       -4.583ns,  Total Violation     -982.630ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.583ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        5.303ns  (logic 0.580ns (10.938%)  route 4.723ns (89.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 596.912 - 593.484 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 595.194 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.713   595.194    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X59Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456   595.650 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/Q
                         net (fo=6, routed)           2.238   597.889    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_0/Op1[0]
    SLICE_X49Y52         LUT2 (Prop_lut2_I0_O)        0.124   598.013 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_0/Res[0]_INST_0/O
                         net (fo=1, routed)           2.484   600.497    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y14          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         2.101   595.585    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/TCLK
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.100   595.685 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/O_CLK/O
                         net (fo=1, routed)           1.227   596.912    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y14          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.000   596.912    
                         clock uncertainty           -0.473   596.439    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524   595.915    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                        595.915    
                         arrival time                        -600.497    
  -------------------------------------------------------------------
                         slack                                 -4.583    

Slack (VIOLATED) :        -4.491ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        4.598ns  (logic 0.580ns (12.615%)  route 4.018ns (87.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 596.298 - 593.484 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 595.194 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.713   595.194    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X59Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456   595.650 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/Q
                         net (fo=6, routed)           2.241   597.892    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_2/Op1[0]
    SLICE_X49Y52         LUT2 (Prop_lut2_I0_O)        0.124   598.016 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_2/Res[0]_INST_0/O
                         net (fo=1, routed)           1.777   599.792    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y18          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.870   595.354    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_2/U0/TCLK
    SLICE_X45Y54         LUT3 (Prop_lut3_I0_O)        0.100   595.454 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_2/U0/O_CLK/O
                         net (fo=1, routed)           0.843   596.298    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y18          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.000   596.298    
                         clock uncertainty           -0.473   595.825    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524   595.301    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                        595.301    
                         arrival time                        -599.792    
  -------------------------------------------------------------------
                         slack                                 -4.491    

Slack (VIOLATED) :        -4.309ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        4.423ns  (logic 0.580ns (13.114%)  route 3.843ns (86.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 596.305 - 593.484 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 595.194 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.713   595.194    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X59Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456   595.650 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/Q
                         net (fo=6, routed)           2.898   598.548    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_1/Op2[0]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.124   598.672 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_1/Res[0]_INST_0/O
                         net (fo=1, routed)           0.945   599.617    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y16          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         2.039   595.523    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/TCLK
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.100   595.623 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/O_CLK/O
                         net (fo=1, routed)           0.682   596.305    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y16          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.000   596.305    
                         clock uncertainty           -0.473   595.832    
    DSP48_X2Y16          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524   595.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                        595.308    
                         arrival time                        -599.617    
  -------------------------------------------------------------------
                         slack                                 -4.309    

Slack (VIOLATED) :        -4.166ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        3.330ns  (logic 0.766ns (23.000%)  route 2.564ns (77.000%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 595.037 - 593.484 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 595.194 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.713   595.194    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518   595.712 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.142   596.855    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   596.979 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   597.724    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   597.848 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.677   598.525    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.553   595.037    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/C
                         clock pessimism              0.000   595.037    
                         clock uncertainty           -0.473   594.564    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205   594.359    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                        594.359    
                         arrival time                        -598.525    
  -------------------------------------------------------------------
                         slack                                 -4.166    

Slack (VIOLATED) :        -4.166ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        3.330ns  (logic 0.766ns (23.000%)  route 2.564ns (77.000%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 595.037 - 593.484 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 595.194 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.713   595.194    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518   595.712 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.142   596.855    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   596.979 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   597.724    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   597.848 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.677   598.525    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.553   595.037    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]/C
                         clock pessimism              0.000   595.037    
                         clock uncertainty           -0.473   594.564    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205   594.359    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]
  -------------------------------------------------------------------
                         required time                        594.359    
                         arrival time                        -598.525    
  -------------------------------------------------------------------
                         slack                                 -4.166    

Slack (VIOLATED) :        -4.166ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        3.330ns  (logic 0.766ns (23.000%)  route 2.564ns (77.000%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 595.037 - 593.484 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 595.194 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.713   595.194    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518   595.712 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.142   596.855    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   596.979 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   597.724    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   597.848 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.677   598.525    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.553   595.037    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/C
                         clock pessimism              0.000   595.037    
                         clock uncertainty           -0.473   594.564    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205   594.359    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]
  -------------------------------------------------------------------
                         required time                        594.359    
                         arrival time                        -598.525    
  -------------------------------------------------------------------
                         slack                                 -4.166    

Slack (VIOLATED) :        -4.166ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        3.330ns  (logic 0.766ns (23.000%)  route 2.564ns (77.000%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 595.037 - 593.484 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 595.194 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.713   595.194    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518   595.712 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.142   596.855    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   596.979 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   597.724    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   597.848 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.677   598.525    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.553   595.037    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/C
                         clock pessimism              0.000   595.037    
                         clock uncertainty           -0.473   594.564    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205   594.359    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                        594.359    
                         arrival time                        -598.525    
  -------------------------------------------------------------------
                         slack                                 -4.166    

Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        3.250ns  (logic 0.766ns (23.572%)  route 2.484ns (76.428%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 594.966 - 593.484 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 595.194 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.713   595.194    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518   595.712 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.142   596.855    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   596.979 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   597.724    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   597.848 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.597   598.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482   594.966    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/C
                         clock pessimism              0.000   594.966    
                         clock uncertainty           -0.473   594.493    
    SLICE_X52Y45         FDRE (Setup_fdre_C_CE)      -0.205   594.288    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                        594.288    
                         arrival time                        -598.444    
  -------------------------------------------------------------------
                         slack                                 -4.156    

Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        3.250ns  (logic 0.766ns (23.572%)  route 2.484ns (76.428%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 594.966 - 593.484 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 595.194 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.713   595.194    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518   595.712 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.142   596.855    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   596.979 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   597.724    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   597.848 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.597   598.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482   594.966    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/C
                         clock pessimism              0.000   594.966    
                         clock uncertainty           -0.473   594.493    
    SLICE_X52Y45         FDRE (Setup_fdre_C_CE)      -0.205   594.288    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                        594.288    
                         arrival time                        -598.444    
  -------------------------------------------------------------------
                         slack                                 -4.156    

Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@593.484ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@593.478ns)
  Data Path Delay:        3.250ns  (logic 0.766ns (23.572%)  route 2.484ns (76.428%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 594.966 - 593.484 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 595.194 - 593.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    593.478   593.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.806   595.284    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   591.491 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   593.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   593.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.713   595.194    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518   595.712 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.142   596.855    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   596.979 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   597.724    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   597.848 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.597   598.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    593.484   593.484 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   593.484 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   595.254    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   591.380 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   593.393    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   593.484 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482   594.966    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/C
                         clock pessimism              0.000   594.966    
                         clock uncertainty           -0.473   594.493    
    SLICE_X52Y45         FDRE (Setup_fdre_C_CE)      -0.205   594.288    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                        594.288    
                         arrival time                        -598.444    
  -------------------------------------------------------------------
                         slack                                 -4.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.209ns (22.443%)  route 0.722ns (77.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.577     0.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.743 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.491     1.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.232     1.510    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.830     0.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[20]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.473     1.303    
    SLICE_X48Y49         FDRE (Hold_fdre_C_R)        -0.018     1.285    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.209ns (22.443%)  route 0.722ns (77.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.577     0.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.743 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.491     1.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.232     1.510    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.830     0.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[2]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.473     1.303    
    SLICE_X48Y49         FDRE (Hold_fdre_C_R)        -0.018     1.285    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.209ns (22.443%)  route 0.722ns (77.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.577     0.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.743 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.491     1.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.232     1.510    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.830     0.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[3]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.473     1.303    
    SLICE_X48Y49         FDRE (Hold_fdre_C_R)        -0.018     1.285    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.209ns (22.443%)  route 0.722ns (77.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.577     0.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.743 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.491     1.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.232     1.510    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.830     0.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[4]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.473     1.303    
    SLICE_X48Y49         FDRE (Hold_fdre_C_R)        -0.018     1.285    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.209ns (22.443%)  route 0.722ns (77.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.577     0.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.743 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.491     1.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.232     1.510    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.830     0.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[5]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.473     1.303    
    SLICE_X48Y49         FDRE (Hold_fdre_C_R)        -0.018     1.285    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.209ns (22.443%)  route 0.722ns (77.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.577     0.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.743 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.491     1.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.232     1.510    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.830     0.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[6]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.473     1.303    
    SLICE_X48Y49         FDRE (Hold_fdre_C_R)        -0.018     1.285    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.209ns (22.443%)  route 0.722ns (77.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.577     0.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.743 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.491     1.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.232     1.510    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.830     0.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X48Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[8]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.473     1.303    
    SLICE_X48Y49         FDRE (Hold_fdre_C_R)        -0.018     1.285    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/IDAT_IND_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.209ns (22.531%)  route 0.719ns (77.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.577     0.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.743 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.491     1.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.228     1.506    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X45Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/IDAT_IND_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.825     0.825    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X45Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/IDAT_IND_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.473     1.298    
    SLICE_X45Y50         FDRE (Hold_fdre_C_R)        -0.018     1.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/IDAT_IND_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_clk_ctl_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.209ns (22.531%)  route 0.719ns (77.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.577     0.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.743 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.491     1.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.228     1.506    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X45Y50         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_clk_ctl_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.825     0.825    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X45Y50         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_clk_ctl_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.473     1.298    
    SLICE_X45Y50         FDSE (Hold_fdse_C_S)        -0.018     1.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_clk_ctl_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.209ns (22.531%)  route 0.719ns (77.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.597    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.577     0.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.743 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.491     1.233    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.228     1.506    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X45Y50         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.825     0.825    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X45Y50         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.473     1.298    
    SLICE_X45Y50         FDSE (Hold_fdse_C_S)        -0.018     1.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_SP_OV_clk_wiz_0_1

Setup :          396  Failing Endpoints,  Worst Slack       -4.729ns,  Total Violation    -1583.548ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.729ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.593ns  (logic 0.704ns (27.153%)  route 1.889ns (72.847%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 811.578 - 810.025 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 813.023 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.729   813.023    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456   813.479 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.467   813.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124   814.070 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   814.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   814.939 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.677   815.616    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.553   811.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/C
                         clock pessimism              0.000   811.578    
                         clock uncertainty           -0.487   811.091    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205   810.886    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                        810.886    
                         arrival time                        -815.616    
  -------------------------------------------------------------------
                         slack                                 -4.729    

Slack (VIOLATED) :        -4.729ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.593ns  (logic 0.704ns (27.153%)  route 1.889ns (72.847%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 811.578 - 810.025 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 813.023 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.729   813.023    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456   813.479 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.467   813.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124   814.070 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   814.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   814.939 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.677   815.616    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.553   811.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]/C
                         clock pessimism              0.000   811.578    
                         clock uncertainty           -0.487   811.091    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205   810.886    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[3]
  -------------------------------------------------------------------
                         required time                        810.886    
                         arrival time                        -815.616    
  -------------------------------------------------------------------
                         slack                                 -4.729    

Slack (VIOLATED) :        -4.729ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.593ns  (logic 0.704ns (27.153%)  route 1.889ns (72.847%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 811.578 - 810.025 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 813.023 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.729   813.023    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456   813.479 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.467   813.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124   814.070 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   814.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   814.939 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.677   815.616    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.553   811.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/C
                         clock pessimism              0.000   811.578    
                         clock uncertainty           -0.487   811.091    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205   810.886    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]
  -------------------------------------------------------------------
                         required time                        810.886    
                         arrival time                        -815.616    
  -------------------------------------------------------------------
                         slack                                 -4.729    

Slack (VIOLATED) :        -4.729ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.593ns  (logic 0.704ns (27.153%)  route 1.889ns (72.847%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 811.578 - 810.025 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 813.023 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.729   813.023    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456   813.479 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.467   813.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124   814.070 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   814.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   814.939 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.677   815.616    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.553   811.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X55Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/C
                         clock pessimism              0.000   811.578    
                         clock uncertainty           -0.487   811.091    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205   810.886    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                        810.886    
                         arrival time                        -815.616    
  -------------------------------------------------------------------
                         slack                                 -4.729    

Slack (VIOLATED) :        -4.720ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.512ns  (logic 0.704ns (28.025%)  route 1.808ns (71.975%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 811.508 - 810.025 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 813.023 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.729   813.023    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456   813.479 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.467   813.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124   814.070 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   814.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   814.939 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.597   815.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482   811.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/C
                         clock pessimism              0.000   811.508    
                         clock uncertainty           -0.487   811.020    
    SLICE_X52Y45         FDRE (Setup_fdre_C_CE)      -0.205   810.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                        810.815    
                         arrival time                        -815.535    
  -------------------------------------------------------------------
                         slack                                 -4.720    

Slack (VIOLATED) :        -4.720ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.512ns  (logic 0.704ns (28.025%)  route 1.808ns (71.975%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 811.508 - 810.025 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 813.023 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.729   813.023    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456   813.479 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.467   813.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124   814.070 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   814.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   814.939 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.597   815.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482   811.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/C
                         clock pessimism              0.000   811.508    
                         clock uncertainty           -0.487   811.020    
    SLICE_X52Y45         FDRE (Setup_fdre_C_CE)      -0.205   810.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                        810.815    
                         arrival time                        -815.535    
  -------------------------------------------------------------------
                         slack                                 -4.720    

Slack (VIOLATED) :        -4.720ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.512ns  (logic 0.704ns (28.025%)  route 1.808ns (71.975%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 811.508 - 810.025 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 813.023 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.729   813.023    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456   813.479 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.467   813.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124   814.070 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   814.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   814.939 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.597   815.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482   811.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/C
                         clock pessimism              0.000   811.508    
                         clock uncertainty           -0.487   811.020    
    SLICE_X52Y45         FDRE (Setup_fdre_C_CE)      -0.205   810.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                        810.815    
                         arrival time                        -815.535    
  -------------------------------------------------------------------
                         slack                                 -4.720    

Slack (VIOLATED) :        -4.720ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.512ns  (logic 0.704ns (28.025%)  route 1.808ns (71.975%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 811.508 - 810.025 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 813.023 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.729   813.023    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456   813.479 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.467   813.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124   814.070 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   814.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   814.939 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.597   815.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.482   811.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X52Y45         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/C
                         clock pessimism              0.000   811.508    
                         clock uncertainty           -0.487   811.020    
    SLICE_X52Y45         FDRE (Setup_fdre_C_CE)      -0.205   810.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                        810.815    
                         arrival time                        -815.535    
  -------------------------------------------------------------------
                         slack                                 -4.720    

Slack (VIOLATED) :        -4.644ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.509ns  (logic 0.704ns (28.063%)  route 1.805ns (71.937%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 811.579 - 810.025 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 813.023 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.729   813.023    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456   813.479 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.467   813.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124   814.070 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   814.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   814.939 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.593   815.532    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.554   811.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/C
                         clock pessimism              0.000   811.579    
                         clock uncertainty           -0.487   811.092    
    SLICE_X57Y46         FDRE (Setup_fdre_C_CE)      -0.205   810.887    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]
  -------------------------------------------------------------------
                         required time                        810.887    
                         arrival time                        -815.532    
  -------------------------------------------------------------------
                         slack                                 -4.644    

Slack (VIOLATED) :        -4.644ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.025ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@810.025ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        2.509ns  (logic 0.704ns (28.063%)  route 1.805ns (71.937%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 811.579 - 810.025 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 813.023 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   811.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   811.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.729   813.023    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456   813.479 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.467   813.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124   814.070 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.745   814.815    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.124   814.939 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.593   815.532    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                    810.025   810.025 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   810.025 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.770   811.795    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   807.922 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   809.934    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   810.025 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.554   811.579    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X57Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/C
                         clock pessimism              0.000   811.579    
                         clock uncertainty           -0.487   811.092    
    SLICE_X57Y46         FDRE (Setup_fdre_C_CE)      -0.205   810.887    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                        810.887    
                         arrival time                        -815.532    
  -------------------------------------------------------------------
                         slack                                 -4.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.631%)  route 0.388ns (73.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.556     0.892    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.388     1.421    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[23]
    SLICE_X47Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.824     0.824    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X47Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[23]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.487     1.311    
    SLICE_X47Y56         FDRE (Hold_fdre_C_D)         0.047     1.358    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.373%)  route 0.394ns (73.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.563     0.899    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.394     1.433    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[17]
    SLICE_X42Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.830     0.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X42Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[17]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.487     1.317    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.053     1.370    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.164ns (29.527%)  route 0.391ns (70.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.562     0.898    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.391     1.453    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[13]
    SLICE_X47Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.830     0.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X47Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.487     1.317    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.072     1.389    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.141ns (25.220%)  route 0.418ns (74.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.578     0.914    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.418     1.473    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[27]
    SLICE_X55Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.846     0.846    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X55Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[27]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.487     1.333    
    SLICE_X55Y52         FDRE (Hold_fdre_C_D)         0.075     1.408    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.164ns (29.974%)  route 0.383ns (70.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.577     0.913    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.383     1.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[16]
    SLICE_X58Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.848     0.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X58Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[16]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.487     1.335    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.060     1.395    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.906%)  route 0.367ns (69.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.562     0.898    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.367     1.428    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[14]
    SLICE_X44Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.830     0.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X44Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.487     1.317    
    SLICE_X44Y48         FDRE (Hold_fdre_C_D)         0.046     1.363    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.064%)  route 0.422ns (74.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.556     0.892    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.422     1.454    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[18]
    SLICE_X47Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.824     0.824    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X47Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[18]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.487     1.311    
    SLICE_X47Y56         FDRE (Hold_fdre_C_D)         0.078     1.389    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.657%)  route 0.409ns (74.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.555     0.891    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.409     1.440    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[30]
    SLICE_X46Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.824     0.824    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X46Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.487     1.311    
    SLICE_X46Y56         FDRE (Hold_fdre_C_D)         0.064     1.375    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.141ns (24.664%)  route 0.431ns (75.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.563     0.899    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.431     1.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[11]
    SLICE_X46Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.829     0.829    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X46Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[11]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.487     1.316    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.089     1.405    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Path Group:             clk_out2_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.101%)  route 0.421ns (74.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.487ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.579     0.915    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.421     1.476    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[30]
    SLICE_X55Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.945     0.945    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.846     0.846    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X55Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[30]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.487     1.333    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.078     1.411    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_0_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :            1  Failing Endpoint ,  Worst Slack       -3.763ns,  Total Violation       -3.763ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.763ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2013.044ns - clk_out2_SP_OV_clk_wiz_0_1 rise@2013.033ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.532%)  route 2.565ns (78.468%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 2014.585 - 2013.044 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 2014.685 - 2013.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                   2013.033  2013.033 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2013.033 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.980  2015.013    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287  2010.726 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206  2012.932    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2013.033 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         1.652  2014.685    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X45Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456  2015.141 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           1.663  2016.803    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_reg_0[0]
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124  2016.927 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.903  2017.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.124  2017.954 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000  2017.954    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                   2013.044  2013.044 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2013.044 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612  2014.656    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2011.231 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2012.956    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2013.047 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.538  2014.585    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000  2014.585    
                         clock uncertainty           -0.473  2014.112    
    SLICE_X54Y58         FDRE (Setup_fdre_C_D)        0.079  2014.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                       2014.191    
                         arrival time                       -2017.954    
  -------------------------------------------------------------------
                         slack                                 -3.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@4.010ns period=8.020ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.231ns (21.046%)  route 0.867ns (78.954%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.307ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.672     0.672    SP_OV_i/DELAYTIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  SP_OV_i/DELAYTIMER_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    SP_OV_i/DELAYTIMER_CLK/inst/clk_out2_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  SP_OV_i/DELAYTIMER_CLK/inst/clkout2_buf/O
                         net (fo=276, routed)         0.576     0.576    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X55Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           0.548     1.264    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Op1[0]
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.309 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.319     1.628    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.673 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000     1.673    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.846     0.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.473     1.321    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.121     1.442    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :          602  Failing Endpoints,  Worst Slack       -4.364ns,  Total Violation    -1644.454ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.364ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.113ns  (logic 1.596ns (51.263%)  route 1.517ns (48.737%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 31.965 - 30.435 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 32.995 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.701    32.995    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.456    33.451 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=3, routed)           0.785    34.236    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL2[3]
    SLICE_X55Y68         LUT4 (Prop_lut4_I3_O)        0.124    34.360 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_36/O
                         net (fo=1, routed)           0.000    34.360    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_36_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.910 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.910    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_21_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.024 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.024    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.138    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.732    35.984    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2_n_0
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.124    36.108 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1/O
                         net (fo=1, routed)           0.000    36.108    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1_n_0
    SLICE_X56Y71         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.528    31.965    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X56Y71         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/C
                         clock pessimism              0.000    31.965    
                         clock uncertainty           -0.250    31.715    
    SLICE_X56Y71         FDRE (Setup_fdre_C_D)        0.029    31.744    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]
  -------------------------------------------------------------------
                         required time                         31.744    
                         arrival time                         -36.108    
  -------------------------------------------------------------------
                         slack                                 -4.364    

Slack (VIOLATED) :        -4.223ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.095ns  (logic 1.578ns (50.990%)  route 1.517ns (49.010%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 31.959 - 30.435 ) 
    Source Clock Delay      (SCD):    2.915ns = ( 32.915 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.621    32.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y73         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.456    33.371 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=3, routed)           0.644    34.015    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL1[0]
    SLICE_X53Y72         LUT4 (Prop_lut4_I1_O)        0.124    34.139 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_37/O
                         net (fo=1, routed)           0.000    34.139    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_37_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.671 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.671    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.785 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.785    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.899 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.009    34.908    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.022 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.863    35.886    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2_n_0
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124    36.010 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1/O
                         net (fo=1, routed)           0.000    36.010    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1_n_0
    SLICE_X54Y75         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.522    31.959    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X54Y75         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.000    31.959    
                         clock uncertainty           -0.250    31.709    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)        0.077    31.786    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                         31.786    
                         arrival time                         -36.010    
  -------------------------------------------------------------------
                         slack                                 -4.223    

Slack (VIOLATED) :        -4.181ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.936ns  (logic 1.596ns (54.363%)  route 1.340ns (45.637%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 31.964 - 30.435 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 32.988 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.694    32.988    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.456    33.444 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.727    34.171    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL3[2]
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.124    34.295 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_36/O
                         net (fo=1, routed)           0.000    34.295    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_36_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.845 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.845    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.959 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.959    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.073 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.073    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.187 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.613    35.800    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.124    35.924 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1/O
                         net (fo=1, routed)           0.000    35.924    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1_n_0
    SLICE_X55Y78         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.527    31.964    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X55Y78         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/C
                         clock pessimism              0.000    31.964    
                         clock uncertainty           -0.250    31.714    
    SLICE_X55Y78         FDRE (Setup_fdre_C_D)        0.029    31.743    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]
  -------------------------------------------------------------------
                         required time                         31.743    
                         arrival time                         -35.924    
  -------------------------------------------------------------------
                         slack                                 -4.181    

Slack (VIOLATED) :        -4.164ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.917ns  (logic 1.513ns (51.870%)  route 1.404ns (48.130%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 31.902 - 30.435 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 32.928 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.634    32.928    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y72         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518    33.446 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=3, routed)           0.748    34.194    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL0[8]
    SLICE_X42Y73         LUT4 (Prop_lut4_I1_O)        0.124    34.318 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_29/O
                         net (fo=1, routed)           0.000    34.318    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_29_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.831 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.831    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.948 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009    34.957    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.074 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.647    35.721    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I0_O)        0.124    35.845 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1/O
                         net (fo=1, routed)           0.000    35.845    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1_n_0
    SLICE_X43Y75         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.465    31.902    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X43Y75         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/C
                         clock pessimism              0.000    31.902    
                         clock uncertainty           -0.250    31.652    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.029    31.681    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]
  -------------------------------------------------------------------
                         required time                         31.681    
                         arrival time                         -35.845    
  -------------------------------------------------------------------
                         slack                                 -4.164    

Slack (VIOLATED) :        -3.802ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.480ns  (logic 0.518ns (20.884%)  route 1.962ns (79.116%))
  Logic Levels:           0  
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 32.302 - 30.435 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 33.271 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.977    33.271    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y103       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y103       FDRE (Prop_fdre_C_Q)         0.518    33.789 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           1.962    35.751    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/gpio_io_o[8]
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.864    32.302    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/SET_CLK
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000    32.302    
                         clock uncertainty           -0.250    32.052    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    31.950    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                         31.950    
                         arrival time                         -35.751    
  -------------------------------------------------------------------
                         slack                                 -3.802    

Slack (VIOLATED) :        -3.768ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2o_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.268ns  (logic 0.419ns (18.477%)  route 1.849ns (81.523%))
  Logic Levels:           0  
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 32.298 - 30.435 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 33.271 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.977    33.271    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X103Y103       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.419    33.690 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           1.849    35.539    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/lwin_reg[8]
    IDELAY_X1Y137        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2o_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.860    32.298    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/SET_CLK
    IDELAY_X1Y137        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000    32.298    
                         clock uncertainty           -0.250    32.048    
    IDELAY_X1Y137        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.277    31.771    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                         31.771    
                         arrival time                         -35.539    
  -------------------------------------------------------------------
                         slack                                 -3.768    

Slack (VIOLATED) :        -3.721ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2o_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.396ns  (logic 0.456ns (19.034%)  route 1.940ns (80.966%))
  Logic Levels:           0  
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 32.298 - 30.435 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 33.271 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.977    33.271    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X99Y103        FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDRE (Prop_fdre_C_Q)         0.456    33.727 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           1.940    35.667    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/lwin_reg[7]
    IDELAY_X1Y137        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2o_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.860    32.298    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/SET_CLK
    IDELAY_X1Y137        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000    32.298    
                         clock uncertainty           -0.250    32.048    
    IDELAY_X1Y137        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    31.946    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_5/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                         31.946    
                         arrival time                         -35.667    
  -------------------------------------------------------------------
                         slack                                 -3.721    

Slack (VIOLATED) :        -3.711ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.315ns  (logic 0.456ns (19.701%)  route 1.859ns (80.299%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 32.303 - 30.435 ) 
    Source Clock Delay      (SCD):    3.352ns = ( 33.352 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        2.058    33.352    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y100       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.456    33.808 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_DEBUG/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=20, routed)          1.859    35.667    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/LD
    IDELAY_X1Y147        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.865    32.303    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/SET_CLK
    IDELAY_X1Y147        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000    32.303    
                         clock uncertainty           -0.250    32.053    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    31.956    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_0/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                         31.956    
                         arrival time                         -35.667    
  -------------------------------------------------------------------
                         slack                                 -3.711    

Slack (VIOLATED) :        -3.666ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.345ns  (logic 0.518ns (22.090%)  route 1.827ns (77.910%))
  Logic Levels:           0  
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 32.302 - 30.435 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 33.271 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.977    33.271    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y103       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    33.789 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           1.827    35.616    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/gpio_io_o[5]
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.864    32.302    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/SET_CLK
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000    32.302    
                         clock uncertainty           -0.250    32.052    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102    31.950    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                         31.950    
                         arrival time                         -35.616    
  -------------------------------------------------------------------
                         slack                                 -3.666    

Slack (VIOLATED) :        -3.659ns  (required time - arrival time)
  Source:                 SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.338ns  (logic 0.518ns (22.156%)  route 1.820ns (77.844%))
  Logic Levels:           0  
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 32.302 - 30.435 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 33.271 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.977    33.271    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/s_axi_aclk
    SLICE_X104Y103       FDRE                                         r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.518    33.789 r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/DELAYS/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=2, routed)           1.820    35.609    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/gpio_io_o[6]
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        1.612    32.047    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        1.864    32.302    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/SET_CLK
    IDELAY_X1Y145        IDELAYE2                                     r  SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst/C
                         clock pessimism              0.000    32.302    
                         clock uncertainty           -0.250    32.052    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    31.950    SP_OV_i/DESERIALIZER_B_wrapp_0/U0/DESERIALIZER_B_i/IDELAY_WRAPPER_1/U0/IDELAYE2o_inst
  -------------------------------------------------------------------
                         required time                         31.950    
                         arrival time                         -35.609    
  -------------------------------------------------------------------
                         slack                                 -3.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.569     0.905    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y71         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.128     1.197    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC2[28]
    SLICE_X63Y71         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.838     0.840    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X63Y71         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[28]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.250     1.090    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.075     1.165    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.491%)  route 0.126ns (43.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.573     0.909    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y67         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.126     1.199    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC2[12]
    SLICE_X65Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.841     0.843    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X65Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[12]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.250     1.093    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.070     1.163    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.446%)  route 0.112ns (40.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.603     0.939    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X94Y65         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y65         FDRE (Prop_fdre_C_Q)         0.164     1.103 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.112     1.214    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/s_axis_config_tdata[39]
    SLICE_X96Y65         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.873     0.875    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/aclk
    SLICE_X96Y65         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[39]/C
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.250     1.125    
    SLICE_X96Y65         FDRE (Hold_fdre_C_D)         0.053     1.178    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.573     0.909    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y67         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.128     1.201    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC2[6]
    SLICE_X63Y67         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.842     0.844    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X63Y67         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[6]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.250     1.094    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.070     1.164    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.297%)  route 0.127ns (43.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.572     0.908    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.127     1.199    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC2[14]
    SLICE_X65Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.840     0.842    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X65Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[14]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.250     1.092    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.070     1.162    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.572     0.908    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.128     1.200    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC2[15]
    SLICE_X63Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.841     0.843    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X63Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[15]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.250     1.093    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.070     1.163    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.603%)  route 0.107ns (39.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.597     0.933    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X96Y71         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y71         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.107     1.203    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/s_axis_config_tdata[12]
    SLICE_X95Y70         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.868     0.870    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/aclk
    SLICE_X95Y70         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.250     1.120    
    SLICE_X95Y70         FDRE (Hold_fdre_C_D)         0.046     1.166    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.740%)  route 0.125ns (43.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.572     0.908    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.125     1.197    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC2[13]
    SLICE_X65Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.841     0.843    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X65Y68         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[13]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.250     1.093    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.066     1.159    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.549     0.885    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y70         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.122     1.171    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC0[8]
    SLICE_X34Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.817     0.819    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X34Y69         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[8]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.250     1.069    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.063     1.132    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.156%)  route 0.123ns (42.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.545     0.881    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y74         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.123     1.168    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC0[30]
    SLICE_X34Y73         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7700, routed)        0.864     0.864    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1071, routed)        0.812     0.814    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X34Y73         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[30]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.250     1.064    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.064     1.128    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.039    





