<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="bai_506_ht_8so_8l7d.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="chia_10ena.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="chia_10ena.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="chia_10ena.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dahop_8kenh.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dahop_8kenh.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dahop_8kenh.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dem_3bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dem_3bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dem_3bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="giaima_38h.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="giaima_38h.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="giaima_38h.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="giaima_7doan.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="giaima_7doan.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="giaima_7doan.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ht_8so_8l7d.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ht_8so_8l7d.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ht_8so_8l7d.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ht_8so_8l7d.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ht_8so_8l7d.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ht_8so_8l7d.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ht_8so_8l7d.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ht_8so_8l7d.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ht_8so_8l7d.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ht_8so_8l7d.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ht_8so_8l7d.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ht_8so_8l7d.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ht_8so_8l7d.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ht_8so_8l7d.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ht_8so_8l7d.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ht_8so_8l7d.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ht_8so_8l7d.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ht_8so_8l7d.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ht_8so_8l7d.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ht_8so_8l7d.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ht_8so_8l7d.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ht_8so_8l7d.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ht_8so_8l7d.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ht_8so_8l7d_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ht_8so_8l7d_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ht_8so_8l7d_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ht_8so_8l7d_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ht_8so_8l7d_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ht_8so_8l7d_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ht_8so_8l7d_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ht_8so_8l7d_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ht_8so_8l7d_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ht_8so_8l7d_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ht_8so_8l7d_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ht_8so_8l7d_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ht_8so_8l7d_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ht_8so_8l7d_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ht_8so_8l7d_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ht_8so_8l7d_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1680830176" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1680830176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680830177" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3742147117790265374" xil_pn:start_ts="1680830176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680830177" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6048550951307814750" xil_pn:start_ts="1680830177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680830177" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1680830177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680830177" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6960454688075869280" xil_pn:start_ts="1680830177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680830177" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1680830177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680830177" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7816817004770672300" xil_pn:start_ts="1680830177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680830274" xil_pn:in_ck="-6138655758206677487" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-325750399691767575" xil_pn:start_ts="1680830265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ht_8so_8l7d.lso"/>
      <outfile xil_pn:name="ht_8so_8l7d.ngc"/>
      <outfile xil_pn:name="ht_8so_8l7d.ngr"/>
      <outfile xil_pn:name="ht_8so_8l7d.prj"/>
      <outfile xil_pn:name="ht_8so_8l7d.stx"/>
      <outfile xil_pn:name="ht_8so_8l7d.syr"/>
      <outfile xil_pn:name="ht_8so_8l7d.xst"/>
      <outfile xil_pn:name="ht_8so_8l7d_vhdl.prj"/>
      <outfile xil_pn:name="ht_8so_8l7d_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1680830180" xil_pn:in_ck="875032682667283176" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2537869707435459659" xil_pn:start_ts="1680830180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680830280" xil_pn:in_ck="-5374998945357745951" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4528457053592164197" xil_pn:start_ts="1680830274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ht_8so_8l7d.bld"/>
      <outfile xil_pn:name="ht_8so_8l7d.ngd"/>
      <outfile xil_pn:name="ht_8so_8l7d_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1680830285" xil_pn:in_ck="-5374998945357745950" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1680830280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ht_8so_8l7d.pcf"/>
      <outfile xil_pn:name="ht_8so_8l7d_map.map"/>
      <outfile xil_pn:name="ht_8so_8l7d_map.mrp"/>
      <outfile xil_pn:name="ht_8so_8l7d_map.ncd"/>
      <outfile xil_pn:name="ht_8so_8l7d_map.ngm"/>
      <outfile xil_pn:name="ht_8so_8l7d_map.xrpt"/>
      <outfile xil_pn:name="ht_8so_8l7d_summary.xml"/>
      <outfile xil_pn:name="ht_8so_8l7d_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1680830303" xil_pn:in_ck="3630627040048226555" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1680830285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ht_8so_8l7d.ncd"/>
      <outfile xil_pn:name="ht_8so_8l7d.pad"/>
      <outfile xil_pn:name="ht_8so_8l7d.par"/>
      <outfile xil_pn:name="ht_8so_8l7d.ptwx"/>
      <outfile xil_pn:name="ht_8so_8l7d.unroutes"/>
      <outfile xil_pn:name="ht_8so_8l7d.xpi"/>
      <outfile xil_pn:name="ht_8so_8l7d_pad.csv"/>
      <outfile xil_pn:name="ht_8so_8l7d_pad.txt"/>
      <outfile xil_pn:name="ht_8so_8l7d_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1680830307" xil_pn:in_ck="1383789083170998902" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1680830303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ht_8so_8l7d.bgn"/>
      <outfile xil_pn:name="ht_8so_8l7d.bit"/>
      <outfile xil_pn:name="ht_8so_8l7d.drc"/>
      <outfile xil_pn:name="ht_8so_8l7d.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1680830310" xil_pn:in_ck="1383789083170986048" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1680830309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1680830303" xil_pn:in_ck="-5374998945357746082" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1680830299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ht_8so_8l7d.twr"/>
      <outfile xil_pn:name="ht_8so_8l7d.twx"/>
    </transform>
  </transforms>

</generated_project>
