Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Dec  5 08:23:01 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2782)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2871)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2782)
---------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2871)
---------------------------------------------------
 There are 2871 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.018        0.000                      0                12781        0.017        0.000                      0                12781       11.250        0.000                       0                  5302  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.018        0.000                      0                12502        0.017        0.000                      0                12502       11.250        0.000                       0                  5302  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.528        0.000                      0                  279        0.628        0.000                      0                  279  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.515ns  (logic 0.343ns (6.220%)  route 5.172ns (93.780%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT6=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 27.657 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.794 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        2.097    15.891    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    16.015 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=1, routed)           1.004    17.019    design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[0]
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.118    17.137 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[0]_hold_fix/O
                         net (fo=1, routed)           0.878    18.015    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_o[0]_hold_fix_1_alias
    SLICE_X46Y94         FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.478    27.657    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X46Y94         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
                         clock pessimism              0.000    27.657    
                         clock uncertainty           -0.377    27.280    
    SLICE_X46Y94         FDRE (Setup_fdre_C_D)       -0.247    27.033    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
  -------------------------------------------------------------------
                         required time                         27.033    
                         arrival time                         -18.015    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.136ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.353ns  (logic 0.342ns (6.389%)  route 5.011ns (93.611%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT6=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 27.655 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.794 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        2.077    15.871    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
    SLICE_X45Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.995 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=1, routed)           0.993    16.987    design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[0]
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.117    17.104 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[0]_hold_fix/O
                         net (fo=1, routed)           0.749    17.853    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_o[0]_hold_fix_1_alias_1
    SLICE_X45Y89         FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.476    27.655    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/C
                         clock pessimism              0.000    27.655    
                         clock uncertainty           -0.377    27.278    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)       -0.289    26.989    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]
  -------------------------------------------------------------------
                         required time                         26.989    
                         arrival time                         -17.853    
  -------------------------------------------------------------------
                         slack                                  9.136    

Slack (MET) :             12.012ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 1.692ns (13.792%)  route 10.576ns (86.208%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 27.709 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.668     2.962    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/Q
                         net (fo=100, routed)         1.483     4.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_6
    SLICE_X63Y48         LUT5 (Prop_lut5_I1_O)        0.299     5.163 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[16]_i_2/O
                         net (fo=7, routed)           1.225     6.388    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[18]
    SLICE_X59Y52         LUT4 (Prop_lut4_I2_O)        0.152     6.540 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7/O
                         net (fo=4, routed)           1.020     7.560    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.326     7.886 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=33, routed)          1.077     8.963    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.087 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4/O
                         net (fo=14, routed)          1.724    10.810    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4_n_0
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.934 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2/O
                         net (fo=84, routed)          1.763    12.697    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.124    12.821 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[95]_i_2/O
                         net (fo=11, routed)          0.859    13.680    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[1]_rep__0
    SLICE_X50Y56         LUT2 (Prop_lut2_I0_O)        0.124    13.804 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[95]_i_1/O
                         net (fo=32, routed)          1.426    15.230    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_459
    SLICE_X64Y70         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.530    27.709    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X64Y70         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[78]/C
                         clock pessimism              0.115    27.824    
                         clock uncertainty           -0.377    27.447    
    SLICE_X64Y70         FDRE (Setup_fdre_C_CE)      -0.205    27.242    design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[78]
  -------------------------------------------------------------------
                         required time                         27.242    
                         arrival time                         -15.230    
  -------------------------------------------------------------------
                         slack                                 12.012    

Slack (MET) :             12.012ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 1.692ns (13.792%)  route 10.576ns (86.208%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 27.709 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.668     2.962    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/Q
                         net (fo=100, routed)         1.483     4.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_6
    SLICE_X63Y48         LUT5 (Prop_lut5_I1_O)        0.299     5.163 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[16]_i_2/O
                         net (fo=7, routed)           1.225     6.388    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[18]
    SLICE_X59Y52         LUT4 (Prop_lut4_I2_O)        0.152     6.540 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7/O
                         net (fo=4, routed)           1.020     7.560    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.326     7.886 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=33, routed)          1.077     8.963    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.087 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4/O
                         net (fo=14, routed)          1.724    10.810    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4_n_0
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.934 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2/O
                         net (fo=84, routed)          1.763    12.697    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.124    12.821 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[95]_i_2/O
                         net (fo=11, routed)          0.859    13.680    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[1]_rep__0
    SLICE_X50Y56         LUT2 (Prop_lut2_I0_O)        0.124    13.804 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[95]_i_1/O
                         net (fo=32, routed)          1.426    15.230    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_459
    SLICE_X64Y70         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.530    27.709    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X64Y70         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[82]/C
                         clock pessimism              0.115    27.824    
                         clock uncertainty           -0.377    27.447    
    SLICE_X64Y70         FDRE (Setup_fdre_C_CE)      -0.205    27.242    design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[82]
  -------------------------------------------------------------------
                         required time                         27.242    
                         arrival time                         -15.230    
  -------------------------------------------------------------------
                         slack                                 12.012    

Slack (MET) :             12.032ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.981ns  (logic 1.914ns (15.975%)  route 10.067ns (84.025%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 27.644 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.668     2.962    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/Q
                         net (fo=100, routed)         1.483     4.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_6
    SLICE_X63Y48         LUT5 (Prop_lut5_I1_O)        0.299     5.163 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[16]_i_2/O
                         net (fo=7, routed)           1.225     6.388    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[18]
    SLICE_X59Y52         LUT4 (Prop_lut4_I2_O)        0.152     6.540 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7/O
                         net (fo=4, routed)           1.020     7.560    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.326     7.886 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=33, routed)          1.077     8.963    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.087 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4/O
                         net (fo=14, routed)          1.724    10.810    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4_n_0
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.934 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2/O
                         net (fo=84, routed)          1.246    12.180    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.148    12.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_2/O
                         net (fo=49, routed)          1.089    13.416    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_2_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I1_O)        0.322    13.738 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_1/O
                         net (fo=32, routed)          1.204    14.943    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_461
    SLICE_X49Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.465    27.644    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[15]/C
                         clock pessimism              0.115    27.759    
                         clock uncertainty           -0.377    27.382    
    SLICE_X49Y71         FDRE (Setup_fdre_C_CE)      -0.407    26.975    design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[15]
  -------------------------------------------------------------------
                         required time                         26.975    
                         arrival time                         -14.943    
  -------------------------------------------------------------------
                         slack                                 12.032    

Slack (MET) :             12.032ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.981ns  (logic 1.914ns (15.975%)  route 10.067ns (84.025%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 27.644 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.668     2.962    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/Q
                         net (fo=100, routed)         1.483     4.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_6
    SLICE_X63Y48         LUT5 (Prop_lut5_I1_O)        0.299     5.163 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[16]_i_2/O
                         net (fo=7, routed)           1.225     6.388    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[18]
    SLICE_X59Y52         LUT4 (Prop_lut4_I2_O)        0.152     6.540 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7/O
                         net (fo=4, routed)           1.020     7.560    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.326     7.886 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=33, routed)          1.077     8.963    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.087 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4/O
                         net (fo=14, routed)          1.724    10.810    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4_n_0
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.934 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2/O
                         net (fo=84, routed)          1.246    12.180    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.148    12.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_2/O
                         net (fo=49, routed)          1.089    13.416    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_2_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I1_O)        0.322    13.738 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_1/O
                         net (fo=32, routed)          1.204    14.943    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_461
    SLICE_X49Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.465    27.644    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[31]/C
                         clock pessimism              0.115    27.759    
                         clock uncertainty           -0.377    27.382    
    SLICE_X49Y71         FDRE (Setup_fdre_C_CE)      -0.407    26.975    design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[31]
  -------------------------------------------------------------------
                         required time                         26.975    
                         arrival time                         -14.943    
  -------------------------------------------------------------------
                         slack                                 12.032    

Slack (MET) :             12.034ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.043ns  (logic 1.914ns (15.893%)  route 10.129ns (84.107%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 27.708 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.668     2.962    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/Q
                         net (fo=100, routed)         1.483     4.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_6
    SLICE_X63Y48         LUT5 (Prop_lut5_I1_O)        0.299     5.163 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[16]_i_2/O
                         net (fo=7, routed)           1.225     6.388    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[18]
    SLICE_X59Y52         LUT4 (Prop_lut4_I2_O)        0.152     6.540 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7/O
                         net (fo=4, routed)           1.020     7.560    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.326     7.886 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=33, routed)          1.077     8.963    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.087 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4/O
                         net (fo=14, routed)          1.724    10.810    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4_n_0
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.934 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2/O
                         net (fo=84, routed)          1.246    12.180    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.148    12.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_2/O
                         net (fo=49, routed)          1.089    13.416    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_2_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I1_O)        0.322    13.738 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_1/O
                         net (fo=32, routed)          1.266    15.005    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_461
    SLICE_X61Y70         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.529    27.708    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X61Y70         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[14]/C
                         clock pessimism              0.115    27.823    
                         clock uncertainty           -0.377    27.446    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.407    27.039    design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[14]
  -------------------------------------------------------------------
                         required time                         27.039    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                 12.034    

Slack (MET) :             12.034ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.043ns  (logic 1.914ns (15.893%)  route 10.129ns (84.107%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 27.708 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.668     2.962    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/Q
                         net (fo=100, routed)         1.483     4.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_6
    SLICE_X63Y48         LUT5 (Prop_lut5_I1_O)        0.299     5.163 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[16]_i_2/O
                         net (fo=7, routed)           1.225     6.388    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[18]
    SLICE_X59Y52         LUT4 (Prop_lut4_I2_O)        0.152     6.540 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7/O
                         net (fo=4, routed)           1.020     7.560    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.326     7.886 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=33, routed)          1.077     8.963    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.087 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4/O
                         net (fo=14, routed)          1.724    10.810    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4_n_0
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.934 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2/O
                         net (fo=84, routed)          1.246    12.180    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.148    12.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_2/O
                         net (fo=49, routed)          1.089    13.416    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_2_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I1_O)        0.322    13.738 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_1/O
                         net (fo=32, routed)          1.266    15.005    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_461
    SLICE_X61Y70         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.529    27.708    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X61Y70         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[18]/C
                         clock pessimism              0.115    27.823    
                         clock uncertainty           -0.377    27.446    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.407    27.039    design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[18]
  -------------------------------------------------------------------
                         required time                         27.039    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                 12.034    

Slack (MET) :             12.034ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.043ns  (logic 1.914ns (15.893%)  route 10.129ns (84.107%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 27.708 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.668     2.962    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/Q
                         net (fo=100, routed)         1.483     4.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_6
    SLICE_X63Y48         LUT5 (Prop_lut5_I1_O)        0.299     5.163 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[16]_i_2/O
                         net (fo=7, routed)           1.225     6.388    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[18]
    SLICE_X59Y52         LUT4 (Prop_lut4_I2_O)        0.152     6.540 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7/O
                         net (fo=4, routed)           1.020     7.560    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.326     7.886 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=33, routed)          1.077     8.963    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.087 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4/O
                         net (fo=14, routed)          1.724    10.810    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4_n_0
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.934 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2/O
                         net (fo=84, routed)          1.246    12.180    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.148    12.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_2/O
                         net (fo=49, routed)          1.089    13.416    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_2_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I1_O)        0.322    13.738 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_1/O
                         net (fo=32, routed)          1.266    15.005    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_461
    SLICE_X61Y70         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.529    27.708    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X61Y70         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[19]/C
                         clock pessimism              0.115    27.823    
                         clock uncertainty           -0.377    27.446    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.407    27.039    design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[19]
  -------------------------------------------------------------------
                         required time                         27.039    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                 12.034    

Slack (MET) :             12.034ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.043ns  (logic 1.914ns (15.893%)  route 10.129ns (84.107%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 27.708 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.668     2.962    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y46         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/Q
                         net (fo=100, routed)         1.483     4.864    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_6
    SLICE_X63Y48         LUT5 (Prop_lut5_I1_O)        0.299     5.163 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[16]_i_2/O
                         net (fo=7, routed)           1.225     6.388    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[18]
    SLICE_X59Y52         LUT4 (Prop_lut4_I2_O)        0.152     6.540 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7/O
                         net (fo=4, routed)           1.020     7.560    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_7_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.326     7.886 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=33, routed)          1.077     8.963    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.087 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4/O
                         net (fo=14, routed)          1.724    10.810    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_4_n_0
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124    10.934 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2/O
                         net (fo=84, routed)          1.246    12.180    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[23]_i_2_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.148    12.328 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_2/O
                         net (fo=49, routed)          1.089    13.416    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_2_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I1_O)        0.322    13.738 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[31]_i_1/O
                         net (fo=32, routed)          1.266    15.005    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_461
    SLICE_X61Y70         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.529    27.708    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X61Y70         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[25]/C
                         clock pessimism              0.115    27.823    
                         clock uncertainty           -0.377    27.446    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.407    27.039    design_1_i/caravel_0/inst/soc/core/la_ien_storage_reg[25]
  -------------------------------------------------------------------
                         required time                         27.039    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                 12.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.493%)  route 0.182ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X26Y49         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[59]/Q
                         net (fo=1, routed)           0.182     1.273    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg_n_0_[59]
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.318 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i[59]_i_1/O
                         net (fo=1, routed)           0.000     1.318    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer[59]
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.844     1.210    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[59]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.121     1.301    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.552     0.888    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X39Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.235    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y63         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.819     1.185    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X38Y63         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.552     0.888    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X39Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.235    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y63         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.819     1.185    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X38Y63         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.552     0.888    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X39Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.235    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y63         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.819     1.185    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X38Y63         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.552     0.888    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X39Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.235    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y63         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.819     1.185    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X38Y63         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.552     0.888    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X39Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.235    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y63         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.819     1.185    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X38Y63         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.552     0.888    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X39Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.235    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y63         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.819     1.185    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X38Y63         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.552     0.888    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X39Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.235    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y63         RAMS32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.819     1.185    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X38Y63         RAMS32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y63         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.211    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.552     0.888    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X39Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.235    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y63         RAMS32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.819     1.185    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X38Y63         RAMS32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y63         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.211    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.100     1.153    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X3Y10  design_1_i/caravel_0/inst/mprj/exmem/user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y18  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y18  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y19  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y19  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y16  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y16  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y17  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y17  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y14  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X18Y37  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X18Y37  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X18Y37  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X18Y37  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y57  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y57  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y57  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y57  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y57  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y57  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X18Y37  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X18Y37  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X18Y37  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X18Y37  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y57  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y57  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y57  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y57  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y57  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y57  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.628ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.528ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/exmem/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 0.580ns (7.868%)  route 6.792ns (92.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 27.646 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.843     3.137    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           2.468     6.061    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.185 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=201, routed)         4.324    10.509    design_1_i/caravel_0/inst/mprj/exmem/wb_rst_i
    SLICE_X50Y51         FDCE                                         f  design_1_i/caravel_0/inst/mprj/exmem/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.467    27.646    design_1_i/caravel_0/inst/mprj/exmem/clock
    SLICE_X50Y51         FDCE                                         r  design_1_i/caravel_0/inst/mprj/exmem/counter_reg[1]/C
                         clock pessimism              0.129    27.775    
                         clock uncertainty           -0.377    27.398    
    SLICE_X50Y51         FDCE (Recov_fdce_C_CLR)     -0.361    27.037    design_1_i/caravel_0/inst/mprj/exmem/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.037    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                 16.528    

Slack (MET) :             16.570ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/exmem/ack_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 0.580ns (7.868%)  route 6.792ns (92.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 27.646 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.843     3.137    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           2.468     6.061    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.185 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=201, routed)         4.324    10.509    design_1_i/caravel_0/inst/mprj/exmem/wb_rst_i
    SLICE_X50Y51         FDCE                                         f  design_1_i/caravel_0/inst/mprj/exmem/ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.467    27.646    design_1_i/caravel_0/inst/mprj/exmem/clock
    SLICE_X50Y51         FDCE                                         r  design_1_i/caravel_0/inst/mprj/exmem/ack_reg/C
                         clock pessimism              0.129    27.775    
                         clock uncertainty           -0.377    27.398    
    SLICE_X50Y51         FDCE (Recov_fdce_C_CLR)     -0.319    27.079    design_1_i/caravel_0/inst/mprj/exmem/ack_reg
  -------------------------------------------------------------------
                         required time                         27.079    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                 16.570    

Slack (MET) :             16.750ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.580ns (8.162%)  route 6.526ns (91.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 27.646 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.843     3.137    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           2.468     6.061    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.185 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=201, routed)         4.058    10.243    design_1_i/caravel_0/inst/mprj/exmem/wb_rst_i
    SLICE_X52Y50         FDCE                                         f  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.467    27.646    design_1_i/caravel_0/inst/mprj/exmem/clock
    SLICE_X52Y50         FDCE                                         r  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[10]/C
                         clock pessimism              0.129    27.775    
                         clock uncertainty           -0.377    27.398    
    SLICE_X52Y50         FDCE (Recov_fdce_C_CLR)     -0.405    26.993    design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[10]
  -------------------------------------------------------------------
                         required time                         26.993    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                 16.750    

Slack (MET) :             16.750ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.580ns (8.162%)  route 6.526ns (91.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 27.646 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.843     3.137    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           2.468     6.061    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.185 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=201, routed)         4.058    10.243    design_1_i/caravel_0/inst/mprj/exmem/wb_rst_i
    SLICE_X52Y50         FDCE                                         f  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.467    27.646    design_1_i/caravel_0/inst/mprj/exmem/clock
    SLICE_X52Y50         FDCE                                         r  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[12]/C
                         clock pessimism              0.129    27.775    
                         clock uncertainty           -0.377    27.398    
    SLICE_X52Y50         FDCE (Recov_fdce_C_CLR)     -0.405    26.993    design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[12]
  -------------------------------------------------------------------
                         required time                         26.993    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                 16.750    

Slack (MET) :             16.750ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.580ns (8.162%)  route 6.526ns (91.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 27.646 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.843     3.137    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           2.468     6.061    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.185 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=201, routed)         4.058    10.243    design_1_i/caravel_0/inst/mprj/exmem/wb_rst_i
    SLICE_X52Y50         FDCE                                         f  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.467    27.646    design_1_i/caravel_0/inst/mprj/exmem/clock
    SLICE_X52Y50         FDCE                                         r  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[16]/C
                         clock pessimism              0.129    27.775    
                         clock uncertainty           -0.377    27.398    
    SLICE_X52Y50         FDCE (Recov_fdce_C_CLR)     -0.405    26.993    design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[16]
  -------------------------------------------------------------------
                         required time                         26.993    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                 16.750    

Slack (MET) :             16.750ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.580ns (8.162%)  route 6.526ns (91.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 27.646 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.843     3.137    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           2.468     6.061    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.185 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=201, routed)         4.058    10.243    design_1_i/caravel_0/inst/mprj/exmem/wb_rst_i
    SLICE_X52Y50         FDCE                                         f  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.467    27.646    design_1_i/caravel_0/inst/mprj/exmem/clock
    SLICE_X52Y50         FDCE                                         r  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[18]/C
                         clock pessimism              0.129    27.775    
                         clock uncertainty           -0.377    27.398    
    SLICE_X52Y50         FDCE (Recov_fdce_C_CLR)     -0.405    26.993    design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[18]
  -------------------------------------------------------------------
                         required time                         26.993    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                 16.750    

Slack (MET) :             17.203ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.580ns (8.715%)  route 6.075ns (91.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 27.663 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.843     3.137    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           2.468     6.061    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.185 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=201, routed)         3.608     9.792    design_1_i/caravel_0/inst/mprj/exmem/wb_rst_i
    SLICE_X52Y49         FDCE                                         f  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.483    27.663    design_1_i/caravel_0/inst/mprj/exmem/clock
    SLICE_X52Y49         FDCE                                         r  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[26]/C
                         clock pessimism              0.115    27.777    
                         clock uncertainty           -0.377    27.401    
    SLICE_X52Y49         FDCE (Recov_fdce_C_CLR)     -0.405    26.996    design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[26]
  -------------------------------------------------------------------
                         required time                         26.996    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 17.203    

Slack (MET) :             17.420ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 0.580ns (9.013%)  route 5.855ns (90.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 27.645 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.843     3.137    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           2.468     6.061    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.185 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=201, routed)         3.388     9.572    design_1_i/caravel_0/inst/mprj/exmem/wb_rst_i
    SLICE_X52Y53         FDCE                                         f  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.466    27.645    design_1_i/caravel_0/inst/mprj/exmem/clock
    SLICE_X52Y53         FDCE                                         r  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[11]/C
                         clock pessimism              0.129    27.774    
                         clock uncertainty           -0.377    27.397    
    SLICE_X52Y53         FDCE (Recov_fdce_C_CLR)     -0.405    26.992    design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[11]
  -------------------------------------------------------------------
                         required time                         26.992    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                 17.420    

Slack (MET) :             17.420ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 0.580ns (9.013%)  route 5.855ns (90.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 27.645 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.843     3.137    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           2.468     6.061    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.185 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=201, routed)         3.388     9.572    design_1_i/caravel_0/inst/mprj/exmem/wb_rst_i
    SLICE_X52Y53         FDCE                                         f  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.466    27.645    design_1_i/caravel_0/inst/mprj/exmem/clock
    SLICE_X52Y53         FDCE                                         r  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[19]/C
                         clock pessimism              0.129    27.774    
                         clock uncertainty           -0.377    27.397    
    SLICE_X52Y53         FDCE (Recov_fdce_C_CLR)     -0.405    26.992    design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[19]
  -------------------------------------------------------------------
                         required time                         26.992    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                 17.420    

Slack (MET) :             17.420ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 0.580ns (9.013%)  route 5.855ns (90.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 27.645 - 25.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.843     3.137    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=8, routed)           2.468     6.061    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.185 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=201, routed)         3.388     9.572    design_1_i/caravel_0/inst/mprj/exmem/wb_rst_i
    SLICE_X52Y53         FDCE                                         f  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.466    27.645    design_1_i/caravel_0/inst/mprj/exmem/clock
    SLICE_X52Y53         FDCE                                         r  design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[25]/C
                         clock pessimism              0.129    27.774    
                         clock uncertainty           -0.377    27.397    
    SLICE_X52Y53         FDCE (Recov_fdce_C_CLR)     -0.405    26.992    design_1_i/caravel_0/inst/mprj/exmem/wbs_dat_o_reg[25]
  -------------------------------------------------------------------
                         required time                         26.992    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                 17.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.389%)  route 0.388ns (67.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.595     0.931    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.285 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.220     1.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X18Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.287     0.944    
    SLICE_X18Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.877    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.389%)  route 0.388ns (67.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.595     0.931    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.285 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.220     1.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y45         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.865     1.231    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X18Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.287     0.944    
    SLICE_X18Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.873    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.446%)  route 0.545ns (74.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.595     0.931    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.285 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.377     1.661    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X16Y38         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X16Y38         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.945    
    SLICE_X16Y38         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.446%)  route 0.545ns (74.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.595     0.931    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.285 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.377     1.661    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X16Y38         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X16Y38         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.284     0.945    
    SLICE_X16Y38         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.446%)  route 0.545ns (74.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.595     0.931    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.285 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.377     1.661    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X16Y38         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X16Y38         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.284     0.945    
    SLICE_X16Y38         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.446%)  route 0.545ns (74.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.595     0.931    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.285 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.377     1.661    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X16Y38         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X16Y38         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.284     0.945    
    SLICE_X16Y38         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.446%)  route 0.545ns (74.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.595     0.931    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.285 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.377     1.661    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X16Y38         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X16Y38         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.284     0.945    
    SLICE_X16Y38         FDPE (Remov_fdpe_C_PRE)     -0.071     0.874    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.446%)  route 0.545ns (74.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.595     0.931    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.285 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.377     1.661    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X17Y38         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y38         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.945    
    SLICE_X17Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.446%)  route 0.545ns (74.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.595     0.931    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.285 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.377     1.661    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X17Y38         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y38         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.945    
    SLICE_X17Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.446%)  route 0.545ns (74.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.595     0.931    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.240    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.285 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.377     1.661    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X17Y38         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.863     1.229    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y38         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.284     0.945    
    SLICE_X17Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.809    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.593ns  (logic 0.766ns (21.317%)  route 2.827ns (78.683%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/Q
                         net (fo=1, routed)           1.203     1.721    design_1_i/caravel_0/inst/soc/core/mprj_o[35]_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I2_O)        0.124     1.845 r  design_1_i/caravel_0/inst/soc/core/mprj_o[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.286     2.131    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_io_out_hk[0]
    SLICE_X42Y81         LUT5 (Prop_lut5_I2_O)        0.124     2.255 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           1.338     3.593    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y102        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.654     2.833    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y102        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 0.124ns (5.231%)  route 2.247ns (94.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.247     2.247    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.371 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.371    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X31Y54         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.525     2.704    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y54         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.082%)  route 0.696ns (76.918%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]_P/C
    SLICE_X42Y81         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]_P/Q
                         net (fo=1, routed)           0.163     0.327    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]_P_n_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I0_O)        0.045     0.372 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           0.533     0.905    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y102        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.911     1.277    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y102        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.045ns (4.947%)  route 0.865ns (95.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.865     0.865    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.910 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.910    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X31Y54         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.844     1.210    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y54         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/sys_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.034ns  (logic 0.766ns (18.988%)  route 3.268ns (81.012%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.647     2.941    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X36Y63         FDSE                                         r  design_1_i/caravel_0/inst/soc/core/sys_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDSE (Prop_fdse_C_Q)         0.518     3.459 r  design_1_i/caravel_0/inst/soc/core/sys_uart_tx_reg/Q
                         net (fo=2, routed)           1.643     5.102    design_1_i/caravel_0/inst/soc/core/sys_uart_tx
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.226 r  design_1_i/caravel_0/inst/soc/core/mprj_o[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.286     5.513    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_io_out_hk[0]
    SLICE_X42Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.637 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           1.338     6.975    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y102        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.654     2.833    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y102        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.553ns  (logic 0.642ns (25.143%)  route 1.911ns (74.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.670     2.964    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X32Y47         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.678     4.160    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.284 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          1.234     5.517    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y46         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.572     2.751    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y46         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.553ns  (logic 0.642ns (25.143%)  route 1.911ns (74.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.670     2.964    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X32Y47         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.678     4.160    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.284 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          1.234     5.517    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y46         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.572     2.751    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y46         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.209ns (21.969%)  route 0.742ns (78.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.565     0.901    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X32Y47         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.238     1.302    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.347 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.505     1.852    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y46         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y46         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.209ns (21.969%)  route 0.742ns (78.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.565     0.901    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X32Y47         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.238     1.302    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.347 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=88, routed)          0.505     1.852    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y46         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.859     1.225    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y46         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/uart/transmission/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.186ns (14.079%)  route 1.135ns (85.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.557     0.893    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X39Y51         FDPE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.034 r  design_1_i/caravel_0/inst/mprj/uart/transmission/tx_reg/Q
                         net (fo=2, routed)           0.602     1.635    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/user_io_out[0]
    SLICE_X42Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.680 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=2, routed)           0.533     2.214    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y102        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.911     1.277    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y102        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1093 Endpoints
Min Delay          1093 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 0.642ns (10.170%)  route 5.670ns (89.830%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.187     1.705    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X52Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.829 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         4.484     6.312    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg_P_0
    SLICE_X41Y81         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 0.642ns (10.403%)  route 5.529ns (89.597%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.187     1.705    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X52Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.829 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         4.343     6.171    design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg_C_0
    SLICE_X44Y81         FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 0.642ns (10.403%)  route 5.529ns (89.597%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.187     1.705    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X52Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.829 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         4.343     6.171    design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg_C_0
    SLICE_X44Y81         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 0.642ns (10.403%)  route 5.529ns (89.597%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.187     1.705    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X52Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.829 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         4.343     6.171    design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg_P_0
    SLICE_X44Y81         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 0.642ns (10.403%)  route 5.529ns (89.597%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.187     1.705    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X52Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.829 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         4.343     6.171    design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg_P_0
    SLICE_X44Y81         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 0.642ns (10.403%)  route 5.529ns (89.597%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.187     1.705    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X52Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.829 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         4.343     6.171    design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg_P_0
    SLICE_X44Y81         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 0.642ns (10.403%)  route 5.529ns (89.597%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.187     1.705    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X52Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.829 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         4.343     6.171    design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg_P_0
    SLICE_X44Y81         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.167ns  (logic 0.642ns (10.411%)  route 5.525ns (89.589%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.187     1.705    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X52Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.829 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         4.338     6.167    design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg_C_0
    SLICE_X45Y81         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.167ns  (logic 0.642ns (10.411%)  route 5.525ns (89.589%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.187     1.705    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X52Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.829 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         4.338     6.167    design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg_P_0
    SLICE_X45Y81         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.167ns  (logic 0.642ns (10.411%)  route 5.525ns (89.589%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/Q
                         net (fo=2, routed)           1.187     1.705    design_1_i/caravel_0/inst/housekeeping/p_47_in[2]
    SLICE_X52Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.829 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         4.338     6.167    design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg_P_0
    SLICE_X45Y81         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
    SLICE_X45Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/Q
                         net (fo=1, routed)           0.058     0.199    design_1_i/caravel_0/inst/gpio_control_in_2[0]/p_0_in
    SLICE_X44Y98         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
    SLICE_X47Y105        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/Q
                         net (fo=2, routed)           0.074     0.202    design_1_i/caravel_0/inst/gpio_control_in_2[7]/p_0_in
    SLICE_X46Y105        FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
    SLICE_X44Y101        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/Q
                         net (fo=2, routed)           0.075     0.203    design_1_i/caravel_0/inst/gpio_control_in_2[11]/p_0_in
    SLICE_X45Y101        FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.068     0.209    design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg_n_0_[0]
    SLICE_X43Y90         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.068     0.209    design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg_n_0_[0]
    SLICE_X47Y84         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.068     0.209    design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg_n_0_[0]
    SLICE_X45Y100        FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.070     0.211    design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg_n_0_[0]
    SLICE_X44Y88         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.849%)  route 0.070ns (33.151%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.070     0.211    design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg_n_0_[0]
    SLICE_X40Y100        FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/Q
                         net (fo=2, routed)           0.075     0.223    design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/p_0_in
    SLICE_X51Y84         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.068     0.232    design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg_n_0_[0]
    SLICE_X50Y84         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay          2321 Endpoints
Min Delay          2321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.564ns  (logic 0.580ns (5.490%)  route 9.984ns (94.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y51         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          3.369     6.771    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, routed)          6.616    13.510    design_1_i/caravel_0/inst/housekeeping/hkspi_n_140
    SLICE_X53Y104        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.428ns  (logic 0.580ns (5.562%)  route 9.848ns (94.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y51         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          3.369     6.771    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, routed)          6.479    13.374    design_1_i/caravel_0/inst/housekeeping/hkspi_n_140
    SLICE_X55Y107        FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.428ns  (logic 0.580ns (5.562%)  route 9.848ns (94.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y51         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          3.369     6.771    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, routed)          6.479    13.374    design_1_i/caravel_0/inst/housekeeping/hkspi_n_140
    SLICE_X54Y107        FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.425ns  (logic 0.580ns (5.564%)  route 9.845ns (94.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y51         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          3.369     6.771    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, routed)          6.476    13.371    design_1_i/caravel_0/inst/housekeeping/hkspi_n_140
    SLICE_X54Y106        FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.380ns  (logic 0.580ns (5.588%)  route 9.800ns (94.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y51         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          3.369     6.771    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, routed)          6.431    13.326    design_1_i/caravel_0/inst/housekeeping/hkspi_n_140
    SLICE_X56Y106        FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.339ns  (logic 0.580ns (5.610%)  route 9.759ns (94.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y51         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          3.369     6.771    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, routed)          6.390    13.285    design_1_i/caravel_0/inst/housekeeping/hkspi_n_140
    SLICE_X56Y108        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.336ns  (logic 0.580ns (5.612%)  route 9.756ns (94.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y51         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          3.369     6.771    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, routed)          6.387    13.282    design_1_i/caravel_0/inst/housekeeping/hkspi_n_140
    SLICE_X57Y109        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.305ns  (logic 0.580ns (5.628%)  route 9.725ns (94.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y51         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          3.369     6.771    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, routed)          6.356    13.251    design_1_i/caravel_0/inst/housekeeping/hkspi_n_140
    SLICE_X58Y109        FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.286ns  (logic 0.580ns (5.639%)  route 9.706ns (94.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y51         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          3.369     6.771    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, routed)          6.337    13.232    design_1_i/caravel_0/inst/housekeeping/hkspi_n_140
    SLICE_X55Y108        FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.263ns  (logic 0.580ns (5.652%)  route 9.683ns (94.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.652     2.946    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X45Y51         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=91, routed)          3.369     6.771    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.895 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, routed)          6.314    13.209    design_1_i/caravel_0/inst/housekeeping/hkspi_n_140
    SLICE_X60Y108        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.186ns (24.644%)  route 0.569ns (75.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.548     0.884    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y86         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.173     1.197    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.242 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.396     1.638    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X50Y87         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.186ns (24.644%)  route 0.569ns (75.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.548     0.884    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y86         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.173     1.197    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.242 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.396     1.638    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X50Y87         FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.186ns (24.644%)  route 0.569ns (75.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.548     0.884    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y86         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.173     1.197    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.242 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.396     1.638    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X50Y87         FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.186ns (24.644%)  route 0.569ns (75.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.548     0.884    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y86         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.173     1.197    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.242 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.396     1.638    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X50Y87         FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.186ns (24.644%)  route 0.569ns (75.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.548     0.884    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y86         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.173     1.197    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.242 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.396     1.638    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X50Y87         FDPE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.186ns (24.644%)  route 0.569ns (75.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.548     0.884    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y86         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.173     1.197    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.242 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.396     1.638    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X51Y87         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.186ns (24.644%)  route 0.569ns (75.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.548     0.884    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y86         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.173     1.197    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.242 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.396     1.638    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X51Y87         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.186ns (24.644%)  route 0.569ns (75.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.548     0.884    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y86         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.173     1.197    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.242 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.396     1.638    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X51Y87         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.186ns (24.644%)  route 0.569ns (75.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.548     0.884    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y86         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.173     1.197    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.242 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.396     1.638    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X51Y87         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.186ns (22.554%)  route 0.639ns (77.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.548     0.884    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y86         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, routed)           0.173     1.197    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.242 f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=424, routed)         0.466     1.708    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
    SLICE_X51Y89         FDCE                                         f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           437 Endpoints
Min Delay           437 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.296ns  (logic 1.724ns (18.545%)  route 7.572ns (81.455%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/Q
                         net (fo=2, routed)           1.968     2.424    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[12]_i_14_2[6]
    SLICE_X61Y95         LUT3 (Prop_lut3_I1_O)        0.152     2.576 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_29/O
                         net (fo=1, routed)           0.821     3.397    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_29_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I1_O)        0.326     3.723 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_20/O
                         net (fo=1, routed)           0.000     3.723    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_20_n_0
    SLICE_X51Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     3.940 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[30]_i_12/O
                         net (fo=1, routed)           1.210     5.150    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[30]_i_12_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I0_O)        0.299     5.449 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_6/O
                         net (fo=1, routed)           0.705     6.154    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_6_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.278 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_2/O
                         net (fo=4, routed)           2.355     8.633    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_28
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.150     8.783 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[6]_i_1/O
                         net (fo=1, routed)           0.513     9.296    design_1_i/caravel_0/inst/housekeeping/hkspi_n_88
    SLICE_X48Y49         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.494     2.673    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X48Y49         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.010ns  (logic 1.574ns (17.470%)  route 7.436ns (82.530%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/Q
                         net (fo=2, routed)           1.968     2.424    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[12]_i_14_2[6]
    SLICE_X61Y95         LUT3 (Prop_lut3_I1_O)        0.152     2.576 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_29/O
                         net (fo=1, routed)           0.821     3.397    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_29_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I1_O)        0.326     3.723 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_20/O
                         net (fo=1, routed)           0.000     3.723    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_20_n_0
    SLICE_X51Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     3.940 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[30]_i_12/O
                         net (fo=1, routed)           1.210     5.150    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[30]_i_12_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I0_O)        0.299     5.449 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_6/O
                         net (fo=1, routed)           0.705     6.154    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_6_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.278 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_2/O
                         net (fo=4, routed)           2.732     9.010    design_1_i/caravel_0/inst/housekeeping/hkspi_n_66
    SLICE_X46Y51         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.479     2.658    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X46Y51         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.576ns  (logic 1.574ns (18.354%)  route 7.002ns (81.646%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/Q
                         net (fo=2, routed)           1.968     2.424    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[12]_i_14_2[6]
    SLICE_X61Y95         LUT3 (Prop_lut3_I1_O)        0.152     2.576 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_29/O
                         net (fo=1, routed)           0.821     3.397    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_29_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I1_O)        0.326     3.723 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_20/O
                         net (fo=1, routed)           0.000     3.723    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_20_n_0
    SLICE_X51Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     3.940 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[30]_i_12/O
                         net (fo=1, routed)           1.210     5.150    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[30]_i_12_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I0_O)        0.299     5.449 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_6/O
                         net (fo=1, routed)           0.705     6.154    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_6_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.278 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_2/O
                         net (fo=4, routed)           2.298     8.576    design_1_i/caravel_0/inst/housekeeping/hkspi_n_66
    SLICE_X48Y50         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.478     2.657    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X48Y50         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.514ns  (logic 1.574ns (18.488%)  route 6.940ns (81.512%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/Q
                         net (fo=2, routed)           1.968     2.424    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[12]_i_14_2[6]
    SLICE_X61Y95         LUT3 (Prop_lut3_I1_O)        0.152     2.576 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_29/O
                         net (fo=1, routed)           0.821     3.397    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_29_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I1_O)        0.326     3.723 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_20/O
                         net (fo=1, routed)           0.000     3.723    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_20_n_0
    SLICE_X51Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     3.940 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[30]_i_12/O
                         net (fo=1, routed)           1.210     5.150    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[30]_i_12_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I0_O)        0.299     5.449 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_6/O
                         net (fo=1, routed)           0.705     6.154    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_6_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.278 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_2/O
                         net (fo=4, routed)           2.236     8.514    design_1_i/caravel_0/inst/housekeeping/hkspi_n_66
    SLICE_X50Y49         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.483     2.662    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X50Y49         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.497ns  (logic 1.543ns (18.159%)  route 6.954ns (81.841%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/C
    SLICE_X50Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/Q
                         net (fo=5, routed)           1.795     2.313    design_1_i/caravel_0/inst/housekeeping/hkspi/hkspi_disable_reg_0
    SLICE_X51Y104        LUT4 (Prop_lut4_I0_O)        0.124     2.437 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_36/O
                         net (fo=1, routed)           0.000     2.437    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_36_n_0
    SLICE_X51Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     2.654 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_22/O
                         net (fo=1, routed)           0.000     2.654    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_22_n_0
    SLICE_X51Y104        MUXF8 (Prop_muxf8_I1_O)      0.094     2.748 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_10/O
                         net (fo=1, routed)           1.001     3.748    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_10_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I0_O)        0.316     4.064 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_4/O
                         net (fo=1, routed)           0.757     4.821    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_4_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.945 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_1/O
                         net (fo=4, routed)           2.869     7.814    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.150     7.964 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[24]_i_1/O
                         net (fo=1, routed)           0.533     8.497    design_1_i/caravel_0/inst/housekeeping/hkspi_n_79
    SLICE_X48Y51         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.478     2.657    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X48Y51         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 1.816ns (22.484%)  route 6.261ns (77.516%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/C
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/Q
                         net (fo=3, routed)           1.445     1.963    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[12]_i_15_2[11]
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.124     2.087 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_37/O
                         net (fo=1, routed)           0.000     2.087    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_37_n_0
    SLICE_X58Y102        MUXF7 (Prop_muxf7_I0_O)      0.209     2.296 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_23/O
                         net (fo=1, routed)           1.333     3.630    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_23_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I3_O)        0.297     3.927 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_11/O
                         net (fo=1, routed)           0.000     3.927    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_11_n_0
    SLICE_X52Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     4.144 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_4/O
                         net (fo=1, routed)           0.504     4.648    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[11]_i_4_n_0
    SLICE_X52Y92         LUT5 (Prop_lut5_I4_O)        0.299     4.947 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[11]_i_1/O
                         net (fo=4, routed)           2.326     7.273    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_32
    SLICE_X52Y51         LUT4 (Prop_lut4_I3_O)        0.152     7.425 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[3]_i_1/O
                         net (fo=1, routed)           0.652     8.077    design_1_i/caravel_0/inst/housekeeping/hkspi_n_91
    SLICE_X47Y51         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.479     2.658    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X47Y51         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.012ns  (logic 1.122ns (14.004%)  route 6.890ns (85.996%))
  Logic Levels:           4  (BUFG=1 FDCE=1 LUT3=2)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q
                         net (fo=6, routed)           1.623     2.141    design_1_i/caravel_0/inst/housekeeping/p_47_in[1]
    SLICE_X54Y69         LUT3 (Prop_lut3_I1_O)        0.146     2.287 r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_1/O
                         net (fo=1, routed)           1.603     3.891    design_1_i/caravel_0/inst/housekeeping/mprj_io_loader_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.305     4.196 r  design_1_i/caravel_0/inst/housekeeping/mprj_io_loader_clock_BUFG_inst/O
                         net (fo=314, routed)         2.379     6.574    design_1_i/caravel_0/inst/housekeeping/mprj_io_loader_clock_BUFG
    SLICE_X58Y95         LUT3 (Prop_lut3_I2_O)        0.153     6.727 r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1[12]_i_1/O
                         net (fo=26, routed)          1.285     8.012    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1[12]_i_1_n_0
    SLICE_X53Y102        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.641     2.820    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X53Y102        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.012ns  (logic 1.122ns (14.004%)  route 6.890ns (85.996%))
  Logic Levels:           4  (BUFG=1 FDCE=1 LUT3=2)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q
                         net (fo=6, routed)           1.623     2.141    design_1_i/caravel_0/inst/housekeeping/p_47_in[1]
    SLICE_X54Y69         LUT3 (Prop_lut3_I1_O)        0.146     2.287 r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_1/O
                         net (fo=1, routed)           1.603     3.891    design_1_i/caravel_0/inst/housekeeping/mprj_io_loader_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.305     4.196 r  design_1_i/caravel_0/inst/housekeeping/mprj_io_loader_clock_BUFG_inst/O
                         net (fo=314, routed)         2.379     6.574    design_1_i/caravel_0/inst/housekeeping/mprj_io_loader_clock_BUFG
    SLICE_X58Y95         LUT3 (Prop_lut3_I2_O)        0.153     6.727 r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1[12]_i_1/O
                         net (fo=26, routed)          1.285     8.012    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1[12]_i_1_n_0
    SLICE_X53Y102        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.641     2.820    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X53Y102        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.009ns  (logic 1.517ns (18.940%)  route 6.492ns (81.060%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/C
    SLICE_X50Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/Q
                         net (fo=5, routed)           1.795     2.313    design_1_i/caravel_0/inst/housekeeping/hkspi/hkspi_disable_reg_0
    SLICE_X51Y104        LUT4 (Prop_lut4_I0_O)        0.124     2.437 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_36/O
                         net (fo=1, routed)           0.000     2.437    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_36_n_0
    SLICE_X51Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     2.654 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_22/O
                         net (fo=1, routed)           0.000     2.654    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_22_n_0
    SLICE_X51Y104        MUXF8 (Prop_muxf8_I1_O)      0.094     2.748 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_10/O
                         net (fo=1, routed)           1.001     3.748    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_10_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I0_O)        0.316     4.064 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_4/O
                         net (fo=1, routed)           0.757     4.821    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_4_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.945 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_1/O
                         net (fo=4, routed)           2.940     7.885    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.009 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[16]_i_1/O
                         net (fo=1, routed)           0.000     8.009    design_1_i/caravel_0/inst/housekeeping/hkspi_n_86
    SLICE_X50Y50         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.467     2.646    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X50Y50         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.966ns  (logic 1.885ns (23.663%)  route 6.081ns (76.337%))
  Logic Levels:           8  (FDCE=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/C
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/Q
                         net (fo=3, routed)           1.124     1.580    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[12]_i_31_1[5]
    SLICE_X62Y97         LUT4 (Prop_lut4_I0_O)        0.124     1.704 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[13]_i_29/O
                         net (fo=1, routed)           0.451     2.155    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[13]_i_29_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.279 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[13]_i_21/O
                         net (fo=1, routed)           0.000     2.279    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[13]_i_21_n_0
    SLICE_X61Y97         MUXF7 (Prop_muxf7_I0_O)      0.212     2.491 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[13]_i_13/O
                         net (fo=1, routed)           0.660     3.151    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[13]_i_13_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I0_O)        0.299     3.450 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[13]_i_8/O
                         net (fo=1, routed)           0.000     3.450    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[13]_i_8_n_0
    SLICE_X55Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     3.667 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[13]_i_3/O
                         net (fo=1, routed)           0.790     4.457    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[13]_i_3_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I3_O)        0.299     4.756 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[13]_i_1/O
                         net (fo=4, routed)           2.574     7.330    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_27
    SLICE_X48Y51         LUT4 (Prop_lut4_I3_O)        0.154     7.484 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[5]_i_1/O
                         net (fo=1, routed)           0.483     7.966    design_1_i/caravel_0/inst/housekeeping/hkspi_n_89
    SLICE_X47Y51         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.479     2.658    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X47Y51         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]_P/C
    SLICE_X47Y83         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]_P/Q
                         net (fo=1, routed)           0.054     0.195    design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]_P_n_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I5_O)        0.045     0.240 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0/O
                         net (fo=1, routed)           0.000     0.240    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[33]
    SLICE_X46Y83         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.817     1.183    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X46Y83         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[33]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg_P/C
    SLICE_X47Y102        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg_P/Q
                         net (fo=1, routed)           0.087     0.228    design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg_P_n_0
    SLICE_X46Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.273 r  design_1_i/caravel_0/inst/gpio_control_in_2[5]/mprj_en[24]_INST_0/O
                         net (fo=1, routed)           0.000     0.273    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[24]
    SLICE_X46Y102        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.911     1.277    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X46Y102        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]_P/C
    SLICE_X40Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]_P/Q
                         net (fo=1, routed)           0.086     0.227    design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]_P_n_0
    SLICE_X41Y99         LUT4 (Prop_lut4_I3_O)        0.048     0.275 r  design_1_i/caravel_0/inst/gpio_control_in_2[2]/mprj_o[21]_INST_0/O
                         net (fo=1, routed)           0.000     0.275    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[21]
    SLICE_X41Y99         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.825     1.191    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X41Y99         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]_P/C
    SLICE_X43Y83         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]_P/Q
                         net (fo=1, routed)           0.087     0.228    design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]_P_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I3_O)        0.048     0.276 r  design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mprj_o[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.276    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[5]
    SLICE_X42Y83         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.817     1.183    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y83         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.192ns (69.331%)  route 0.085ns (30.669%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]_P/C
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]_P/Q
                         net (fo=1, routed)           0.085     0.226    design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]_P_n_0
    SLICE_X41Y88         LUT4 (Prop_lut4_I3_O)        0.051     0.277 r  design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mprj_o[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.277    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[7]
    SLICE_X41Y88         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.822     1.188    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X41Y88         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg_P/C
    SLICE_X45Y96         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg_P/Q
                         net (fo=2, routed)           0.097     0.238    design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg_P_n_0
    SLICE_X44Y96         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  design_1_i/caravel_0/inst/gpio_control_in_1[8]/mprj_en[16]_INST_0/O
                         net (fo=1, routed)           0.000     0.283    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[16]
    SLICE_X44Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.824     1.190    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg_P/C
    SLICE_X40Y88         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg_P/Q
                         net (fo=2, routed)           0.098     0.239    design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg_P_n_0
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.045     0.284 r  design_1_i/caravel_0/inst/gpio_control_in_1[0]/mprj_o[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.284    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[8]
    SLICE_X41Y88         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.822     1.188    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X41Y88         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg_P/C
    SLICE_X45Y96         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg_P/Q
                         net (fo=2, routed)           0.097     0.238    design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg_P_n_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.048     0.286 r  design_1_i/caravel_0/inst/gpio_control_in_1[8]/mprj_o[16]_INST_0/O
                         net (fo=1, routed)           0.000     0.286    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[16]
    SLICE_X44Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.824     1.190    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]_P/C
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]_P/Q
                         net (fo=1, routed)           0.097     0.238    design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]_P_n_0
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.048     0.286 r  design_1_i/caravel_0/inst/gpio_control_in_2[15]/mprj_o[34]_INST_0/O
                         net (fo=1, routed)           0.000     0.286    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[34]
    SLICE_X48Y84         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.818     1.184    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X48Y84         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[34]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]_P/C
    SLICE_X41Y84         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]_P/Q
                         net (fo=1, routed)           0.100     0.241    design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]_P_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.045     0.286 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0/O
                         net (fo=1, routed)           0.000     0.286    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[32]
    SLICE_X42Y84         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.818     1.184    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y84         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[32]/C





