# GPU Building Blocks - Status

**Last Updated:** 2026-02-04

## Build Hierarchy

```
Level 5: CMOS Primitives     âœ… COMPLETE
Level 4: Logic Gates         âœ… COMPLETE
Level 3: Building Blocks     âœ… COMPLETE
Level 2: RTL Components      âœ… COMPLETE
Level 1: Functional Blocks   âœ… COMPLETE
Level 0: System              âœ… COMPLETE
```

Strategic direction reference: `my-workspace/docs/vision.md` (competition
context in `competition/competition-plan.md`).

## Current Development Focus

Build path from verified digital GPU stack to a neuromorphic analog core:

- Analog primitive bring-up: `synapse`, `lif_neuron` âœ… PASS
- Neuron composition and spike behavior verification: `neuron_tile` âœ… PASS
- Small neuromorphic tile integration: `neuro_tile4` âœ… PASS
- Coupled propagation demo: `neuro_tile4_coupled` âœ… PASS
- First computation demo (temporal AND coincidence detector) âœ… PASS
- Second computation demo (spike-domain XOR) âœ… PASS
- Research/vision docs credibility hardening (claim-scope + caveats) âœ… COMPLETE
- Computation-demo expansion (ticket 0014) âœ… COMPLETE
  - Ticket: `my-workspace/tickets/0014-computation-demo-coincidence-and-xor.md`
- Founder-evidence rigor hardening (ticket 0013) âœ… COMPLETE
  - Ticket: `my-workspace/tickets/0013-evidence-rigor-hardening.md`
- Build/test audit hardening (fail-closed + manifests) âœ… COMPLETE
- LIF corner-conditioned ODE/energy evidence (9 corners) âœ… COMPLETE
- One-terminal transistor->GDSII demo path: planning + bring-up ðŸ”„
- Founder-thesis evidence track (clockless continuous-time compute): activated ðŸ”„
- Analog robustness expansion (`synapse`, `lif_neuron`, `neuron_tile`) âœ… COMPLETE
  - Bundle summary: `competition/sweeps/robustness_summary.md`
- Binary 2x2 architecture comparison demo (ticket 0016) ðŸ”„
  - Neuro path proof v0 PASS: `results/matmul2x2_binary_neuro_test.txt`
  - Two-substrate comparison run published:
    `competition/analysis/matmul2x2_binary_comparison.md`
  - Matrix-size scaling sweep added (model-based):
    `competition/analysis/matmul_binary_scaling_summary.md`

## Workspace Rendezvous (2026-02-03)

- Operating contract added: `my-workspace/docs/RANDEZVOUS.md`
- New integration ticket opened:
  `my-workspace/tickets/0015-workspace-rendezvous-and-scale-ramp.md`
- Workspace hygiene tightened for local probe/scratch artifacts in `.gitignore`
- Full-flow scripts now auto-seed Synopsys/Siemens license env defaults:
  `scripts/setup_fullflow_licenses.sh`
- License investigation reference:
  `my-workspace/logs/2026-02-03-license-unblock-investigation.md`
  - DC and Calibre license failures are config-fixable in this environment
  - DC `DB-1` blocker resolved via LC-compiled minimal Liberty DB path
    (`implementation/fullflow_demo/work/dc/libcache/alu4_min_cells.db`)

## Milestone: Founder Thesis Activated (2026-02-02)

Reframe is now explicit: project value is original compute behavior, not only
tool operation.

- Thesis doc: `competition/founder-thesis.md`
- Core claim: computation encoded in membrane dynamics + spike timing
- Immediate proof targets:
  1. ODE-fit error metrics âœ…
  2. Temporal sensitivity (`dt_spike/dparameter`) âœ…
  3. Energy-per-event estimates âœ…
  4. Mixed-signal coupling experiment âœ…
  5. Explicit spike-domain computation demos âœ… (coincidence detector + XOR)

Founder-evidence artifacts:
- `competition/analysis/lif_ode_fit_summary.md`
- `competition/analysis/temporal_sensitivity_summary.md`
- `competition/analysis/lif_energy_summary.md`
- `competition/analysis/lif_corners/20260202_224254/lif_corner_summary.md`
- `results/coincidence_detector_test.txt`
- `results/xor_spike2_test.txt`

Founder-evidence snapshot:
- LIF decay-window ODE fit (12ns-19ns): `R^2 = 0.931`
- LIF global baseline ODE fit (full window): `R^2 = 0.029`
- LIF phase-aware piecewise ODE fit (full window): `R^2 = 0.312`
- Coupled-tile temporal sensitivity (63-point refined sweep):
  - `dt_spike0/dr_fb â‰ˆ -0.599 ns/kOhm` (mean, `R^2â‰ˆ0.9997`)
  - `dt_spike1/dr_fb â‰ˆ -0.751 ns/kOhm` (mean, `R^2â‰ˆ0.9997`)
  - `dt_spike2/dr_fb â‰ˆ -0.481 ns/kOhm` (mean, `R^2â‰ˆ0.9999`)
  - `dt_spike3/dr_fb â‰ˆ -0.170 ns/kOhm` (mean, `R^2â‰ˆ0.9821`)
  - uncertainty and quantization diagnostics now reported in
    `competition/analysis/temporal_sensitivity_summary.md`
- LIF energy per spike (total/spike): `~3.271 pJ/spike` (0-200ns window)
- LIF energy bootstrap 95% CI: `[3.155, 3.424] pJ`
- 9-corner LIF evidence sweep (rleak={8M,10M,12M}, iin={400u,500u,600u}):
  - energy/spike range: `3.112 - 3.409 pJ`
  - piecewise ODE R^2 range: `0.250 - 0.290`
  - global ODE R^2 remains low: `~0.032 - 0.034`
- Mixed-signal gating: downstream spikes `0` pre-enable -> `7` post-enable
- Coincidence detector (temporal AND) result:
  - A-only spikes: `0`
  - B-only spikes: `0`
  - A+B coincident spikes: `1`
  - A+B offset spikes: `0`
  - first coincident spike: `12.229 ns`
- XOR spike-domain result:
  - 00 spikes: `0`
  - 10 spikes: `1`
  - 01 spikes: `1`
  - 11 spikes: `0`
  - first output spikes (10/01): `~12.1 ns`

Audit hardening snapshot:
- `build.sh` now runs with `set -euo pipefail`
- stale `*_test.txt` + `.raw` artifacts are deleted before each component run
- fresh raw/result timestamps are required (fail-closed checks)
- result parsing is strict:
  - exactly one terminal `=== PASS|FAIL:` verdict is required
  - any `FAIL:` / `[FAIL]` / `ERROR:` marker fails the component
- OCEAN runtime script errors are fail-closed:
  - any `*Error*` in `results/<component>/ocean.log` fails verification
- Spectre warning policy is now strict and fail-closed:
  - any unallowlisted `WARNING (SPECTRE-xxxxx)` in `spectre.log` fails simulation
  - allowlist is explicit in `config/spectre_warning_allowlist.txt`
  - warning-count drift is also fail-closed per component/code using
    `config/spectre_warning_baseline.csv` (must not exceed prior green baseline)
- OCEAN verification scripts are now path-portable:
  - removed hardcoded `/home/v71349/analog-gradients/...` paths in favor of `results/...`
- top-level digital verification now checks full array outputs (not PE0-only):
  - `ocean/test_pe4.ocn`
  - `ocean/test_gpu_core.ocn`
- prior analog warning-only conditions are now fail conditions in:
  - `ocean/test_synapse.ocn`
  - `ocean/test_lif_neuron.ocn`
  - `ocean/test_coincidence_detector.ocn`
  - `ocean/test_xor_spike2.ocn`
- timestamped build run logs/manifests:
  - latest full-run: `results/_runlogs/build_all_20260203_152948.{log,manifest.txt}`

## Competition Edge: Full Semiconductor Flow Demo (In Progress)

| Stage | Toolchain | Status | Target Artifact |
|-------|-----------|--------|-----------------|
| Flow strategy and script plan | docs + bash/tcl planning | âœ… | `competition/full-flow-demo-plan.md` |
| Synthesis smoke test | Synopsys Design Compiler | âœ… | mapped netlist + timing reports |
| Place and route smoke test | Cadence Innovus | âœ… | DEF + routed netlist + GDS + reports |
| Physical verification smoke test | Siemens Calibre | âœ… with license env configured | DRC smoke summary + logs |
| Single-command demo orchestration | repo scripts | âœ… | `scripts/run_fullflow_smoke.sh` |

Full-flow smoke evidence:
`competition/full-flow-smoke-evidence.md`

## Video Demo Capture Readiness

- Scripted shot plan: `competition/video-shot-script.md`
- Waveform capture checklist: `competition/waveform-capture-checklist.md`
- Recording pack builder: `scripts/build_recording_pack.sh`
- Guided recording runner: `scripts/demo_narrator.sh`
- Timed narration script: `competition/voiceover-script.md`
- Available coupled-tile plot assets:
  - `competition/plots/neuro_tile4_coupled_spikes.svg`
  - `competition/plots/neuro_tile4_coupled_mems.svg`

## Paper Workthrough Readiness

- LaTeX source: `competition/paper/neurocore_workthrough.tex`
- Paper build helper: `scripts/build_paper.sh`
- Parsed paper data prep: `scripts/prepare_paper_data.py`
- Raw-point sweep + spike summary data:
  - `competition/paper/data/neuro_tile4_coupled_sweep_parsed.csv`
  - `competition/paper/data/first_spike_summary.csv`
- Build caveat: no local LaTeX engine currently available in this environment.

## Competition Path: Analog Primitive Bring-Up

| Component | Netlist | Simulation | Verification | Notes |
|-----------|---------|------------|--------------|-------|
| Synapse | âœ… | âœ… | âœ… PASS | EPSP integrate/decay + 6 output pulses in 120ns |
| LIF Neuron | âœ… | âœ… | âœ… PASS | 10 spikes in 200ns, max Vmem=1.651V |

## Competition Path: Analog Composition

| Component | Netlist | Simulation | Verification | Notes |
|-----------|---------|------------|--------------|-------|
| Neuron Tile | âœ… | âœ… | âœ… PASS | synapse->membrane->spike path with 11 detected spike pulses |
| Neuro Tile4 | âœ… | âœ… | âœ… PASS | 4-neuron tile with staggered first spikes: 47.5/49.5/51.5/53.5ns |
| Neuro Tile4 Coupled | âœ… | âœ… | âœ… PASS | feed-forward coupling: downstream channels spike from channel-0 drive |
| Neuro Tile4 Mixed-Signal | âœ… | âœ… | âœ… PASS | digital `en` gates analog propagation in one Spectre run |
| Coincidence Detector | âœ… | âœ… | âœ… PASS | spike-domain temporal AND: only coincident A+B input produces spike |
| XOR Spike2 | âœ… | âœ… | âœ… PASS | spike-domain XOR: output spikes for 10/01, suppressed for 00/11 |
| Matmul2x2 Binary Neuro | âœ… | âœ… | âœ… PASS | binary 2x2 proof point decodes expected `[[1 1] [1 2]]` |
| Matmul2x2 Binary Digital | âœ… | âœ… | âœ… PASS | binary 2x2 digital baseline decodes expected `[[1 1] [1 2]]` |

## Competition Path: Robustness Snapshot

| Block | Sweep | Result | Artifact |
|-------|-------|--------|----------|
| Synapse | cpost={150f,200f,250f}, rdecay={60k,80k,100k} | 9/9 PASS (band) | `competition/sweeps/synapse_sweep_summary.md` |
| LIF Neuron | rleak={8M,10M,12M}, iin={400u,500u,600u} | 9/9 PASS (band) | `competition/sweeps/lif_neuron_sweep_summary.md` |
| Neuron Tile | r_couple={6k,8k,10k}, rleak={6M,8M,10M} | 9/9 PASS (band) | `competition/sweeps/neuron_tile_sweep_summary.md` |
| Neuro Tile4 Coupled | r_fb={600..1500}, rleak={5M..12M} | 63/63 PASS | `competition/sweeps/neuro_tile4_coupled_sweep_summary.md` |
| Bundle Rollup | all above | 90/90 PASS | `competition/sweeps/robustness_summary.md` |

## Architecture Scaling Sweep (Ticket 0016)

- Added scaling harness for binary matmul architecture discussion:
  - `scripts/run_matmul_binary_scaling_sweep.sh`
  - `scripts/analyze_matmul_binary_scaling.py`
- Latest sweep artifacts:
  - `competition/sweeps/matmul_binary_scaling_sweep.csv`
  - `competition/analysis/matmul_binary_scaling_summary.md`
  - `competition/analysis/matmul_binary_scaling_energy.svg`
  - `competition/analysis/matmul_binary_scaling_pressure.svg`
- Scope caveat:
  - this sweep is calibrated from verified 2x2 transistor runs and extrapolated
    algorithmically for larger `N`; it is not yet a transistor-run NxN netlist flow.

## Level 5: CMOS Primitives âœ…

| Component | Netlist | Simulation | Verification |
|-----------|---------|------------|--------------|
| Inverter  | âœ… | âœ… | âœ… PASS |
| NAND2     | âœ… | âœ… | âœ… PASS |
| NOR2      | âœ… | âœ… | âœ… PASS |

### Verification Results

**Inverter:**
- Vin=HIGH â†’ Vout=0.007V (LOW) âœ“
- Vin=LOW â†’ Vout=1.783V (HIGH) âœ“

**NAND2:** `OUT = ~(A & B)`
- A=0, B=0 â†’ 1.792V (HIGH) âœ“
- A=1, B=0 â†’ 1.769V (HIGH) âœ“
- A=0, B=1 â†’ 1.772V (HIGH) âœ“
- A=1, B=1 â†’ 0.015V (LOW) âœ“

**NOR2:** `OUT = ~(A | B)`
- A=0, B=0 â†’ 1.766V (HIGH) âœ“
- A=1, B=0 â†’ 0.014V (LOW) âœ“
- A=0, B=1 â†’ 0.012V (LOW) âœ“
- A=1, B=1 â†’ 0.004V (LOW) âœ“

## Level 4: Logic Gates

| Component | Netlist | Simulation | Verification |
|-----------|---------|------------|--------------|
| AND2      | âœ… | âœ… | âœ… PASS |
| OR2       | âœ… | âœ… | âœ… PASS |
| XOR2      | âœ… | âœ… | âœ… PASS |
| XNOR2     | âœ… | âœ… | âœ… PASS |

## Level 3: Building Blocks

| Component  | Netlist | Simulation | Verification |
|------------|---------|------------|--------------|
| MUX2       | âœ… | âœ… | âœ… PASS |
| Half Adder | âœ… | âœ… | âœ… PASS |
| Full Adder | âœ… | âœ… | âœ… PASS |

## Level 2: RTL Components

| Component | Netlist | Simulation | Verification |
|-----------|---------|------------|--------------|
| ALU1      | âœ… | âœ… | âœ… PASS |
| ALU4      | âœ… | âœ… | âœ… PASS |

## Level 1: Functional Blocks

| Component | Netlist | Simulation | Verification |
|-----------|---------|------------|--------------|
| PE1       | âœ… | âœ… | âœ… PASS |
| PE4       | âœ… | âœ… | âœ… PASS |

## Level 0: System

| Component | Netlist | Simulation | Verification |
|-----------|---------|------------|--------------|
| GPU Core  | âœ… | âœ… | âœ… PASS |

## Tooling

- Headless-friendly Virtuoso runner: `scripts/virtuoso_replay.sh`

## Quick Commands

```bash
# Build and test all components
./build.sh all

# Build specific component
./build.sh inverter
./build.sh nand2
./build.sh nor2
./build.sh synapse
./build.sh lif_neuron
./build.sh neuron_tile
./build.sh neuro_tile4
./build.sh neuro_tile4_coupled
./build.sh coincidence_detector
./build.sh xor_spike2

# Source Cadence environment
source setup_cadence.sh
```

## Repository Structure

```
analog-gradients/
â”œâ”€â”€ AGENTS.md             # Agent workflow rules
â”œâ”€â”€ setup_cadence.sh      # Bash env setup for Cadence
â”œâ”€â”€ build.sh              # Master build/test script
â”œâ”€â”€ netlists/             # Spectre netlists (.scs)
â”œâ”€â”€ ocean/                # OCEAN verification scripts (.ocn)
â”œâ”€â”€ skill/                # Virtuoso SKILL scripts (.il)
â”œâ”€â”€ results/              # Simulation outputs + *_test.txt reports
â”œâ”€â”€ competition/          # ICTGC strategy + source docs
â””â”€â”€ my-workspace/         # Knowledgebase, tickets, and logs
```

## Toolchain Leverage (Armory Assessment)

This project has access to a full semiconductor EDA stack on CMC Cloud:

| Domain | Tools | Status |
|--------|-------|--------|
| Analog simulation | Cadence Spectre, Synopsys HSPICE | âœ… Working |
| Digital simulation | VCS, Xcelium, Questa | âœ… Working |
| Synthesis | Synopsys Design Compiler | âœ… (license-dependent) |
| Place & route | Cadence Innovus | âœ… Working |
| Physical verification | Siemens Calibre | âœ… (license-dependent) |
| FPGA | Xilinx Vivado, Intel Quartus | âœ… Working |

**What this means:** Traditional chip design requires separate specialized teams
(analog, digital, physical design, verification, FPGA). This project demonstrates
that one person + AI agents can orchestrate the full flow.

**Path to silicon:**
1. Design + simulate: âœ… complete
2. Layout: available via Virtuoso GUI (manual)
3. Tape-out: purchasable service (MOSIS $5-50K, Efabless free MPW, commercial $50K+)

## Energy Positioning (Literature Context)

| Platform | Energy Metric | Value |
|----------|---------------|-------|
| **NeuroCore LIF** | per spike | **3.27 pJ** |
| Intel Loihi | per synaptic op | 23.6 pJ |
| IBM TrueNorth | per synaptic event | ~26 pJ |
| Analog CMOS (28nm) | per spike | 1.61 fJ (aggressive) |
| SOI LIF (2017) | per spike | ~35 pJ |

NeuroCore is competitive in the analog CMOS band and 7-8Ã— better than digital
neuromorphic chips per event.

## Open Tickets

See `my-workspace/tickets/` for work items.
