#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Fri Jan 03 15:13:16 2014
# Process ID: 3140
# Log file: E:/Leo/DSP hw2/prob1/vivado.log
# Journal file: E:/Leo/DSP hw2/prob1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

open_project {E:\Leo\DSP hw2\prob1\prob1.xpr}
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 753.879 ; gain = 18.480
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_sign.v' to 'E:/Leo/DSP hw2/prob1/prob1.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_atan_two_ith_inverse.v' to 'E:/Leo/DSP hw2/prob1/prob1.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_10bits.v' to 'E:/Leo/DSP hw2/prob1/prob1.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_CORDIC_vector_behav --prj "E:/Leo/DSP hw2/prob1/prob1.sim/sim_1/behav/test_CORDIC_vector.prj"   work.test_CORDIC_vector   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_CORDIC_vector_behav --prj E:/Leo/DSP hw2/prob1/prob1.sim/sim_1/behav/test_CORDIC_vector.prj work.test_CORDIC_vector work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/mult_16bits.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/LUT_atan_two_ith_inverse.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/CORDIC_vector.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSP hw2/prob1/prob1.srcs/sim_1/new/test_CORDIC_vector.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into in1 is out of bounds [E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/mult_16bits.v:13]
WARNING: [VRFC 10-1783] select index 30 into in2 is out of bounds [E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/mult_16bits.v:20]
WARNING: [VRFC 10-1783] select index 30 into in1 is out of bounds [E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/mult_16bits.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.mult_16bits
Compiling module work.LUT_atan_two_ith_inverse
Compiling module work.CORDIC_vector
Compiling module work.test_CORDIC_vector
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_CORDIC_vector_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_CORDIC_vector_behav -key {Behavioral:sim_1:Functional:test_CORDIC_vector} -tclbatch {test_CORDIC_vector.tcl} -log {test_CORDIC_vector_behav.log}"
Vivado Simulator 2013.3
Time resolution is 1 ps
$finish called at time : 28 ns : File "E:/Leo/DSP hw2/prob1/prob1.srcs/sim_1/new/test_CORDIC_vector.v" Line 36
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 815.449 ; gain = 0.930
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'test_CORDIC_vector_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 815.449 ; gain = 0.930
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 06 12:44:21 2014...
