#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul 29 23:07:17 2022
# Process ID: 14196
# Current directory: D:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.runs/design_LSDNN_DNN_p_0_0_synth_1
# Command line: vivado.exe -log design_LSDNN_DNN_p_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_LSDNN_DNN_p_0_0.tcl
# Log file: D:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.runs/design_LSDNN_DNN_p_0_0_synth_1/design_LSDNN_DNN_p_0_0.vds
# Journal file: D:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.runs/design_LSDNN_DNN_p_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_LSDNN_DNN_p_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 355.285 ; gain = 79.766
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IIIT-D/CEvDL/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Xilinx/Vivado/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 517.859 ; gain = 23.801
Command: synth_design -top design_LSDNN_DNN_p_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 960.141 ; gain = 177.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_LSDNN_DNN_p_0_0' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_DNN_p_0_0/synth/design_LSDNN_DNN_p_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DNN_p' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:12]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state28 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state29 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state30 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state45 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state46 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_state47 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:181]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_mean_in' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_mean_in.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_p_mean_in_rom' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_mean_in.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DNN_p_mean_in_rom.dat' is read successfully [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_mean_in.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_mean_in_rom' (1#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_mean_in.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_mean_in' (2#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_mean_in.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_std_in' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_std_in.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_p_std_in_rom' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_std_in.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DNN_p_std_in_rom.dat' is read successfully [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_std_in.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_std_in_rom' (3#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_std_in.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_std_in' (4#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_std_in.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_L1_BIAS' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L1_BIAS.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_p_L1_BIAS_rom' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L1_BIAS.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DNN_p_L1_BIAS_rom.dat' is read successfully [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L1_BIAS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_L1_BIAS_rom' (5#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L1_BIAS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_L1_BIAS' (6#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L1_BIAS.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_L1_WEIGHTS' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L1_WEIGHTS.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5408 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_p_L1_WEIGHTS_rom' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L1_WEIGHTS.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 5408 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DNN_p_L1_WEIGHTS_rom.dat' is read successfully [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L1_WEIGHTS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_L1_WEIGHTS_rom' (7#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L1_WEIGHTS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_L1_WEIGHTS' (8#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L1_WEIGHTS.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_L2_BIAS' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L2_BIAS.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_p_L2_BIAS_rom' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L2_BIAS.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DNN_p_L2_BIAS_rom.dat' is read successfully [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L2_BIAS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_L2_BIAS_rom' (9#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L2_BIAS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_L2_BIAS' (10#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L2_BIAS.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_L2_WEIGHTS' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L2_WEIGHTS.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5408 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_p_L2_WEIGHTS_rom' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L2_WEIGHTS.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 5408 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DNN_p_L2_WEIGHTS_rom.dat' is read successfully [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L2_WEIGHTS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_L2_WEIGHTS_rom' (11#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L2_WEIGHTS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_L2_WEIGHTS' (12#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_L2_WEIGHTS.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_std_o' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_std_o.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_p_std_o_rom' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_std_o.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DNN_p_std_o_rom.dat' is read successfully [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_std_o.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_std_o_rom' (13#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_std_o.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_std_o' (14#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_std_o.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_mean_o' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_mean_o.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_p_mean_o_rom' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_mean_o.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DNN_p_mean_o_rom.dat' is read successfully [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_mean_o.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_mean_o_rom' (15#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_mean_o.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_mean_o' (16#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_mean_o.v:39]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_LS_data' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_LS_data.v:56]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_p_LS_data_ram' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_LS_data.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_LS_data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_LS_data_ram' (17#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_LS_data.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_LS_data' (18#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_LS_data.v:56]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_norm_LS_data' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_norm_LS_data.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_p_norm_LS_data_ram' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_norm_LS_data.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_norm_LS_data.v:19]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_norm_LS_data_ram' (19#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_norm_LS_data.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_norm_LS_data' (20#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_norm_LS_data.v:40]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_y_L2' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_y_L2.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_p_y_L2_ram' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_y_L2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_y_L2.v:19]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_y_L2_ram' (21#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_y_L2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_y_L2' (22#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_y_L2.v:40]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_denorm_DNN' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_denorm_DNN.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 104 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNN_p_denorm_DNN_ram' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_denorm_DNN.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 104 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_denorm_DNN.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_denorm_DNN_ram' (23#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_denorm_DNN.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_denorm_DNN' (24#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_denorm_DNN.v:52]
INFO: [Synth 8-6157] synthesizing module 'reconstruct_complex_s' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/reconstruct_complex_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/reconstruct_complex_s.v:57]
INFO: [Synth 8-6155] done synthesizing module 'reconstruct_complex_s' (25#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/reconstruct_complex_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'separate_complex_p' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/separate_complex_p.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/separate_complex_p.v:63]
INFO: [Synth 8-6155] done synthesizing module 'separate_complex_p' (26#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/separate_complex_p.v:10]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_faddfsub_32bkb' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_faddfsub_32bkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNN_p_ap_faddfsub_3_full_dsp_32' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_faddfsub_3_full_dsp_32.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'DNN_p_ap_faddfsub_3_full_dsp_32' (44#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_faddfsub_32bkb' (45#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_faddfsub_32bkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_fmul_32ns_3cud' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_fmul_32ns_3cud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNN_p_ap_fmul_2_max_dsp_32' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'DNN_p_ap_fmul_2_max_dsp_32' (53#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_fmul_32ns_3cud' (54#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_fmul_32ns_3cud.v:8]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_fdiv_32ns_3dEe' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_fdiv_32ns_3dEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNN_p_ap_fdiv_14_no_dsp_32' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_fdiv_14_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'DNN_p_ap_fdiv_14_no_dsp_32' (61#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_fdiv_32ns_3dEe' (62#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_fdiv_32ns_3dEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'DNN_p_fcmp_32ns_3eOg' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_fcmp_32ns_3eOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'DNN_p_ap_fcmp_0_no_dsp_32' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'DNN_p_ap_fcmp_0_no_dsp_32' (66#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/ip/DNN_p_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p_fcmp_32ns_3eOg' (67#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_fcmp_32ns_3eOg.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2894]
INFO: [Synth 8-6155] done synthesizing module 'DNN_p' (68#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_LSDNN_DNN_p_0_0' (69#1) [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_DNN_p_0_0/synth/design_LSDNN_DNN_p_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized102 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized102 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized102 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized102 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized102 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized97 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized100 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized100 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized100 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized100 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized100 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized5 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design DNN_p_fcmp_32ns_3eOg has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 1160.570 ; gain = 378.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 1160.570 ; gain = 378.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 1160.570 ; gain = 378.277
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1492 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_DNN_p_0_0/constraints/DNN_p_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_DNN_p_0_0/constraints/DNN_p_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.runs/design_LSDNN_DNN_p_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.runs/design_LSDNN_DNN_p_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1165.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1177.484 ; gain = 12.441
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 1177.484 ; gain = 395.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 1177.484 ; gain = 395.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.runs/design_LSDNN_DNN_p_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 1177.484 ; gain = 395.191
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter1_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2926]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter2_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2927]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter3_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2928]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter5_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2930]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter6_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2931]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter7_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2932]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter8_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2933]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter9_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2934]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter10_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2935]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter11_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2936]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter12_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2937]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter13_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2938]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter14_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2939]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter15_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2940]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter16_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2941]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter17_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2942]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter18_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2943]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter19_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2944]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter20_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2945]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter21_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2946]
INFO: [Synth 8-4471] merging register 'zext_ln150_reg_693_pp0_iter22_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2947]
INFO: [Synth 8-4471] merging register 'zext_ln187_reg_883_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2950]
INFO: [Synth 8-4471] merging register 'zext_ln187_reg_883_pp3_iter1_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2951]
INFO: [Synth 8-4471] merging register 'zext_ln187_reg_883_pp3_iter2_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2952]
INFO: [Synth 8-4471] merging register 'zext_ln187_reg_883_pp3_iter4_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2954]
INFO: [Synth 8-4471] merging register 'zext_ln187_reg_883_pp3_iter5_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2955]
INFO: [Synth 8-4471] merging register 'zext_ln187_reg_883_pp3_iter6_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2956]
INFO: [Synth 8-4471] merging register 'zext_ln187_reg_883_pp3_iter7_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2957]
INFO: [Synth 8-4471] merging register 'zext_ln187_reg_883_pp3_iter8_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2958]
INFO: [Synth 8-4471] merging register 'zext_ln187_reg_883_pp3_iter9_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2959]
INFO: [Synth 8-4471] merging register 'zext_ln187_reg_883_pp3_iter10_reg_reg[63:7]' into 'zext_ln150_reg_693_reg[63:7]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p.v:2960]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "DNN_p_LS_data_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:34 ; elapsed = 00:01:52 . Memory (MB): peak = 1177.484 ; gain = 395.191
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_faddfsub_32bkb_U7/DNN_p_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/DNN_p_faddfsub_32bkb_U7/DNN_p_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_faddfsub_32bkb_U7/DNN_p_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/DNN_p_faddfsub_32bkb_U7/DNN_p_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_faddfsub_32bkb_U7/DNN_p_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/DNN_p_faddfsub_32bkb_U7/DNN_p_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_fmul_32ns_3cud_U8/DNN_p_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/DNN_p_fmul_32ns_3cud_U8/DNN_p_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_fmul_32ns_3cud_U8/DNN_p_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/DNN_p_fmul_32ns_3cud_U8/DNN_p_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_fcmp_32ns_3eOg_U10/DNN_p_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/DNN_p_fcmp_32ns_3eOg_U10/DNN_p_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_fcmp_32ns_3eOg_U10/DNN_p_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/DNN_p_fcmp_32ns_3eOg_U10/DNN_p_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_fcmp_32ns_3eOg_U10/DNN_p_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/DNN_p_fcmp_32ns_3eOg_U10/DNN_p_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/DNN_p_fcmp_32ns_3eOg_U10/DNN_p_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/DNN_p_fcmp_32ns_3eOg_U10/DNN_p_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'DNN_p_fmul_32ns_3cud_U8/ce_r_reg' into 'DNN_p_faddfsub_32bkb_U7/ce_r_reg' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_fmul_32ns_3cud.v:50]
INFO: [Synth 8-4471] merging register 'DNN_p_fdiv_32ns_3dEe_U9/ce_r_reg' into 'DNN_p_faddfsub_32bkb_U7/ce_r_reg' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_fdiv_32ns_3dEe.v:50]
INFO: [Synth 8-4471] merging register 'DNN_p_fcmp_32ns_3eOg_U10/ce_r_reg' into 'DNN_p_faddfsub_32bkb_U7/ce_r_reg' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_fcmp_32ns_3eOg.v:99]
INFO: [Synth 8-4471] merging register 'DNN_p_fcmp_32ns_3eOg_U10/din0_buf1_reg[31:0]' into 'DNN_p_fdiv_32ns_3dEe_U9/din0_buf1_reg[31:0]' [d:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.srcs/sources_1/bd/design_LSDNN/ipshared/7889/hdl/verilog/DNN_p_fcmp_32ns_3eOg.v:71]
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal "inst/LS_data_U/DNN_p_LS_data_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/std_in_load_reg_724_reg[31]' (FDE) to 'inst/std_in_load_reg_724_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/std_in_load_reg_724_reg[23]' (FDE) to 'inst/std_in_load_reg_724_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[31]' (FD) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[23]' (FD) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/std_in_load_reg_724_reg[24]' (FDE) to 'inst/std_in_load_reg_724_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/std_in_load_reg_724_reg[25]' (FDE) to 'inst/std_in_load_reg_724_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/std_in_load_reg_724_reg[26]' (FDE) to 'inst/std_in_load_reg_724_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/std_in_load_reg_724_reg[27]' (FDE) to 'inst/std_in_load_reg_724_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/std_in_load_reg_724_reg[28]' (FDE) to 'inst/std_in_load_reg_724_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/std_in_load_reg_724_reg[29]' (FDE) to 'inst/std_in_load_reg_724_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/std_in_load_reg_724_reg[30]' (FDE) to 'inst/std_in_load_reg_724_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[24]' (FD) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[25]' (FD) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[26]' (FD) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[27]' (FD) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[28]' (FD) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[29]' (FD) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[30]' (FD) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/std_in_load_reg_724_reg[18]' (FDE) to 'inst/std_in_load_reg_724_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/std_in_load_reg_724_reg[19]' (FDE) to 'inst/std_in_load_reg_724_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/std_in_load_reg_724_reg[20]' (FDE) to 'inst/std_in_load_reg_724_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[18]' (FD) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[19]' (FD) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[20]' (FD) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/din1_buf1_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\DNN_p_fcmp_32ns_3eOg_U10/opcode_buf1_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/std_o_load_reg_904_reg[31]' (FDE) to 'inst/std_o_load_reg_904_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln173_1_reg_825_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln173_1_reg_825_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln173_1_reg_825_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln173_1_reg_825_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln173_1_reg_825_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln173_1_reg_825_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln158_1_reg_752_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln158_1_reg_752_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln158_1_reg_752_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln158_1_reg_752_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln158_1_reg_752_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln158_1_reg_752_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln158_1_reg_752_reg[12] )
INFO: [Synth 8-3886] merging instance 'inst/std_o_load_reg_904_reg[23]' (FDE) to 'inst/std_o_load_reg_904_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/std_o_load_reg_904_reg[24]' (FDE) to 'inst/std_o_load_reg_904_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/std_o_load_reg_904_reg[25]' (FDE) to 'inst/std_o_load_reg_904_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/std_o_load_reg_904_reg[26]' (FDE) to 'inst/std_o_load_reg_904_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/std_o_load_reg_904_reg[27]' (FDE) to 'inst/std_o_load_reg_904_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/L1_WEIGHTS_load_reg_787_reg[27]' (FDE) to 'inst/L1_WEIGHTS_load_reg_787_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/std_o_load_reg_904_reg[28]' (FDE) to 'inst/std_o_load_reg_904_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/L2_WEIGHTS_load_reg_860_reg[28]' (FDE) to 'inst/L2_WEIGHTS_load_reg_860_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/L1_WEIGHTS_load_reg_787_reg[28]' (FDE) to 'inst/L1_WEIGHTS_load_reg_787_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/std_o_load_reg_904_reg[29]' (FDE) to 'inst/std_o_load_reg_904_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/std_o_load_reg_904_reg[30]' (FDE) to 'inst/std_o_load_reg_904_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/std_o_load_reg_904_reg[18]' (FDE) to 'inst/std_o_load_reg_904_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/std_o_load_reg_904_reg[19]' (FDE) to 'inst/std_o_load_reg_904_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/std_o_load_reg_904_reg[20]' (FDE) to 'inst/std_o_load_reg_904_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mean_o_load_reg_914_reg[28]' (FDE) to 'inst/mean_o_load_reg_914_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/mean_in_load_reg_714_reg[28]' (FDE) to 'inst/mean_in_load_reg_714_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\DNN_p_faddfsub_32bkb_U7/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/DNN_p_fdiv_32ns_3dEe_U9/DNN_p_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DNN_p_fmul_32ns_3cud_U8/din1_buf1_reg[28]' (FD) to 'inst/DNN_p_fmul_32ns_3cud_U8/din1_buf1_reg[29]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:29 . Memory (MB): peak = 1177.484 ; gain = 395.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_4_5/denorm_DNN_U/DNN_p_denorm_DNN_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_5/denorm_DNN_U/DNN_p_denorm_DNN_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_15/L1_BIAS_U/DNN_p_L1_BIAS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_15/L1_BIAS_U/DNN_p_L1_BIAS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_22/i_0_i14_reg_369_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_22/i_0_i14_reg_369_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_38/i_0_i_reg_313_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_38/i_0_i_reg_313_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_50/zext_ln187_reg_883_pp3_iter3_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_50/zext_ln187_reg_883_pp3_iter3_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_68/L1_WEIGHTS_U/DNN_p_L1_WEIGHTS_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_68/L1_WEIGHTS_U/DNN_p_L1_WEIGHTS_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_68/L1_WEIGHTS_U/DNN_p_L1_WEIGHTS_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_68/L1_WEIGHTS_U/DNN_p_L1_WEIGHTS_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_68/L1_WEIGHTS_U/DNN_p_L1_WEIGHTS_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_68/L1_WEIGHTS_U/DNN_p_L1_WEIGHTS_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_68/L1_WEIGHTS_U/DNN_p_L1_WEIGHTS_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_68/L1_WEIGHTS_U/DNN_p_L1_WEIGHTS_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_76/L2_WEIGHTS_U/DNN_p_L2_WEIGHTS_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_76/L2_WEIGHTS_U/DNN_p_L2_WEIGHTS_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_76/L2_WEIGHTS_U/DNN_p_L2_WEIGHTS_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_76/L2_WEIGHTS_U/DNN_p_L2_WEIGHTS_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_76/L2_WEIGHTS_U/DNN_p_L2_WEIGHTS_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_76/L2_WEIGHTS_U/DNN_p_L2_WEIGHTS_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_76/L2_WEIGHTS_U/DNN_p_L2_WEIGHTS_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_76/L2_WEIGHTS_U/DNN_p_L2_WEIGHTS_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_78/i_0_i24_reg_414_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_78/i_0_i24_reg_414_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_101/zext_ln150_reg_693_pp0_iter4_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_101/zext_ln150_reg_693_pp0_iter4_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:47 ; elapsed = 00:03:08 . Memory (MB): peak = 1259.531 ; gain = 477.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:03:12 . Memory (MB): peak = 1287.148 ; gain = 504.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/denorm_DNN_U/DNN_p_denorm_DNN_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/denorm_DNN_U/DNN_p_denorm_DNN_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/L1_BIAS_U/DNN_p_L1_BIAS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/L1_BIAS_U/DNN_p_L1_BIAS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:56 ; elapsed = 00:03:17 . Memory (MB): peak = 1296.777 ; gain = 514.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:03 ; elapsed = 00:03:25 . Memory (MB): peak = 1312.309 ; gain = 530.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:03 ; elapsed = 00:03:25 . Memory (MB): peak = 1312.309 ; gain = 530.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:05 ; elapsed = 00:03:26 . Memory (MB): peak = 1312.309 ; gain = 530.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:05 ; elapsed = 00:03:26 . Memory (MB): peak = 1312.309 ; gain = 530.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:05 ; elapsed = 00:03:26 . Memory (MB): peak = 1313.332 ; gain = 531.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:05 ; elapsed = 00:03:26 . Memory (MB): peak = 1313.332 ; gain = 531.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |    20|
|2     |DSP48E1     |     1|
|3     |DSP48E1_1   |     1|
|4     |DSP48E1_2   |     1|
|5     |DSP48E1_3   |     1|
|6     |DSP48E1_4   |     1|
|7     |LUT1        |    30|
|8     |LUT2        |   216|
|9     |LUT3        |   883|
|10    |LUT4        |   176|
|11    |LUT5        |   269|
|12    |LUT6        |   301|
|13    |MUXCY       |   774|
|14    |RAMB18E1_1  |     1|
|15    |RAMB18E1_10 |     1|
|16    |RAMB18E1_11 |     1|
|17    |RAMB18E1_12 |     1|
|18    |RAMB18E1_13 |     1|
|19    |RAMB18E1_14 |     1|
|20    |RAMB18E1_8  |     3|
|21    |RAMB18E1_9  |     1|
|22    |RAMB36E1_1  |     1|
|23    |RAMB36E1_17 |     1|
|24    |RAMB36E1_18 |     1|
|25    |RAMB36E1_19 |     1|
|26    |RAMB36E1_20 |     1|
|27    |RAMB36E1_21 |     1|
|28    |RAMB36E1_22 |     1|
|29    |RAMB36E1_23 |     1|
|30    |RAMB36E1_24 |     1|
|31    |RAMB36E1_25 |     1|
|32    |RAMB36E1_26 |     1|
|33    |RAMB36E1_27 |     1|
|34    |RAMB36E1_28 |     1|
|35    |RAMB36E1_29 |     1|
|36    |RAMB36E1_30 |     1|
|37    |RAMB36E1_31 |     1|
|38    |RAMB36E1_32 |     1|
|39    |SRL16E      |    47|
|40    |SRLC32E     |     7|
|41    |XORCY       |   706|
|42    |FDE         |     3|
|43    |FDRE        |  1873|
|44    |FDSE        |     2|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:05 ; elapsed = 00:03:26 . Memory (MB): peak = 1313.332 ; gain = 531.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 214 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:03:08 . Memory (MB): peak = 1313.332 ; gain = 514.125
Synthesis Optimization Complete : Time (s): cpu = 00:03:06 ; elapsed = 00:03:27 . Memory (MB): peak = 1313.332 ; gain = 531.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1535 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1332.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 226 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 223 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
333 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:29 ; elapsed = 00:04:12 . Memory (MB): peak = 1332.387 ; gain = 809.516
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1332.387 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.runs/design_LSDNN_DNN_p_0_0_synth_1/design_LSDNN_DNN_p_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_LSDNN_DNN_p_0_0, cache-ID = 7c3a1a9066b79ef4
INFO: [Coretcl 2-1174] Renamed 284 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1332.387 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/IIIT-D/CEvDL/design_impl/LSDNN_2__P/LSDNN_2__P.runs/design_LSDNN_DNN_p_0_0_synth_1/design_LSDNN_DNN_p_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_LSDNN_DNN_p_0_0_utilization_synth.rpt -pb design_LSDNN_DNN_p_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 29 23:13:08 2022...
