# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 449.5 0.000256 2048 0.081 3060 46592 17.2998 8.85715 362.252 261.434 649.981 650.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 449.5 0.000256 2048 0.081 3060 46656 17.3479 8.87642 425.489 261.431 713.282 713.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 449.5 0.000256 2048 0.081 3060 46720 17.2563 8.86928 442.024 261.532 729.814 729.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 449.5 0.000256 2048 0.081 3060 46848 17.2874 8.88246 414.916 262.011 703.237 703.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 449.5 0.000256 2048 0.081 3060 46400 17.2485 8.83603 414.287 260.038 700.551 700.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 449.5 0.000256 2048 0.081 3060 45696 17.237 8.82973 419.476 260.221 705.903 706.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 449.5 0.000256 2048 0.081 3060 46080 17.3177 8.83917 424.237 260.537 711.071 711.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 449.5 0.000256 2048 0.081 3060 46080 17.3099 8.86198 409.175 261.638 697.118 697.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 449.5 0.000256 2048 0.081 3060 46080 17.2208 8.85146 414.592 260.407 701.214 701.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 449.5 0.000256 2048 0.081 3060 44800 17.2398 8.81066 435.809 258.392 720.395 720.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 449.5 0.000256 2048 0.081 3060 45056 17.2363 8.79603 506.303 259.007 791.481 791.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 449.5 0.000256 2048 0.081 3060 47104 17.3001 8.87213 364.118 262.095 652.524 652.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 449.5 0.000256 2048 0.081 3060 47360 17.353 8.91085 369.205 262.257 657.867 657.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 449.5 0.000256 2048 0.081 3060 47232 17.3013 8.88234 366.29 261.823 654.442 654.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 449.5 0.000256 2048 0.081 3060 46592 17.3361 8.88422 369.259 261.046 656.671 656.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 449.5 0.000256 2048 0.081 3060 46592 17.2781 8.8536 370.28 261.492 658.041 658.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 449.5 0.000256 2048 0.081 3060 46656 17.3323 8.87514 431.81 261.654 719.816 719.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 449.5 0.000256 2048 0.081 3060 46720 17.2532 8.90061 422.942 261.287 710.523 710.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 449.5 0.000256 2048 0.081 3060 46848 17.282 8.87808 453.362 262.262 741.923 742.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 449.5 0.000256 2048 0.081 3060 46400 17.2348 8.83974 444.847 260.302 731.357 731.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 449.5 0.000256 2048 0.081 3060 45696 17.2458 8.81056 441.11 260.187 727.489 727.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 449.5 0.000256 2048 0.081 3060 46080 17.312 8.84941 437.212 260.783 724.3 724.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 449.5 0.000256 2048 0.081 3060 46080 17.2975 8.86496 418.445 261.419 706.166 706.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 449.5 0.000256 2048 0.081 3060 46080 17.2207 8.81427 489.844 260.216 776.231 776.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 449.5 0.000256 2048 0.081 3060 44800 17.2267 8.78419 482.441 258.214 766.803 766.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 449.5 0.000256 2048 0.081 3060 45056 17.2377 8.79114 438.064 258.95 723.185 723.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 449.5 0.000256 2048 0.081 3060 46848 17.2732 8.87635 343.48 262.03 631.798 631.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 449.5 0.000256 2048 0.081 3060 46720 17.3842 9.01686 386.862 262.279 675.68 675.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 449.5 0.000256 2048 0.081 3060 46848 17.3043 8.88102 360.113 261.856 648.296 648.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 449.5 0.000256 2048 0.081 3060 46144 17.3535 8.86726 359.954 261.29 647.607 647.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 449.5 0.000256 2048 0.081 3060 46592 17.2768 8.85373 358.2 261.429 645.89 646.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 449.5 0.000256 2048 0.081 3060 46656 17.3178 8.86842 456.413 261.651 744.388 744.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 449.5 0.000256 2048 0.081 3060 46080 17.2222 8.8304 315.135 260.085 601.406 601.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 449.5 0.000256 2048 0.081 3060 46080 17.3107 8.86176 433.195 261.485 720.991 721.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 449.5 0.000256 2048 0.081 3060 46080 17.2956 8.88061 305.207 261.5 593.021 593.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 449.5 0.000256 2048 0.081 3060 46848 17.266 8.8927 413.237 262.234 701.772 701.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 449.5 0.000256 2048 0.081 3060 46080 17.2152 8.82819 293.424 260.217 579.821 579.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 449.5 0.000256 2048 0.081 3060 45600 17.3511 8.8417 420.512 260.302 707.148 707.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 449.5 0.000256 2048 0.081 3060 44800 17.2202 8.79357 292.548 258.218 576.919 577.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 449.5 0.000256 2048 0.081 3060 45696 17.2367 8.83661 537.014 260.035 823.259 823.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 449.5 0.000256 2048 0.081 3060 44800 17.284 8.87542 342.818 260.3 629.417 629.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 449.5 0.000256 2048 0.081 3060 46080 17.3049 8.86374 518.284 260.52 805.113 805.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 449.5 0.000256 2048 0.081 3060 44160 17.2368 8.77158 337.596 258.324 622.063 622.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 449.5 0.000256 2048 0.081 3060 46080 17.2917 8.85555 501.75 261.39 789.426 789.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 449.5 0.000256 2048 0.081 3060 45056 17.237 8.79616 332.993 259.257 618.423 618.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 449.5 0.000256 2048 0.081 3060 46080 17.2171 8.84368 439.416 260.368 725.977 726.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 449.5 0.000256 2048 0.081 3060 43008 17.2137 8.70714 288.309 256.605 570.97 571.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 449.5 0.000256 2048 0.081 3060 44800 17.2465 8.77363 446.103 258.362 730.621 730.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 449.5 0.000256 2048 0.081 3060 44800 17.2305 8.77421 322.722 258.653 607.524 607.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 449.5 0.000256 2048 0.081 3072 46848 17.2918 9.02198 341.561 261.8 629.818 629.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 449.5 0.000256 2048 0.081 3072 46720 17.3985 8.91699 358.967 262.256 647.686 647.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 449.5 0.000256 2048 0.081 3072 46848 17.2914 8.91773 355.596 261.926 643.874 643.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 449.5 0.000256 2048 0.081 3072 46848 17.2676 8.87616 229.775 262.235 518.291 518.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 449.5 0.000256 2048 0.081 3072 46144 17.3608 8.86163 404.913 261.046 692.317 692.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 449.5 0.000256 2048 0.081 3072 45696 17.231 8.82515 255.152 259.995 541.339 541.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 449.5 0.000256 2048 0.081 3072 46592 17.2595 8.85965 387.939 261.5 675.696 675.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 449.5 0.000256 2048 0.081 3072 46080 17.2955 8.85645 251.962 261.634 539.885 539.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 449.5 0.000256 2048 0.081 3072 46656 17.3279 8.87158 437.521 261.656 725.514 725.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 449.5 0.000256 2048 0.081 3072 46080 17.2289 8.82506 304.664 260.085 590.942 591.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 449.5 0.000256 2048 0.081 3072 46080 17.3024 8.88013 410.02 261.507 697.851 697.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 449.5 0.000256 2048 0.081 3072 46080 17.2882 8.86989 295.11 261.473 582.878 582.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 449.5 0.000256 2048 0.081 3072 46848 17.2686 8.88013 534.989 262.01 823.294 823.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 449.5 0.000256 2048 0.081 3072 46080 17.2138 8.82138 337.859 260.248 624.288 624.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 449.5 0.000256 2048 0.081 3072 45600 17.3519 8.83907 511.843 260.269 798.439 798.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 449.5 0.000256 2048 0.081 3072 44800 17.2349 8.77978 341.824 258.413 626.39 626.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 449.5 0.000256 2048 0.081 3072 45696 17.241 8.81363 502.811 260.212 789.213 789.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 449.5 0.000256 2048 0.081 3072 44800 17.2871 8.84253 325.931 260.298 612.492 612.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 449.5 0.000256 2048 0.081 3072 46080 17.3097 8.86826 491.125 260.545 777.99 778.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 449.5 0.000256 2048 0.081 3072 44160 17.2397 8.76582 307.945 258.497 592.588 592.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 449.5 0.000256 2048 0.081 3072 46080 17.2871 8.86794 470.308 261.662 758.27 758.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 449.5 0.000256 2048 0.081 3072 45056 17.2373 8.82061 311.04 259.012 596.258 596.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 449.5 0.000256 2048 0.081 3075 47104 17.2772 8.88045 385.657 261.816 673.768 673.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 449.5 0.000256 2048 0.081 3075 47040 17.354 8.89651 347.684 262.04 636.114 636.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 449.5 0.000256 2048 0.081 3075 46720 17.2495 8.88237 224.22 261.54 512.031 512.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 449.5 0.000256 2048 0.081 3075 46848 17.2873 8.97171 367.653 262.104 656.155 656.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 449.5 0.000256 2048 0.081 3075 46848 17.2646 8.87194 237.948 262.053 526.277 526.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 449.5 0.000256 2048 0.081 3075 46592 17.3237 8.86554 393.428 261.011 680.772 680.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 449.5 0.000256 2048 0.081 3075 45696 17.2221 8.81459 245.915 260.179 532.263 532.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 449.5 0.000256 2048 0.081 3075 46592 17.2559 8.90966 404.111 261.179 691.592 691.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 449.5 0.000256 2048 0.081 3075 46080 17.2889 8.86547 261.856 261.412 549.559 549.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 449.5 0.000256 2048 0.081 3075 46656 17.3351 8.89962 437.095 261.685 725.144 725.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 449.5 0.000256 2048 0.081 3075 46080 17.2078 8.82851 312.326 260.276 598.778 598.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 449.5 0.000256 2048 0.081 3075 46720 17.2674 8.90448 426.437 261.329 714.084 714.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 449.5 0.000256 2048 0.081 3075 46080 17.296 8.86179 297.013 261.734 585.041 585.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 449.5 0.000256 2048 0.081 3075 46848 17.2633 8.86931 520.198 262.018 808.485 808.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 449.5 0.000256 2048 0.081 3075 46080 17.2201 8.82624 342.737 260.21 629.13 629.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 449.5 0.000256 2048 0.081 3075 46400 17.2291 8.83898 515.156 260.057 801.424 801.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 449.5 0.000256 2048 0.081 3075 44800 17.2399 8.78797 336.339 258.424 620.931 621.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 449.5 0.000256 2048 0.081 3075 45696 17.2407 8.81373 492.945 259.956 779.096 779.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 449.5 0.000256 2048 0.081 3075 44800 17.3025 8.8217 317.995 260.241 604.496 604.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 449.5 0.000256 2048 0.081 3075 46080 17.3009 8.84771 480.142 260.751 767.178 767.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 449.5 0.000256 2048 0.081 3075 44160 17.2331 8.85402 305.53 258.232 589.983 590.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 449.5 0.000256 2048 0.081 3075 46080 17.3004 8.87398 461.103 261.634 749.049 749.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 449.5 0.000256 2048 0.081 3075 45056 17.225 8.79376 315.686 259.19 601.036 601.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 449.5 0.000256 2048 0.081 3072 46592 17.2935 8.87398 336.742 262.093 625.139 625.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 449.5 0.000256 2048 0.081 3072 46080 17.2847 8.85293 215.939 261.244 503.457 503.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 449.5 0.000256 2048 0.081 3072 46720 17.3784 8.9455 345.553 262.283 634.298 634.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 449.5 0.000256 2048 0.081 3072 46080 17.3028 8.8736 218.507 261.478 506.293 506.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 449.5 0.000256 2048 0.081 3072 46464 17.3352 8.88627 371.284 261.865 659.505 659.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 449.5 0.000256 2048 0.081 3072 46080 17.3306 8.89014 238.692 262.182 527.23 527.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 449.5 0.000256 2048 0.081 3072 46144 17.3515 8.86966 365.257 261.296 652.914 653.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 449.5 0.000256 2048 0.081 3072 45696 17.2352 8.82355 231.531 259.998 517.724 517.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 449.5 0.000256 2048 0.081 3072 45696 17.3189 8.83507 191.618 260.333 478.246 478.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 449.5 0.000256 2048 0.081 3072 46080 17.2892 8.85555 359.961 261.188 647.433 647.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 449.5 0.000256 2048 0.081 3072 46080 17.2841 8.86659 241.235 261.457 528.98 529.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 449.5 0.000256 2048 0.081 3072 44544 17.323 8.82403 194.229 260.462 480.98 481.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 449.5 0.000256 2048 0.081 3072 46080 17.3711 8.87238 529.063 261.42 816.871 816.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 449.5 0.000256 2048 0.081 3072 44928 17.3198 8.83363 326.722 260.09 613.106 613.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 449.5 0.000256 2048 0.081 3072 44928 17.383 9.00301 271.756 260.301 558.578 558.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 449.5 0.000256 2048 0.081 3072 46080 17.3032 8.85917 492.784 261.477 780.567 780.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 449.5 0.000256 2048 0.081 3072 46080 17.2824 8.86269 333.993 261.695 621.967 622.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 449.5 0.000256 2048 0.081 3072 44160 17.229 8.80304 268.632 258.28 553.076 553.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 449.5 0.000256 2048 0.081 3072 46080 17.3314 8.87962 466.496 262.237 755.079 755.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 449.5 0.000256 2048 0.081 3072 44544 17.3258 8.84432 293.838 260.249 580.391 580.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 449.5 0.000256 2048 0.081 3072 43776 17.4134 8.82317 251.992 260.471 538.837 538.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 449.5 0.000256 2048 0.081 3072 45600 17.3532 8.83821 455.525 260.268 742.123 742.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 449.5 0.000256 2048 0.081 3072 44800 17.238 8.7832 309.669 258.109 593.939 594.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 449.5 0.000256 2048 0.081 3072 43200 17.3944 8.81856 250.983 258.633 535.961 536.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 449.5 0.000256 2048 0.081 3072 45696 17.2497 8.82931 441.85 260.188 728.256 728.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 449.5 0.000256 2048 0.081 3072 44800 17.2947 8.84736 303.032 260.262 589.579 589.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 449.5 0.000256 2048 0.081 3072 45696 17.273 8.86989 256.991 260.785 544.058 544.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 449.5 0.000256 2048 0.081 3072 46080 28.9617 8.85728 436.381 260.482 734.821 734.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 449.5 0.000256 2048 0.081 3072 44160 17.2218 8.76749 300.92 258.278 585.325 585.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 449.5 0.000256 2048 0.081 3072 43200 17.2128 8.76509 246.968 256.068 529.147 529.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 449.5 0.000256 2048 0.081 3072 46080 17.3063 8.86912 440.803 261.599 728.716 728.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 449.5 0.000256 2048 0.081 3072 45056 17.2135 8.8065 293.333 259.205 578.689 578.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 449.5 0.000256 2048 0.081 3072 43008 17.205 8.69843 253.183 256.648 535.872 535.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 449.5 0.000256 2048 0.081 3080 46592 17.2896 8.89632 341.944 261.822 630.091 630.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 449.5 0.000256 2048 0.081 3080 46080 17.2767 8.86989 218.486 261.464 506.235 506.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 449.5 0.000256 2048 0.081 3080 46720 17.3743 8.92435 391.863 262.032 680.328 680.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 449.5 0.000256 2048 0.081 3080 46080 17.2967 8.88954 247.36 261.221 534.903 535.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 449.5 0.000256 2048 0.081 3080 46080 17.2997 8.83936 204.269 260.537 491.081 491.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 449.5 0.000256 2048 0.081 3080 46464 17.3245 8.88294 357.993 261.925 646.266 646.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 449.5 0.000256 2048 0.081 3080 46080 17.3119 8.87158 234.7 262.236 523.261 523.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 449.5 0.000256 2048 0.081 3080 44928 17.3166 8.85626 188.074 260.302 474.685 474.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 449.5 0.000256 2048 0.081 3080 46144 17.3577 9.00541 511.211 263.604 801.313 801.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 449.5 0.000256 2048 0.081 3080 45696 17.2318 8.82454 318.953 260.217 605.361 605.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 449.5 0.000256 2048 0.081 3080 45696 17.3035 8.83811 260.289 260.395 546.959 547.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 449.5 0.000256 2048 0.081 3080 46080 17.2843 8.86784 473.695 261.238 761.221 761.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 449.5 0.000256 2048 0.081 3080 46080 17.314 8.91699 299.376 261.676 587.42 587.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 449.5 0.000256 2048 0.081 3080 44544 17.3248 8.84326 236.017 260.252 522.569 522.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 449.5 0.000256 2048 0.081 3080 46080 17.3646 8.88627 489.204 261.653 777.246 777.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 449.5 0.000256 2048 0.081 3080 44928 17.3199 8.82461 312.524 260.02 598.829 598.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 449.5 0.000256 2048 0.081 3080 44928 17.3691 8.87088 274.781 260.276 561.437 561.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 449.5 0.000256 2048 0.081 3080 43776 17.3899 8.82278 238.658 260.627 525.631 525.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 449.5 0.000256 2048 0.081 3080 46080 17.3115 8.94384 459.116 261.507 747.015 747.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 449.5 0.000256 2048 0.081 3080 46080 17.3034 8.86403 312.035 261.72 600.061 600.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 449.5 0.000256 2048 0.081 3080 44160 17.2362 8.76474 253.046 258.323 537.505 537.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 449.5 0.000256 2048 0.081 3080 46080 17.3355 8.8824 260.24 262.186 548.784 548.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 449.5 0.000256 2048 0.081 3080 46080 17.3347 8.87882 432.574 262.186 721.111 721.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 449.5 0.000256 2048 0.081 3080 44544 17.3238 8.81802 298.192 260.458 584.931 585.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 449.5 0.000256 2048 0.081 3080 43776 17.4019 8.82483 244.223 260.702 531.287 531.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 449.5 0.000256 2048 0.081 3080 43008 17.2091 8.68992 224.672 256.801 507.503 507.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 449.5 0.000256 2048 0.081 3080 45600 17.3391 8.85555 443.156 260.264 729.753 729.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 449.5 0.000256 2048 0.081 3080 44800 17.2238 8.81568 298.47 258.388 583.034 583.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 449.5 0.000256 2048 0.081 3080 43200 17.4019 8.78515 251.121 258.661 536.102 536.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 449.5 0.000256 2048 0.081 3080 44800 17.2349 8.77606 238.988 258.749 523.88 523.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 449.5 0.000256 2048 0.081 3072 46592 17.2855 8.87216 372.029 261.846 660.173 660.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 449.5 0.000256 2048 0.081 3072 46080 17.2841 9.00701 240.608 261.459 528.498 528.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 449.5 0.000256 2048 0.081 3072 46080 17.324 8.88822 197.214 262.263 485.825 485.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 449.5 0.000256 2048 0.081 3072 46720 17.3767 8.91939 359.079 262.072 647.583 647.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 449.5 0.000256 2048 0.081 3072 46080 17.2854 8.88394 234.69 261.288 522.282 522.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 449.5 0.000256 2048 0.081 3072 46080 17.3084 8.84163 193.654 260.766 480.708 480.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 449.5 0.000256 2048 0.081 3072 46464 17.3288 8.88618 500.491 262.077 788.918 789.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 449.5 0.000256 2048 0.081 3072 46080 17.339 8.87133 312.878 262.006 601.228 601.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 449.5 0.000256 2048 0.081 3072 44928 17.3035 8.82483 247.066 260.277 533.608 533.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 449.5 0.000256 2048 0.081 3072 44544 17.3292 8.83658 208.317 260.214 494.839 494.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 449.5 0.000256 2048 0.081 3072 46144 17.3409 8.8656 461.591 261.048 748.985 749.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 449.5 0.000256 2048 0.081 3072 45696 17.2319 8.83331 288.977 260.244 575.422 575.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 449.5 0.000256 2048 0.081 3072 45696 17.3004 8.83098 238.055 260.086 524.408 524.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 449.5 0.000256 2048 0.081 3072 44800 17.2874 8.82074 210.902 260.489 497.635 497.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 449.5 0.000256 2048 0.081 3072 46080 17.2828 8.8727 439.103 261.25 726.643 726.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 449.5 0.000256 2048 0.081 3072 46080 17.2962 8.86989 282.656 261.663 570.621 570.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 449.5 0.000256 2048 0.081 3072 44544 17.328 8.81869 227.799 260.252 514.334 514.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 449.5 0.000256 2048 0.081 3072 45056 17.223 8.79514 204.857 259.202 490.213 490.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 449.5 0.000256 2048 0.081 3072 46080 17.3726 8.88067 436.165 261.632 724.189 724.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 449.5 0.000256 2048 0.081 3072 44928 17.3152 8.8272 299.422 260.086 585.787 585.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 449.5 0.000256 2048 0.081 3072 44928 17.3722 8.87354 254.724 260.469 541.573 541.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 449.5 0.000256 2048 0.081 3072 43776 17.4055 8.8392 246.72 260.719 533.82 533.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 449.5 0.000256 2048 0.081 3072 46080 17.3076 8.87072 435.041 261.328 722.683 722.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 449.5 0.000256 2048 0.081 3072 46080 17.299 8.87405 310.299 261.75 598.364 598.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 449.5 0.000256 2048 0.081 3072 44160 17.221 8.7905 250.099 258.324 534.578 534.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 449.5 0.000256 2048 0.081 3072 46080 17.3363 8.9056 242.365 261.932 530.676 530.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 449.5 0.000256 2048 0.081 3100 46848 17.2546 8.90061 391.163 262.065 679.515 679.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 449.5 0.000256 2048 0.081 3100 46592 17.2478 8.87808 250.306 261.185 537.75 537.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 449.5 0.000256 2048 0.081 3100 46848 17.2648 8.88573 208.627 262.24 497.153 497.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 449.5 0.000256 2048 0.081 3100 46720 17.3658 8.9041 363.581 262.046 652.035 652.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 449.5 0.000256 2048 0.081 3100 46080 17.2907 8.86579 233.359 261.509 521.159 521.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 449.5 0.000256 2048 0.081 3100 46080 17.3019 8.84122 194.856 260.468 481.601 481.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 449.5 0.000256 2048 0.081 3100 46080 17.2875 8.88627 168.565 261.501 456.377 456.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 449.5 0.000256 2048 0.081 3100 46848 17.2856 8.89037 499.973 261.884 788.169 788.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 449.5 0.000256 2048 0.081 3100 46848 17.2653 8.95603 311.774 262.233 600.366 600.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 449.5 0.000256 2048 0.081 3100 46080 17.2034 8.83366 250.276 260.084 536.538 536.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 449.5 0.000256 2048 0.081 3100 46080 17.2199 8.84205 213.933 260.434 500.565 500.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 449.5 0.000256 2048 0.081 3100 46592 17.3197 8.8657 454.671 261.05 742.042 742.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 449.5 0.000256 2048 0.081 3100 45696 17.237 8.82269 284.703 260.002 570.9 571.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 449.5 0.000256 2048 0.081 3100 45696 17.3036 8.88198 235.175 260.15 521.644 521.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 449.5 0.000256 2048 0.081 3100 44800 17.2893 8.82835 206.74 260.288 493.283 493.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 449.5 0.000256 2048 0.081 3100 46592 17.2507 8.86029 446.746 261.5 734.499 734.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 449.5 0.000256 2048 0.081 3100 46080 17.2996 8.85824 288.953 261.453 576.708 576.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 449.5 0.000256 2048 0.081 3100 46080 17.2209 8.82074 242.116 260.431 528.724 528.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 449.5 0.000256 2048 0.081 3100 45056 17.2255 8.79779 209.452 259.23 494.844 494.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 449.5 0.000256 2048 0.081 3100 46656 17.316 8.87757 465.929 261.626 753.893 754.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 449.5 0.000256 2048 0.081 3100 46080 17.2131 8.83152 328.058 260.258 614.495 614.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 449.5 0.000256 2048 0.081 3100 44928 17.3697 8.8577 263.741 260.522 550.628 550.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 449.5 0.000256 2048 0.081 3100 46080 17.2145 8.84877 257.379 260.688 544.265 544.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 449.5 0.000256 2048 0.081 3100 43200 17.2198 8.69126 224.99 256.249 507.283 507.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 449.5 0.000256 2048 0.081 3100 46080 17.3007 8.86413 443.853 261.258 731.414 731.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 449.5 0.000256 2048 0.081 3100 46080 17.2908 8.88026 307.9 261.458 595.661 595.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 449.5 0.000256 2048 0.081 3100 44160 17.2296 8.7713 252.465 258.478 537.079 537.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 449.5 0.000256 2048 0.081 3100 46080 17.3273 8.89475 244.468 262.177 533.004 533.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 449.5 0.000256 2048 0.081 3100 44800 17.2233 8.78419 228.134 258.904 513.18 513.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 449.5 0.000256 2048 0.081 3060 46592 17.2925 8.87603 354.65 261.85 642.802 642.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 449.5 0.000256 2048 0.081 3060 46080 17.2848 8.84531 232.732 261.427 520.43 520.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 449.5 0.000256 2048 0.081 3060 46080 17.3299 8.87674 190.587 262.018 478.95 479.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 449.5 0.000256 2048 0.081 3060 46080 17.2959 8.87302 164.64 261.63 452.574 452.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 449.5 0.000256 2048 0.081 3060 46720 17.3678 8.90749 493.922 262.043 782.376 782.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 449.5 0.000256 2048 0.081 3060 46080 17.2913 8.89232 303.513 261.22 591.053 591.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 449.5 0.000256 2048 0.081 3060 46080 17.3121 8.84368 247.749 260.533 534.579 534.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 449.5 0.000256 2048 0.081 3060 46080 17.2959 8.85638 211.809 261.749 499.847 499.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 449.5 0.000256 2048 0.081 3060 46464 17.328 8.89661 449.255 262.105 737.719 737.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 449.5 0.000256 2048 0.081 3060 46080 17.3404 8.86989 282.567 262.016 570.931 571.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 449.5 0.000256 2048 0.081 3060 44928 17.3113 8.82666 227.42 260.328 514.021 514.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 449.5 0.000256 2048 0.081 3060 44544 17.3338 8.86406 201.502 260.463 488.297 488.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 449.5 0.000256 2048 0.081 3060 44160 17.24 8.77568 175.324 258.29 459.769 459.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 449.5 0.000256 2048 0.081 3060 46144 17.3508 8.86784 427.433 261.044 714.839 714.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 449.5 0.000256 2048 0.081 3060 45696 17.2339 8.81254 269.884 259.938 556.002 556.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 449.5 0.000256 2048 0.081 3060 45696 17.3124 8.8311 226.666 260.388 513.333 513.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 449.5 0.000256 2048 0.081 3060 44800 17.2966 8.83802 194.969 260.296 481.534 481.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 449.5 0.000256 2048 0.081 3060 44800 17.3127 8.80845 174.617 259.289 460.159 460.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 449.5 0.000256 2048 0.081 3060 46080 17.2879 8.9047 396.541 261.282 684.153 684.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 449.5 0.000256 2048 0.081 3060 46080 17.3026 8.87034 270.084 261.636 558.03 558.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 449.5 0.000256 2048 0.081 3060 44544 17.3294 8.81869 216.701 260.463 503.448 503.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 449.5 0.000256 2048 0.081 3060 45056 17.2172 8.87142 201.106 259.012 486.346 486.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 449.5 0.000256 2048 0.081 3060 46080 17.3387 8.88445 189.173 261.924 477.458 477.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 449.5 0.000256 2048 0.081 3072 46592 17.2751 8.88451 350.825 261.846 638.971 639.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 449.5 0.000256 2048 0.081 3072 46080 17.268 8.85187 225.139 261.46 512.858 512.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 449.5 0.000256 2048 0.081 3072 46080 17.3317 8.87194 185.864 262.051 474.256 474.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 449.5 0.000256 2048 0.081 3072 46080 17.2934 8.86502 161.838 261.628 449.758 449.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 449.5 0.000256 2048 0.081 3072 46720 17.3723 8.91917 476.869 262.032 765.332 765.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 449.5 0.000256 2048 0.081 3072 46080 17.2978 8.86698 288.743 261.535 576.576 576.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 449.5 0.000256 2048 0.081 3072 46080 17.3086 8.848 238.268 260.755 525.312 525.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 449.5 0.000256 2048 0.081 3072 46080 17.2914 8.90362 205.919 261.536 493.787 493.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 449.5 0.000256 2048 0.081 3072 44800 17.2336 8.78989 182.844 258.332 467.339 467.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 449.5 0.000256 2048 0.081 3072 46464 17.3326 8.88429 435.367 261.898 723.618 723.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 449.5 0.000256 2048 0.081 3072 46080 17.3298 8.87398 272.427 262.291 561.058 561.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 449.5 0.000256 2048 0.081 3072 44928 17.3172 8.83078 217.896 260.301 504.482 504.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 449.5 0.000256 2048 0.081 3072 44544 17.3211 8.82118 192.89 260.43 479.597 479.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 449.5 0.000256 2048 0.081 3072 44160 17.2362 8.82829 168.54 258.528 453.27 453.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 449.5 0.000256 2048 0.081 3072 46144 17.3411 8.93597 408.395 261.268 696.082 696.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 449.5 0.000256 2048 0.081 3072 45696 17.2441 8.82278 256.969 260.035 543.206 543.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 449.5 0.000256 2048 0.081 3072 45696 17.3076 8.83293 217.925 260.342 504.539 504.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 449.5 0.000256 2048 0.081 3072 44800 17.2946 8.83754 189.062 260.268 475.601 475.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 449.5 0.000256 2048 0.081 3072 44800 17.3 8.80586 167.002 259.248 452.492 452.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 449.5 0.000256 2048 0.081 3072 46080 17.292 8.8657 396.34 261.492 684.129 684.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 449.5 0.000256 2048 0.081 3072 46080 17.2978 8.91968 263.104 261.661 551.119 551.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 449.5 0.000256 2048 0.081 3072 44544 17.3235 8.82278 212.837 260.21 499.337 499.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 449.5 0.000256 2048 0.081 3072 45056 17.235 8.79821 194.069 259.224 479.461 479.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 449.5 0.000256 2048 0.081 3072 46080 17.3444 8.87658 183.379 262.149 471.882 471.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 449.5 0.000256 2048 0.081 3072 43008 17.2011 8.6999 162.557 256.821 445.413 445.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 449.5 0.000256 2048 0.081 3072 44416 17.5286 8.8952 337.9 262.226 626.683 626.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 449.5 0.000256 2048 0.081 3072 44288 17.5208 8.94771 379.039 262.088 667.737 667.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 449.5 0.000256 2048 0.081 3072 44032 17.5063 8.88422 245.909 261.24 533.684 533.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 449.5 0.000256 2048 0.081 3072 43776 17.5537 8.87136 200.03 262.21 488.802 488.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 449.5 0.000256 2048 0.081 3072 44032 17.5082 8.8577 180.438 261.41 468.352 468.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 449.5 0.000256 2048 0.081 3072 43520 17.5558 8.87382 162.26 261.453 450.281 450.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 449.5 0.000256 2048 0.081 3072 43008 17.498 8.82304 150.457 260.196 437.111 437.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 449.5 0.000256 2048 0.081 3072 43008 17.4815 8.83645 141.647 260.551 428.656 428.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 449.5 0.000256 2048 0.081 3072 43008 17.383 8.84986 135.326 259.182 420.877 420.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 449.5 0.000256 2048 0.081 3060 44800 17.2924 8.82934 133.809 260.516 420.58 420.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 449.5 0.000256 2048 0.081 3072 44800 17.3018 8.82483 131.326 260.308 417.89 418.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 449.5 0.000256 2048 0.081 3100 44800 17.3151 8.82554 137.047 259.493 422.814 422.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 449.5 0.000256 2048 0.081 3072 44800 17.2996 8.82102 135.205 259.246 420.712 420.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 449.5 0.000256 2048 0.081 3072 46080 17.2878 8.85997 156.201 261.632 444.119 444.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 449.5 0.000256 2048 0.081 3072 42240 17.4478 8.78483 218.221 259.173 503.764 503.875
