{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498034344508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498034344509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 11:39:04 2017 " "Processing started: Wed Jun 21 11:39:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498034344509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498034344509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ceas -c ceas " "Command: quartus_map --read_settings_files=on --write_settings_files=off ceas -c ceas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498034344510 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1498034344760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "/home/student/proiect/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498034344865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498034344865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primary_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file primary_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 primary_clock " "Found entity 1: primary_clock" {  } { { "primary_clock.v" "" { Text "/home/student/proiect/primary_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498034344868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498034344868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498034344870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498034344870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smart_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file smart_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 smart_clock " "Found entity 1: smart_clock" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498034344871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498034344871 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/controller.v " "Can't analyze file -- file output_files/controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1498034344872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1498034344943 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wvalue_i top.v(43) " "Verilog HDL Always Construct warning at top.v(43): variable \"wvalue_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498034344945 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wvalue_i top.v(50) " "Verilog HDL Always Construct warning at top.v(50): variable \"wvalue_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498034344945 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wvalue_i top.v(57) " "Verilog HDL Always Construct warning at top.v(57): variable \"wvalue_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wvalue_i top.v(64) " "Verilog HDL Always Construct warning at top.v(64): variable \"wvalue_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_clk_4_value top.v(35) " "Verilog HDL Always Construct warning at top.v(35): inferring latch(es) for variable \"s_clk_4_value\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_clk_3_value top.v(35) " "Verilog HDL Always Construct warning at top.v(35): inferring latch(es) for variable \"s_clk_3_value\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_clk_2_value top.v(35) " "Verilog HDL Always Construct warning at top.v(35): inferring latch(es) for variable \"s_clk_2_value\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_clk_1_value top.v(35) " "Verilog HDL Always Construct warning at top.v(35): inferring latch(es) for variable \"s_clk_1_value\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_1_value\[0\] top.v(68) " "Inferred latch for \"s_clk_1_value\[0\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_1_value\[1\] top.v(68) " "Inferred latch for \"s_clk_1_value\[1\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_1_value\[2\] top.v(68) " "Inferred latch for \"s_clk_1_value\[2\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_1_value\[3\] top.v(68) " "Inferred latch for \"s_clk_1_value\[3\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_2_value\[0\] top.v(68) " "Inferred latch for \"s_clk_2_value\[0\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_2_value\[1\] top.v(68) " "Inferred latch for \"s_clk_2_value\[1\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_2_value\[2\] top.v(68) " "Inferred latch for \"s_clk_2_value\[2\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_2_value\[3\] top.v(68) " "Inferred latch for \"s_clk_2_value\[3\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_3_value\[0\] top.v(68) " "Inferred latch for \"s_clk_3_value\[0\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_3_value\[1\] top.v(68) " "Inferred latch for \"s_clk_3_value\[1\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_3_value\[2\] top.v(68) " "Inferred latch for \"s_clk_3_value\[2\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_3_value\[3\] top.v(68) " "Inferred latch for \"s_clk_3_value\[3\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_4_value\[0\] top.v(68) " "Inferred latch for \"s_clk_4_value\[0\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_4_value\[1\] top.v(68) " "Inferred latch for \"s_clk_4_value\[1\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_4_value\[2\] top.v(68) " "Inferred latch for \"s_clk_4_value\[2\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_clk_4_value\[3\] top.v(68) " "Inferred latch for \"s_clk_4_value\[3\]\" at top.v(68)" {  } { { "top.v" "" { Text "/home/student/proiect/top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498034344946 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/home/student/proiect/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498034344951 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1498034344951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctrl " "Elaborating entity \"controller\" for hierarchy \"controller:ctrl\"" {  } { { "top.v" "ctrl" { Text "/home/student/proiect/top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498034344952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "primary_clock primary_clock:m_clock " "Elaborating entity \"primary_clock\" for hierarchy \"primary_clock:m_clock\"" {  } { { "top.v" "m_clock" { Text "/home/student/proiect/top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498034344954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smart_clock smart_clock:s_clock_1 " "Elaborating entity \"smart_clock\" for hierarchy \"smart_clock:s_clock_1\"" {  } { { "top.v" "s_clock_1" { Text "/home/student/proiect/top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498034344955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smart_clock.v(25) " "Verilog HDL assignment warning at smart_clock.v(25): truncated value with size 32 to match size of target (4)" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498034344955 "|top|smart_clock:s_clock_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smart_clock.v(33) " "Verilog HDL assignment warning at smart_clock.v(33): truncated value with size 32 to match size of target (4)" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1498034344955 "|top|smart_clock:s_clock_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:dec_1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:dec_1\"" {  } { { "top.v" "dec_1" { Text "/home/student/proiect/top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498034344956 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1498034345759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1498034345886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498034345886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1498034345974 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1498034345974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1498034345974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1498034345974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498034345982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 11:39:05 2017 " "Processing ended: Wed Jun 21 11:39:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498034345982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498034345982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498034345982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498034345982 ""}
