{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727561924627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727561924627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 17:18:44 2024 " "Processing started: Sat Sep 28 17:18:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727561924627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561924627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off v2t_computer -c v2t_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off v2t_computer -c v2t_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561924627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727561924906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727561924906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "verilog/clk_divider.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/5/hackcomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/5/hackcomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 HackComputer " "Found entity 1: HackComputer" {  } { { "verilog/5/HackComputer.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/HackComputer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/5/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/5/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "verilog/5/CPU.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/5/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/4/rom_small.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/4/rom_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_small " "Found entity 1: ROM_small" {  } { { "verilog/4/ROM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/4/ROM_small.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/3/register.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/3/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "verilog/3/Register.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930301 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  RAM_small.v(39) " "Verilog HDL syntax error at RAM_small.v(39) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "verilog/3/RAM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/RAM_small.v" 39 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1727561930302 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM_small.v(22) " "Verilog HDL information at RAM_small.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/3/RAM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/RAM_small.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727561930303 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RAM_small RAM_small.v(1) " "Ignored design unit \"RAM_small\" at RAM_small.v(1) due to previous errors" {  } { { "verilog/3/RAM_small.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/RAM_small.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1727561930303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/3/ram_small.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog/3/ram_small.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/3/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/3/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "verilog/3/PC.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/3/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/inc16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/inc16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "verilog/2/Inc16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/Inc16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "verilog/2/HalfAdder.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "verilog/2/FullAdder.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "verilog/2/ALU.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/2/add16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/2/add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "verilog/2/Add16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/2/Add16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/or16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/or16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "verilog/1/Or16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Or16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/or8way.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/or8way.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "verilog/1/Or8Way.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Or8Way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/not16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/not16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "verilog/1/Not16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Not16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux16way.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux16way.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16Way " "Found entity 1: Mux16Way" {  } { { "verilog/1/Mux16Way.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux16Way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "verilog/1/Mux16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux8way16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux8way16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "verilog/1/Mux8Way16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux8Way16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux4way16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux4way16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "verilog/1/Mux4Way16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux4Way16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930317 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux verilog/1/Mux.v " "Entity \"Mux\" obtained from \"verilog/1/Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "verilog/1/Mux.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1727561930317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "verilog/1/Mux.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/dmux8way.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/dmux8way.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "verilog/1/DMux8Way.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/DMux8Way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/dmux4way.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/dmux4way.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "verilog/1/DMux4Way.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/DMux4Way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/dmux.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/dmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMux " "Found entity 1: DMux" {  } { { "verilog/1/DMux.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/DMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/1/and16.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/1/and16.v" { { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "verilog/1/And16.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/1/And16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga/hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga/hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "verilog/VGA/hvsync_generator.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/VGA/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/v2t_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/v2t_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 v2t_computer " "Found entity 1: v2t_computer" {  } { { "verilog/v2t_computer.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/v2t_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/keyboard/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/keyboard/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "verilog/Keyboard/Keyboard.v" "" { Text "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/verilog/Keyboard/Keyboard.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727561930327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/output_files/v2t_computer.map.smsg " "Generated suppressed messages file C:/Users/cjmik/OneDrive/Documents/GitHub/verilog2tetris/output_files/v2t_computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930337 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727561930381 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 28 17:18:50 2024 " "Processing ended: Sat Sep 28 17:18:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727561930381 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727561930381 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727561930381 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930381 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727561930954 ""}
