Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May 22 15:05:43 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.125    -5714.324                   1732                15317        0.037        0.000                      0                15317        1.845        0.000                       0                  5626  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -8.125    -5085.041                   1337                10704        0.037        0.000                      0                10704        3.020        0.000                       0                  4038  
clk_fpga_0                                             0.684        0.000                      0                 4186        0.042        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -3.401    -1355.959                   1046                 1566        0.144        0.000                      0                 1566  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  4.078        0.000                      0                    4        0.322        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :         1337  Failing Endpoints,  Worst Slack       -8.125ns,  Total Violation    -5085.040ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.125ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.975ns  (logic 8.110ns (50.767%)  route 7.865ns (49.233%))
  Logic Levels:           33  (CARRY4=25 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 12.387 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X32Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.948     6.291    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.153     6.444 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316/O
                         net (fo=2, routed)           0.514     6.958    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316_n_0
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.331     7.289 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320/O
                         net (fo=1, routed)           0.000     7.289    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.884 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_255/O[0]
                         net (fo=1, routed)           0.700     8.584    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__3[-44]
    SLICE_X31Y51         LUT2 (Prop_lut2_I1_O)        0.295     8.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183/O
                         net (fo=1, routed)           0.000     8.879    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.429 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.429    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.543    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.657    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95/O[0]
                         net (fo=2, routed)           0.865    10.744    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.299    11.043 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108/O
                         net (fo=1, routed)           0.000    11.043    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.593 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.593    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.707 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.707    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.821    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.935    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.049    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.163    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.277    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.391 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.391    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.505 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.505    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.619    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.733    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_121/CO[3]
                         net (fo=1, routed)           0.000    12.847    system_i/biquadFilter/biquadFilter_0/inst/arg_i_121_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.069 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_115/O[0]
                         net (fo=2, routed)           0.961    14.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_115_n_7
    SLICE_X27Y62         LUT2 (Prop_lut2_I0_O)        0.299    14.329 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_119/O
                         net (fo=1, routed)           0.000    14.329    system_i/biquadFilter/biquadFilter_0/inst/arg_i_119_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.861 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.861    system_i/biquadFilter/biquadFilter_0/inst/arg_i_65_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.975    system_i/biquadFilter/biquadFilter_0/inst/arg_i_60_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.089    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.423 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/O[1]
                         net (fo=1, routed)           0.632    16.055    system_i/biquadFilter/biquadFilter_0/inst/resize[128]
    SLICE_X30Y65         LUT2 (Prop_lut2_I1_O)        0.303    16.358 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_53/O
                         net (fo=1, routed)           0.000    16.358    system_i/biquadFilter/biquadFilter_0/inst/arg_i_53_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.891 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.891    system_i/biquadFilter/biquadFilter_0/inst/arg_i_27_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.130 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/O[2]
                         net (fo=4, routed)           1.158    18.288    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.301    18.589 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=99, routed)          1.615    20.204    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.328 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_replica/O
                         net (fo=2, routed)           0.472    20.800    system_i/biquadFilter/biquadFilter_0/inst/resize__0[15]_repN
    SLICE_X33Y76         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.475    12.387    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X33Y76         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_2/C
                         clock pessimism              0.363    12.750    
                         clock uncertainty           -0.035    12.715    
    SLICE_X33Y76         FDRE (Setup_fdre_C_D)       -0.040    12.675    system_i/biquadFilter/biquadFilter_0/inst/arg_i_17_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -20.800    
  -------------------------------------------------------------------
                         slack                                 -8.125    

Slack (VIOLATED) :        -8.112ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_10_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.938ns  (logic 8.110ns (50.886%)  route 7.828ns (49.114%))
  Logic Levels:           33  (CARRY4=25 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 12.390 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X32Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.948     6.291    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.153     6.444 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316/O
                         net (fo=2, routed)           0.514     6.958    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316_n_0
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.331     7.289 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320/O
                         net (fo=1, routed)           0.000     7.289    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.884 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_255/O[0]
                         net (fo=1, routed)           0.700     8.584    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__3[-44]
    SLICE_X31Y51         LUT2 (Prop_lut2_I1_O)        0.295     8.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183/O
                         net (fo=1, routed)           0.000     8.879    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.429 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.429    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.543    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.657    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95/O[0]
                         net (fo=2, routed)           0.865    10.744    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.299    11.043 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108/O
                         net (fo=1, routed)           0.000    11.043    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.593 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.593    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.707 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.707    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.821    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.935    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.049    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.163    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.277    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.391 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.391    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.505 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.505    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.619    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.733    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_121/CO[3]
                         net (fo=1, routed)           0.000    12.847    system_i/biquadFilter/biquadFilter_0/inst/arg_i_121_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.069 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_115/O[0]
                         net (fo=2, routed)           0.961    14.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_115_n_7
    SLICE_X27Y62         LUT2 (Prop_lut2_I0_O)        0.299    14.329 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_119/O
                         net (fo=1, routed)           0.000    14.329    system_i/biquadFilter/biquadFilter_0/inst/arg_i_119_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.861 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.861    system_i/biquadFilter/biquadFilter_0/inst/arg_i_65_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.975    system_i/biquadFilter/biquadFilter_0/inst/arg_i_60_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.089    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.423 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/O[1]
                         net (fo=1, routed)           0.632    16.055    system_i/biquadFilter/biquadFilter_0/inst/resize[128]
    SLICE_X30Y65         LUT2 (Prop_lut2_I1_O)        0.303    16.358 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_53/O
                         net (fo=1, routed)           0.000    16.358    system_i/biquadFilter/biquadFilter_0/inst/arg_i_53_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.891 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.891    system_i/biquadFilter/biquadFilter_0/inst/arg_i_27_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.130 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/O[2]
                         net (fo=4, routed)           1.158    18.288    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.301    18.589 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=99, routed)          1.488    20.076    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.124    20.200 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_10/O
                         net (fo=5, routed)           0.562    20.763    system_i/biquadFilter/biquadFilter_0/inst/resize__0[2]
    SLICE_X35Y71         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_10_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.478    12.390    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X35Y71         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_10_psdsp/C
                         clock pessimism              0.363    12.753    
                         clock uncertainty           -0.035    12.718    
    SLICE_X35Y71         FDRE (Setup_fdre_C_D)       -0.067    12.651    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_10_psdsp
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                         -20.763    
  -------------------------------------------------------------------
                         slack                                 -8.112    

Slack (VIOLATED) :        -8.081ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_7_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.960ns  (logic 8.110ns (50.815%)  route 7.850ns (49.185%))
  Logic Levels:           33  (CARRY4=25 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 12.389 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X32Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.948     6.291    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.153     6.444 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316/O
                         net (fo=2, routed)           0.514     6.958    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316_n_0
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.331     7.289 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320/O
                         net (fo=1, routed)           0.000     7.289    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.884 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_255/O[0]
                         net (fo=1, routed)           0.700     8.584    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__3[-44]
    SLICE_X31Y51         LUT2 (Prop_lut2_I1_O)        0.295     8.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183/O
                         net (fo=1, routed)           0.000     8.879    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.429 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.429    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.543    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.657    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95/O[0]
                         net (fo=2, routed)           0.865    10.744    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.299    11.043 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108/O
                         net (fo=1, routed)           0.000    11.043    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.593 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.593    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.707 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.707    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.821    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.935    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.049    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.163    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.277    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.391 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.391    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.505 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.505    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.619    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.733    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_121/CO[3]
                         net (fo=1, routed)           0.000    12.847    system_i/biquadFilter/biquadFilter_0/inst/arg_i_121_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.069 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_115/O[0]
                         net (fo=2, routed)           0.961    14.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_115_n_7
    SLICE_X27Y62         LUT2 (Prop_lut2_I0_O)        0.299    14.329 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_119/O
                         net (fo=1, routed)           0.000    14.329    system_i/biquadFilter/biquadFilter_0/inst/arg_i_119_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.861 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.861    system_i/biquadFilter/biquadFilter_0/inst/arg_i_65_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.975    system_i/biquadFilter/biquadFilter_0/inst/arg_i_60_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.089    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.423 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/O[1]
                         net (fo=1, routed)           0.632    16.055    system_i/biquadFilter/biquadFilter_0/inst/resize[128]
    SLICE_X30Y65         LUT2 (Prop_lut2_I1_O)        0.303    16.358 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_53/O
                         net (fo=1, routed)           0.000    16.358    system_i/biquadFilter/biquadFilter_0/inst/arg_i_53_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.891 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.891    system_i/biquadFilter/biquadFilter_0/inst/arg_i_27_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.130 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/O[2]
                         net (fo=4, routed)           1.158    18.288    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.301    18.589 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=99, routed)          1.579    20.168    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    20.292 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_7/O
                         net (fo=5, routed)           0.493    20.785    system_i/biquadFilter/biquadFilter_0/inst/resize__0[25]
    SLICE_X30Y78         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_7_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.477    12.389    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X30Y78         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_7_psdsp_2/C
                         clock pessimism              0.363    12.752    
                         clock uncertainty           -0.035    12.717    
    SLICE_X30Y78         FDRE (Setup_fdre_C_D)       -0.013    12.704    system_i/biquadFilter/biquadFilter_0/inst/arg_i_7_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -20.785    
  -------------------------------------------------------------------
                         slack                                 -8.081    

Slack (VIOLATED) :        -8.059ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.907ns  (logic 8.110ns (50.985%)  route 7.797ns (49.015%))
  Logic Levels:           33  (CARRY4=25 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 12.390 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X32Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.948     6.291    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.153     6.444 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316/O
                         net (fo=2, routed)           0.514     6.958    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316_n_0
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.331     7.289 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320/O
                         net (fo=1, routed)           0.000     7.289    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.884 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_255/O[0]
                         net (fo=1, routed)           0.700     8.584    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__3[-44]
    SLICE_X31Y51         LUT2 (Prop_lut2_I1_O)        0.295     8.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183/O
                         net (fo=1, routed)           0.000     8.879    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.429 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.429    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.543    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.657    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95/O[0]
                         net (fo=2, routed)           0.865    10.744    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.299    11.043 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108/O
                         net (fo=1, routed)           0.000    11.043    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.593 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.593    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.707 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.707    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.821    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.935    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.049    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.163    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.277    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.391 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.391    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.505 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.505    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.619    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.733    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_121/CO[3]
                         net (fo=1, routed)           0.000    12.847    system_i/biquadFilter/biquadFilter_0/inst/arg_i_121_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.069 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_115/O[0]
                         net (fo=2, routed)           0.961    14.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_115_n_7
    SLICE_X27Y62         LUT2 (Prop_lut2_I0_O)        0.299    14.329 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_119/O
                         net (fo=1, routed)           0.000    14.329    system_i/biquadFilter/biquadFilter_0/inst/arg_i_119_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.861 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.861    system_i/biquadFilter/biquadFilter_0/inst/arg_i_65_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.975    system_i/biquadFilter/biquadFilter_0/inst/arg_i_60_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.089    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.423 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/O[1]
                         net (fo=1, routed)           0.632    16.055    system_i/biquadFilter/biquadFilter_0/inst/resize[128]
    SLICE_X30Y65         LUT2 (Prop_lut2_I1_O)        0.303    16.358 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_53/O
                         net (fo=1, routed)           0.000    16.358    system_i/biquadFilter/biquadFilter_0/inst/arg_i_53_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.891 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.891    system_i/biquadFilter/biquadFilter_0/inst/arg_i_27_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.130 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/O[2]
                         net (fo=4, routed)           1.158    18.288    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.301    18.589 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=99, routed)          1.414    20.003    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.124    20.127 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=5, routed)           0.605    20.732    system_i/biquadFilter/biquadFilter_0/inst/resize__0[14]
    SLICE_X34Y71         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.478    12.390    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X34Y71         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_psdsp_1/C
                         clock pessimism              0.363    12.753    
                         clock uncertainty           -0.035    12.718    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)       -0.045    12.673    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -20.732    
  -------------------------------------------------------------------
                         slack                                 -8.059    

Slack (VIOLATED) :        -8.059ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_10_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.891ns  (logic 8.110ns (51.034%)  route 7.781ns (48.966%))
  Logic Levels:           33  (CARRY4=25 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X32Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.948     6.291    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.153     6.444 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316/O
                         net (fo=2, routed)           0.514     6.958    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316_n_0
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.331     7.289 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320/O
                         net (fo=1, routed)           0.000     7.289    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.884 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_255/O[0]
                         net (fo=1, routed)           0.700     8.584    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__3[-44]
    SLICE_X31Y51         LUT2 (Prop_lut2_I1_O)        0.295     8.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183/O
                         net (fo=1, routed)           0.000     8.879    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.429 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.429    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.543    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.657    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95/O[0]
                         net (fo=2, routed)           0.865    10.744    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.299    11.043 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108/O
                         net (fo=1, routed)           0.000    11.043    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.593 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.593    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.707 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.707    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.821    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.935    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.049    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.163    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.277    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.391 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.391    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.505 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.505    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.619    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.733    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_121/CO[3]
                         net (fo=1, routed)           0.000    12.847    system_i/biquadFilter/biquadFilter_0/inst/arg_i_121_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.069 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_115/O[0]
                         net (fo=2, routed)           0.961    14.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_115_n_7
    SLICE_X27Y62         LUT2 (Prop_lut2_I0_O)        0.299    14.329 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_119/O
                         net (fo=1, routed)           0.000    14.329    system_i/biquadFilter/biquadFilter_0/inst/arg_i_119_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.861 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.861    system_i/biquadFilter/biquadFilter_0/inst/arg_i_65_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.975    system_i/biquadFilter/biquadFilter_0/inst/arg_i_60_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.089    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.423 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/O[1]
                         net (fo=1, routed)           0.632    16.055    system_i/biquadFilter/biquadFilter_0/inst/resize[128]
    SLICE_X30Y65         LUT2 (Prop_lut2_I1_O)        0.303    16.358 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_53/O
                         net (fo=1, routed)           0.000    16.358    system_i/biquadFilter/biquadFilter_0/inst/arg_i_53_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.891 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.891    system_i/biquadFilter/biquadFilter_0/inst/arg_i_27_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.130 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/O[2]
                         net (fo=4, routed)           1.158    18.288    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.301    18.589 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=99, routed)          1.488    20.076    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.124    20.200 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_10/O
                         net (fo=5, routed)           0.516    20.717    system_i/biquadFilter/biquadFilter_0/inst/resize__0[2]
    SLICE_X33Y70         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_10_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.479    12.391    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X33Y70         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_10_psdsp_1/C
                         clock pessimism              0.397    12.788    
                         clock uncertainty           -0.035    12.753    
    SLICE_X33Y70         FDRE (Setup_fdre_C_D)       -0.095    12.658    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_10_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                         -20.717    
  -------------------------------------------------------------------
                         slack                                 -8.059    

Slack (VIOLATED) :        -8.047ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_10_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.915ns  (logic 8.110ns (50.958%)  route 7.805ns (49.042%))
  Logic Levels:           33  (CARRY4=25 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X32Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.948     6.291    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.153     6.444 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316/O
                         net (fo=2, routed)           0.514     6.958    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316_n_0
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.331     7.289 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320/O
                         net (fo=1, routed)           0.000     7.289    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.884 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_255/O[0]
                         net (fo=1, routed)           0.700     8.584    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__3[-44]
    SLICE_X31Y51         LUT2 (Prop_lut2_I1_O)        0.295     8.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183/O
                         net (fo=1, routed)           0.000     8.879    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.429 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.429    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.543    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.657    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95/O[0]
                         net (fo=2, routed)           0.865    10.744    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.299    11.043 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108/O
                         net (fo=1, routed)           0.000    11.043    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.593 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.593    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.707 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.707    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.821    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.935    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.049    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.163    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.277    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.391 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.391    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.505 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.505    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.619    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.733    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_121/CO[3]
                         net (fo=1, routed)           0.000    12.847    system_i/biquadFilter/biquadFilter_0/inst/arg_i_121_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.069 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_115/O[0]
                         net (fo=2, routed)           0.961    14.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_115_n_7
    SLICE_X27Y62         LUT2 (Prop_lut2_I0_O)        0.299    14.329 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_119/O
                         net (fo=1, routed)           0.000    14.329    system_i/biquadFilter/biquadFilter_0/inst/arg_i_119_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.861 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.861    system_i/biquadFilter/biquadFilter_0/inst/arg_i_65_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.975    system_i/biquadFilter/biquadFilter_0/inst/arg_i_60_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.089    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.423 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/O[1]
                         net (fo=1, routed)           0.632    16.055    system_i/biquadFilter/biquadFilter_0/inst/resize[128]
    SLICE_X30Y65         LUT2 (Prop_lut2_I1_O)        0.303    16.358 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_53/O
                         net (fo=1, routed)           0.000    16.358    system_i/biquadFilter/biquadFilter_0/inst/arg_i_53_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.891 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.891    system_i/biquadFilter/biquadFilter_0/inst/arg_i_27_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.130 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/O[2]
                         net (fo=4, routed)           1.158    18.288    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.301    18.589 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=99, routed)          1.349    19.938    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.062 r  system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_10/O
                         net (fo=4, routed)           0.678    20.740    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-49]
    SLICE_X34Y57         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_10_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X34Y57         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_10_psdsp_3/C
                         clock pessimism              0.363    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)       -0.036    12.693    system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_10_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -20.740    
  -------------------------------------------------------------------
                         slack                                 -8.047    

Slack (VIOLATED) :        -8.039ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_7_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.867ns  (logic 8.110ns (51.111%)  route 7.757ns (48.889%))
  Logic Levels:           33  (CARRY4=25 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 12.387 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X32Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.948     6.291    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.153     6.444 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316/O
                         net (fo=2, routed)           0.514     6.958    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316_n_0
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.331     7.289 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320/O
                         net (fo=1, routed)           0.000     7.289    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.884 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_255/O[0]
                         net (fo=1, routed)           0.700     8.584    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__3[-44]
    SLICE_X31Y51         LUT2 (Prop_lut2_I1_O)        0.295     8.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183/O
                         net (fo=1, routed)           0.000     8.879    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.429 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.429    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.543    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.657    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95/O[0]
                         net (fo=2, routed)           0.865    10.744    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.299    11.043 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108/O
                         net (fo=1, routed)           0.000    11.043    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.593 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.593    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.707 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.707    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.821    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.935    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.049    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.163    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.277    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.391 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.391    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.505 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.505    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.619    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.733    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_121/CO[3]
                         net (fo=1, routed)           0.000    12.847    system_i/biquadFilter/biquadFilter_0/inst/arg_i_121_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.069 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_115/O[0]
                         net (fo=2, routed)           0.961    14.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_115_n_7
    SLICE_X27Y62         LUT2 (Prop_lut2_I0_O)        0.299    14.329 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_119/O
                         net (fo=1, routed)           0.000    14.329    system_i/biquadFilter/biquadFilter_0/inst/arg_i_119_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.861 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.861    system_i/biquadFilter/biquadFilter_0/inst/arg_i_65_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.975    system_i/biquadFilter/biquadFilter_0/inst/arg_i_60_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.089    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.423 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/O[1]
                         net (fo=1, routed)           0.632    16.055    system_i/biquadFilter/biquadFilter_0/inst/resize[128]
    SLICE_X30Y65         LUT2 (Prop_lut2_I1_O)        0.303    16.358 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_53/O
                         net (fo=1, routed)           0.000    16.358    system_i/biquadFilter/biquadFilter_0/inst/arg_i_53_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.891 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.891    system_i/biquadFilter/biquadFilter_0/inst/arg_i_27_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.130 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/O[2]
                         net (fo=4, routed)           1.158    18.288    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.301    18.589 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=99, routed)          1.579    20.168    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    20.292 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_7/O
                         net (fo=5, routed)           0.401    20.693    system_i/biquadFilter/biquadFilter_0/inst/resize__0[25]
    SLICE_X31Y77         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_7_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.475    12.387    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X31Y77         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_7_psdsp_1/C
                         clock pessimism              0.363    12.750    
                         clock uncertainty           -0.035    12.715    
    SLICE_X31Y77         FDRE (Setup_fdre_C_D)       -0.061    12.654    system_i/biquadFilter/biquadFilter_0/inst/arg_i_7_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -20.693    
  -------------------------------------------------------------------
                         slack                                 -8.039    

Slack (VIOLATED) :        -8.030ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_13_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 8.227ns (51.843%)  route 7.642ns (48.157%))
  Logic Levels:           34  (CARRY4=26 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X32Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.948     6.291    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.153     6.444 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316/O
                         net (fo=2, routed)           0.514     6.958    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316_n_0
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.331     7.289 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320/O
                         net (fo=1, routed)           0.000     7.289    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.884 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_255/O[0]
                         net (fo=1, routed)           0.700     8.584    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__3[-44]
    SLICE_X31Y51         LUT2 (Prop_lut2_I1_O)        0.295     8.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183/O
                         net (fo=1, routed)           0.000     8.879    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.429 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.429    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.543    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.657    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95/O[0]
                         net (fo=2, routed)           0.865    10.744    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.299    11.043 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108/O
                         net (fo=1, routed)           0.000    11.043    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.593 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.593    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.707 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.707    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.821    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.935    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.049    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.163    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.277    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.391 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.391    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.505 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.505    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.619    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.733    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_121/CO[3]
                         net (fo=1, routed)           0.000    12.847    system_i/biquadFilter/biquadFilter_0/inst/arg_i_121_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.069 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_115/O[0]
                         net (fo=2, routed)           0.961    14.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_115_n_7
    SLICE_X27Y62         LUT2 (Prop_lut2_I0_O)        0.299    14.329 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_119/O
                         net (fo=1, routed)           0.000    14.329    system_i/biquadFilter/biquadFilter_0/inst/arg_i_119_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.861 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.861    system_i/biquadFilter/biquadFilter_0/inst/arg_i_65_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.975    system_i/biquadFilter/biquadFilter_0/inst/arg_i_60_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.089    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.423 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/O[1]
                         net (fo=1, routed)           0.632    16.055    system_i/biquadFilter/biquadFilter_0/inst/resize[128]
    SLICE_X30Y65         LUT2 (Prop_lut2_I1_O)        0.303    16.358 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_53/O
                         net (fo=1, routed)           0.000    16.358    system_i/biquadFilter/biquadFilter_0/inst/arg_i_53_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.891 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.891    system_i/biquadFilter/biquadFilter_0/inst/arg_i_27_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.008 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.008    system_i/biquadFilter/biquadFilter_0/inst/arg_i_26_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.247 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_21/O[2]
                         net (fo=4, routed)           1.002    18.249    system_i/biquadFilter/biquadFilter_0/inst/p_4_in
    SLICE_X26Y65         LUT6 (Prop_lut6_I4_O)        0.301    18.550 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_25/O
                         net (fo=110, routed)         1.395    19.945    system_i/biquadFilter/biquadFilter_0/inst/arg_i_25_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.069 r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_13/O
                         net (fo=4, routed)           0.625    20.694    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-69]
    SLICE_X35Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_13_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X35Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_13_psdsp_1/C
                         clock pessimism              0.363    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)       -0.066    12.664    system_i/biquadFilter/biquadFilter_0/inst/arg__5_i_13_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -20.694    
  -------------------------------------------------------------------
                         slack                                 -8.030    

Slack (VIOLATED) :        -8.024ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_10_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.915ns  (logic 8.110ns (50.958%)  route 7.805ns (49.042%))
  Logic Levels:           33  (CARRY4=25 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X32Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.948     6.291    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.153     6.444 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316/O
                         net (fo=2, routed)           0.514     6.958    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316_n_0
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.331     7.289 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320/O
                         net (fo=1, routed)           0.000     7.289    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.884 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_255/O[0]
                         net (fo=1, routed)           0.700     8.584    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__3[-44]
    SLICE_X31Y51         LUT2 (Prop_lut2_I1_O)        0.295     8.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183/O
                         net (fo=1, routed)           0.000     8.879    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.429 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.429    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.543    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.657    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95/O[0]
                         net (fo=2, routed)           0.865    10.744    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.299    11.043 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108/O
                         net (fo=1, routed)           0.000    11.043    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.593 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.593    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.707 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.707    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.821    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.935    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.049    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.163    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.277    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.391 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.391    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.505 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.505    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.619    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.733    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_121/CO[3]
                         net (fo=1, routed)           0.000    12.847    system_i/biquadFilter/biquadFilter_0/inst/arg_i_121_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.069 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_115/O[0]
                         net (fo=2, routed)           0.961    14.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_115_n_7
    SLICE_X27Y62         LUT2 (Prop_lut2_I0_O)        0.299    14.329 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_119/O
                         net (fo=1, routed)           0.000    14.329    system_i/biquadFilter/biquadFilter_0/inst/arg_i_119_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.861 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.861    system_i/biquadFilter/biquadFilter_0/inst/arg_i_65_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.975    system_i/biquadFilter/biquadFilter_0/inst/arg_i_60_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.089    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.423 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/O[1]
                         net (fo=1, routed)           0.632    16.055    system_i/biquadFilter/biquadFilter_0/inst/resize[128]
    SLICE_X30Y65         LUT2 (Prop_lut2_I1_O)        0.303    16.358 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_53/O
                         net (fo=1, routed)           0.000    16.358    system_i/biquadFilter/biquadFilter_0/inst/arg_i_53_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.891 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.891    system_i/biquadFilter/biquadFilter_0/inst/arg_i_27_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.130 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/O[2]
                         net (fo=4, routed)           1.158    18.288    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.301    18.589 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=99, routed)          1.349    19.938    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I0_O)        0.124    20.062 r  system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_10/O
                         net (fo=4, routed)           0.678    20.740    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-49]
    SLICE_X34Y57         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_10_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X34Y57         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_10_psdsp/C
                         clock pessimism              0.363    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)       -0.013    12.716    system_i/biquadFilter/biquadFilter_0/inst/arg__4_i_10_psdsp
  -------------------------------------------------------------------
                         required time                         12.716    
                         arrival time                         -20.740    
  -------------------------------------------------------------------
                         slack                                 -8.024    

Slack (VIOLATED) :        -8.019ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        15.866ns  (logic 8.110ns (51.115%)  route 7.756ns (48.885%))
  Logic Levels:           33  (CARRY4=25 LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 12.384 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X32Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     5.343 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0/Q
                         net (fo=2, routed)           0.948     6.291    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg[4]__0_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I0_O)        0.153     6.444 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316/O
                         net (fo=2, routed)           0.514     6.958    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_316_n_0
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.331     7.289 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320/O
                         net (fo=1, routed)           0.000     7.289    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_320_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_267_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.884 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_255/O[0]
                         net (fo=1, routed)           0.700     8.584    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__3[-44]
    SLICE_X31Y51         LUT2 (Prop_lut2_I1_O)        0.295     8.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183/O
                         net (fo=1, routed)           0.000     8.879    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_183_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.429 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.429    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_124_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.543    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_115_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.657    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_105_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95/O[0]
                         net (fo=2, routed)           0.865    10.744    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_95_n_7
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.299    11.043 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108/O
                         net (fo=1, routed)           0.000    11.043    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_108_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.593 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.593    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_61_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.707 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.707    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_55_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.821 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.821    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_48_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.935 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.935    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_60_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.049 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.049    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_54_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.163 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.163    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_48_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.277 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.277    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_42_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.391 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.391    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_60_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.505 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.505    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_54_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.619 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.619    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_48_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.733 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.733    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_42_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.847 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_121/CO[3]
                         net (fo=1, routed)           0.000    12.847    system_i/biquadFilter/biquadFilter_0/inst/arg_i_121_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.069 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_115/O[0]
                         net (fo=2, routed)           0.961    14.030    system_i/biquadFilter/biquadFilter_0/inst/arg_i_115_n_7
    SLICE_X27Y62         LUT2 (Prop_lut2_I0_O)        0.299    14.329 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_119/O
                         net (fo=1, routed)           0.000    14.329    system_i/biquadFilter/biquadFilter_0/inst/arg_i_119_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.861 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.861    system_i/biquadFilter/biquadFilter_0/inst/arg_i_65_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.975 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_60/CO[3]
                         net (fo=1, routed)           0.000    14.975    system_i/biquadFilter/biquadFilter_0/inst/arg_i_60_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.089 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.089    system_i/biquadFilter/biquadFilter_0/inst/arg_i_55_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.423 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_44/O[1]
                         net (fo=1, routed)           0.632    16.055    system_i/biquadFilter/biquadFilter_0/inst/resize[128]
    SLICE_X30Y65         LUT2 (Prop_lut2_I1_O)        0.303    16.358 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_53/O
                         net (fo=1, routed)           0.000    16.358    system_i/biquadFilter/biquadFilter_0/inst/arg_i_53_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.891 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.891    system_i/biquadFilter/biquadFilter_0/inst/arg_i_27_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.130 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_26/O[2]
                         net (fo=4, routed)           1.158    18.288    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.301    18.589 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_24/O
                         net (fo=99, routed)          1.579    20.168    system_i/biquadFilter/biquadFilter_0/inst/arg_i_24_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.292 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9/O
                         net (fo=5, routed)           0.399    20.691    system_i/biquadFilter/biquadFilter_0/inst/resize__0[23]
    SLICE_X29Y74         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.472    12.384    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y74         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp/C
                         clock pessimism              0.363    12.747    
                         clock uncertainty           -0.035    12.712    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.040    12.672    system_i/biquadFilter/biquadFilter_0/inst/arg_i_9_psdsp
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                 -8.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.117%)  route 0.229ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.549     1.604    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y70         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[12]/Q
                         net (fo=1, routed)           0.229     1.974    system_i/SignalGenerator/outputCalibration_A/inst/input_i[12]
    SLICE_X19Y72         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.817     1.963    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X19Y72         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]/C
                         clock pessimism             -0.095     1.868    
    SLICE_X19Y72         FDRE (Hold_fdre_C_D)         0.070     1.938    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.742%)  route 0.223ns (61.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.549     1.604    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y70         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[4]/Q
                         net (fo=1, routed)           0.223     1.968    system_i/SignalGenerator/outputCalibration_A/inst/input_i[4]
    SLICE_X16Y71         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.818     1.964    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X16Y71         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X16Y71         FDRE (Hold_fdre_C_D)         0.063     1.932    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.029%)  route 0.208ns (55.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.551     1.606    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y68         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_fdre_C_Q)         0.164     1.770 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[0]/Q
                         net (fo=1, routed)           0.208     1.979    system_i/SignalGenerator/outputCalibration_A/inst/input_i[0]
    SLICE_X18Y68         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.821     1.967    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X18Y68         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X18Y68         FDRE (Hold_fdre_C_D)         0.070     1.942    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.802%)  route 0.222ns (61.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.549     1.604    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y70         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[6]/Q
                         net (fo=1, routed)           0.222     1.968    system_i/SignalGenerator/outputCalibration_A/inst/input_i[6]
    SLICE_X16Y71         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.818     1.964    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X16Y71         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X16Y71         FDRE (Hold_fdre_C_D)         0.059     1.928    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/nextNumber_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/nextNumber_reg[43]_srl5___inst_nextNumber_reg_r_3/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.650%)  route 0.104ns (42.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.563     1.618    system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/clk_i
    SLICE_X18Y3          FDSE                                         r  system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/nextNumber_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y3          FDSE (Prop_fdse_C_Q)         0.141     1.759 r  system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/nextNumber_reg[3]/Q
                         net (fo=1, routed)           0.104     1.863    system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/p_59_in
    SLICE_X16Y2          SRL16E                                       r  system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/nextNumber_reg[43]_srl5___inst_nextNumber_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.832     1.978    system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/clk_i
    SLICE_X16Y2          SRL16E                                       r  system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/nextNumber_reg[43]_srl5___inst_nextNumber_reg_r_3/CLK
                         clock pessimism             -0.343     1.635    
    SLICE_X16Y2          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.818    system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/nextNumber_reg[43]_srl5___inst_nextNumber_reg_r_3
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_3/LF_LFSR_4bit_3/inst/nextNumber_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector_3/LF_LFSR_4bit_3/inst/nextNumber_reg[8]_srl2____inst_nextNumber_reg_s_0/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.575     1.630    system_i/AWGN/addressSelector_3/LF_LFSR_4bit_3/inst/clk_i
    SLICE_X2Y28          FDRE                                         r  system_i/AWGN/addressSelector_3/LF_LFSR_4bit_3/inst/nextNumber_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.141     1.771 r  system_i/AWGN/addressSelector_3/LF_LFSR_4bit_3/inst/nextNumber_reg[0]/Q
                         net (fo=1, routed)           0.119     1.890    system_i/AWGN/addressSelector_3/LF_LFSR_4bit_3/inst/nextNumber_reg_n_0_[0]
    SLICE_X0Y27          SRL16E                                       r  system_i/AWGN/addressSelector_3/LF_LFSR_4bit_3/inst/nextNumber_reg[8]_srl2____inst_nextNumber_reg_s_0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.838     1.984    system_i/AWGN/addressSelector_3/LF_LFSR_4bit_3/inst/clk_i
    SLICE_X0Y27          SRL16E                                       r  system_i/AWGN/addressSelector_3/LF_LFSR_4bit_3/inst/nextNumber_reg[8]_srl2____inst_nextNumber_reg_s_0/CLK
                         clock pessimism             -0.324     1.660    
    SLICE_X0Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.843    system_i/AWGN/addressSelector_3/LF_LFSR_4bit_3/inst/nextNumber_reg[8]_srl2____inst_nextNumber_reg_s_0
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.600%)  route 0.244ns (63.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.549     1.604    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y70         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_fdre_C_Q)         0.141     1.745 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[11]/Q
                         net (fo=1, routed)           0.244     1.990    system_i/SignalGenerator/outputCalibration_A/inst/input_i[11]
    SLICE_X18Y72         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.817     1.963    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X18Y72         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]/C
                         clock pessimism             -0.095     1.868    
    SLICE_X18Y72         FDRE (Hold_fdre_C_D)         0.070     1.938    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/randomNumber_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/ROM_gValues_0/inst/readOut_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.221ns (52.629%)  route 0.199ns (47.371%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.563     1.618    system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/clk_i
    SLICE_X19Y4          FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/randomNumber_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.141     1.759 r  system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/randomNumber_reg[0]/Q
                         net (fo=30, routed)          0.199     1.958    system_i/AWGN/ROM_gValues_0/inst/address_0[7]
    SLICE_X23Y7          MUXF8 (Prop_muxf8_S_O)       0.080     2.038 r  system_i/AWGN/ROM_gValues_0/inst/readOut_0_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.038    system_i/AWGN/ROM_gValues_0/inst/ROM[0]_0[3]
    SLICE_X23Y7          FDRE                                         r  system_i/AWGN/ROM_gValues_0/inst/readOut_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.827     1.973    system_i/AWGN/ROM_gValues_0/inst/clk_i
    SLICE_X23Y7          FDRE                                         r  system_i/AWGN/ROM_gValues_0/inst/readOut_0_reg[3]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X23Y7          FDRE (Hold_fdre_C_D)         0.105     1.983    system_i/AWGN/ROM_gValues_0/inst/readOut_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.808%)  route 0.228ns (58.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.549     1.604    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y70         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y70         FDRE (Prop_fdre_C_Q)         0.164     1.768 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[13]/Q
                         net (fo=1, routed)           0.228     1.997    system_i/SignalGenerator/outputCalibration_A/inst/input_i[13]
    SLICE_X16Y71         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.818     1.964    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X16Y71         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[0]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X16Y71         FDRE (Hold_fdre_C_D)         0.063     1.932    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.884%)  route 0.263ns (65.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.550     1.605    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y69         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[10]/Q
                         net (fo=1, routed)           0.263     2.009    system_i/SignalGenerator/outputCalibration_A/inst/input_i[10]
    SLICE_X17Y71         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.818     1.964    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X17Y71         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X17Y71         FDRE (Hold_fdre_C_D)         0.066     1.935    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y38    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y8     system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y25    system_i/AWGN/gainWhite_0/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y11    system_i/AWGN/gainWhite_0/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y12    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y12    system_i/biquadFilter/biquadFilter_0/inst/arg__23/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y6     system_i/biquadFilter/biquadFilter_0/inst/arg__28/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y13    system_i/biquadFilter/biquadFilter_0/inst/arg__24/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y7     system_i/biquadFilter/biquadFilter_0/inst/arg__29/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y14    system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[13]_srl2____inst_nextNumber_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y14    system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[28]_srl2____inst_nextNumber_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y14    system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[39]_srl2____inst_nextNumber_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y6     system_i/AWGN/addressSelector_1/LF_LFSR_4bit_2/inst/nextNumber_reg[12]_srl2___inst_nextNumber_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y6     system_i/AWGN/addressSelector_1/LF_LFSR_4bit_2/inst/nextNumber_reg[19]_srl2___inst_nextNumber_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y15   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/nextNumber_reg[13]_srl2___inst_nextNumber_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y15   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/nextNumber_reg[38]_srl2___inst_nextNumber_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y15   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/nextNumber_reg[44]_srl3____inst_nextNumber_reg_s_3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X32Y14   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/nextNumber_reg[47]_srl2____inst_nextNumber_reg_s_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X34Y15   system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/nextNumber_reg[49]_srl2___inst_nextNumber_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y5    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[12]_srl2___inst_nextNumber_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y5    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[32]_srl3____inst_nextNumber_reg_s_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y5    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[48]_srl2___inst_nextNumber_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y6    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[51]_srl4____inst_nextNumber_reg_s_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y25   system_i/AWGN/addressSelector_3/LF_LFSR_8bit_0/inst/nextNumber_reg[39]_srl4___inst_nextNumber_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y25   system_i/AWGN/addressSelector_3/LF_LFSR_8bit_0/inst/nextNumber_reg[40]_srl3___inst_nextNumber_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y34   system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[19]_srl4___inst_nextNumber_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y34   system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[38]_srl6___inst_nextNumber_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y34   system_i/AWGN/addressSelector/LF_LFSR_1bit_0/inst/nextNumber_reg[52]_srl2___inst_nextNumber_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y2    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[50]_srl2___inst_nextNumber_reg_r_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[16].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.618ns  (logic 1.241ns (18.751%)  route 5.377ns (81.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.680     2.988    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     3.506 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.832     4.338    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.150     4.488 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.606     5.094    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.426 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=8, routed)           0.942     6.368    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[4]
    SLICE_X5Y48          LUT5 (Prop_lut5_I0_O)        0.124     6.492 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.093     7.585    system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.117     7.702 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.905     9.606    system_i/PS7/axi_cfg_register_0/inst/CE0239_out
    SLICE_X32Y85         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[16].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y85         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[16].FDRE_inst/C
                         clock pessimism              0.116    10.793    
                         clock uncertainty           -0.125    10.668    
    SLICE_X32Y85         FDRE (Setup_fdre_C_CE)      -0.377    10.291    system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.244ns (19.045%)  route 5.288ns (80.955%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 10.672 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.680     2.988    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     3.506 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.832     4.338    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.150     4.488 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.606     5.094    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.426 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=8, routed)           0.942     6.368    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[4]
    SLICE_X5Y48          LUT5 (Prop_lut5_I0_O)        0.124     6.492 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          0.718     7.211    system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I3_O)        0.120     7.331 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           2.189     9.520    system_i/PS7/axi_cfg_register_0/inst/CE0235_out
    SLICE_X32Y81         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.480    10.672    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y81         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst/C
                         clock pessimism              0.116    10.788    
                         clock uncertainty           -0.125    10.663    
    SLICE_X32Y81         FDRE (Setup_fdre_C_CE)      -0.372    10.291    system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[7].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[10].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 1.504ns (23.337%)  route 4.941ns (76.663%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.680     2.988    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     3.506 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.832     4.338    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.150     4.488 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     5.095    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.427 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.946     6.374    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X5Y48          LUT5 (Prop_lut5_I1_O)        0.150     6.524 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.307     7.831    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I3_O)        0.354     8.185 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.248     9.433    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X31Y52         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[10].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y52         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[10].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X31Y52         FDRE (Setup_fdre_C_CE)      -0.413    10.260    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[10].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[11].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 1.504ns (23.337%)  route 4.941ns (76.663%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.680     2.988    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     3.506 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.832     4.338    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.150     4.488 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     5.095    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.427 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.946     6.374    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X5Y48          LUT5 (Prop_lut5_I1_O)        0.150     6.524 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.307     7.831    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I3_O)        0.354     8.185 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.248     9.433    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X31Y52         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[11].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y52         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[11].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X31Y52         FDRE (Setup_fdre_C_CE)      -0.413    10.260    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[11].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[12].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 1.504ns (23.337%)  route 4.941ns (76.663%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.680     2.988    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     3.506 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.832     4.338    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.150     4.488 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     5.095    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.427 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.946     6.374    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X5Y48          LUT5 (Prop_lut5_I1_O)        0.150     6.524 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.307     7.831    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I3_O)        0.354     8.185 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.248     9.433    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X31Y52         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[12].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y52         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[12].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X31Y52         FDRE (Setup_fdre_C_CE)      -0.413    10.260    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[12].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 1.504ns (23.337%)  route 4.941ns (76.663%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.680     2.988    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     3.506 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.832     4.338    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.150     4.488 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     5.095    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.427 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.946     6.374    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X5Y48          LUT5 (Prop_lut5_I1_O)        0.150     6.524 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.307     7.831    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I3_O)        0.354     8.185 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.248     9.433    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X31Y52         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y52         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X31Y52         FDRE (Setup_fdre_C_CE)      -0.413    10.260    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[16].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 1.470ns (23.219%)  route 4.861ns (76.781%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.680     2.988    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     3.506 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.832     4.338    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.150     4.488 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     5.095    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.427 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.946     6.374    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X5Y48          LUT5 (Prop_lut5_I1_O)        0.150     6.524 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.070     7.594    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I3_O)        0.320     7.914 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.405     9.319    system_i/PS7/axi_cfg_register_0/inst/CE0247_out
    SLICE_X31Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[16].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[16].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X31Y54         FDRE (Setup_fdre_C_CE)      -0.407    10.265    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[13].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 1.504ns (23.843%)  route 4.804ns (76.157%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.680     2.988    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     3.506 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.832     4.338    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.150     4.488 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     5.095    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.427 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.946     6.374    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X5Y48          LUT5 (Prop_lut5_I1_O)        0.150     6.524 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.307     7.831    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I3_O)        0.354     8.185 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.111     9.296    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X31Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[13].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[13].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X31Y50         FDRE (Setup_fdre_C_CE)      -0.413    10.260    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[13].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 1.504ns (23.843%)  route 4.804ns (76.157%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.680     2.988    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     3.506 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.832     4.338    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.150     4.488 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     5.095    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.427 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.946     6.374    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X5Y48          LUT5 (Prop_lut5_I1_O)        0.150     6.524 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.307     7.831    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I3_O)        0.354     8.185 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.111     9.296    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X31Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X31Y50         FDRE (Setup_fdre_C_CE)      -0.413    10.260    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[8].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.504ns (23.851%)  route 4.802ns (76.149%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.680     2.988    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     3.506 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=11, routed)          0.832     4.338    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.150     4.488 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     5.095    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.332     5.427 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[5]_INST_0/O
                         net (fo=8, routed)           0.946     6.374    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[3]
    SLICE_X5Y48          LUT5 (Prop_lut5_I1_O)        0.150     6.524 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.307     7.831    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I3_O)        0.354     8.185 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.109     9.294    system_i/PS7/axi_cfg_register_0/inst/CE0245_out
    SLICE_X31Y53         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[8].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y53         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[8].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.413    10.259    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[8].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  0.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.859%)  route 0.258ns (61.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y55          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[19]/Q
                         net (fo=1, routed)           0.258     1.327    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X8Y48          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.835     1.205    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y48          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.285    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.769%)  route 0.251ns (66.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.251     1.302    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X0Y47          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y47          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.249    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.951%)  route 0.159ns (53.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.159     1.227    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y47          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y47          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.143    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.865%)  route 0.331ns (70.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.565     0.906    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y51         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[15]/Q
                         net (fo=1, routed)           0.331     1.378    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X6Y45          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y45          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.507%)  route 0.325ns (66.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y55          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[23]/Q
                         net (fo=1, routed)           0.325     1.394    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X4Y48          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y48          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.304    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.409%)  route 0.233ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.233     1.288    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[21]
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)        -0.007     1.185    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.221%)  route 0.201ns (58.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.565     0.906    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X7Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.201     1.248    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.143    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.670%)  route 0.283ns (60.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[23]/Q
                         net (fo=1, routed)           0.283     1.348    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[23]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.393 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[23]_i_1__1/O
                         net (fo=1, routed)           0.000     1.393    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[23]_i_1__1_n_0
    SLICE_X5Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.118     1.183    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X0Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.075    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.263%)  route 0.361ns (68.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X8Y55          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[16]/Q
                         net (fo=1, routed)           0.361     1.429    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X4Y46          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y46          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.311    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y45   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y49   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y49   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y51   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y50   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y51   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y50   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y55   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y56   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :         1046  Failing Endpoints,  Worst Slack       -3.401ns,  Total Violation    -1355.959ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.401ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_358_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.589ns  (logic 7.538ns (59.879%)  route 5.051ns (40.121%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.674     2.982    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/Q
                         net (fo=7, routed)           3.434     6.872    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.723 r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/PCOUT[47]
                         net (fo=1, routed)           0.002    10.725    system_i/biquadFilter/biquadFilter_0/inst/arg__7_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.438 r  system_i/biquadFilter/biquadFilter_0/inst/arg__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.440    system_i/biquadFilter/biquadFilter_0/inst/arg__8_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.958 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg/P[3]
                         net (fo=1, routed)           1.613    15.571    system_i/biquadFilter/biquadFilter_0/inst/arg_i_358_psdsp_n_1
    SLICE_X27Y64         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_358_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.484    12.396    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y64         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_358_psdsp_1/C
                         clock pessimism              0.000    12.396    
                         clock uncertainty           -0.125    12.271    
    SLICE_X27Y64         FDRE (Setup_fdre_C_D)       -0.101    12.170    system_i/biquadFilter/biquadFilter_0/inst/arg_i_358_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                 -3.401    

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_341_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.577ns  (logic 7.538ns (59.936%)  route 5.039ns (40.064%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.674     2.982    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/Q
                         net (fo=7, routed)           3.434     6.872    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.723 r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/PCOUT[47]
                         net (fo=1, routed)           0.002    10.725    system_i/biquadFilter/biquadFilter_0/inst/arg__7_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.438 r  system_i/biquadFilter/biquadFilter_0/inst/arg__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.440    system_i/biquadFilter/biquadFilter_0/inst/arg__8_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    13.958 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg/P[7]
                         net (fo=1, routed)           1.601    15.559    system_i/biquadFilter/biquadFilter_0/inst/arg_i_341_psdsp_n_1
    SLICE_X29Y66         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_341_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.482    12.394    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y66         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_341_psdsp_1/C
                         clock pessimism              0.000    12.394    
                         clock uncertainty           -0.125    12.269    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)       -0.108    12.161    system_i/biquadFilter/biquadFilter_0/inst/arg_i_341_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                 -3.398    

Slack (VIOLATED) :        -3.352ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_320_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.537ns  (logic 7.538ns (60.126%)  route 4.999ns (39.874%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.674     2.982    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/Q
                         net (fo=7, routed)           3.434     6.872    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.723 r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/PCOUT[47]
                         net (fo=1, routed)           0.002    10.725    system_i/biquadFilter/biquadFilter_0/inst/arg__7_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.438 r  system_i/biquadFilter/biquadFilter_0/inst/arg__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.440    system_i/biquadFilter/biquadFilter_0/inst/arg__8_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    13.958 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg/P[15]
                         net (fo=1, routed)           1.561    15.519    system_i/biquadFilter/biquadFilter_0/inst/arg_i_320_psdsp_n
    SLICE_X29Y67         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_320_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.481    12.393    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X29Y67         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_320_psdsp/C
                         clock pessimism              0.000    12.393    
                         clock uncertainty           -0.125    12.268    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)       -0.101    12.167    system_i/biquadFilter/biquadFilter_0/inst/arg_i_320_psdsp
  -------------------------------------------------------------------
                         required time                         12.167    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                 -3.352    

Slack (VIOLATED) :        -3.348ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_343_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.535ns  (logic 7.538ns (60.136%)  route 4.997ns (39.864%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.674     2.982    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/Q
                         net (fo=7, routed)           3.434     6.872    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.723 r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/PCOUT[47]
                         net (fo=1, routed)           0.002    10.725    system_i/biquadFilter/biquadFilter_0/inst/arg__7_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.438 r  system_i/biquadFilter/biquadFilter_0/inst/arg__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.440    system_i/biquadFilter/biquadFilter_0/inst/arg__8_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.958 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg/P[5]
                         net (fo=1, routed)           1.559    15.517    system_i/biquadFilter/biquadFilter_0/inst/arg_i_343_psdsp_n_1
    SLICE_X27Y65         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_343_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.483    12.395    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y65         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_343_psdsp_1/C
                         clock pessimism              0.000    12.395    
                         clock uncertainty           -0.125    12.270    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)       -0.101    12.169    system_i/biquadFilter/biquadFilter_0/inst/arg_i_343_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                 -3.348    

Slack (VIOLATED) :        -3.335ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_326_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.513ns  (logic 7.538ns (60.241%)  route 4.975ns (39.759%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.674     2.982    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/Q
                         net (fo=7, routed)           3.434     6.872    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.723 r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/PCOUT[47]
                         net (fo=1, routed)           0.002    10.725    system_i/biquadFilter/biquadFilter_0/inst/arg__7_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.438 r  system_i/biquadFilter/biquadFilter_0/inst/arg__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.440    system_i/biquadFilter/biquadFilter_0/inst/arg__8_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    13.958 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg/P[9]
                         net (fo=1, routed)           1.537    15.495    system_i/biquadFilter/biquadFilter_0/inst/arg_i_326_psdsp_n_1
    SLICE_X27Y67         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_326_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.481    12.393    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y67         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_326_psdsp_1/C
                         clock pessimism              0.000    12.393    
                         clock uncertainty           -0.125    12.268    
    SLICE_X27Y67         FDRE (Setup_fdre_C_D)       -0.108    12.160    system_i/biquadFilter/biquadFilter_0/inst/arg_i_326_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                         -15.495    
  -------------------------------------------------------------------
                         slack                                 -3.335    

Slack (VIOLATED) :        -3.332ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_324_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.517ns  (logic 7.538ns (60.222%)  route 4.979ns (39.778%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.674     2.982    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/Q
                         net (fo=7, routed)           3.434     6.872    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.723 r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/PCOUT[47]
                         net (fo=1, routed)           0.002    10.725    system_i/biquadFilter/biquadFilter_0/inst/arg__7_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.438 r  system_i/biquadFilter/biquadFilter_0/inst/arg__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.440    system_i/biquadFilter/biquadFilter_0/inst/arg__8_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    13.958 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg/P[11]
                         net (fo=1, routed)           1.541    15.499    system_i/biquadFilter/biquadFilter_0/inst/arg_i_324_psdsp_n_1
    SLICE_X27Y67         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_324_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.481    12.393    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y67         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_324_psdsp_1/C
                         clock pessimism              0.000    12.393    
                         clock uncertainty           -0.125    12.268    
    SLICE_X27Y67         FDRE (Setup_fdre_C_D)       -0.101    12.167    system_i/biquadFilter/biquadFilter_0/inst/arg_i_324_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.167    
                         arrival time                         -15.499    
  -------------------------------------------------------------------
                         slack                                 -3.332    

Slack (VIOLATED) :        -3.278ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_323_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.463ns  (logic 7.538ns (60.481%)  route 4.925ns (39.519%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.674     2.982    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/Q
                         net (fo=7, routed)           3.434     6.872    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.723 r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/PCOUT[47]
                         net (fo=1, routed)           0.002    10.725    system_i/biquadFilter/biquadFilter_0/inst/arg__7_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.438 r  system_i/biquadFilter/biquadFilter_0/inst/arg__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.440    system_i/biquadFilter/biquadFilter_0/inst/arg__8_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    13.958 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg/P[12]
                         net (fo=1, routed)           1.488    15.445    system_i/biquadFilter/biquadFilter_0/inst/arg_i_323_psdsp_n_3
    SLICE_X31Y66         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_323_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.482    12.394    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X31Y66         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_323_psdsp_3/C
                         clock pessimism              0.000    12.394    
                         clock uncertainty           -0.125    12.269    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)       -0.101    12.168    system_i/biquadFilter/biquadFilter_0/inst/arg_i_323_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.168    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                 -3.278    

Slack (VIOLATED) :        -3.268ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_340_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.447ns  (logic 7.538ns (60.563%)  route 4.909ns (39.437%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.674     2.982    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/Q
                         net (fo=7, routed)           3.434     6.872    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.723 r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/PCOUT[47]
                         net (fo=1, routed)           0.002    10.725    system_i/biquadFilter/biquadFilter_0/inst/arg__7_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.438 r  system_i/biquadFilter/biquadFilter_0/inst/arg__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.440    system_i/biquadFilter/biquadFilter_0/inst/arg__8_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    13.958 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg/P[8]
                         net (fo=1, routed)           1.471    15.429    system_i/biquadFilter/biquadFilter_0/inst/arg_i_340_psdsp_n_1
    SLICE_X31Y66         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_340_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.482    12.394    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X31Y66         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_340_psdsp_1/C
                         clock pessimism              0.000    12.394    
                         clock uncertainty           -0.125    12.269    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)       -0.108    12.161    system_i/biquadFilter/biquadFilter_0/inst/arg_i_340_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -15.429    
  -------------------------------------------------------------------
                         slack                                 -3.268    

Slack (VIOLATED) :        -3.258ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_214_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.456ns  (logic 7.723ns (62.003%)  route 4.733ns (37.997%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y52         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[14].FDRE_inst/Q
                         net (fo=7, routed)           2.905     6.333    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[14]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    10.369 r  system_i/biquadFilter/biquadFilter_0/inst/arg__11/PCOUT[47]
                         net (fo=1, routed)           0.002    10.371    system_i/biquadFilter/biquadFilter_0/inst/arg__11_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.084 r  system_i/biquadFilter/biquadFilter_0/inst/arg__12/PCOUT[47]
                         net (fo=1, routed)           0.002    12.086    system_i/biquadFilter/biquadFilter_0/inst/arg__12_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[42])
                                                      1.518    13.604 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1/P[42]
                         net (fo=1, routed)           1.824    15.428    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_214_psdsp_n
    SLICE_X27Y61         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_214_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.486    12.398    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y61         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_214_psdsp/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.125    12.273    
    SLICE_X27Y61         FDRE (Setup_fdre_C_D)       -0.103    12.170    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_214_psdsp
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                         -15.428    
  -------------------------------------------------------------------
                         slack                                 -3.258    

Slack (VIOLATED) :        -3.254ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_178_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.442ns  (logic 7.538ns (60.586%)  route 4.904ns (39.414%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.674     2.982    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[3].FDRE_inst/Q
                         net (fo=7, routed)           3.434     6.872    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.723 r  system_i/biquadFilter/biquadFilter_0/inst/arg__7/PCOUT[47]
                         net (fo=1, routed)           0.002    10.725    system_i/biquadFilter/biquadFilter_0/inst/arg__7_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.438 r  system_i/biquadFilter/biquadFilter_0/inst/arg__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.440    system_i/biquadFilter/biquadFilter_0/inst/arg__8_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.958 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg/P[0]
                         net (fo=1, routed)           1.466    15.424    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_178_psdsp_n_3
    SLICE_X27Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_178_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.484    12.396    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X27Y63         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_178_psdsp_3/C
                         clock pessimism              0.000    12.396    
                         clock uncertainty           -0.125    12.271    
    SLICE_X27Y63         FDRE (Setup_fdre_C_D)       -0.101    12.170    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_178_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                 -3.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_245_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.772ns (54.683%)  route 0.640ns (45.317%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/Q
                         net (fo=5, routed)           0.327     1.380    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[22]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[5]_P[21])
                                                      0.624     2.004 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg__1/P[21]
                         net (fo=1, routed)           0.312     2.316    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_245_psdsp_n
    SLICE_X18Y51         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_245_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.831     1.977    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X18Y51         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_245_psdsp/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.070     2.172    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_245_psdsp
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_215_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.772ns (54.683%)  route 0.640ns (45.317%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/Q
                         net (fo=5, routed)           0.327     1.380    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[22]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[5]_P[33])
                                                      0.624     2.004 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg__1/P[33]
                         net (fo=1, routed)           0.312     2.316    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_215_psdsp_n
    SLICE_X18Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_215_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.830     1.976    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X18Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_215_psdsp/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X18Y54         FDRE (Hold_fdre_C_D)         0.070     2.171    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_215_psdsp
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_218_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.772ns (54.439%)  route 0.646ns (45.561%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/Q
                         net (fo=5, routed)           0.327     1.380    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[22]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[5]_P[30])
                                                      0.624     2.004 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg__1/P[30]
                         net (fo=1, routed)           0.319     2.323    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_218_psdsp_n
    SLICE_X17Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_218_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.830     1.976    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X17Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_218_psdsp/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X17Y53         FDRE (Hold_fdre_C_D)         0.070     2.171    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_218_psdsp
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_233_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.772ns (54.342%)  route 0.649ns (45.658%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/Q
                         net (fo=5, routed)           0.327     1.380    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[22]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[5]_P[24])
                                                      0.624     2.004 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg__1/P[24]
                         net (fo=1, routed)           0.321     2.325    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_233_psdsp_n
    SLICE_X18Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_233_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.830     1.976    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X18Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_233_psdsp/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X18Y53         FDRE (Hold_fdre_C_D)         0.070     2.171    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_233_psdsp
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_214_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.772ns (54.441%)  route 0.646ns (45.559%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/Q
                         net (fo=5, routed)           0.327     1.380    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[22]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[5]_P[34])
                                                      0.624     2.004 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg__1/P[34]
                         net (fo=1, routed)           0.319     2.323    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_214_psdsp_n
    SLICE_X18Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_214_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.830     1.976    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X18Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_214_psdsp/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X18Y54         FDRE (Hold_fdre_C_D)         0.066     2.167    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_214_psdsp
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_217_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.772ns (54.188%)  route 0.653ns (45.812%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/Q
                         net (fo=5, routed)           0.327     1.380    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[22]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[5]_P[31])
                                                      0.624     2.004 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg__1/P[31]
                         net (fo=1, routed)           0.325     2.329    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_217_psdsp_n
    SLICE_X18Y52         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_217_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.831     1.977    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X18Y52         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_217_psdsp/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X18Y52         FDRE (Hold_fdre_C_D)         0.070     2.172    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_217_psdsp
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_241_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.772ns (54.468%)  route 0.645ns (45.532%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/Q
                         net (fo=5, routed)           0.327     1.380    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[22]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[5]_P[16])
                                                      0.624     2.004 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg__1/P[16]
                         net (fo=1, routed)           0.318     2.322    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_241_psdsp_psdsp_n
    SLICE_X16Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_241_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.830     1.976    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X16Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_241_psdsp_1/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X16Y53         FDRE (Hold_fdre_C_D)         0.063     2.164    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_241_psdsp_1
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_246_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.772ns (54.112%)  route 0.655ns (45.888%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/Q
                         net (fo=5, routed)           0.327     1.380    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[22]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[5]_P[20])
                                                      0.624     2.004 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg__1/P[20]
                         net (fo=1, routed)           0.327     2.331    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_246_psdsp_n
    SLICE_X17Y51         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_246_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.831     1.977    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X17Y51         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_246_psdsp/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.070     2.172    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_246_psdsp
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_188_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.772ns (54.150%)  route 0.654ns (45.850%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/Q
                         net (fo=5, routed)           0.327     1.380    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[22]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[5]_P[36])
                                                      0.624     2.004 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg__1/P[36]
                         net (fo=1, routed)           0.326     2.330    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_188_psdsp_n
    SLICE_X18Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_188_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.830     1.976    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X18Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_188_psdsp/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X18Y54         FDRE (Hold_fdre_C_D)         0.070     2.171    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_i_188_psdsp
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_243_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.772ns (54.095%)  route 0.655ns (45.905%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y54         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/Q
                         net (fo=5, routed)           0.327     1.380    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[22]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[5]_P[23])
                                                      0.624     2.004 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg__1/P[23]
                         net (fo=1, routed)           0.328     2.332    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_243_psdsp_n
    SLICE_X18Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_243_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.831     1.977    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X18Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_243_psdsp/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.070     2.172    system_i/biquadFilter/biquadFilter_0/inst/arg__1_i_243_psdsp
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.730ns (15.859%)  route 3.873ns (84.141%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y45         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.385     4.825    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.200     6.149    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X15Y50         LUT1 (Prop_lut1_I0_O)        0.150     6.299 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.288     7.587    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y52         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.486    12.398    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y52         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.125    12.273    
    SLICE_X22Y52         FDCE (Recov_fdce_C_CLR)     -0.607    11.666    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.666    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.730ns (15.859%)  route 3.873ns (84.141%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y45         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.385     4.825    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.200     6.149    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X15Y50         LUT1 (Prop_lut1_I0_O)        0.150     6.299 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.288     7.587    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y52         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.486    12.398    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y52         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.125    12.273    
    SLICE_X22Y52         FDPE (Recov_fdpe_C_PRE)     -0.561    11.712    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.730ns (16.395%)  route 3.723ns (83.605%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y45         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.385     4.825    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.200     6.149    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X15Y50         LUT1 (Prop_lut1_I0_O)        0.150     6.299 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.137     7.437    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X24Y51         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.486    12.398    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y51         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.125    12.273    
    SLICE_X24Y51         FDCE (Recov_fdce_C_CLR)     -0.521    11.752    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.752    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.580ns (15.868%)  route 3.075ns (84.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.676     2.984    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y45         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.385     4.825    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.690     6.639    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X31Y55         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X31Y55         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X31Y55         FDCE (Recov_fdce_C_CLR)     -0.405    11.871    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  5.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.186ns (13.033%)  route 1.241ns (86.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y45         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.575    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.620 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.710     2.331    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X31Y55         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.830     1.976    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X31Y55         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X31Y55         FDCE (Remov_fdce_C_CLR)     -0.092     2.009    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.232ns (14.201%)  route 1.402ns (85.799%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y45         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.575    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.620 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.448     2.069    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X15Y50         LUT1 (Prop_lut1_I0_O)        0.046     2.115 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.422     2.537    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X24Y51         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.828     1.974    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X24Y51         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X24Y51         FDCE (Remov_fdce_C_CLR)     -0.129     1.970    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.232ns (13.646%)  route 1.468ns (86.354%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y45         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.575    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.620 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.448     2.069    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X15Y50         LUT1 (Prop_lut1_I0_O)        0.046     2.115 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.489     2.604    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y52         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.828     1.974    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y52         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X22Y52         FDCE (Remov_fdce_C_CLR)     -0.154     1.945    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.232ns (13.646%)  route 1.468ns (86.354%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y45         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.531     1.575    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.620 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.448     2.069    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X15Y50         LUT1 (Prop_lut1_I0_O)        0.046     2.115 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.489     2.604    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y52         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4088, routed)        0.828     1.974    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y52         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X22Y52         FDPE (Remov_fdpe_C_PRE)     -0.157     1.942    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.662    





