<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 848.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 146.29 seconds. CPU system time: 17.19 seconds. Elapsed time: 164.04 seconds; current allocated memory: 848.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;boundingBox::boundingBox() (.3)&apos; into &apos;setBB(int, int, int, int)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:6:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;boundingBox::boundingBox() (.3)&apos; into &apos;Node::Node()&apos; (/home/pyuva001/R-Tree-Testbed/src/include/node.h:29:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;Node::Node()&apos; into &apos;createNode(bool, boundingBox, int, int, int, int, int)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:91:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;Node::Node()&apos; into &apos;insert(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:198:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;strech(boundingBox, boundingBox)&apos; into &apos;insert(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:198:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;compare(overlapEnlargementPair, overlapEnlargementPair)&apos; into &apos;sort(overlapEnlargementPair*, int)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:16:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;swap(overlapEnlargementPair*, overlapEnlargementPair*)&apos; into &apos;sort(overlapEnlargementPair*, int)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:16:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;compare(areaEnlargementPair, areaEnlargementPair)&apos; into &apos;sort(areaEnlargementPair*, int)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:16:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;swap(areaEnlargementPair*, areaEnlargementPair*)&apos; into &apos;sort(areaEnlargementPair*, int)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:16:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;boundingBox::boundingBox() (.3)&apos; into &apos;intersection(boundingBox, boundingBox)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;int const&amp; std::max&lt;int&gt;(int const&amp;, int const&amp;)&apos; into &apos;intersection(boundingBox, boundingBox)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;int const&amp; std::min&lt;int&gt;(int const&amp;, int const&amp;)&apos; into &apos;intersection(boundingBox, boundingBox)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;Node::Node()&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;get_level_start_index(int)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;Stack::push(int)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;int const&amp; std::min&lt;int&gt;(int const&amp;, int const&amp;)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;int const&amp; std::max&lt;int&gt;(int const&amp;, int const&amp;)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;sort(overlapEnlargementPair*, int)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;getArea(boundingBox)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;sort(areaEnlargementPair*, int)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;boundingBox::boundingBox() (.3)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;setBB(int, int, int, int)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;edgeDelta(boundingBox)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;intersection(boundingBox, boundingBox)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;getminX(boundingBox)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;getmaxX(boundingBox)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;getminY(boundingBox)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;getmaxY(boundingBox)&apos; into &apos;memory_manager(hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, hls::stream&lt;Node, 0&gt;&amp;, Node*)&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;setBB(int, int, int, int)&apos; into &apos;krnl&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:10:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;createNode(bool, boundingBox, int, int, int, int, int)&apos; into &apos;krnl&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:10:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;overflow2split&apos; with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:38:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;cst_req&apos; with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:39:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;writeChanges4insert&apos; with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:37:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;insertNode4insert&apos; with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:34:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;split2overflow&apos; with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:40:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;newLeaf2insert&apos; with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:33:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;receiveNode4insert&apos; with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:36:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 6.82 seconds. CPU system time: 1.23 seconds. Elapsed time: 8.31 seconds; current allocated memory: 848.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 848.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 848.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 848.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_19_2&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_505_3&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_19_2&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_34_1&apos; (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_34_1&apos; (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_34_1&apos; (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_34_1&apos; (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_598_5&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_725_18&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:725) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_741_20&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:741) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_793_25&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:793) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_809_26&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:809) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_825_27&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:822) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_853_28&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:822) in function &apos;memory_manager&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_598_5&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598) in function &apos;memory_manager&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_608_6&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:608) in function &apos;memory_manager&apos; completely with a factor of 6." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_610_7&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:610) in function &apos;memory_manager&apos; completely with a factor of 5." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_624_8&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:624) in function &apos;memory_manager&apos; completely with a factor of 6." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_626_9&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:626) in function &apos;memory_manager&apos; completely with a factor of 5." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_685_16&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:674) in function &apos;memory_manager&apos; completely with a factor of 5." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;newLeaf2insert&apos; with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;insertNode4insert&apos; with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;getNode4insert&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:35) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;receiveNode4insert&apos; with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;writeChanges4insert&apos; with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;overflow2split&apos; with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;cst_req&apos; with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;split2overflow&apos; with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;insertFinished&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:41) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687:38) to (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598:31) in function &apos;memory_manager&apos;... converting 4 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;memory_manager&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:5:17)...35 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;krnl&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:3:22)...5 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;insert&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:31:1)...34 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 2.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.63 seconds; current allocated memory: 912.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_17_1&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17:31) in function &apos;memory_manager&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_17_1&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:17:31) in function &apos;memory_manager&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_588_4&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:592:17) in function &apos;memory_manager&apos; the outer loop is not a perfect loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_723_17&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:723:45) in function &apos;memory_manager&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_739_19&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:739:45) in function &apos;memory_manager&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;insert.child&apos; (/home/pyuva001/R-Tree-Testbed/src/include/node.h:36:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;insert.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:425:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;curNode.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:459:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;OverlapEnlargementArray.index&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:491:59)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;OverlapEnlargementArray.index&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;OverlapEnlargementArray.index&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:12:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;AreaEnlargementArray.index&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515:52)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;AreaEnlargementArray.index&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:11:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;AreaEnlargementArray.index&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:12:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;node.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:537:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;rootNode.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:552:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;rootNode.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:553:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;parent.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:558:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;parent.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:569:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;parent.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:572:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;node.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:631:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;node.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;node.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:615:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;node.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:616:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;node.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;node.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:731:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;node.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;node.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:747:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;newNode.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:797:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;node.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:803:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;node.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:812:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;root.child&apos; (/home/pyuva001/R-Tree-Testbed/src/include/node.h:36:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;cur.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;cur.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;cur.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:338:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;cur.child&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 6.32 seconds. CPU system time: 0.15 seconds. Elapsed time: 6.69 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;krnl&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-107]" key="SYN_PORT_NAME_ILLEGAL_593" tag="" content="Renaming port name &apos;krnl/wait&apos; to &apos;krnl/wait_r&apos; to avoid the conflict with HDL keywords or other object names." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;insert&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_505_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_505_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation (&apos;icmp_ln506&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506)) in the first pipeline iteration (II = 1 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop &apos;VITIS_LOOP_505_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_17_1_VITIS_LOOP_19_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21&apos; (loop &apos;VITIS_LOOP_17_1_VITIS_LOOP_19_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;add_ln19&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19) and &apos;icmp&apos; operation (&apos;icmp_ln19&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop &apos;VITIS_LOOP_17_1_VITIS_LOOP_19_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_17_1_VITIS_LOOP_19_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2&apos; (loop &apos;VITIS_LOOP_17_1_VITIS_LOOP_19_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;add_ln19&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19) and &apos;icmp&apos; operation (&apos;icmp_ln19&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop &apos;VITIS_LOOP_17_1_VITIS_LOOP_19_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_34_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_34_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_34_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_34_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_34_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_34_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_34_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_34_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_34_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_34_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_34_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_34_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_598_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos; (loop &apos;VITIS_LOOP_598_5&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;or&apos; operation (&apos;or_ln698_4&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698) and &apos;dcmp&apos; operation (&apos;tmp_18&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos; (loop &apos;VITIS_LOOP_598_5&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation (&apos;dist_overlap&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698) and &apos;dcmp&apos; operation (&apos;tmp_18&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos; (loop &apos;VITIS_LOOP_598_5&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln632&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable &apos;node_child_load_2&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_4&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos; (loop &apos;VITIS_LOOP_598_5&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln632&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable &apos;node_child_load_2&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_4&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos; (loop &apos;VITIS_LOOP_598_5&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln632&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable &apos;node_child_load_23&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_4&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos; (loop &apos;VITIS_LOOP_598_5&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln632&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable &apos;node_child_load_23&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_4&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos; (loop &apos;VITIS_LOOP_598_5&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln632&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable &apos;node_child_load_23&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_4&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos; (loop &apos;VITIS_LOOP_598_5&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln632&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable &apos;node_child_load_23&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_4&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos; (loop &apos;VITIS_LOOP_598_5&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln632&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable &apos;node_child_load_23&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_4&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos; (loop &apos;VITIS_LOOP_598_5&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln632&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable &apos;node_child_load_23&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_4&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos; (loop &apos;VITIS_LOOP_598_5&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln632&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable &apos;node_child_load_23&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_4&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos; (loop &apos;VITIS_LOOP_598_5&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln632&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable &apos;node_child_load_23&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_4&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;VITIS_LOOP_598_5&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 16.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 16.48 seconds; current allocated memory: 1.141 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 129.91 seconds. CPU system time: 0.42 seconds. Elapsed time: 130.37 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos; (loop &apos;VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln746&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable &apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;temp&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos; (loop &apos;VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 5, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln746&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable &apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;temp&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos; (loop &apos;VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 5, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln746&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable &apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;temp&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos; (loop &apos;VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 5, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln746&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable &apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;temp&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos; (loop &apos;VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos;): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln746&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable &apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos; (loop &apos;VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos;): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln746&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable &apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 75, Depth = 77, loop &apos;VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 6.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.32 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos; (loop &apos;VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln730&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable &apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;temp&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos; (loop &apos;VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 5, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln730&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable &apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;temp&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos; (loop &apos;VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 5, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln730&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable &apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;temp&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos; (loop &apos;VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 5, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln730&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable &apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;temp&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos; (loop &apos;VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos;): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln730&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable &apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos; (loop &apos;VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos;): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;node_child_addr_write_ln730&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable &apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array &apos;node_child&apos; and &apos;load&apos; operation (&apos;node_child_load_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array &apos;node_child&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 75, Depth = 77, loop &apos;VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_793_25&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_793_25&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_793_25&apos; (loop &apos;VITIS_LOOP_793_25&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation (&apos;empty_72&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation (&apos;empty_76&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_793_25&apos; (loop &apos;VITIS_LOOP_793_25&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation (&apos;empty_72&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation (&apos;empty_76&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_793_25&apos; (loop &apos;VITIS_LOOP_793_25&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation (&apos;empty_72&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation (&apos;empty_76&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_793_25&apos; (loop &apos;VITIS_LOOP_793_25&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation (&apos;empty_72&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation (&apos;empty_76&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_793_25&apos; (loop &apos;VITIS_LOOP_793_25&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation (&apos;empty_72&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation (&apos;empty_76&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_793_25&apos; (loop &apos;VITIS_LOOP_793_25&apos;): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response operation (&apos;empty_72&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation (&apos;empty_76&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_793_25&apos; (loop &apos;VITIS_LOOP_793_25&apos;): Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1) between bus response operation (&apos;empty_72&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation (&apos;empty_76&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_793_25&apos; (loop &apos;VITIS_LOOP_793_25&apos;): Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1) between bus response operation (&apos;empty_71&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) and bus request operation (&apos;empty_76&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_793_25&apos; (loop &apos;VITIS_LOOP_793_25&apos;): Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1) between bus response operation (&apos;empty_71&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) and bus request operation (&apos;empty_76&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 145, Depth = 149, loop &apos;VITIS_LOOP_793_25&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_809_26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_809_26&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_809_26&apos; (loop &apos;VITIS_LOOP_809_26&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation (&apos;empty_66&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation (&apos;empty_70&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_809_26&apos; (loop &apos;VITIS_LOOP_809_26&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation (&apos;empty_66&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation (&apos;empty_70&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_809_26&apos; (loop &apos;VITIS_LOOP_809_26&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation (&apos;empty_66&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation (&apos;empty_70&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_809_26&apos; (loop &apos;VITIS_LOOP_809_26&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation (&apos;empty_66&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation (&apos;empty_70&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_809_26&apos; (loop &apos;VITIS_LOOP_809_26&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation (&apos;empty_66&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation (&apos;empty_70&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_809_26&apos; (loop &apos;VITIS_LOOP_809_26&apos;): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response operation (&apos;empty_66&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation (&apos;empty_70&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_809_26&apos; (loop &apos;VITIS_LOOP_809_26&apos;): Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1) between bus response operation (&apos;empty_66&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation (&apos;empty_70&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_809_26&apos; (loop &apos;VITIS_LOOP_809_26&apos;): Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1) between bus response operation (&apos;empty_65&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) and bus request operation (&apos;empty_70&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_809_26&apos; (loop &apos;VITIS_LOOP_809_26&apos;): Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1) between bus response operation (&apos;empty_65&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) and bus request operation (&apos;empty_70&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 145, Depth = 148, loop &apos;VITIS_LOOP_809_26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_825_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_825_27&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_825_27&apos; (loop &apos;VITIS_LOOP_825_27&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;gmem_addr_read_2&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) and bus read operation (&apos;gmem_addr_read&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 77, loop &apos;VITIS_LOOP_825_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager_Pipeline_VITIS_LOOP_853_28&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_853_28&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;memory_manager_Pipeline_VITIS_LOOP_853_28&apos; (loop &apos;VITIS_LOOP_853_28&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;gmem_addr_read_1&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) and bus read operation (&apos;gmem_addr_read&apos;, /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port &apos;gmem&apos; (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 77, loop &apos;VITIS_LOOP_853_28&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;memory_manager&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 7.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.11 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;krnl&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.13 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;insert&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;state&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;addLeaf&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;received&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cur_hasLeaves&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;wait_r&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_index&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_parent&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_hasLeaves&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_child_5&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_child_4&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_child_3&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_child_2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_child_1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_child&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_amount_of_children&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cur_index&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cur_parent&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cur_box_minX&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cur_box_maxX&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cur_box_minY&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cur_box_maxY&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cur_amount_of_children&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_box_minX&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_box_maxX&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_box_minY&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;newLeaf_box_maxY&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;root_index&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;insert&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;krnl_insert_cur_child_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;krnl_insert_root_child_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.46 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_505_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_505_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21&apos; pipeline &apos;VITIS_LOOP_17_1_VITIS_LOOP_19_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2&apos; pipeline &apos;VITIS_LOOP_17_1_VITIS_LOOP_19_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_34_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_34_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_34_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_34_12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_34_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_34_13&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_34_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_34_14&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.298 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos; is 5024 from HDL expression: ap_rst" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_8_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_32_2_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sitodp_32ns_64_5_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_598_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 15.87 seconds. CPU system time: 0.16 seconds. Elapsed time: 16.06 seconds; current allocated memory: 1.361 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos; pipeline &apos;VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 21.79 seconds. CPU system time: 0.26 seconds. Elapsed time: 22.32 seconds; current allocated memory: 1.486 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos; pipeline &apos;VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.486 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_793_25&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;memory_manager_Pipeline_VITIS_LOOP_793_25&apos; pipeline &apos;VITIS_LOOP_793_25&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_793_25&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.486 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_809_26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;memory_manager_Pipeline_VITIS_LOOP_809_26&apos; pipeline &apos;VITIS_LOOP_809_26&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_809_26&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.486 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_825_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;memory_manager_Pipeline_VITIS_LOOP_825_27&apos; pipeline &apos;VITIS_LOOP_825_27&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_825_27&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.486 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager_Pipeline_VITIS_LOOP_853_28&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;memory_manager_Pipeline_VITIS_LOOP_853_28&apos; pipeline &apos;VITIS_LOOP_853_28&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager_Pipeline_VITIS_LOOP_853_28&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.486 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;memory_manager&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;H&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;stack_top&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;array_size&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_64ns_96_5_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_32_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;memory_manager&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;krnl_memory_manager_insert_child_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;krnl_memory_manager_curNode_child_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;krnl_memory_manager_newNode_child_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.94 seconds; current allocated memory: 1.486 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;krnl&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;krnl/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;krnl/HBM_PTR&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;krnl/operations&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;krnl/parameters_for_operations&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;krnl/number_of_operations&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;krnl/board_num&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;krnl/exe&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;krnl&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;HBM_PTR&apos;, &apos;operations&apos;, &apos;parameters_for_operations&apos;, &apos;number_of_operations&apos;, &apos;board_num&apos; and &apos;exe&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;krnl&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;newLeaf2insert_U(krnl_fifo_w417_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;insertNode4insert_U(krnl_fifo_w417_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;getNode4insert_U(krnl_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;receiveNode4insert_U(krnl_fifo_w417_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;writeChanges4insert_U(krnl_fifo_w417_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;overflow2split_U(krnl_fifo_w417_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;cst_req_U(krnl_fifo_w417_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;split2overflow_U(krnl_fifo_w417_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;insertFinished_U(krnl_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 5.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.13 seconds; current allocated memory: 1.548 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 6.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.67 seconds; current allocated memory: 1.548 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 2.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.34 seconds; current allocated memory: 1.548 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for krnl." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for krnl." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 411.00 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 403.84 seconds. CPU system time: 20.24 seconds. Elapsed time: 428.14 seconds; current allocated memory: 736.820 MB." resolution=""/>
</Messages>
