

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Tue Jan  7 14:18:46 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        template
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        ?|        ?|        17|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.64>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%vSize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %vSize" [template/template.cpp:21]   --->   Operation 21 'read' 'vSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [template/template.cpp:21]   --->   Operation 22 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in2" [template/template.cpp:21]   --->   Operation 23 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1" [template/template.cpp:21]   --->   Operation 24 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i32 %vSize_read" [template/template.cpp:21]   --->   Operation 25 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [template/template.cpp:21]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 4096, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 4096, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vSize"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vSize, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.00ns)   --->   "%icmp_ln25 = icmp_sgt  i32 %vSize_read, i32 0" [template/template.cpp:25]   --->   Operation 39 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.63ns)   --->   "%empty = select i1 %icmp_ln25, i31 %trunc_ln21, i31 0" [template/template.cpp:25]   --->   Operation 40 'select' 'empty' <Predicate = true> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i31 %empty" [template/template.cpp:25]   --->   Operation 41 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i8 %gmem0, i64 %out_r_read" [template/template.cpp:25]   --->   Operation 42 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.17ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 44 [1/1] (1.17ns)   --->   "%br_ln25 = br void %for.inc" [template/template.cpp:25]   --->   Operation 44 'br' 'br_ln25' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc.split, i1 1, void %entry"   --->   Operation 45 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [template/template.cpp:25]   --->   Operation 46 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i31 %i_load" [template/template.cpp:25]   --->   Operation 47 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.00ns)   --->   "%icmp_ln25_1 = icmp_slt  i32 %zext_ln25_1, i32 %vSize_read" [template/template.cpp:25]   --->   Operation 48 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.99ns)   --->   "%add_ln25 = add i32 %zext_ln25_1, i32 1" [template/template.cpp:25]   --->   Operation 49 'add' 'add_ln25' <Predicate = true> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i32 %add_ln25" [template/template.cpp:25]   --->   Operation 50 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_1, void %for.end.loopexit, void %new.body.for.inc" [template/template.cpp:25]   --->   Operation 51 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [template/template.cpp:25]   --->   Operation 52 'br' 'br_ln25' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.00ns)   --->   "%icmp_ln25_2 = icmp_slt  i32 %add_ln25, i32 %vSize_read" [template/template.cpp:25]   --->   Operation 53 'icmp' 'icmp_ln25_2' <Predicate = (icmp_ln25_1)> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_2, void %last.iter.for.inc.split, void %new.latch.for.inc.split" [template/template.cpp:25]   --->   Operation 54 'br' 'br_ln25' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.17ns)   --->   "%store_ln25 = store i31 %trunc_ln25, i31 %i" [template/template.cpp:25]   --->   Operation 55 'store' 'store_ln25' <Predicate = (icmp_ln25_1)> <Delay = 1.17>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc" [template/template.cpp:25]   --->   Operation 56 'br' 'br_ln25' <Predicate = (icmp_ln25_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %in1_read" [template/template.cpp:25]   --->   Operation 57 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %in2_read" [template/template.cpp:25]   --->   Operation 58 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [8/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 59 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 60 [8/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 60 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 61 [1/1] (7.30ns)   --->   "%empty_17 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 61 'writereq' 'empty_17' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 62 [7/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 62 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 63 [7/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 63 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 64 [6/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 64 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 65 [6/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 65 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 66 [5/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 66 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 67 [5/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 67 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 68 [4/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 68 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 69 [4/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 69 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 70 [3/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 70 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 71 [3/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 71 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 72 [2/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 72 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 73 [2/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 73 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 74 [1/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 74 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 75 [1/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 75 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc.split" [template/template.cpp:25]   --->   Operation 76 'br' 'br_ln25' <Predicate = (first_iter_0)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 77 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [template/template.cpp:26]   --->   Operation 77 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 78 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem1_addr" [template/template.cpp:26]   --->   Operation 78 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 79 [1/1] (1.76ns)   --->   "%add_ln26 = add i8 %gmem1_addr_read, i8 %gmem0_addr_read" [template/template.cpp:26]   --->   Operation 79 'add' 'add_ln26' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [template/template.cpp:25]   --->   Operation 80 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [template/template.cpp:25]   --->   Operation 81 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (7.30ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem0_addr_1, i8 %add_ln26, i1 1" [template/template.cpp:26]   --->   Operation 82 'write' 'write_ln26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 83 [5/5] (7.30ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr_1" [template/template.cpp:28]   --->   Operation 83 'writeresp' 'empty_18' <Predicate = (!icmp_ln25_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 84 [4/5] (7.30ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr_1" [template/template.cpp:28]   --->   Operation 84 'writeresp' 'empty_18' <Predicate = (!icmp_ln25_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 85 [3/5] (7.30ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr_1" [template/template.cpp:28]   --->   Operation 85 'writeresp' 'empty_18' <Predicate = (!icmp_ln25_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 86 [2/5] (7.30ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr_1" [template/template.cpp:28]   --->   Operation 86 'writeresp' 'empty_18' <Predicate = (!icmp_ln25_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 87 [1/5] (7.30ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr_1" [template/template.cpp:28]   --->   Operation 87 'writeresp' 'empty_18' <Predicate = (!icmp_ln25_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln25 = br void %new.latch.for.inc.split" [template/template.cpp:25]   --->   Operation 88 'br' 'br_ln25' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [template/template.cpp:28]   --->   Operation 89 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vSize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca       ) [ 01111111111111111110]
vSize_read         (read         ) [ 00111111111111111110]
out_r_read         (read         ) [ 00000000000000000000]
in2_read           (read         ) [ 00111111111111111110]
in1_read           (read         ) [ 00111111111111111110]
trunc_ln21         (trunc        ) [ 00000000000000000000]
spectopmodule_ln21 (spectopmodule) [ 00000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000]
icmp_ln25          (icmp         ) [ 00000000000000000000]
empty              (select       ) [ 00000000000000000000]
zext_ln25          (zext         ) [ 00111111111111111110]
gmem0_addr_1       (getelementptr) [ 00111111111111111110]
store_ln0          (store        ) [ 00000000000000000000]
br_ln25            (br           ) [ 01111111111111111110]
first_iter_0       (phi          ) [ 00111111111111111110]
i_load             (load         ) [ 00000000000000000000]
zext_ln25_1        (zext         ) [ 00000000000000000000]
icmp_ln25_1        (icmp         ) [ 00111111111111111110]
add_ln25           (add          ) [ 00000000000000000000]
trunc_ln25         (trunc        ) [ 00000000000000000000]
br_ln25            (br           ) [ 00000000000000000000]
br_ln25            (br           ) [ 00000000000000000000]
icmp_ln25_2        (icmp         ) [ 00111111111111111110]
br_ln25            (br           ) [ 00000000000000000000]
store_ln25         (store        ) [ 00000000000000000000]
br_ln25            (br           ) [ 01111111111111111110]
gmem0_addr         (getelementptr) [ 00101111111100000000]
gmem1_addr         (getelementptr) [ 00101111111100000000]
empty_17           (writereq     ) [ 00000000000000000000]
empty_15           (readreq      ) [ 00000000000000000000]
empty_16           (readreq      ) [ 00000000000000000000]
br_ln25            (br           ) [ 00000000000000000000]
gmem0_addr_read    (read         ) [ 00100000000010000000]
gmem1_addr_read    (read         ) [ 00100000000010000000]
add_ln26           (add          ) [ 00100000000001000000]
specpipeline_ln25  (specpipeline ) [ 00000000000000000000]
specloopname_ln25  (specloopname ) [ 00000000000000000000]
write_ln26         (write        ) [ 00000000000000000000]
empty_18           (writeresp    ) [ 00000000000000000000]
br_ln25            (br           ) [ 00000000000000000000]
ret_ln28           (ret          ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vSize">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vSize"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="vSize_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vSize_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="out_r_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in2_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in1_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_readreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="31" slack="2"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_15/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_readreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="31" slack="2"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_16/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_writeresp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="2"/>
<pin id="123" dir="0" index="2" bw="31" slack="2"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_17/3 empty_18/14 "/>
</bind>
</comp>

<comp id="126" class="1004" name="gmem0_addr_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="8"/>
<pin id="129" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="gmem1_addr_read_read_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="8"/>
<pin id="134" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/11 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln26_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="12"/>
<pin id="139" dir="0" index="2" bw="8" slack="1"/>
<pin id="140" dir="0" index="3" bw="1" slack="0"/>
<pin id="141" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/13 "/>
</bind>
</comp>

<comp id="145" class="1005" name="first_iter_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="first_iter_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln21_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln25_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="empty_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="31" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln25_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="31" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="gmem0_addr_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln0_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="31" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="1"/>
<pin id="193" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln25_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="31" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln25_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln25_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln25_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln25_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_2/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln25_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="0"/>
<pin id="220" dir="0" index="1" bw="31" slack="1"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="gmem0_addr_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="2"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="gmem1_addr_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="2"/>
<pin id="232" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln26_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="0" index="1" bw="8" slack="1"/>
<pin id="238" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/12 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="31" slack="0"/>
<pin id="241" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="246" class="1005" name="vSize_read_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vSize_read "/>
</bind>
</comp>

<comp id="252" class="1005" name="in2_read_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="2"/>
<pin id="254" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="in2_read "/>
</bind>
</comp>

<comp id="257" class="1005" name="in1_read_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="2"/>
<pin id="259" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="zext_ln25_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2"/>
<pin id="264" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="269" class="1005" name="gmem0_addr_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="2"/>
<pin id="271" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem0_addr_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln25_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="icmp_ln25_2_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="12"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="gmem0_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="gmem1_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="gmem0_addr_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="gmem1_addr_read_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="305" class="1005" name="add_ln26_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="64" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="66" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="76" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="144"><net_src comp="78" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="157"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="161"><net_src comp="84" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="84" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="158" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="90" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="58" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="194" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="203" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="209" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="223" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="229" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="242"><net_src comp="80" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="249"><net_src comp="84" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="255"><net_src comp="96" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="260"><net_src comp="102" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="265"><net_src comp="176" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="272"><net_src comp="180" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="278"><net_src comp="198" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="213" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="223" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="292"><net_src comp="229" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="298"><net_src comp="126" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="303"><net_src comp="131" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="308"><net_src comp="235" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="136" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {3 13 14 15 16 17 18 }
 - Input state : 
	Port: kernel : gmem0 | {3 4 5 6 7 8 9 10 11 }
	Port: kernel : gmem1 | {3 4 5 6 7 8 9 10 11 }
	Port: kernel : in1 | {1 }
	Port: kernel : in2 | {1 }
	Port: kernel : out_r | {1 }
	Port: kernel : vSize | {1 }
  - Chain level:
	State 1
		empty : 1
		zext_ln25 : 2
		store_ln0 : 1
	State 2
		zext_ln25_1 : 1
		icmp_ln25_1 : 2
		add_ln25 : 2
		trunc_ln25 : 3
		br_ln25 : 3
		br_ln25 : 1
		icmp_ln25_2 : 3
		br_ln25 : 4
		store_ln25 : 4
	State 3
		empty_15 : 1
		empty_16 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln25_fu_162      |    0    |    39   |
|   icmp   |      icmp_ln25_1_fu_198     |    0    |    39   |
|          |      icmp_ln25_2_fu_213     |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln25_fu_203       |    0    |    38   |
|          |       add_ln26_fu_235       |    0    |    15   |
|----------|-----------------------------|---------|---------|
|  select  |         empty_fu_168        |    0    |    31   |
|----------|-----------------------------|---------|---------|
|          |    vSize_read_read_fu_84    |    0    |    0    |
|          |    out_r_read_read_fu_90    |    0    |    0    |
|   read   |     in2_read_read_fu_96     |    0    |    0    |
|          |     in1_read_read_fu_102    |    0    |    0    |
|          | gmem0_addr_read_read_fu_126 |    0    |    0    |
|          | gmem1_addr_read_read_fu_131 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_108     |    0    |    0    |
|          |      grp_readreq_fu_114     |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_120    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln26_write_fu_136   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln21_fu_158      |    0    |    0    |
|          |      trunc_ln25_fu_209      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln25_fu_176      |    0    |    0    |
|          |      zext_ln25_1_fu_194     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   201   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln26_reg_305   |    8   |
|  first_iter_0_reg_145 |    1   |
|  gmem0_addr_1_reg_269 |    8   |
|gmem0_addr_read_reg_295|    8   |
|   gmem0_addr_reg_283  |    8   |
|gmem1_addr_read_reg_300|    8   |
|   gmem1_addr_reg_289  |    8   |
|       i_reg_239       |   31   |
|  icmp_ln25_1_reg_275  |    1   |
|  icmp_ln25_2_reg_279  |    1   |
|    in1_read_reg_257   |   64   |
|    in2_read_reg_252   |   64   |
|   vSize_read_reg_246  |   32   |
|   zext_ln25_reg_262   |   32   |
+-----------------------+--------+
|         Total         |   274  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_108  |  p1  |   2  |   8  |   16   ||    9    |
|  grp_readreq_fu_114  |  p1  |   2  |   8  |   16   ||    9    |
| grp_writeresp_fu_120 |  p0  |   2  |   1  |    2   |
| first_iter_0_reg_145 |  p0  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   36   ||  4.692  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   201  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   274  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   274  |   228  |
+-----------+--------+--------+--------+
