# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_sparsemux_513_8_1_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {auto}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_len_SHORT_ROM_AUTO_1R BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_0_ROM_bkb BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_1_ROM_cud BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_2_ROM_dEe BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_3_ROM_eOg BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_4_ROM_fYi BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_5_ROM_g8j BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_6_ROM_hbi BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_7_ROM_ibs BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_8_ROM_jbC BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_9_ROM_kbM BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_10_ROMlbW BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_11_ROMmb6 BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_12_ROMncg BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_13_ROMocq BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_14_ROMpcA BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_p_ZL19pattern_bytes_SHORT_15_ROMqcK BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_1720_16_Pipeline_pattern_loop_pattern_id_SHORT_ROM_AUTO_1R BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 318 \
    name state_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename state_1 \
    op interface \
    ports { state_1_address0 { O 11 vector } state_1_ce0 { O 1 bit } state_1_we0 { O 1 bit } state_1_d0 { O 15 vector } state_1_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'state_1'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name dec \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec \
    op interface \
    ports { dec { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name dec_256 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_256 \
    op interface \
    ports { dec_256 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name dec_257 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_257 \
    op interface \
    ports { dec_257 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name dec_258 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_258 \
    op interface \
    ports { dec_258 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name dec_259 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_259 \
    op interface \
    ports { dec_259 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name dec_260 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_260 \
    op interface \
    ports { dec_260 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name dec_261 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_261 \
    op interface \
    ports { dec_261 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name dec_262 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_262 \
    op interface \
    ports { dec_262 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name dec_263 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_263 \
    op interface \
    ports { dec_263 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name dec_264 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_264 \
    op interface \
    ports { dec_264 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name dec_265 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_265 \
    op interface \
    ports { dec_265 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name dec_266 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_266 \
    op interface \
    ports { dec_266 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name dec_267 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_267 \
    op interface \
    ports { dec_267 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name dec_268 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_268 \
    op interface \
    ports { dec_268 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name dec_269 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_269 \
    op interface \
    ports { dec_269 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name dec_270 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_270 \
    op interface \
    ports { dec_270 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name dec_271 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_271 \
    op interface \
    ports { dec_271 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name dec_272 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_272 \
    op interface \
    ports { dec_272 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name dec_273 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_273 \
    op interface \
    ports { dec_273 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name dec_274 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_274 \
    op interface \
    ports { dec_274 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name dec_275 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_275 \
    op interface \
    ports { dec_275 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name dec_276 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_276 \
    op interface \
    ports { dec_276 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name dec_277 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_277 \
    op interface \
    ports { dec_277 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name dec_278 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_278 \
    op interface \
    ports { dec_278 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name dec_279 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_279 \
    op interface \
    ports { dec_279 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name dec_280 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_280 \
    op interface \
    ports { dec_280 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name dec_281 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_281 \
    op interface \
    ports { dec_281 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name dec_282 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_282 \
    op interface \
    ports { dec_282 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name dec_283 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_283 \
    op interface \
    ports { dec_283 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name dec_284 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_284 \
    op interface \
    ports { dec_284 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name dec_285 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_285 \
    op interface \
    ports { dec_285 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name dec_286 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_286 \
    op interface \
    ports { dec_286 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name dec_287 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_287 \
    op interface \
    ports { dec_287 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name dec_288 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_288 \
    op interface \
    ports { dec_288 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name dec_289 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_289 \
    op interface \
    ports { dec_289 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name dec_290 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_290 \
    op interface \
    ports { dec_290 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name dec_291 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_291 \
    op interface \
    ports { dec_291 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name dec_292 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_292 \
    op interface \
    ports { dec_292 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name dec_293 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_293 \
    op interface \
    ports { dec_293 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name dec_294 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_294 \
    op interface \
    ports { dec_294 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name dec_295 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_295 \
    op interface \
    ports { dec_295 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name dec_296 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_296 \
    op interface \
    ports { dec_296 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name dec_297 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_297 \
    op interface \
    ports { dec_297 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name dec_298 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_298 \
    op interface \
    ports { dec_298 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name dec_299 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_299 \
    op interface \
    ports { dec_299 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name dec_300 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_300 \
    op interface \
    ports { dec_300 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name dec_301 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_301 \
    op interface \
    ports { dec_301 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name dec_302 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_302 \
    op interface \
    ports { dec_302 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name dec_303 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_303 \
    op interface \
    ports { dec_303 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name dec_304 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_304 \
    op interface \
    ports { dec_304 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name dec_305 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_305 \
    op interface \
    ports { dec_305 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name dec_306 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_306 \
    op interface \
    ports { dec_306 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name dec_307 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_307 \
    op interface \
    ports { dec_307 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name dec_308 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_308 \
    op interface \
    ports { dec_308 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name dec_309 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_309 \
    op interface \
    ports { dec_309 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name dec_310 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_310 \
    op interface \
    ports { dec_310 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name dec_311 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_311 \
    op interface \
    ports { dec_311 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name dec_312 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_312 \
    op interface \
    ports { dec_312 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name dec_313 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_313 \
    op interface \
    ports { dec_313 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name dec_314 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_314 \
    op interface \
    ports { dec_314 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name dec_315 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_315 \
    op interface \
    ports { dec_315 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name dec_316 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_316 \
    op interface \
    ports { dec_316 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name dec_317 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_317 \
    op interface \
    ports { dec_317 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name dec_318 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_318 \
    op interface \
    ports { dec_318 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name dec_319 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_319 \
    op interface \
    ports { dec_319 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name dec_320 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_320 \
    op interface \
    ports { dec_320 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name dec_321 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_321 \
    op interface \
    ports { dec_321 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name dec_322 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_322 \
    op interface \
    ports { dec_322 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name dec_323 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_323 \
    op interface \
    ports { dec_323 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name dec_324 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_324 \
    op interface \
    ports { dec_324 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name dec_325 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_325 \
    op interface \
    ports { dec_325 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name dec_326 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_326 \
    op interface \
    ports { dec_326 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name dec_327 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_327 \
    op interface \
    ports { dec_327 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name dec_328 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_328 \
    op interface \
    ports { dec_328 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name dec_329 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_329 \
    op interface \
    ports { dec_329 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name dec_330 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_330 \
    op interface \
    ports { dec_330 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name dec_331 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_331 \
    op interface \
    ports { dec_331 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name dec_332 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_332 \
    op interface \
    ports { dec_332 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name dec_333 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_333 \
    op interface \
    ports { dec_333 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name dec_334 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_334 \
    op interface \
    ports { dec_334 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name dec_335 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_335 \
    op interface \
    ports { dec_335 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name dec_336 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_336 \
    op interface \
    ports { dec_336 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name dec_337 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_337 \
    op interface \
    ports { dec_337 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name dec_338 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_338 \
    op interface \
    ports { dec_338 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name dec_339 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_339 \
    op interface \
    ports { dec_339 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name dec_340 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_340 \
    op interface \
    ports { dec_340 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name dec_341 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_341 \
    op interface \
    ports { dec_341 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name dec_342 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_342 \
    op interface \
    ports { dec_342 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name dec_343 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_343 \
    op interface \
    ports { dec_343 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name dec_344 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_344 \
    op interface \
    ports { dec_344 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name dec_345 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_345 \
    op interface \
    ports { dec_345 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name dec_346 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_346 \
    op interface \
    ports { dec_346 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name dec_347 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_347 \
    op interface \
    ports { dec_347 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name dec_348 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_348 \
    op interface \
    ports { dec_348 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name dec_349 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_349 \
    op interface \
    ports { dec_349 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name dec_350 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_350 \
    op interface \
    ports { dec_350 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name dec_351 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_351 \
    op interface \
    ports { dec_351 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name dec_352 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_352 \
    op interface \
    ports { dec_352 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name dec_353 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_353 \
    op interface \
    ports { dec_353 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name dec_354 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_354 \
    op interface \
    ports { dec_354 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name dec_355 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_355 \
    op interface \
    ports { dec_355 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name dec_356 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_356 \
    op interface \
    ports { dec_356 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name dec_357 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_357 \
    op interface \
    ports { dec_357 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name dec_358 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_358 \
    op interface \
    ports { dec_358 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name dec_359 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_359 \
    op interface \
    ports { dec_359 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name dec_360 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_360 \
    op interface \
    ports { dec_360 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name dec_361 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_361 \
    op interface \
    ports { dec_361 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name dec_362 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_362 \
    op interface \
    ports { dec_362 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name dec_363 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_363 \
    op interface \
    ports { dec_363 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name dec_364 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_364 \
    op interface \
    ports { dec_364 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name dec_365 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_365 \
    op interface \
    ports { dec_365 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name dec_366 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_366 \
    op interface \
    ports { dec_366 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name dec_367 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_367 \
    op interface \
    ports { dec_367 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name dec_368 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_368 \
    op interface \
    ports { dec_368 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name dec_369 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_369 \
    op interface \
    ports { dec_369 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name dec_370 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_370 \
    op interface \
    ports { dec_370 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name dec_371 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_371 \
    op interface \
    ports { dec_371 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name dec_372 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_372 \
    op interface \
    ports { dec_372 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name dec_373 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_373 \
    op interface \
    ports { dec_373 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name dec_374 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_374 \
    op interface \
    ports { dec_374 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name dec_375 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_375 \
    op interface \
    ports { dec_375 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name dec_376 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_376 \
    op interface \
    ports { dec_376 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name dec_377 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_377 \
    op interface \
    ports { dec_377 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name dec_378 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_378 \
    op interface \
    ports { dec_378 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name dec_379 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_379 \
    op interface \
    ports { dec_379 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name dec_380 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_380 \
    op interface \
    ports { dec_380 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name dec_381 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_381 \
    op interface \
    ports { dec_381 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name dec_382 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_382 \
    op interface \
    ports { dec_382 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name dec_383 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_383 \
    op interface \
    ports { dec_383 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name dec_384 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_384 \
    op interface \
    ports { dec_384 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name dec_385 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_385 \
    op interface \
    ports { dec_385 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name dec_386 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_386 \
    op interface \
    ports { dec_386 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name dec_387 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_387 \
    op interface \
    ports { dec_387 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name dec_388 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_388 \
    op interface \
    ports { dec_388 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name dec_389 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_389 \
    op interface \
    ports { dec_389 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name dec_390 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_390 \
    op interface \
    ports { dec_390 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name dec_391 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_391 \
    op interface \
    ports { dec_391 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name dec_392 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_392 \
    op interface \
    ports { dec_392 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name dec_393 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_393 \
    op interface \
    ports { dec_393 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name dec_394 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_394 \
    op interface \
    ports { dec_394 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name dec_395 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_395 \
    op interface \
    ports { dec_395 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name dec_396 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_396 \
    op interface \
    ports { dec_396 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name dec_397 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_397 \
    op interface \
    ports { dec_397 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name dec_398 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_398 \
    op interface \
    ports { dec_398 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name dec_399 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_399 \
    op interface \
    ports { dec_399 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name dec_400 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_400 \
    op interface \
    ports { dec_400 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name dec_401 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_401 \
    op interface \
    ports { dec_401 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name dec_402 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_402 \
    op interface \
    ports { dec_402 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name dec_403 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_403 \
    op interface \
    ports { dec_403 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name dec_404 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_404 \
    op interface \
    ports { dec_404 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name dec_405 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_405 \
    op interface \
    ports { dec_405 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name dec_406 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_406 \
    op interface \
    ports { dec_406 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name dec_407 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_407 \
    op interface \
    ports { dec_407 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name dec_408 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_408 \
    op interface \
    ports { dec_408 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name dec_409 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_409 \
    op interface \
    ports { dec_409 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name dec_410 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_410 \
    op interface \
    ports { dec_410 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name dec_411 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_411 \
    op interface \
    ports { dec_411 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 218 \
    name dec_412 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_412 \
    op interface \
    ports { dec_412 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 219 \
    name dec_413 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_413 \
    op interface \
    ports { dec_413 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 220 \
    name dec_414 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_414 \
    op interface \
    ports { dec_414 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name dec_415 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_415 \
    op interface \
    ports { dec_415 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name dec_416 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_416 \
    op interface \
    ports { dec_416 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name dec_417 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_417 \
    op interface \
    ports { dec_417 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name dec_418 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_418 \
    op interface \
    ports { dec_418 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name dec_419 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_419 \
    op interface \
    ports { dec_419 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name dec_420 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_420 \
    op interface \
    ports { dec_420 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name dec_421 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_421 \
    op interface \
    ports { dec_421 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name dec_422 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_422 \
    op interface \
    ports { dec_422 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name dec_423 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_423 \
    op interface \
    ports { dec_423 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name dec_424 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_424 \
    op interface \
    ports { dec_424 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name dec_425 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_425 \
    op interface \
    ports { dec_425 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name dec_426 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_426 \
    op interface \
    ports { dec_426 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name dec_427 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_427 \
    op interface \
    ports { dec_427 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name dec_428 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_428 \
    op interface \
    ports { dec_428 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name dec_429 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_429 \
    op interface \
    ports { dec_429 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name dec_430 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_430 \
    op interface \
    ports { dec_430 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name dec_431 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_431 \
    op interface \
    ports { dec_431 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name dec_432 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_432 \
    op interface \
    ports { dec_432 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name dec_433 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_433 \
    op interface \
    ports { dec_433 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name dec_434 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_434 \
    op interface \
    ports { dec_434 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name dec_435 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_435 \
    op interface \
    ports { dec_435 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name dec_436 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_436 \
    op interface \
    ports { dec_436 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name dec_437 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_437 \
    op interface \
    ports { dec_437 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name dec_438 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_438 \
    op interface \
    ports { dec_438 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name dec_439 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_439 \
    op interface \
    ports { dec_439 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name dec_440 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_440 \
    op interface \
    ports { dec_440 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name dec_441 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_441 \
    op interface \
    ports { dec_441 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name dec_442 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_442 \
    op interface \
    ports { dec_442 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name dec_443 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_443 \
    op interface \
    ports { dec_443 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name dec_444 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_444 \
    op interface \
    ports { dec_444 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name dec_445 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_445 \
    op interface \
    ports { dec_445 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name dec_446 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_446 \
    op interface \
    ports { dec_446 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name dec_447 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_447 \
    op interface \
    ports { dec_447 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name dec_448 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_448 \
    op interface \
    ports { dec_448 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name dec_449 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_449 \
    op interface \
    ports { dec_449 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name dec_450 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_450 \
    op interface \
    ports { dec_450 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name dec_451 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_451 \
    op interface \
    ports { dec_451 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name dec_452 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_452 \
    op interface \
    ports { dec_452 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name dec_453 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_453 \
    op interface \
    ports { dec_453 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name dec_454 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_454 \
    op interface \
    ports { dec_454 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name dec_455 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_455 \
    op interface \
    ports { dec_455 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name dec_456 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_456 \
    op interface \
    ports { dec_456 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name dec_457 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_457 \
    op interface \
    ports { dec_457 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name dec_458 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_458 \
    op interface \
    ports { dec_458 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name dec_459 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_459 \
    op interface \
    ports { dec_459 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name dec_460 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_460 \
    op interface \
    ports { dec_460 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name dec_461 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_461 \
    op interface \
    ports { dec_461 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name dec_462 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_462 \
    op interface \
    ports { dec_462 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name dec_463 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_463 \
    op interface \
    ports { dec_463 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name dec_464 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_464 \
    op interface \
    ports { dec_464 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name dec_465 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_465 \
    op interface \
    ports { dec_465 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name dec_466 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_466 \
    op interface \
    ports { dec_466 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name dec_467 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_467 \
    op interface \
    ports { dec_467 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name dec_468 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_468 \
    op interface \
    ports { dec_468 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name dec_469 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_469 \
    op interface \
    ports { dec_469 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name dec_470 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_470 \
    op interface \
    ports { dec_470 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name dec_471 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_471 \
    op interface \
    ports { dec_471 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name dec_472 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_472 \
    op interface \
    ports { dec_472 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 279 \
    name dec_473 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_473 \
    op interface \
    ports { dec_473 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 280 \
    name dec_474 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_474 \
    op interface \
    ports { dec_474 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 281 \
    name dec_475 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_475 \
    op interface \
    ports { dec_475 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 282 \
    name dec_476 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_476 \
    op interface \
    ports { dec_476 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 283 \
    name dec_477 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_477 \
    op interface \
    ports { dec_477 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 284 \
    name dec_478 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_478 \
    op interface \
    ports { dec_478 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 285 \
    name dec_479 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_479 \
    op interface \
    ports { dec_479 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 286 \
    name dec_480 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_480 \
    op interface \
    ports { dec_480 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 287 \
    name dec_481 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_481 \
    op interface \
    ports { dec_481 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 288 \
    name dec_482 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_482 \
    op interface \
    ports { dec_482 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 289 \
    name dec_483 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_483 \
    op interface \
    ports { dec_483 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 290 \
    name dec_484 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_484 \
    op interface \
    ports { dec_484 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 291 \
    name dec_485 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_485 \
    op interface \
    ports { dec_485 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 292 \
    name dec_486 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_486 \
    op interface \
    ports { dec_486 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 293 \
    name dec_487 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_487 \
    op interface \
    ports { dec_487 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 294 \
    name dec_488 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_488 \
    op interface \
    ports { dec_488 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 295 \
    name dec_489 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_489 \
    op interface \
    ports { dec_489 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 296 \
    name dec_490 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_490 \
    op interface \
    ports { dec_490 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 297 \
    name dec_491 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_491 \
    op interface \
    ports { dec_491 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 298 \
    name dec_492 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_492 \
    op interface \
    ports { dec_492 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 299 \
    name dec_493 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_493 \
    op interface \
    ports { dec_493 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 300 \
    name dec_494 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_494 \
    op interface \
    ports { dec_494 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 301 \
    name dec_495 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_495 \
    op interface \
    ports { dec_495 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 302 \
    name dec_496 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_496 \
    op interface \
    ports { dec_496 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name dec_497 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_497 \
    op interface \
    ports { dec_497 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name dec_498 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_498 \
    op interface \
    ports { dec_498 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name dec_499 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_499 \
    op interface \
    ports { dec_499 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 306 \
    name dec_500 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_500 \
    op interface \
    ports { dec_500 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 307 \
    name dec_501 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_501 \
    op interface \
    ports { dec_501 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 308 \
    name dec_502 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_502 \
    op interface \
    ports { dec_502 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 309 \
    name dec_503 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_503 \
    op interface \
    ports { dec_503 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name dec_504 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_504 \
    op interface \
    ports { dec_504 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name dec_505 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_505 \
    op interface \
    ports { dec_505 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name dec_506 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_506 \
    op interface \
    ports { dec_506 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name dec_507 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_507 \
    op interface \
    ports { dec_507 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name dec_508 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_508 \
    op interface \
    ports { dec_508 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name dec_509 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_509 \
    op interface \
    ports { dec_509 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name dec_510 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_510 \
    op interface \
    ports { dec_510 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name short_matches \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_short_matches \
    op interface \
    ports { short_matches_din { O 33 vector } short_matches_num_data_valid { I 7 vector } short_matches_fifo_cap { I 7 vector } short_matches_full_n { I 1 bit } short_matches_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName krnl_proj_split_flow_control_loop_pipe_sequential_init_U
set CompName krnl_proj_split_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix krnl_proj_split_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


