
*** Running vivado
    with args -log arm_control_system.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source arm_control_system.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source arm_control_system.tcl -notrace
Command: link_design -top arm_control_system -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/lidar_arm_control/hardware_system/arm_control_system/arm_control_system.srcs/constrs_1/imports/arm_control_system/PYNQ-Z2_v1.0.xdc]
Finished Parsing XDC File [/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/lidar_arm_control/hardware_system/arm_control_system/arm_control_system.srcs/constrs_1/imports/arm_control_system/PYNQ-Z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1569.637 ; gain = 0.000 ; free physical = 592 ; free virtual = 4252
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1621.652 ; gain = 48.016 ; free physical = 583 ; free virtual = 4244

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ca12abe8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2076.215 ; gain = 454.562 ; free physical = 214 ; free virtual = 3874

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ca12abe8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2154.215 ; gain = 0.000 ; free physical = 147 ; free virtual = 3807
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f6019120

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2154.215 ; gain = 0.000 ; free physical = 147 ; free virtual = 3807
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18261e33f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2154.215 ; gain = 0.000 ; free physical = 147 ; free virtual = 3807
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18261e33f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2154.215 ; gain = 0.000 ; free physical = 147 ; free virtual = 3807
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 177be7020

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2154.215 ; gain = 0.000 ; free physical = 146 ; free virtual = 3807
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 177be7020

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2154.215 ; gain = 0.000 ; free physical = 146 ; free virtual = 3807
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               4  |               8  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2154.215 ; gain = 0.000 ; free physical = 146 ; free virtual = 3807
Ending Logic Optimization Task | Checksum: 177be7020

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2154.215 ; gain = 0.000 ; free physical = 146 ; free virtual = 3807

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 177be7020

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2154.215 ; gain = 0.000 ; free physical = 146 ; free virtual = 3806

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 177be7020

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2154.215 ; gain = 0.000 ; free physical = 146 ; free virtual = 3806

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2154.215 ; gain = 0.000 ; free physical = 146 ; free virtual = 3806
Ending Netlist Obfuscation Task | Checksum: 177be7020

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2154.215 ; gain = 0.000 ; free physical = 146 ; free virtual = 3806
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2154.215 ; gain = 580.578 ; free physical = 146 ; free virtual = 3806
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2154.215 ; gain = 0.000 ; free physical = 146 ; free virtual = 3806
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2186.230 ; gain = 0.000 ; free physical = 143 ; free virtual = 3804
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.230 ; gain = 0.000 ; free physical = 142 ; free virtual = 3803
INFO: [Common 17-1381] The checkpoint '/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/lidar_arm_control/hardware_system/arm_control_system/arm_control_system.runs/impl_1/arm_control_system_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file arm_control_system_drc_opted.rpt -pb arm_control_system_drc_opted.pb -rpx arm_control_system_drc_opted.rpx
Command: report_drc -file arm_control_system_drc_opted.rpt -pb arm_control_system_drc_opted.pb -rpx arm_control_system_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/lidar_arm_control/hardware_system/arm_control_system/arm_control_system.runs/impl_1/arm_control_system_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 137 ; free virtual = 3769
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1056b25a5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 137 ; free virtual = 3769
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 137 ; free virtual = 3769

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 136fdb86d

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 137 ; free virtual = 3752

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 197b92775

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 149 ; free virtual = 3765

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 197b92775

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 149 ; free virtual = 3766
Phase 1 Placer Initialization | Checksum: 197b92775

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 149 ; free virtual = 3766

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d05fa18b

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 149 ; free virtual = 3766

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 140 ; free virtual = 3758

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1934981de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 139 ; free virtual = 3758
Phase 2 Global Placement | Checksum: 22ef9754a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 140 ; free virtual = 3759

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22ef9754a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 140 ; free virtual = 3759

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1632e1fbe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 139 ; free virtual = 3758

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: afcaa5b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 139 ; free virtual = 3758

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c8788b91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 139 ; free virtual = 3758

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c7e8b3d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 136 ; free virtual = 3756

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 197547b9c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 136 ; free virtual = 3756

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1be9e8164

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 136 ; free virtual = 3756
Phase 3 Detail Placement | Checksum: 1be9e8164

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 136 ; free virtual = 3756

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 153d81614

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 153d81614

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 137 ; free virtual = 3757
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.438. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18adbc9d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 137 ; free virtual = 3757
Phase 4.1 Post Commit Optimization | Checksum: 18adbc9d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 137 ; free virtual = 3757

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18adbc9d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 137 ; free virtual = 3757

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18adbc9d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 137 ; free virtual = 3757

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 137 ; free virtual = 3757
Phase 4.4 Final Placement Cleanup | Checksum: 109fad0eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 137 ; free virtual = 3757
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 109fad0eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 137 ; free virtual = 3757
Ending Placer Task | Checksum: 84e8b7cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 146 ; free virtual = 3767
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 146 ; free virtual = 3766
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 144 ; free virtual = 3766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 145 ; free virtual = 3767
INFO: [Common 17-1381] The checkpoint '/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/lidar_arm_control/hardware_system/arm_control_system/arm_control_system.runs/impl_1/arm_control_system_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file arm_control_system_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 135 ; free virtual = 3756
INFO: [runtcl-4] Executing : report_utilization -file arm_control_system_utilization_placed.rpt -pb arm_control_system_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file arm_control_system_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2226.250 ; gain = 0.000 ; free physical = 143 ; free virtual = 3764
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 6219589e ConstDB: 0 ShapeSum: 22cf5f2f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 138440849

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.973 ; gain = 105.723 ; free physical = 128 ; free virtual = 3637
Post Restoration Checksum: NetGraph: 96c3bb18 NumContArr: a1804d31 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 138440849

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2356.969 ; gain = 130.719 ; free physical = 124 ; free virtual = 3605

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 138440849

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2371.969 ; gain = 145.719 ; free physical = 126 ; free virtual = 3588

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 138440849

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2371.969 ; gain = 145.719 ; free physical = 126 ; free virtual = 3588
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 169968a6a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2397.031 ; gain = 170.781 ; free physical = 144 ; free virtual = 3579
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.345  | TNS=0.000  | WHS=-0.128 | THS=-1.225 |

Phase 2 Router Initialization | Checksum: 1b951f6c3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2397.031 ; gain = 170.781 ; free physical = 144 ; free virtual = 3579

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f2b24ed9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 146 ; free virtual = 3581

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.340  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: afbae2ff

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 146 ; free virtual = 3581
Phase 4 Rip-up And Reroute | Checksum: afbae2ff

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 146 ; free virtual = 3581

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: afbae2ff

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 146 ; free virtual = 3581

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: afbae2ff

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 146 ; free virtual = 3581
Phase 5 Delay and Skew Optimization | Checksum: afbae2ff

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 146 ; free virtual = 3581

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19ce88e16

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 146 ; free virtual = 3581
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.507  | TNS=0.000  | WHS=0.119  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19ce88e16

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 146 ; free virtual = 3581
Phase 6 Post Hold Fix | Checksum: 19ce88e16

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 146 ; free virtual = 3581

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0173449 %
  Global Horizontal Routing Utilization  = 0.0130156 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15d39d8ee

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 146 ; free virtual = 3581

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15d39d8ee

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 144 ; free virtual = 3579

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 168dfda76

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 144 ; free virtual = 3579

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.507  | TNS=0.000  | WHS=0.119  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 168dfda76

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 145 ; free virtual = 3580
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 163 ; free virtual = 3598

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2398.035 ; gain = 171.785 ; free physical = 163 ; free virtual = 3598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.035 ; gain = 0.000 ; free physical = 163 ; free virtual = 3598
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2398.035 ; gain = 0.000 ; free physical = 159 ; free virtual = 3595
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.035 ; gain = 0.000 ; free physical = 161 ; free virtual = 3597
INFO: [Common 17-1381] The checkpoint '/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/lidar_arm_control/hardware_system/arm_control_system/arm_control_system.runs/impl_1/arm_control_system_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file arm_control_system_drc_routed.rpt -pb arm_control_system_drc_routed.pb -rpx arm_control_system_drc_routed.rpx
Command: report_drc -file arm_control_system_drc_routed.rpt -pb arm_control_system_drc_routed.pb -rpx arm_control_system_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/lidar_arm_control/hardware_system/arm_control_system/arm_control_system.runs/impl_1/arm_control_system_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file arm_control_system_methodology_drc_routed.rpt -pb arm_control_system_methodology_drc_routed.pb -rpx arm_control_system_methodology_drc_routed.rpx
Command: report_methodology -file arm_control_system_methodology_drc_routed.rpt -pb arm_control_system_methodology_drc_routed.pb -rpx arm_control_system_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/lidar_arm_control/hardware_system/arm_control_system/arm_control_system.runs/impl_1/arm_control_system_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file arm_control_system_power_routed.rpt -pb arm_control_system_power_summary_routed.pb -rpx arm_control_system_power_routed.rpx
Command: report_power -file arm_control_system_power_routed.rpt -pb arm_control_system_power_summary_routed.pb -rpx arm_control_system_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file arm_control_system_route_status.rpt -pb arm_control_system_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file arm_control_system_timing_summary_routed.rpt -pb arm_control_system_timing_summary_routed.pb -rpx arm_control_system_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file arm_control_system_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file arm_control_system_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file arm_control_system_bus_skew_routed.rpt -pb arm_control_system_bus_skew_routed.pb -rpx arm_control_system_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force arm_control_system.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./arm_control_system.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2744.684 ; gain = 290.621 ; free physical = 452 ; free virtual = 3572
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 19:42:49 2021...
