(pcb "C:\Users\kaltchuk\Documents\GitHub\Z80_Modular_Computer\KiCAD files\FLASHv2\FLASHv2.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.4)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  201295 -135255  101600 -135255  101600 -65405  201295 -65405
            201295 -135255)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (place J2 106045 -68580 front 0 (PN "Power Bus"))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C1 114935 -77470 front 90 (PN 10uF))
    )
    (component Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm
      (place C2 121285 -95885 front 270 (PN 10nF))
      (place C3 119380 -122555 front 270 (PN 10nF))
      (place C5 120650 -82550 front 270 (PN 10nF))
    )
    (component Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm::1
      (place C4 120650 -69215 front 270 (PN 10nF))
      (place C6 156845 -130810 front 0 (PN 10nF))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (place J1 132715 -117475 front 90 (PN "card addr"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (place J3 106045 -83820 front 0 (PN "Signal Bus"))
    )
    (component Connector_PinHeader_2.00mm:PinHeader_2x22_P2.00mm_Vertical
      (place J4 156845 -79375 front 0 (PN "IDE connector"))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R6 163195 -69850 front 180 (PN 1k))
    )
    (component Resistor_THT:R_Array_SIP5
      (place RN1 130175 -109855 front 0 (PN 4x10k))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket_LongPads"
      (place U1 125095 -104140 front 90 (PN 74LS04))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (place U2 123190 -130810 front 90 (PN 74LS85))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket_LongPads"
      (place U3 124815 -77250 front 90 (PN 74LS245))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket_LongPads::1"
      (place U4 124841 -90805 front 90 (PN 74LS245))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -11430))
      (outline (path signal 100  3810 -11430  -1270 -11430))
      (outline (path signal 100  -1270 -11430  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -11490  3870 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  3870 1330  3870 -11490))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  -1800 -11950  4350 -11950))
      (outline (path signal 50  4350 -11950  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm
      (outline (path signal 100  -650 1300  -650 -1300))
      (outline (path signal 100  -650 -1300  3150 -1300))
      (outline (path signal 100  3150 -1300  3150 1300))
      (outline (path signal 100  3150 1300  -650 1300))
      (outline (path signal 120  -770 1420  3270 1420))
      (outline (path signal 120  -770 -1420  3270 -1420))
      (outline (path signal 120  -770 1420  -770 795))
      (outline (path signal 120  -770 -795  -770 -1420))
      (outline (path signal 120  3270 1420  3270 795))
      (outline (path signal 120  3270 -795  3270 -1420))
      (outline (path signal 50  -1050 1550  -1050 -1550))
      (outline (path signal 50  -1050 -1550  3550 -1550))
      (outline (path signal 50  3550 -1550  3550 1550))
      (outline (path signal 50  3550 1550  -1050 1550))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D3.8mm_W2.6mm_P2.50mm::1
      (outline (path signal 50  3550 1550  -1050 1550))
      (outline (path signal 50  3550 -1550  3550 1550))
      (outline (path signal 50  -1050 -1550  3550 -1550))
      (outline (path signal 50  -1050 1550  -1050 -1550))
      (outline (path signal 120  3270 -795  3270 -1420))
      (outline (path signal 120  3270 1420  3270 795))
      (outline (path signal 120  -770 -795  -770 -1420))
      (outline (path signal 120  -770 1420  -770 795))
      (outline (path signal 120  -770 -1420  3270 -1420))
      (outline (path signal 120  -770 1420  3270 1420))
      (outline (path signal 100  3150 1300  -650 1300))
      (outline (path signal 100  3150 -1300  3150 1300))
      (outline (path signal 100  -650 -1300  3150 -1300))
      (outline (path signal 100  -650 1300  -650 -1300))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
    )
    (image Connector_PinHeader_2.00mm:PinHeader_2x22_P2.00mm_Vertical
      (outline (path signal 100  0 1000  3000 1000))
      (outline (path signal 100  3000 1000  3000 -43000))
      (outline (path signal 100  3000 -43000  -1000 -43000))
      (outline (path signal 100  -1000 -43000  -1000 0))
      (outline (path signal 100  -1000 0  0 1000))
      (outline (path signal 120  -1060 -43060  3060 -43060))
      (outline (path signal 120  -1060 -1000  -1060 -43060))
      (outline (path signal 120  3060 1060  3060 -43060))
      (outline (path signal 120  -1060 -1000  1000 -1000))
      (outline (path signal 120  1000 -1000  1000 1060))
      (outline (path signal 120  1000 1060  3060 1060))
      (outline (path signal 120  -1060 0  -1060 1060))
      (outline (path signal 120  -1060 1060  0 1060))
      (outline (path signal 50  -1500 1500  -1500 -43500))
      (outline (path signal 50  -1500 -43500  3500 -43500))
      (outline (path signal 50  3500 -43500  3500 1500))
      (outline (path signal 50  3500 1500  -1500 1500))
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
      (pin Oval[A]Pad_1350x1350_um 2 2000 0)
      (pin Oval[A]Pad_1350x1350_um 3 0 -2000)
      (pin Oval[A]Pad_1350x1350_um 4 2000 -2000)
      (pin Oval[A]Pad_1350x1350_um 5 0 -4000)
      (pin Oval[A]Pad_1350x1350_um 6 2000 -4000)
      (pin Oval[A]Pad_1350x1350_um 7 0 -6000)
      (pin Oval[A]Pad_1350x1350_um 8 2000 -6000)
      (pin Oval[A]Pad_1350x1350_um 9 0 -8000)
      (pin Oval[A]Pad_1350x1350_um 10 2000 -8000)
      (pin Oval[A]Pad_1350x1350_um 11 0 -10000)
      (pin Oval[A]Pad_1350x1350_um 12 2000 -10000)
      (pin Oval[A]Pad_1350x1350_um 13 0 -12000)
      (pin Oval[A]Pad_1350x1350_um 14 2000 -12000)
      (pin Oval[A]Pad_1350x1350_um 15 0 -14000)
      (pin Oval[A]Pad_1350x1350_um 16 2000 -14000)
      (pin Oval[A]Pad_1350x1350_um 17 0 -16000)
      (pin Oval[A]Pad_1350x1350_um 18 2000 -16000)
      (pin Oval[A]Pad_1350x1350_um 19 0 -18000)
      (pin Oval[A]Pad_1350x1350_um 20 2000 -18000)
      (pin Oval[A]Pad_1350x1350_um 21 0 -20000)
      (pin Oval[A]Pad_1350x1350_um 22 2000 -20000)
      (pin Oval[A]Pad_1350x1350_um 23 0 -22000)
      (pin Oval[A]Pad_1350x1350_um 24 2000 -22000)
      (pin Oval[A]Pad_1350x1350_um 25 0 -24000)
      (pin Oval[A]Pad_1350x1350_um 26 2000 -24000)
      (pin Oval[A]Pad_1350x1350_um 27 0 -26000)
      (pin Oval[A]Pad_1350x1350_um 28 2000 -26000)
      (pin Oval[A]Pad_1350x1350_um 29 0 -28000)
      (pin Oval[A]Pad_1350x1350_um 30 2000 -28000)
      (pin Oval[A]Pad_1350x1350_um 31 0 -30000)
      (pin Oval[A]Pad_1350x1350_um 32 2000 -30000)
      (pin Oval[A]Pad_1350x1350_um 33 0 -32000)
      (pin Oval[A]Pad_1350x1350_um 34 2000 -32000)
      (pin Oval[A]Pad_1350x1350_um 35 0 -34000)
      (pin Oval[A]Pad_1350x1350_um 36 2000 -34000)
      (pin Oval[A]Pad_1350x1350_um 37 0 -36000)
      (pin Oval[A]Pad_1350x1350_um 38 2000 -36000)
      (pin Oval[A]Pad_1350x1350_um 39 0 -38000)
      (pin Oval[A]Pad_1350x1350_um 40 2000 -38000)
      (pin Oval[A]Pad_1350x1350_um 41 0 -40000)
      (pin Oval[A]Pad_1350x1350_um 42 2000 -40000)
      (pin Oval[A]Pad_1350x1350_um 43 0 -42000)
      (pin Oval[A]Pad_1350x1350_um 44 2000 -42000)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image Resistor_THT:R_Array_SIP5
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  11450 -1250))
      (outline (path signal 100  11450 -1250  11450 1250))
      (outline (path signal 100  11450 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  11600 -1400))
      (outline (path signal 120  11600 -1400  11600 1400))
      (outline (path signal 120  11600 1400  -1440 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  11900 -1650))
      (outline (path signal 50  11900 -1650  11900 1650))
      (outline (path signal 50  11900 1650  -1700 1650))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  -1440 1390  -1440 -16630))
      (outline (path signal 120  -1440 -16630  9060 -16630))
      (outline (path signal 120  9060 -16630  9060 1390))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  -1440 1390  -1440 -19170))
      (outline (path signal 120  -1440 -19170  9060 -19170))
      (outline (path signal 120  9060 -19170  9060 1390))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -24190))
      (outline (path signal 120  1560 -24190  6060 -24190))
      (outline (path signal 120  6060 -24190  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  -1440 1390  -1440 -24250))
      (outline (path signal 120  -1440 -24250  9060 -24250))
      (outline (path signal 120  9060 -24250  9060 1390))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket_LongPads::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -24250  9060 1390))
      (outline (path signal 120  -1440 -24250  9060 -24250))
      (outline (path signal 120  -1440 1390  -1440 -24250))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -24190  6060 1330))
      (outline (path signal 120  1560 -24190  6060 -24190))
      (outline (path signal 120  1560 1330  1560 -24190))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 20 7620 0)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1350x1350_um
      (shape (path F.Cu 1350  0 0  0 0))
      (shape (path B.Cu 1350  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1350x1350_um
      (shape (rect F.Cu -675 -675 675 675))
      (shape (rect B.Cu -675 -675 675 675))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins J2-3 J2-4 C1-1 C2-1 C3-1 C4-1 C5-1 C6-1 J4-3 R6-2 RN1-1 U1-14 U2-16 U3-1
        U3-20 U4-20)
    )
    (net GND
      (pins J2-1 J2-2 J2-9 J2-10 C1-2 C2-2 C3-2 C4-2 C5-2 C6-2 J1-1 J1-3 J1-5 J1-7
        J4-44 U1-9 U1-11 U1-5 U1-13 U1-7 U2-2 U2-4 U2-8 U3-2 U3-3 U3-4 U3-10 U4-10)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 RN1-2 U2-1)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4 RN1-3 U2-14)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6 RN1-4 U2-11)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8 RN1-5 U2-9)
    )
    (net /+12V
      (pins J2-5 J2-6)
    )
    (net /v1
      (pins J2-7 J2-8)
    )
    (net /a01
      (pins J3-1 U3-8)
    )
    (net /a00
      (pins J3-2 U3-9)
    )
    (net /a03
      (pins J3-3)
    )
    (net /a02
      (pins J3-4 U3-7)
    )
    (net /a05
      (pins J3-5 U2-12)
    )
    (net /a04
      (pins J3-6 U2-10)
    )
    (net /a07
      (pins J3-7 U2-15)
    )
    (net /a06
      (pins J3-8 U2-13)
    )
    (net /a09
      (pins J3-9)
    )
    (net /a08
      (pins J3-10)
    )
    (net /a11
      (pins J3-11)
    )
    (net /a10
      (pins J3-12)
    )
    (net /a13
      (pins J3-13)
    )
    (net /a12
      (pins J3-14)
    )
    (net /a15
      (pins J3-15)
    )
    (net /a14
      (pins J3-16)
    )
    (net /d01
      (pins J3-17 U4-3)
    )
    (net /d00
      (pins J3-18 U4-2)
    )
    (net /d03
      (pins J3-19 U4-5)
    )
    (net /d02
      (pins J3-20 U4-4)
    )
    (net /d05
      (pins J3-21 U4-7)
    )
    (net /d04
      (pins J3-22 U4-6)
    )
    (net /d07
      (pins J3-23 U4-9)
    )
    (net /d06
      (pins J3-24 U4-8)
    )
    (net /wr
      (pins J3-25 U3-5)
    )
    (net /mreq
      (pins J3-26)
    )
    (net /rd
      (pins J3-27 U3-6 U4-1)
    )
    (net /iorq
      (pins J3-28 U1-3)
    )
    (net /busack
      (pins J3-29)
    )
    (net /busrq
      (pins J3-30)
    )
    (net /halt
      (pins J3-31)
    )
    (net /wait
      (pins J3-32)
    )
    (net /int
      (pins J3-33)
    )
    (net /nmi
      (pins J3-34)
    )
    (net /s1
      (pins J3-35)
    )
    (net /s0
      (pins J3-36)
    )
    (net /m1
      (pins J3-37)
    )
    (net /s2
      (pins J3-38)
    )
    (net /clk
      (pins J3-39)
    )
    (net /reset
      (pins J3-40 J4-43)
    )
    (net /fd07
      (pins J4-41 U4-11)
    )
    (net /fd06
      (pins J4-39 U4-12)
    )
    (net /fd05
      (pins J4-37 U4-13)
    )
    (net /fd04
      (pins J4-35 U4-14)
    )
    (net /fd03
      (pins J4-33 U4-15)
    )
    (net /fd02
      (pins J4-31 U4-16)
    )
    (net /fd01
      (pins J4-29 U4-17)
    )
    (net /fd00
      (pins J4-27 U4-18)
    )
    (net /fwr
      (pins J4-21 U3-15)
    )
    (net /frd
      (pins J4-19 U3-14)
    )
    (net /fa01
      (pins J4-11 U3-12)
    )
    (net /fa00
      (pins J4-9 U3-11)
    )
    (net /fa02
      (pins J4-10 U3-13)
    )
    (net /cf_sel
      (pins J4-7 U1-2 U3-19 U4-19)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1 U2-6)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4 U2-3)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U2-Pad5)"
      (pins U2-5)
    )
    (net "Net-(U2-Pad7)"
      (pins U2-7)
    )
    (net "Net-(U3-Pad16)"
      (pins U3-16)
    )
    (net "Net-(U3-Pad17)"
      (pins U3-17)
    )
    (net "Net-(U3-Pad18)"
      (pins U3-18)
    )
    (net "Net-(J4-Pad5)"
      (pins J4-5)
    )
    (net "Net-(J4-Pad13)"
      (pins J4-13)
    )
    (net "Net-(J4-Pad15)"
      (pins J4-15)
    )
    (net "Net-(J4-Pad17)"
      (pins J4-17)
    )
    (net "Net-(J4-Pad23)"
      (pins J4-23)
    )
    (net "Net-(J4-Pad25)"
      (pins J4-25)
    )
    (net "Net-(J4-Pad1)"
      (pins J4-1)
    )
    (net "Net-(J4-Pad2)"
      (pins J4-2)
    )
    (net "Net-(J4-Pad6)"
      (pins J4-6)
    )
    (net "Net-(J4-Pad14)"
      (pins J4-14)
    )
    (net "Net-(J4-Pad16)"
      (pins J4-16)
    )
    (net "Net-(J4-Pad18)"
      (pins J4-18)
    )
    (net "Net-(J4-Pad24)"
      (pins J4-24)
    )
    (net "Net-(J4-Pad26)"
      (pins J4-26)
    )
    (net "Net-(J4-Pad4)"
      (pins J4-4)
    )
    (net "Net-(J4-Pad8)"
      (pins J4-8 R6-1)
    )
    (net "Net-(J4-Pad12)"
      (pins J4-12)
    )
    (net "Net-(J4-Pad20)"
      (pins J4-20)
    )
    (net "Net-(J4-Pad22)"
      (pins J4-22)
    )
    (net "Net-(J4-Pad28)"
      (pins J4-28)
    )
    (net "Net-(J4-Pad30)"
      (pins J4-30)
    )
    (net "Net-(J4-Pad32)"
      (pins J4-32)
    )
    (net "Net-(J4-Pad34)"
      (pins J4-34)
    )
    (net "Net-(J4-Pad36)"
      (pins J4-36)
    )
    (net "Net-(J4-Pad38)"
      (pins J4-38)
    )
    (net "Net-(J4-Pad40)"
      (pins J4-40)
    )
    (net "Net-(J4-Pad42)"
      (pins J4-42)
    )
    (class kicad_default "" /+12V /a00 /a01 /a02 /a03 /a04 /a05 /a06 /a07
      /a08 /a09 /a10 /a11 /a12 /a13 /a14 /a15 /busack /busrq /cf_sel /clk
      /d00 /d01 /d02 /d03 /d04 /d05 /d06 /d07 /fa00 /fa01 /fa02 /fd00 /fd01
      /fd02 /fd03 /fd04 /fd05 /fd06 /fd07 /frd /fwr /halt /int /iorq /m1 /mreq
      /nmi /rd /reset /s0 /s1 /s2 /v1 /wait /wr GND "Net-(J1-Pad2)" "Net-(J1-Pad4)"
      "Net-(J1-Pad6)" "Net-(J1-Pad8)" "Net-(J4-Pad1)" "Net-(J4-Pad11)" "Net-(J4-Pad12)"
      "Net-(J4-Pad13)" "Net-(J4-Pad14)" "Net-(J4-Pad15)" "Net-(J4-Pad16)"
      "Net-(J4-Pad17)" "Net-(J4-Pad18)" "Net-(J4-Pad19)" "Net-(J4-Pad2)" "Net-(J4-Pad20)"
      "Net-(J4-Pad21)" "Net-(J4-Pad22)" "Net-(J4-Pad23)" "Net-(J4-Pad24)"
      "Net-(J4-Pad25)" "Net-(J4-Pad26)" "Net-(J4-Pad27)" "Net-(J4-Pad28)"
      "Net-(J4-Pad29)" "Net-(J4-Pad3)" "Net-(J4-Pad30)" "Net-(J4-Pad31)" "Net-(J4-Pad32)"
      "Net-(J4-Pad33)" "Net-(J4-Pad34)" "Net-(J4-Pad35)" "Net-(J4-Pad36)"
      "Net-(J4-Pad37)" "Net-(J4-Pad38)" "Net-(J4-Pad39)" "Net-(J4-Pad4)" "Net-(J4-Pad40)"
      "Net-(J4-Pad41)" "Net-(J4-Pad42)" "Net-(J4-Pad5)" "Net-(J4-Pad6)" "Net-(J4-Pad7)"
      "Net-(J4-Pad8)" "Net-(U1-Pad1)" "Net-(U1-Pad10)" "Net-(U1-Pad12)" "Net-(U1-Pad4)"
      "Net-(U1-Pad6)" "Net-(U1-Pad8)" "Net-(U2-Pad5)" "Net-(U2-Pad7)" "Net-(U3-Pad16)"
      "Net-(U3-Pad17)" "Net-(U3-Pad18)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power +5V
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 375.001)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
