============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 19:11:10 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(112)
HDL-1007 : undeclared symbol 'out_de2', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(230)
HDL-1007 : undeclared symbol 'out_href2', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(231)
HDL-1007 : undeclared symbol 'out_vsync2', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(232)
HDL-1007 : undeclared symbol 'bayer_data', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(245)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(112)
HDL-1007 : undeclared symbol 'bayer_data', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(245)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/syn_1/SD-SDRAM-ISP-HDMI_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file import/hdmi_top/ISP_interconnect.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_interconnect.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : eco open net = 0
PHY-1001 : 28 feed throughs used by 28 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  7.252946s wall, 6.390625s user + 0.171875s system = 6.562500s CPU (90.5%)

RUN-1004 : used memory is 759 MB, reserved memory is 718 MB, peak memory is 806 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.596236s wall, 0.031250s user + 0.078125s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 798 MB, reserved memory is 758 MB, peak memory is 814 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.008149s wall, 0.125000s user + 0.078125s system = 0.203125s CPU (2.9%)

RUN-1004 : used memory is 798 MB, reserved memory is 758 MB, peak memory is 814 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_interconnect.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel2_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel2_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel3_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel3_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel5_syn_10 will be merged with clock u_hdmi_top/isp_interconnect/sel5_syn_2
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : eco open net = 0
PHY-1001 : 25 feed throughs used by 20 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  4.446697s wall, 3.500000s user + 0.218750s system = 3.718750s CPU (83.6%)

RUN-1004 : used memory is 810 MB, reserved memory is 764 MB, peak memory is 855 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.603245s wall, 0.046875s user + 0.109375s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 848 MB, reserved memory is 783 MB, peak memory is 865 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.023454s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (3.8%)

RUN-1004 : used memory is 848 MB, reserved memory is 783 MB, peak memory is 865 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(112)
HDL-1007 : undeclared symbol 'bayer_data', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(245)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 8 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.302480s wall, 1.921875s user + 0.093750s system = 2.015625s CPU (87.5%)

RUN-1004 : used memory is 769 MB, reserved memory is 705 MB, peak memory is 865 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.336562s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 772 MB, reserved memory is 706 MB, peak memory is 865 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.739574s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 772 MB, reserved memory is 706 MB, peak memory is 865 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(112)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel0_syn_13 will be merged with clock u_hdmi_top/isp_interconnect/sel0_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel1_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel1_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel2_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel2_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel3_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel3_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel5_syn_10 will be merged with clock u_hdmi_top/isp_interconnect/sel5_syn_2
PHY-1001 : eco open net = 0
PHY-1001 : 32 feed throughs used by 28 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  4.191621s wall, 4.000000s user + 0.187500s system = 4.187500s CPU (99.9%)

RUN-1004 : used memory is 907 MB, reserved memory is 846 MB, peak memory is 913 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.642943s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 909 MB, reserved memory is 846 MB, peak memory is 927 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.061899s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (2.2%)

RUN-1004 : used memory is 909 MB, reserved memory is 846 MB, peak memory is 927 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_interconnect.v
HDL-1007 : analyze verilog file import/hdmi_top/bayer_rgb888.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel0_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel0_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel1_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel1_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel2_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel2_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel3_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel3_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel4_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel4_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel5_syn_10 will be merged with clock u_hdmi_top/isp_interconnect/sel5_syn_2
PHY-1001 : eco open net = 0
PHY-1001 : 92 feed throughs used by 76 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  5.449501s wall, 5.093750s user + 0.265625s system = 5.359375s CPU (98.3%)

RUN-1004 : used memory is 902 MB, reserved memory is 923 MB, peak memory is 927 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.780150s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 904 MB, reserved memory is 924 MB, peak memory is 927 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.199195s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (2.0%)

RUN-1004 : used memory is 904 MB, reserved memory is 924 MB, peak memory is 927 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/bayer_rgb888.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
HDL-1007 : analyze verilog file import/hdmi_top/bayer_rgb888.v
RUN-1001 : stop_run phy_1.
RUN-1001 : reset_run phy_1 -step opt_place.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/syn_1/SD-SDRAM-ISP-HDMI_gate.db" in  2.125337s wall, 2.046875s user + 0.078125s system = 2.125000s CPU (100.0%)

RUN-1004 : used memory is 562 MB, reserved memory is 619 MB, peak memory is 927 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel0_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel0_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel1_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel1_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel2_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel2_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel3_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel3_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel4_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel4_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel5_syn_10 will be merged with clock u_hdmi_top/isp_interconnect/sel5_syn_2
PHY-1001 : eco open net = 0
PHY-1001 : 65 feed throughs used by 59 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  5.469632s wall, 4.671875s user + 0.296875s system = 4.968750s CPU (90.8%)

RUN-1004 : used memory is 874 MB, reserved memory is 911 MB, peak memory is 927 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.782970s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (0.9%)

RUN-1004 : used memory is 899 MB, reserved memory is 934 MB, peak memory is 927 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.221398s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (2.8%)

RUN-1004 : used memory is 899 MB, reserved memory is 934 MB, peak memory is 927 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(112)
HDL-1007 : analyze verilog file import/hdmi_top/video_driver.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel0_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel0_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel1_syn_13 will be merged with clock u_hdmi_top/isp_interconnect/sel1_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel2_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel2_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel3_syn_13 will be merged with clock u_hdmi_top/isp_interconnect/sel3_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel4_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel4_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel5_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel5_syn_2
PHY-1001 : eco open net = 0
PHY-1001 : 52 feed throughs used by 45 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  6.478917s wall, 4.968750s user + 0.171875s system = 5.140625s CPU (79.3%)

RUN-1004 : used memory is 889 MB, reserved memory is 944 MB, peak memory is 927 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.775252s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (1.6%)

RUN-1004 : used memory is 893 MB, reserved memory is 945 MB, peak memory is 927 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.194131s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (3.3%)

RUN-1004 : used memory is 893 MB, reserved memory is 945 MB, peak memory is 927 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.780665s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (1.8%)

RUN-1004 : used memory is 893 MB, reserved memory is 945 MB, peak memory is 927 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.197249s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (3.0%)

RUN-1004 : used memory is 893 MB, reserved memory is 945 MB, peak memory is 927 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(112)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel0_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel0_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel1_syn_13 will be merged with clock u_hdmi_top/isp_interconnect/sel1_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel2_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel2_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel3_syn_13 will be merged with clock u_hdmi_top/isp_interconnect/sel3_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel4_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel4_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel5_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel5_syn_2
PHY-1001 : eco open net = 0
PHY-1001 : 61 feed throughs used by 50 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  5.661483s wall, 5.312500s user + 0.312500s system = 5.625000s CPU (99.4%)

RUN-1004 : used memory is 902 MB, reserved memory is 952 MB, peak memory is 927 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.772057s wall, 0.031250s user + 0.125000s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 906 MB, reserved memory is 955 MB, peak memory is 927 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.184108s wall, 0.140625s user + 0.125000s system = 0.265625s CPU (3.7%)

RUN-1004 : used memory is 906 MB, reserved memory is 955 MB, peak memory is 927 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(112)
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.779439s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 906 MB, reserved memory is 955 MB, peak memory is 927 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.194882s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (2.8%)

RUN-1004 : used memory is 906 MB, reserved memory is 955 MB, peak memory is 927 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in import/hdmi_top/hdmi_top.v(112)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel0_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel0_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel1_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel1_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel2_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel2_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel3_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel3_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel4_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel4_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel5_syn_10 will be merged with clock u_hdmi_top/isp_interconnect/sel5_syn_2
PHY-1001 : eco open net = 0
PHY-1001 : 65 feed throughs used by 59 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  5.740322s wall, 5.437500s user + 0.265625s system = 5.703125s CPU (99.4%)

RUN-1004 : used memory is 912 MB, reserved memory is 967 MB, peak memory is 927 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.781630s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 914 MB, reserved memory is 967 MB, peak memory is 932 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.194892s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (3.0%)

RUN-1004 : used memory is 914 MB, reserved memory is 967 MB, peak memory is 932 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : Save Project as... success.
