<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Max Delay Analysis
</title>
<text>SmartTime Version 2022.1.0.10</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</text>
<text>Date: Tue May  9 22:23:49 2023
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>Top</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300TS_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>slow_lv_ht, slow_lv_lt, fast_hv_lt</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>5.000</cell>
 <cell>200.000</cell>
 <cell>0.249</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>181.667</cell>
 <cell>5.505</cell>
 <cell>-4.028</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</cell>
 <cell>6.250</cell>
 <cell>160.000</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect:CLK</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:D</cell>
 <cell>4.552</cell>
 <cell>0.249</cell>
 <cell>11.246</cell>
 <cell>11.495</cell>
 <cell>0.000</cell>
 <cell>4.616</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1]:CLK</cell>
 <cell>UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:D</cell>
 <cell>4.506</cell>
 <cell>0.300</cell>
 <cell>11.199</cell>
 <cell>11.499</cell>
 <cell>0.000</cell>
 <cell>4.565</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Controler_0/Communication_CMD_MUX_0/state_reg[0]:CLK</cell>
 <cell>UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft:D</cell>
 <cell>4.482</cell>
 <cell>0.314</cell>
 <cell>11.185</cell>
 <cell>11.499</cell>
 <cell>0.000</cell>
 <cell>4.551</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect:CLK</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:D</cell>
 <cell>4.466</cell>
 <cell>0.335</cell>
 <cell>11.160</cell>
 <cell>11.495</cell>
 <cell>0.000</cell>
 <cell>4.530</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect:CLK</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:D</cell>
 <cell>4.406</cell>
 <cell>0.395</cell>
 <cell>11.100</cell>
 <cell>11.495</cell>
 <cell>0.000</cell>
 <cell>4.470</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.495</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.246</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.249</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.193</cell>
 <cell>4.193</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>4.551</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.608</cell>
 <cell>5.159</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.161</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.281</cell>
 <cell>5.442</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.557</cell>
 <cell>5.999</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.083</cell>
 <cell>683</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.611</cell>
 <cell>6.694</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.911</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[1]:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0/Input_Data_Part_0_TRG_Detect_Vector[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.478</cell>
 <cell>7.389</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.161</cell>
 <cell>7.550</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2]:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/N_157</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>7.617</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>7.763</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2]:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_Z[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>7.890</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>8.036</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Edge_Location_i_0[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.555</cell>
 <cell>8.591</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1:P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.182</cell>
 <cell>8.773</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:P[0]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG233</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.017</cell>
 <cell>8.790</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0:CC[5]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.494</cell>
 <cell>9.284</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMDI93[4]:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG256</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>9.284</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_RNIMDI93[4]:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>9.356</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_4:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter_3[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.590</cell>
 <cell>9.946</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_4:P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>10.007</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:P[4]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG1646</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.018</cell>
 <cell>10.025</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>10.455</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CI</cell>
 <cell>net</cell>
 <cell>CI_TO_CO1628</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.455</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>10.600</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CI</cell>
 <cell>net</cell>
 <cell>CI_TO_CO1629</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.020</cell>
 <cell>10.620</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2:CC[8]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.245</cell>
 <cell>10.865</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_s_32:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG1761</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.865</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_s_32:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>10.916</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/internal_enable_reset7</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.237</cell>
 <cell>11.153</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>11.220</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.026</cell>
 <cell>11.246</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.246</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.000</cell>
 <cell>5.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.532</cell>
 <cell>8.532</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.306</cell>
 <cell>8.838</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.483</cell>
 <cell>9.321</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>9.323</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.245</cell>
 <cell>9.568</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.478</cell>
 <cell>10.046</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>10.119</cell>
 <cell>683</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.547</cell>
 <cell>10.666</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.964</cell>
 <cell>11.630</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>11.495</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>11.495</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.495</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>ADC_sdio</cell>
 <cell>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</cell>
 <cell>2.081</cell>
 <cell></cell>
 <cell>2.081</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-1.578</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: ADC_sdio</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.081</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ADC_sdio</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ADC_sdio_iobuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>1.173</cell>
 <cell>1.173</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ADC_sdio_iobuf/U_IOBI:YIN</cell>
 <cell>net</cell>
 <cell>ADC_sdio_iobuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.173</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ADC_sdio_iobuf/U_IOBI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOBI_IB_OB_EB</cell>
 <cell>+</cell>
 <cell>0.157</cell>
 <cell>1.330</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</cell>
 <cell>net</cell>
 <cell>ADC_sdio_in</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.751</cell>
 <cell>2.081</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.081</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.273</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.199</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.144</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>N/C</cell>
 <cell>753</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/ADI_SPI_0/rx_data_buffer[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/ADI_SPI_0/rx_data_buffer[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Controler_0/ADI_SPI_0/sdio_cl:CLK</cell>
 <cell>ADC_sdio</cell>
 <cell>8.120</cell>
 <cell></cell>
 <cell>14.541</cell>
 <cell></cell>
 <cell>14.541</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Controler_0/System_Controler_0/SYS_Main_Reset_N:CLK</cell>
 <cell>DBGport_2</cell>
 <cell>6.685</cell>
 <cell></cell>
 <cell>13.391</cell>
 <cell></cell>
 <cell>13.391</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Controler_0/ADI_SPI_0/sdio_1:CLK</cell>
 <cell>ADC_sdio</cell>
 <cell>5.664</cell>
 <cell></cell>
 <cell>12.371</cell>
 <cell></cell>
 <cell>12.371</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Controler_0/ADI_SPI_0/sclk:CLK</cell>
 <cell>DBGport_6</cell>
 <cell>5.170</cell>
 <cell></cell>
 <cell>11.877</cell>
 <cell></cell>
 <cell>11.877</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Controler_0/ADI_SPI_0/ss_n:CLK</cell>
 <cell>DBGport_7</cell>
 <cell>5.147</cell>
 <cell></cell>
 <cell>11.854</cell>
 <cell></cell>
 <cell>11.854</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Controler_0/ADI_SPI_0/sdio_cl:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: ADC_sdio</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>14.541</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.009</cell>
 <cell>4.009</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>4.336</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.620</cell>
 <cell>4.956</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>5.206</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>5.727</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>5.803</cell>
 <cell>753</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/ADI_SPI_0/sdio_cl:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.618</cell>
 <cell>6.421</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/ADI_SPI_0/sdio_cl:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.226</cell>
 <cell>6.647</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ADC_sdio_iobuf/U_IOBI:E</cell>
 <cell>net</cell>
 <cell>sdio_cl</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.164</cell>
 <cell>7.811</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ADC_sdio_iobuf/U_IOBI:EOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOBI_IB_OB_EB</cell>
 <cell>+</cell>
 <cell>0.227</cell>
 <cell>8.038</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ADC_sdio_iobuf/U_IOPAD:E</cell>
 <cell>net</cell>
 <cell>ADC_sdio_iobuf/EOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.038</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ADC_sdio_iobuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>6.503</cell>
 <cell>14.541</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.541</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.373</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ADC_sdio</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:ALn</cell>
 <cell>2.793</cell>
 <cell>1.668</cell>
 <cell>9.507</cell>
 <cell>11.175</cell>
 <cell>0.241</cell>
 <cell>3.197</cell>
 <cell>0.163</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0]:ALn</cell>
 <cell>2.793</cell>
 <cell>1.668</cell>
 <cell>9.507</cell>
 <cell>11.175</cell>
 <cell>0.241</cell>
 <cell>3.197</cell>
 <cell>0.163</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4]:ALn</cell>
 <cell>2.792</cell>
 <cell>1.669</cell>
 <cell>9.506</cell>
 <cell>11.175</cell>
 <cell>0.241</cell>
 <cell>3.196</cell>
 <cell>0.163</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3]:ALn</cell>
 <cell>2.792</cell>
 <cell>1.669</cell>
 <cell>9.506</cell>
 <cell>11.175</cell>
 <cell>0.241</cell>
 <cell>3.196</cell>
 <cell>0.163</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2]:ALn</cell>
 <cell>2.792</cell>
 <cell>1.669</cell>
 <cell>9.506</cell>
 <cell>11.175</cell>
 <cell>0.241</cell>
 <cell>3.196</cell>
 <cell>0.163</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.175</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.507</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.668</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.193</cell>
 <cell>4.193</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>4.551</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.608</cell>
 <cell>5.159</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.161</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.281</cell>
 <cell>5.442</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.554</cell>
 <cell>5.996</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.080</cell>
 <cell>753</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.634</cell>
 <cell>6.714</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.931</cell>
 <cell>1267</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:ALn</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.576</cell>
 <cell>9.507</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.507</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.000</cell>
 <cell>5.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.532</cell>
 <cell>8.532</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.306</cell>
 <cell>8.838</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.483</cell>
 <cell>9.321</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>9.323</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.245</cell>
 <cell>9.568</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.478</cell>
 <cell>10.046</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>10.119</cell>
 <cell>683</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.552</cell>
 <cell>10.671</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.880</cell>
 <cell>11.551</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>11.416</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>11.175</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.175</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:CLK</cell>
 <cell>UART_Protocol_0/mko_0/counter[24]:D</cell>
 <cell>4.230</cell>
 <cell>172.708</cell>
 <cell>10.944</cell>
 <cell>183.652</cell>
 <cell>0.000</cell>
 <cell>4.417</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]:CLK</cell>
 <cell>UART_Protocol_0/mko_0/counter[24]:D</cell>
 <cell>4.225</cell>
 <cell>172.711</cell>
 <cell>10.941</cell>
 <cell>183.652</cell>
 <cell>0.000</cell>
 <cell>4.414</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:CLK</cell>
 <cell>UART_Protocol_0/mko_0/counter[23]:D</cell>
 <cell>4.183</cell>
 <cell>172.755</cell>
 <cell>10.897</cell>
 <cell>183.652</cell>
 <cell>0.000</cell>
 <cell>4.370</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]:CLK</cell>
 <cell>UART_Protocol_0/mko_0/counter[23]:D</cell>
 <cell>4.178</cell>
 <cell>172.758</cell>
 <cell>10.894</cell>
 <cell>183.652</cell>
 <cell>0.000</cell>
 <cell>4.367</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/state_reg[11]:CLK</cell>
 <cell>UART_Protocol_0/mko_0/counter[24]:D</cell>
 <cell>4.179</cell>
 <cell>172.759</cell>
 <cell>10.893</cell>
 <cell>183.652</cell>
 <cell>0.000</cell>
 <cell>4.366</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: UART_Protocol_0/mko_0/counter[24]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>183.652</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.944</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>172.708</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.193</cell>
 <cell>4.193</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.360</cell>
 <cell>4.553</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.157</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.159</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.428</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.555</cell>
 <cell>5.983</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.067</cell>
 <cell>475</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.647</cell>
 <cell>6.714</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/state_reg[8]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.931</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3:A</cell>
 <cell>net</cell>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/state_reg_Z[8]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.202</cell>
 <cell>7.133</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>7.299</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:D</cell>
 <cell>net</cell>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/N_208</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.349</cell>
 <cell>7.648</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>7.710</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV:B</cell>
 <cell>net</cell>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.109</cell>
 <cell>7.819</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>7.879</cell>
 <cell>34</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/OR2_0:A</cell>
 <cell>net</cell>
 <cell>UART_Protocol_0/N_206_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.146</cell>
 <cell>9.025</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/OR2_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.144</cell>
 <cell>9.169</cell>
 <cell>26</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter_3_i_0_a2[4]:A</cell>
 <cell>net</cell>
 <cell>UART_Protocol_0/OR2_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>9.431</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter_3_i_0_a2[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>9.492</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter_5_axb_4:D</cell>
 <cell>net</cell>
 <cell>UART_Protocol_0/mko_0/N_62</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.117</cell>
 <cell>9.609</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter_5_axb_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>9.671</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter_5_cry_4:C</cell>
 <cell>net</cell>
 <cell>UART_Protocol_0/mko_0/counter_5_axb_4_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>9.950</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter_5_cry_4:P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.182</cell>
 <cell>10.132</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:P[0]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG1780</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.017</cell>
 <cell>10.149</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.447</cell>
 <cell>10.596</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2:CI</cell>
 <cell>net</cell>
 <cell>CI_TO_CO1763</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.596</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2:CC[8]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.255</cell>
 <cell>10.851</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter_5_cry_24_0:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG1863</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.851</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter_5_cry_24_0:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>10.923</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter[24]:D</cell>
 <cell>net</cell>
 <cell>UART_Protocol_0/mko_0/counter_5[24]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.021</cell>
 <cell>10.944</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.944</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>181.667</cell>
 <cell>181.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>181.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.532</cell>
 <cell>185.199</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>185.506</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.480</cell>
 <cell>185.986</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>185.988</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>186.222</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.476</cell>
 <cell>186.698</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>186.771</cell>
 <cell>547</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter[24]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.543</cell>
 <cell>187.314</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.880</cell>
 <cell>188.194</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>4.542</cell>
 <cell>183.652</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>UART_Protocol_0/mko_0/counter[24]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>183.652</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>183.652</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RX_1</cell>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell>3.195</cell>
 <cell></cell>
 <cell>3.195</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.470</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>RX_0</cell>
 <cell>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell>2.010</cell>
 <cell></cell>
 <cell>2.010</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-1.650</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RX_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.195</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RX_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_1_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RX_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_1_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.225</cell>
 <cell>1.225</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_1_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>RX_1_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.225</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_1_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>1.377</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell>net</cell>
 <cell>RX_1_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.818</cell>
 <cell>3.195</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.195</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.272</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.306</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>N/C</cell>
 <cell>475</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>4.542</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</cell>
 <cell>DBGport_1</cell>
 <cell>6.332</cell>
 <cell></cell>
 <cell>13.033</cell>
 <cell></cell>
 <cell>13.033</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</cell>
 <cell>TX_1</cell>
 <cell>5.796</cell>
 <cell></cell>
 <cell>12.489</cell>
 <cell></cell>
 <cell>12.489</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</cell>
 <cell>TX_0</cell>
 <cell>5.216</cell>
 <cell></cell>
 <cell>11.917</cell>
 <cell></cell>
 <cell>11.917</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>UART_Protocol_0/mko_0/MKO_OUT:CLK</cell>
 <cell>LED_1</cell>
 <cell>5.060</cell>
 <cell></cell>
 <cell>11.761</cell>
 <cell></cell>
 <cell>11.761</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>UART_Protocol_1/mko_0/MKO_OUT:CLK</cell>
 <cell>LED_2</cell>
 <cell>4.927</cell>
 <cell></cell>
 <cell>11.641</cell>
 <cell></cell>
 <cell>11.641</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DBGport_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>13.033</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.193</cell>
 <cell>4.193</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.360</cell>
 <cell>4.553</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.157</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.159</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.428</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.558</cell>
 <cell>5.986</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.070</cell>
 <cell>547</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.631</cell>
 <cell>6.701</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.210</cell>
 <cell>6.911</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_1_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>TX_0_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.221</cell>
 <cell>9.132</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_1_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>1.213</cell>
 <cell>10.345</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_1_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>DBGport_1_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.345</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_1_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.688</cell>
 <cell>13.033</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_1</cell>
 <cell>net</cell>
 <cell>DBGport_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>13.033</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.033</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.532</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DBGport_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:ALn</cell>
 <cell>5.155</cell>
 <cell>171.558</cell>
 <cell>11.857</cell>
 <cell>183.415</cell>
 <cell>0.258</cell>
 <cell>5.567</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1:ALn</cell>
 <cell>5.146</cell>
 <cell>171.559</cell>
 <cell>11.848</cell>
 <cell>183.407</cell>
 <cell>0.258</cell>
 <cell>5.566</cell>
 <cell>0.162</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4]:ALn</cell>
 <cell>5.154</cell>
 <cell>171.559</cell>
 <cell>11.856</cell>
 <cell>183.415</cell>
 <cell>0.258</cell>
 <cell>5.566</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20]:ALn</cell>
 <cell>5.154</cell>
 <cell>171.559</cell>
 <cell>11.856</cell>
 <cell>183.415</cell>
 <cell>0.258</cell>
 <cell>5.566</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11]:ALn</cell>
 <cell>5.154</cell>
 <cell>171.559</cell>
 <cell>11.856</cell>
 <cell>183.415</cell>
 <cell>0.258</cell>
 <cell>5.566</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>183.415</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.857</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>171.558</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.193</cell>
 <cell>4.193</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.360</cell>
 <cell>4.553</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.157</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.159</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.428</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.555</cell>
 <cell>5.983</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.067</cell>
 <cell>475</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.635</cell>
 <cell>6.702</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.919</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_0_Z[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.422</cell>
 <cell>7.341</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>7.408</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_0_Z[1]_CLK_GATING</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.941</cell>
 <cell>10.349</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.198</cell>
 <cell>10.547</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.546</cell>
 <cell>11.093</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>11.177</cell>
 <cell>427</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:ALn</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.680</cell>
 <cell>11.857</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.857</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>181.667</cell>
 <cell>181.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>181.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.532</cell>
 <cell>185.199</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>185.506</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.480</cell>
 <cell>185.986</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>185.988</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>186.222</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.476</cell>
 <cell>186.698</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>186.771</cell>
 <cell>547</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.564</cell>
 <cell>187.335</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.880</cell>
 <cell>188.215</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>4.542</cell>
 <cell>183.673</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.258</cell>
 <cell>183.415</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>183.415</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</cell>
 <cell>0.424</cell>
 <cell>-4.028</cell>
 <cell>7.138</cell>
 <cell>3.110</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[0]:ALn</cell>
 <cell>0.423</cell>
 <cell>-4.027</cell>
 <cell>7.137</cell>
 <cell>3.110</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.110</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.138</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-4.028</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.193</cell>
 <cell>4.193</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>4.551</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.608</cell>
 <cell>5.159</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.161</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.281</cell>
 <cell>5.442</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.554</cell>
 <cell>5.996</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.080</cell>
 <cell>753</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.634</cell>
 <cell>6.714</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.931</cell>
 <cell>1267</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.207</cell>
 <cell>7.138</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.138</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.667</cell>
 <cell>1.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.532</cell>
 <cell>5.199</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>5.506</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.480</cell>
 <cell>5.986</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.988</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>6.222</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.473</cell>
 <cell>6.695</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>6.768</cell>
 <cell>475</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.543</cell>
 <cell>7.311</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.582</cell>
 <cell>7.893</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>4.542</cell>
 <cell>3.351</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>3.110</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.110</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RX_0</cell>
 <cell>DBGport_0</cell>
 <cell>8.399</cell>
 <cell></cell>
 <cell>8.399</cell>
 <cell></cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RX_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DBGport_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.399</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RX_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_0_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RX_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_0_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.360</cell>
 <cell>1.360</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_0_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>RX_0_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.360</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_0_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.383</cell>
 <cell>1.743</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_0_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>RX_0_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.622</cell>
 <cell>4.365</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_0_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>1.033</cell>
 <cell>5.398</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_0_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>DBGport_0_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.398</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_0_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>3.001</cell>
 <cell>8.399</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_0</cell>
 <cell>net</cell>
 <cell>DBGport_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.399</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.399</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RX_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
