===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 31.0305 seconds

  ----Wall Time----  ----Name----
    3.4639 ( 11.2%)  FIR Parser
   14.7020 ( 47.4%)  'firrtl.circuit' Pipeline
    1.2264 (  4.0%)    'firrtl.module' Pipeline
    1.1137 (  3.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1127 (  0.4%)      LowerCHIRRTLPass
    0.1153 (  0.4%)    InferWidths
    0.6658 (  2.1%)    InferResets
    0.0260 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0248 (  0.1%)    PrefixModules
    0.6352 (  2.0%)    LowerFIRRTLTypes
    5.9927 ( 19.3%)    'firrtl.module' Pipeline
    0.7321 (  2.4%)      ExpandWhens
    0.0275 (  0.1%)      RemoveResets
    5.2330 ( 16.9%)      Canonicalizer
    0.3801 (  1.2%)    Inliner
    1.1719 (  3.8%)    IMConstProp
    0.0387 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.0301 ( 13.0%)    'firrtl.module' Pipeline
    4.0300 ( 13.0%)      Canonicalizer
    0.3355 (  1.1%)    CreateSiFiveMetadata
    0.1240 (  0.4%)    EmitOMIR
    0.0378 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.3689 (  7.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.6885 ( 24.8%)  'hw.module' Pipeline
    0.6580 (  2.1%)    HWCleanup
    1.0840 (  3.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.1048 ( 16.5%)    Canonicalizer
    0.0837 (  0.3%)    HWLegalizeModules
    0.7581 (  2.4%)    PrettifyVerilog
    2.8050 (  9.0%)  ExportVerilog
    0.0019 (  0.0%)  Rest
   31.0305 (100.0%)  Total

{
  totalTime: 31.056,
  maxMemory: 615731200
}
