// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "08/24/2023 09:32:18"

// 
// Device: Altera 5CGXFC9E7F35C8 Package FBGA1152
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 10 ns/ 1 ps

module tcc_top_master (
	ACLK,
	ARESETn,
	AWVALID,
	AWREADY,
	AW_ID,
	AWADDR,
	AWLEN,
	AWSIZE,
	AWBURST,
	WVALID,
	WREADY,
	WDATA,
	WLAST,
	BVALID,
	BREADY,
	BRESP,
	ARVALID,
	ARREADY,
	AR_ID,
	ARADDR,
	ARLEN,
	ARSIZE,
	ARBURST,
	RVALID,
	RREADY,
	RDATA,
	RLAST,
	RRESP,
	l_out_data_i,
	l_out_val_i,
	l_in_ack_i,
	l_in_data_o,
	l_in_val_o,
	l_out_ack_o);
input 	ACLK;
input 	ARESETn;
input 	AWVALID;
output 	AWREADY;
input 	[4:0] AW_ID;
input 	[7:0] AWADDR;
input 	[7:0] AWLEN;
input 	[2:0] AWSIZE;
input 	[1:0] AWBURST;
input 	WVALID;
output 	WREADY;
input 	[31:0] WDATA;
input 	WLAST;
output 	BVALID;
input 	BREADY;
output 	[2:0] BRESP;
input 	ARVALID;
output 	ARREADY;
input 	[4:0] AR_ID;
input 	[7:0] ARADDR;
input 	[7:0] ARLEN;
input 	[2:0] ARSIZE;
input 	[1:0] ARBURST;
output 	RVALID;
input 	RREADY;
output 	[31:0] RDATA;
output 	RLAST;
output 	[2:0] RRESP;
input 	[32:0] l_out_data_i;
input 	l_out_val_i;
input 	l_in_ack_i;
output 	[32:0] l_in_data_o;
output 	l_in_val_o;
output 	l_out_ack_o;

// Design Ports Information
// AWREADY	=>  Location: PIN_AM18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AW_ID[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AW_ID[1]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AW_ID[2]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AW_ID[3]	=>  Location: PIN_R32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AW_ID[4]	=>  Location: PIN_AN16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWADDR[0]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWADDR[1]	=>  Location: PIN_C32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWADDR[2]	=>  Location: PIN_K29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWADDR[3]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWADDR[4]	=>  Location: PIN_G33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWADDR[5]	=>  Location: PIN_V32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWADDR[6]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWADDR[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWLEN[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWLEN[1]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWLEN[2]	=>  Location: PIN_AP6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWLEN[3]	=>  Location: PIN_AL11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWLEN[4]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWLEN[5]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWLEN[6]	=>  Location: PIN_AJ32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWLEN[7]	=>  Location: PIN_K34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWSIZE[0]	=>  Location: PIN_L30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWSIZE[1]	=>  Location: PIN_AN5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWSIZE[2]	=>  Location: PIN_M34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWBURST[0]	=>  Location: PIN_AG31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWBURST[1]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WREADY	=>  Location: PIN_AM21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BVALID	=>  Location: PIN_AM9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BREADY	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BRESP[0]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BRESP[1]	=>  Location: PIN_AH31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BRESP[2]	=>  Location: PIN_AK33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARREADY	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_ID[0]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_ID[1]	=>  Location: PIN_U33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_ID[2]	=>  Location: PIN_AM14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_ID[3]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AR_ID[4]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARLEN[0]	=>  Location: PIN_L31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARLEN[1]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARLEN[2]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARLEN[3]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARLEN[4]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARLEN[5]	=>  Location: PIN_P24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARLEN[6]	=>  Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARLEN[7]	=>  Location: PIN_J34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARSIZE[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARSIZE[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARSIZE[2]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARBURST[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARBURST[1]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RVALID	=>  Location: PIN_AJ30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RREADY	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[1]	=>  Location: PIN_F30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[3]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[4]	=>  Location: PIN_N34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[5]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[6]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[7]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[8]	=>  Location: PIN_W31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[9]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[10]	=>  Location: PIN_H29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[11]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[12]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[13]	=>  Location: PIN_AN33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[14]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[15]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[16]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[17]	=>  Location: PIN_AC34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[18]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[19]	=>  Location: PIN_AP9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[20]	=>  Location: PIN_AL17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[21]	=>  Location: PIN_AD32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[22]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[23]	=>  Location: PIN_AN8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[24]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[25]	=>  Location: PIN_M33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[26]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[27]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[28]	=>  Location: PIN_Y34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[29]	=>  Location: PIN_Y33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[30]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RDATA[31]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RLAST	=>  Location: PIN_A28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RRESP[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RRESP[1]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RRESP[2]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[0]	=>  Location: PIN_AJ31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[1]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[2]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[3]	=>  Location: PIN_AM31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[4]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[5]	=>  Location: PIN_AA33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[6]	=>  Location: PIN_AC33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[7]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[8]	=>  Location: PIN_J32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[9]	=>  Location: PIN_AC31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[10]	=>  Location: PIN_AM33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[11]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[12]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[13]	=>  Location: PIN_AM34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[14]	=>  Location: PIN_P31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[15]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[16]	=>  Location: PIN_C29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[17]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[18]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[19]	=>  Location: PIN_AP16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[20]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[21]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[22]	=>  Location: PIN_P34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[23]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[24]	=>  Location: PIN_AC32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[25]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[26]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[27]	=>  Location: PIN_AL33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[28]	=>  Location: PIN_AB34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[29]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[30]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[31]	=>  Location: PIN_N31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_data_i[32]	=>  Location: PIN_T30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_val_i	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[0]	=>  Location: PIN_AN22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[1]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[3]	=>  Location: PIN_AM20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[4]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[5]	=>  Location: PIN_AP21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[6]	=>  Location: PIN_AL20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[7]	=>  Location: PIN_AM24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[8]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[9]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[10]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[11]	=>  Location: PIN_AP22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[12]	=>  Location: PIN_AN31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[13]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[14]	=>  Location: PIN_AM25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[15]	=>  Location: PIN_AN23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[16]	=>  Location: PIN_AN28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[17]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[18]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[19]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[20]	=>  Location: PIN_AL28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[21]	=>  Location: PIN_AP29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[22]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[23]	=>  Location: PIN_AP31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[24]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[25]	=>  Location: PIN_AM26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[26]	=>  Location: PIN_AL26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[27]	=>  Location: PIN_AL23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[28]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[29]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[30]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[31]	=>  Location: PIN_AP30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_data_o[32]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_val_o	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_out_ack_o	=>  Location: PIN_H27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[0]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARADDR[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[1]	=>  Location: PIN_AP19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARADDR[1]	=>  Location: PIN_AN21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[2]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARADDR[2]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[3]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARADDR[3]	=>  Location: PIN_AM19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[4]	=>  Location: PIN_AN26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARADDR[4]	=>  Location: PIN_AN24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[5]	=>  Location: PIN_AP20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARADDR[5]	=>  Location: PIN_AL21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[6]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARADDR[6]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[7]	=>  Location: PIN_AP25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARADDR[7]	=>  Location: PIN_AP24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[8]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[9]	=>  Location: PIN_AP32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[10]	=>  Location: PIN_AK25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[11]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[12]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[13]	=>  Location: PIN_AN29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[14]	=>  Location: PIN_AN27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[15]	=>  Location: PIN_AP26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[16]	=>  Location: PIN_AK20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[17]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[18]	=>  Location: PIN_AL22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[19]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[20]	=>  Location: PIN_AL27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[21]	=>  Location: PIN_AL25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[22]	=>  Location: PIN_AN32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[23]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[24]	=>  Location: PIN_AM29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[25]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[26]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[27]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[28]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[29]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[30]	=>  Location: PIN_AM28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WDATA[31]	=>  Location: PIN_AP27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WVALID	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_in_ack_i	=>  Location: PIN_AL18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACLK	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARESETn	=>  Location: PIN_AN19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WLAST	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AWVALID	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARVALID	=>  Location: PIN_AN18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \AW_ID[0]~input_o ;
wire \AW_ID[1]~input_o ;
wire \AW_ID[2]~input_o ;
wire \AW_ID[3]~input_o ;
wire \AW_ID[4]~input_o ;
wire \AWADDR[0]~input_o ;
wire \AWADDR[1]~input_o ;
wire \AWADDR[2]~input_o ;
wire \AWADDR[3]~input_o ;
wire \AWADDR[4]~input_o ;
wire \AWADDR[5]~input_o ;
wire \AWADDR[6]~input_o ;
wire \AWADDR[7]~input_o ;
wire \AWLEN[0]~input_o ;
wire \AWLEN[1]~input_o ;
wire \AWLEN[2]~input_o ;
wire \AWLEN[3]~input_o ;
wire \AWLEN[4]~input_o ;
wire \AWLEN[5]~input_o ;
wire \AWLEN[6]~input_o ;
wire \AWLEN[7]~input_o ;
wire \AWSIZE[0]~input_o ;
wire \AWSIZE[1]~input_o ;
wire \AWSIZE[2]~input_o ;
wire \AWBURST[0]~input_o ;
wire \AWBURST[1]~input_o ;
wire \BREADY~input_o ;
wire \AR_ID[0]~input_o ;
wire \AR_ID[1]~input_o ;
wire \AR_ID[2]~input_o ;
wire \AR_ID[3]~input_o ;
wire \AR_ID[4]~input_o ;
wire \ARLEN[0]~input_o ;
wire \ARLEN[1]~input_o ;
wire \ARLEN[2]~input_o ;
wire \ARLEN[3]~input_o ;
wire \ARLEN[4]~input_o ;
wire \ARLEN[5]~input_o ;
wire \ARLEN[6]~input_o ;
wire \ARLEN[7]~input_o ;
wire \ARSIZE[0]~input_o ;
wire \ARSIZE[1]~input_o ;
wire \ARSIZE[2]~input_o ;
wire \ARBURST[0]~input_o ;
wire \ARBURST[1]~input_o ;
wire \RREADY~input_o ;
wire \l_out_data_i[0]~input_o ;
wire \l_out_data_i[1]~input_o ;
wire \l_out_data_i[2]~input_o ;
wire \l_out_data_i[3]~input_o ;
wire \l_out_data_i[4]~input_o ;
wire \l_out_data_i[5]~input_o ;
wire \l_out_data_i[6]~input_o ;
wire \l_out_data_i[7]~input_o ;
wire \l_out_data_i[8]~input_o ;
wire \l_out_data_i[9]~input_o ;
wire \l_out_data_i[10]~input_o ;
wire \l_out_data_i[11]~input_o ;
wire \l_out_data_i[12]~input_o ;
wire \l_out_data_i[13]~input_o ;
wire \l_out_data_i[14]~input_o ;
wire \l_out_data_i[15]~input_o ;
wire \l_out_data_i[16]~input_o ;
wire \l_out_data_i[17]~input_o ;
wire \l_out_data_i[18]~input_o ;
wire \l_out_data_i[19]~input_o ;
wire \l_out_data_i[20]~input_o ;
wire \l_out_data_i[21]~input_o ;
wire \l_out_data_i[22]~input_o ;
wire \l_out_data_i[23]~input_o ;
wire \l_out_data_i[24]~input_o ;
wire \l_out_data_i[25]~input_o ;
wire \l_out_data_i[26]~input_o ;
wire \l_out_data_i[27]~input_o ;
wire \l_out_data_i[28]~input_o ;
wire \l_out_data_i[29]~input_o ;
wire \l_out_data_i[30]~input_o ;
wire \l_out_data_i[31]~input_o ;
wire \l_out_data_i[32]~input_o ;
wire \l_out_val_i~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \ACLK~input_o ;
wire \ACLK~inputCLKENA0_outclk ;
wire \ARVALID~input_o ;
wire \AWVALID~input_o ;
wire \WLAST~input_o ;
wire \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector1~0_combout ;
wire \ARESETn~input_o ;
wire \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ;
wire \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector0~0_combout ;
wire \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q ;
wire \l_in_ack_i~input_o ;
wire \WVALID~input_o ;
wire \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_NEXT_STATE.S_READ_TRANSACTION~0_combout ;
wire \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector1~0_combout ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector0~0_combout ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q ;
wire \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|AWREADY~combout ;
wire \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|WREADY~0_combout ;
wire \ARADDR[0]~input_o ;
wire \WDATA[0]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[0]~0_combout ;
wire \WDATA[1]~input_o ;
wire \ARADDR[1]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[1]~1_combout ;
wire \WDATA[2]~input_o ;
wire \ARADDR[2]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[2]~2_combout ;
wire \WDATA[3]~input_o ;
wire \ARADDR[3]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[3]~3_combout ;
wire \ARADDR[4]~input_o ;
wire \WDATA[4]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[4]~4_combout ;
wire \WDATA[5]~input_o ;
wire \ARADDR[5]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[5]~5_combout ;
wire \WDATA[6]~input_o ;
wire \ARADDR[6]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[6]~6_combout ;
wire \ARADDR[7]~input_o ;
wire \WDATA[7]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[7]~7_combout ;
wire \WDATA[8]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[8]~8_combout ;
wire \WDATA[9]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[9]~9_combout ;
wire \WDATA[10]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[10]~10_combout ;
wire \WDATA[11]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[11]~11_combout ;
wire \WDATA[12]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[12]~12_combout ;
wire \WDATA[13]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[13]~13_combout ;
wire \WDATA[14]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[14]~14_combout ;
wire \WDATA[15]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[15]~15_combout ;
wire \WDATA[16]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[16]~16_combout ;
wire \WDATA[17]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[17]~17_combout ;
wire \WDATA[18]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[18]~18_combout ;
wire \WDATA[19]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[19]~19_combout ;
wire \WDATA[20]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[20]~20_combout ;
wire \WDATA[21]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[21]~21_combout ;
wire \WDATA[22]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[22]~22_combout ;
wire \WDATA[23]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[23]~23_combout ;
wire \WDATA[24]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[24]~24_combout ;
wire \WDATA[25]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[25]~25_combout ;
wire \WDATA[26]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[26]~26_combout ;
wire \WDATA[27]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[27]~27_combout ;
wire \WDATA[28]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[28]~28_combout ;
wire \WDATA[29]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[29]~29_combout ;
wire \WDATA[30]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[30]~30_combout ;
wire \WDATA[31]~input_o ;
wire \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[31]~31_combout ;


// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \AWREADY~output (
	.i(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|AWREADY~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AWREADY),
	.obar());
// synopsys translate_off
defparam \AWREADY~output .bus_hold = "false";
defparam \AWREADY~output .open_drain_output = "false";
defparam \AWREADY~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N53
cyclonev_io_obuf \WREADY~output (
	.i(\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|WREADY~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WREADY),
	.obar());
// synopsys translate_off
defparam \WREADY~output .bus_hold = "false";
defparam \WREADY~output .open_drain_output = "false";
defparam \WREADY~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N36
cyclonev_io_obuf \BVALID~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BVALID),
	.obar());
// synopsys translate_off
defparam \BVALID~output .bus_hold = "false";
defparam \BVALID~output .open_drain_output = "false";
defparam \BVALID~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y89_N45
cyclonev_io_obuf \BRESP[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BRESP[0]),
	.obar());
// synopsys translate_off
defparam \BRESP[0]~output .bus_hold = "false";
defparam \BRESP[0]~output .open_drain_output = "false";
defparam \BRESP[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y33_N5
cyclonev_io_obuf \BRESP[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BRESP[1]),
	.obar());
// synopsys translate_off
defparam \BRESP[1]~output .bus_hold = "false";
defparam \BRESP[1]~output .open_drain_output = "false";
defparam \BRESP[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y33_N56
cyclonev_io_obuf \BRESP[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BRESP[2]),
	.obar());
// synopsys translate_off
defparam \BRESP[2]~output .bus_hold = "false";
defparam \BRESP[2]~output .open_drain_output = "false";
defparam \BRESP[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \ARREADY~output (
	.i(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|AWREADY~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARREADY),
	.obar());
// synopsys translate_off
defparam \ARREADY~output .bus_hold = "false";
defparam \ARREADY~output .open_drain_output = "false";
defparam \ARREADY~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y28_N96
cyclonev_io_obuf \RVALID~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RVALID),
	.obar());
// synopsys translate_off
defparam \RVALID~output .bus_hold = "false";
defparam \RVALID~output .open_drain_output = "false";
defparam \RVALID~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y115_N42
cyclonev_io_obuf \RDATA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[0]),
	.obar());
// synopsys translate_off
defparam \RDATA[0]~output .bus_hold = "false";
defparam \RDATA[0]~output .open_drain_output = "false";
defparam \RDATA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y115_N76
cyclonev_io_obuf \RDATA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[1]),
	.obar());
// synopsys translate_off
defparam \RDATA[1]~output .bus_hold = "false";
defparam \RDATA[1]~output .open_drain_output = "false";
defparam \RDATA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y115_N93
cyclonev_io_obuf \RDATA[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[2]),
	.obar());
// synopsys translate_off
defparam \RDATA[2]~output .bus_hold = "false";
defparam \RDATA[2]~output .open_drain_output = "false";
defparam \RDATA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y115_N19
cyclonev_io_obuf \RDATA[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[3]),
	.obar());
// synopsys translate_off
defparam \RDATA[3]~output .bus_hold = "false";
defparam \RDATA[3]~output .open_drain_output = "false";
defparam \RDATA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y72_N22
cyclonev_io_obuf \RDATA[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[4]),
	.obar());
// synopsys translate_off
defparam \RDATA[4]~output .bus_hold = "false";
defparam \RDATA[4]~output .open_drain_output = "false";
defparam \RDATA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y115_N93
cyclonev_io_obuf \RDATA[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[5]),
	.obar());
// synopsys translate_off
defparam \RDATA[5]~output .bus_hold = "false";
defparam \RDATA[5]~output .open_drain_output = "false";
defparam \RDATA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y115_N2
cyclonev_io_obuf \RDATA[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[6]),
	.obar());
// synopsys translate_off
defparam \RDATA[6]~output .bus_hold = "false";
defparam \RDATA[6]~output .open_drain_output = "false";
defparam \RDATA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y115_N19
cyclonev_io_obuf \RDATA[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[7]),
	.obar());
// synopsys translate_off
defparam \RDATA[7]~output .bus_hold = "false";
defparam \RDATA[7]~output .open_drain_output = "false";
defparam \RDATA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y48_N5
cyclonev_io_obuf \RDATA[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[8]),
	.obar());
// synopsys translate_off
defparam \RDATA[8]~output .bus_hold = "false";
defparam \RDATA[8]~output .open_drain_output = "false";
defparam \RDATA[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y115_N53
cyclonev_io_obuf \RDATA[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[9]),
	.obar());
// synopsys translate_off
defparam \RDATA[9]~output .bus_hold = "false";
defparam \RDATA[9]~output .open_drain_output = "false";
defparam \RDATA[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y93_N39
cyclonev_io_obuf \RDATA[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[10]),
	.obar());
// synopsys translate_off
defparam \RDATA[10]~output .bus_hold = "false";
defparam \RDATA[10]~output .open_drain_output = "false";
defparam \RDATA[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y115_N19
cyclonev_io_obuf \RDATA[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[11]),
	.obar());
// synopsys translate_off
defparam \RDATA[11]~output .bus_hold = "false";
defparam \RDATA[11]~output .open_drain_output = "false";
defparam \RDATA[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y115_N36
cyclonev_io_obuf \RDATA[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[12]),
	.obar());
// synopsys translate_off
defparam \RDATA[12]~output .bus_hold = "false";
defparam \RDATA[12]~output .open_drain_output = "false";
defparam \RDATA[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y30_N39
cyclonev_io_obuf \RDATA[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[13]),
	.obar());
// synopsys translate_off
defparam \RDATA[13]~output .bus_hold = "false";
defparam \RDATA[13]~output .open_drain_output = "false";
defparam \RDATA[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y16_N56
cyclonev_io_obuf \RDATA[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[14]),
	.obar());
// synopsys translate_off
defparam \RDATA[14]~output .bus_hold = "false";
defparam \RDATA[14]~output .open_drain_output = "false";
defparam \RDATA[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y115_N19
cyclonev_io_obuf \RDATA[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[15]),
	.obar());
// synopsys translate_off
defparam \RDATA[15]~output .bus_hold = "false";
defparam \RDATA[15]~output .open_drain_output = "false";
defparam \RDATA[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y115_N19
cyclonev_io_obuf \RDATA[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[16]),
	.obar());
// synopsys translate_off
defparam \RDATA[16]~output .bus_hold = "false";
defparam \RDATA[16]~output .open_drain_output = "false";
defparam \RDATA[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y53_N22
cyclonev_io_obuf \RDATA[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[17]),
	.obar());
// synopsys translate_off
defparam \RDATA[17]~output .bus_hold = "false";
defparam \RDATA[17]~output .open_drain_output = "false";
defparam \RDATA[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y115_N53
cyclonev_io_obuf \RDATA[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[18]),
	.obar());
// synopsys translate_off
defparam \RDATA[18]~output .bus_hold = "false";
defparam \RDATA[18]~output .open_drain_output = "false";
defparam \RDATA[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N53
cyclonev_io_obuf \RDATA[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[19]),
	.obar());
// synopsys translate_off
defparam \RDATA[19]~output .bus_hold = "false";
defparam \RDATA[19]~output .open_drain_output = "false";
defparam \RDATA[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \RDATA[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[20]),
	.obar());
// synopsys translate_off
defparam \RDATA[20]~output .bus_hold = "false";
defparam \RDATA[20]~output .open_drain_output = "false";
defparam \RDATA[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y46_N56
cyclonev_io_obuf \RDATA[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[21]),
	.obar());
// synopsys translate_off
defparam \RDATA[21]~output .bus_hold = "false";
defparam \RDATA[21]~output .open_drain_output = "false";
defparam \RDATA[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y31_N5
cyclonev_io_obuf \RDATA[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[22]),
	.obar());
// synopsys translate_off
defparam \RDATA[22]~output .bus_hold = "false";
defparam \RDATA[22]~output .open_drain_output = "false";
defparam \RDATA[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N93
cyclonev_io_obuf \RDATA[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[23]),
	.obar());
// synopsys translate_off
defparam \RDATA[23]~output .bus_hold = "false";
defparam \RDATA[23]~output .open_drain_output = "false";
defparam \RDATA[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y115_N53
cyclonev_io_obuf \RDATA[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[24]),
	.obar());
// synopsys translate_off
defparam \RDATA[24]~output .bus_hold = "false";
defparam \RDATA[24]~output .open_drain_output = "false";
defparam \RDATA[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y69_N56
cyclonev_io_obuf \RDATA[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[25]),
	.obar());
// synopsys translate_off
defparam \RDATA[25]~output .bus_hold = "false";
defparam \RDATA[25]~output .open_drain_output = "false";
defparam \RDATA[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y115_N42
cyclonev_io_obuf \RDATA[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[26]),
	.obar());
// synopsys translate_off
defparam \RDATA[26]~output .bus_hold = "false";
defparam \RDATA[26]~output .open_drain_output = "false";
defparam \RDATA[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y16_N22
cyclonev_io_obuf \RDATA[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[27]),
	.obar());
// synopsys translate_off
defparam \RDATA[27]~output .bus_hold = "false";
defparam \RDATA[27]~output .open_drain_output = "false";
defparam \RDATA[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y61_N39
cyclonev_io_obuf \RDATA[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[28]),
	.obar());
// synopsys translate_off
defparam \RDATA[28]~output .bus_hold = "false";
defparam \RDATA[28]~output .open_drain_output = "false";
defparam \RDATA[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y60_N79
cyclonev_io_obuf \RDATA[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[29]),
	.obar());
// synopsys translate_off
defparam \RDATA[29]~output .bus_hold = "false";
defparam \RDATA[29]~output .open_drain_output = "false";
defparam \RDATA[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y55_N5
cyclonev_io_obuf \RDATA[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[30]),
	.obar());
// synopsys translate_off
defparam \RDATA[30]~output .bus_hold = "false";
defparam \RDATA[30]~output .open_drain_output = "false";
defparam \RDATA[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y21_N45
cyclonev_io_obuf \RDATA[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RDATA[31]),
	.obar());
// synopsys translate_off
defparam \RDATA[31]~output .bus_hold = "false";
defparam \RDATA[31]~output .open_drain_output = "false";
defparam \RDATA[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y115_N36
cyclonev_io_obuf \RLAST~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RLAST),
	.obar());
// synopsys translate_off
defparam \RLAST~output .bus_hold = "false";
defparam \RLAST~output .open_drain_output = "false";
defparam \RLAST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y115_N36
cyclonev_io_obuf \RRESP[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RRESP[0]),
	.obar());
// synopsys translate_off
defparam \RRESP[0]~output .bus_hold = "false";
defparam \RRESP[0]~output .open_drain_output = "false";
defparam \RRESP[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y69_N22
cyclonev_io_obuf \RRESP[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RRESP[1]),
	.obar());
// synopsys translate_off
defparam \RRESP[1]~output .bus_hold = "false";
defparam \RRESP[1]~output .open_drain_output = "false";
defparam \RRESP[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y69_N5
cyclonev_io_obuf \RRESP[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RRESP[2]),
	.obar());
// synopsys translate_off
defparam \RRESP[2]~output .bus_hold = "false";
defparam \RRESP[2]~output .open_drain_output = "false";
defparam \RRESP[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N76
cyclonev_io_obuf \l_in_data_o[0]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[0]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[0]~output .bus_hold = "false";
defparam \l_in_data_o[0]~output .open_drain_output = "false";
defparam \l_in_data_o[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cyclonev_io_obuf \l_in_data_o[1]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[1]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[1]~output .bus_hold = "false";
defparam \l_in_data_o[1]~output .open_drain_output = "false";
defparam \l_in_data_o[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N19
cyclonev_io_obuf \l_in_data_o[2]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[2]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[2]~output .bus_hold = "false";
defparam \l_in_data_o[2]~output .open_drain_output = "false";
defparam \l_in_data_o[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N59
cyclonev_io_obuf \l_in_data_o[3]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[3]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[3]~output .bus_hold = "false";
defparam \l_in_data_o[3]~output .open_drain_output = "false";
defparam \l_in_data_o[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N2
cyclonev_io_obuf \l_in_data_o[4]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[4]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[4]~output .bus_hold = "false";
defparam \l_in_data_o[4]~output .open_drain_output = "false";
defparam \l_in_data_o[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N53
cyclonev_io_obuf \l_in_data_o[5]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[5]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[5]~output .bus_hold = "false";
defparam \l_in_data_o[5]~output .open_drain_output = "false";
defparam \l_in_data_o[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N42
cyclonev_io_obuf \l_in_data_o[6]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[6]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[6]~output .bus_hold = "false";
defparam \l_in_data_o[6]~output .open_drain_output = "false";
defparam \l_in_data_o[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N36
cyclonev_io_obuf \l_in_data_o[7]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[7]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[7]~output .bus_hold = "false";
defparam \l_in_data_o[7]~output .open_drain_output = "false";
defparam \l_in_data_o[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N19
cyclonev_io_obuf \l_in_data_o[8]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[8]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[8]~output .bus_hold = "false";
defparam \l_in_data_o[8]~output .open_drain_output = "false";
defparam \l_in_data_o[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N19
cyclonev_io_obuf \l_in_data_o[9]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[9]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[9]~output .bus_hold = "false";
defparam \l_in_data_o[9]~output .open_drain_output = "false";
defparam \l_in_data_o[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cyclonev_io_obuf \l_in_data_o[10]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[10]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[10]~output .bus_hold = "false";
defparam \l_in_data_o[10]~output .open_drain_output = "false";
defparam \l_in_data_o[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N93
cyclonev_io_obuf \l_in_data_o[11]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[11]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[11]~output .bus_hold = "false";
defparam \l_in_data_o[11]~output .open_drain_output = "false";
defparam \l_in_data_o[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N36
cyclonev_io_obuf \l_in_data_o[12]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[12]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[12]~output .bus_hold = "false";
defparam \l_in_data_o[12]~output .open_drain_output = "false";
defparam \l_in_data_o[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cyclonev_io_obuf \l_in_data_o[13]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[13]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[13]~output .bus_hold = "false";
defparam \l_in_data_o[13]~output .open_drain_output = "false";
defparam \l_in_data_o[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N93
cyclonev_io_obuf \l_in_data_o[14]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[14]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[14]~output .bus_hold = "false";
defparam \l_in_data_o[14]~output .open_drain_output = "false";
defparam \l_in_data_o[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N53
cyclonev_io_obuf \l_in_data_o[15]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[15]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[15]~output .bus_hold = "false";
defparam \l_in_data_o[15]~output .open_drain_output = "false";
defparam \l_in_data_o[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N53
cyclonev_io_obuf \l_in_data_o[16]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[16]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[16]~output .bus_hold = "false";
defparam \l_in_data_o[16]~output .open_drain_output = "false";
defparam \l_in_data_o[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N42
cyclonev_io_obuf \l_in_data_o[17]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[17]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[17]~output .bus_hold = "false";
defparam \l_in_data_o[17]~output .open_drain_output = "false";
defparam \l_in_data_o[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N2
cyclonev_io_obuf \l_in_data_o[18]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[18]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[18]~output .bus_hold = "false";
defparam \l_in_data_o[18]~output .open_drain_output = "false";
defparam \l_in_data_o[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \l_in_data_o[19]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[19]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[19]~output .bus_hold = "false";
defparam \l_in_data_o[19]~output .open_drain_output = "false";
defparam \l_in_data_o[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N53
cyclonev_io_obuf \l_in_data_o[20]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[20]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[20]~output .bus_hold = "false";
defparam \l_in_data_o[20]~output .open_drain_output = "false";
defparam \l_in_data_o[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \l_in_data_o[21]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[21]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[21]~output .bus_hold = "false";
defparam \l_in_data_o[21]~output .open_drain_output = "false";
defparam \l_in_data_o[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N19
cyclonev_io_obuf \l_in_data_o[22]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[22]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[22]~output .bus_hold = "false";
defparam \l_in_data_o[22]~output .open_drain_output = "false";
defparam \l_in_data_o[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N53
cyclonev_io_obuf \l_in_data_o[23]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[23]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[23]~output .bus_hold = "false";
defparam \l_in_data_o[23]~output .open_drain_output = "false";
defparam \l_in_data_o[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N19
cyclonev_io_obuf \l_in_data_o[24]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[24]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[24]~output .bus_hold = "false";
defparam \l_in_data_o[24]~output .open_drain_output = "false";
defparam \l_in_data_o[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N53
cyclonev_io_obuf \l_in_data_o[25]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[25]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[25]~output .bus_hold = "false";
defparam \l_in_data_o[25]~output .open_drain_output = "false";
defparam \l_in_data_o[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N36
cyclonev_io_obuf \l_in_data_o[26]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[26]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[26]~output .bus_hold = "false";
defparam \l_in_data_o[26]~output .open_drain_output = "false";
defparam \l_in_data_o[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N59
cyclonev_io_obuf \l_in_data_o[27]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[27]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[27]~output .bus_hold = "false";
defparam \l_in_data_o[27]~output .open_drain_output = "false";
defparam \l_in_data_o[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N42
cyclonev_io_obuf \l_in_data_o[28]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[28]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[28]~output .bus_hold = "false";
defparam \l_in_data_o[28]~output .open_drain_output = "false";
defparam \l_in_data_o[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N2
cyclonev_io_obuf \l_in_data_o[29]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[29]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[29]~output .bus_hold = "false";
defparam \l_in_data_o[29]~output .open_drain_output = "false";
defparam \l_in_data_o[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \l_in_data_o[30]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[30]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[30]~output .bus_hold = "false";
defparam \l_in_data_o[30]~output .open_drain_output = "false";
defparam \l_in_data_o[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \l_in_data_o[31]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[31]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[31]~output .bus_hold = "false";
defparam \l_in_data_o[31]~output .open_drain_output = "false";
defparam \l_in_data_o[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N19
cyclonev_io_obuf \l_in_data_o[32]~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_data_o[32]),
	.obar());
// synopsys translate_off
defparam \l_in_data_o[32]~output .bus_hold = "false";
defparam \l_in_data_o[32]~output .open_drain_output = "false";
defparam \l_in_data_o[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cyclonev_io_obuf \l_in_val_o~output (
	.i(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_in_val_o),
	.obar());
// synopsys translate_off
defparam \l_in_val_o~output .bus_hold = "false";
defparam \l_in_val_o~output .open_drain_output = "false";
defparam \l_in_val_o~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y115_N36
cyclonev_io_obuf \l_out_ack_o~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(l_out_ack_o),
	.obar());
// synopsys translate_off
defparam \l_out_ack_o~output .bus_hold = "false";
defparam \l_out_ack_o~output .open_drain_output = "false";
defparam \l_out_ack_o~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N18
cyclonev_io_ibuf \ACLK~input (
	.i(ACLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ACLK~input_o ));
// synopsys translate_off
defparam \ACLK~input .bus_hold = "false";
defparam \ACLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \ACLK~inputCLKENA0 (
	.inclk(\ACLK~input_o ),
	.ena(vcc),
	.outclk(\ACLK~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \ACLK~inputCLKENA0 .clock_type = "global clock";
defparam \ACLK~inputCLKENA0 .disable_mode = "low";
defparam \ACLK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \ACLK~inputCLKENA0 .ena_register_power_up = "high";
defparam \ACLK~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \ARVALID~input (
	.i(ARVALID),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARVALID~input_o ));
// synopsys translate_off
defparam \ARVALID~input .bus_hold = "false";
defparam \ARVALID~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N18
cyclonev_io_ibuf \AWVALID~input (
	.i(AWVALID),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWVALID~input_o ));
// synopsys translate_off
defparam \AWVALID~input .bus_hold = "false";
defparam \AWVALID~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N52
cyclonev_io_ibuf \WLAST~input (
	.i(WLAST),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WLAST~input_o ));
// synopsys translate_off
defparam \WLAST~input .bus_hold = "false";
defparam \WLAST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N21
cyclonev_lcell_comb \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector1~0 (
// Equation(s):
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector1~0_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( 
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q  & ( !\WLAST~input_o  ) ) ) # ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( 
// !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q  & ( (!\WLAST~input_o ) # (\AWVALID~input_o ) ) ) ) # ( !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( 
// !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q  & ( \AWVALID~input_o  ) ) )

	.dataa(!\AWVALID~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WLAST~input_o ),
	.datae(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.dataf(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector1~0 .extended_lut = "off";
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector1~0 .lut_mask = 64'h5555FF550000FF00;
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N58
cyclonev_io_ibuf \ARESETn~input (
	.i(ARESETn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARESETn~input_o ));
// synopsys translate_off
defparam \ARESETn~input .bus_hold = "false";
defparam \ARESETn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y1_N23
dffeas \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION (
	.clk(\ACLK~inputCLKENA0_outclk ),
	.d(\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\ARESETn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION .is_wysiwyg = "true";
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N12
cyclonev_lcell_comb \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector0~0 (
// Equation(s):
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector0~0_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( (!\WLAST~input_o ) # 
// ((!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q  & ((\AWVALID~input_o ) # (\ARVALID~input_o )))) ) ) # ( !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( 
// (!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q  & ((\AWVALID~input_o ) # (\ARVALID~input_o ))) ) )

	.dataa(!\ARVALID~input_o ),
	.datab(!\AWVALID~input_o ),
	.datac(!\WLAST~input_o ),
	.datad(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q ),
	.datae(gnd),
	.dataf(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector0~0 .extended_lut = "off";
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector0~0 .lut_mask = 64'h77007700F7F0F7F0;
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N14
dffeas \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE (
	.clk(\ACLK~inputCLKENA0_outclk ),
	.d(\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\ARESETn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE .is_wysiwyg = "true";
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \l_in_ack_i~input (
	.i(l_in_ack_i),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_in_ack_i~input_o ));
// synopsys translate_off
defparam \l_in_ack_i~input .bus_hold = "false";
defparam \l_in_ack_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \WVALID~input (
	.i(WVALID),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WVALID~input_o ));
// synopsys translate_off
defparam \WVALID~input .bus_hold = "false";
defparam \WVALID~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N33
cyclonev_lcell_comb \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_NEXT_STATE.S_READ_TRANSACTION~0 (
// Equation(s):
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_NEXT_STATE.S_READ_TRANSACTION~0_combout  = ( !\AWVALID~input_o  & ( !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q  & ( \ARVALID~input_o  ) ) )

	.dataa(!\ARVALID~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\AWVALID~input_o ),
	.dataf(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_NEXT_STATE.S_READ_TRANSACTION~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_NEXT_STATE.S_READ_TRANSACTION~0 .extended_lut = "off";
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_NEXT_STATE.S_READ_TRANSACTION~0 .lut_mask = 64'h5555000000000000;
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_NEXT_STATE.S_READ_TRANSACTION~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N35
dffeas \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION (
	.clk(\ACLK~inputCLKENA0_outclk ),
	.d(\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_NEXT_STATE.S_READ_TRANSACTION~0_combout ),
	.asdata(vcc),
	.clrn(\ARESETn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION .is_wysiwyg = "true";
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N54
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector1~0 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector1~0_combout  = ( \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( 
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( (!\l_in_ack_i~input_o ) # ((!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q  & 
// ((\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ) # (\WVALID~input_o )))) ) ) ) # ( !\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( 
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( (!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q  & 
// ((\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ) # (\WVALID~input_o ))) ) ) ) # ( \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( 
// !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( (!\l_in_ack_i~input_o ) # ((\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & 
// !\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q )) ) ) ) # ( !\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( 
// !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & 
// !\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q ) ) ) )

	.dataa(!\l_in_ack_i~input_o ),
	.datab(!\WVALID~input_o ),
	.datac(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ),
	.datad(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q ),
	.datae(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.dataf(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector1~0 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector1~0 .lut_mask = 64'h0F00AFAA3F00BFAA;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N56
dffeas \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK (
	.clk(\ACLK~inputCLKENA0_outclk ),
	.d(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\ARESETn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK .is_wysiwyg = "true";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N6
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector0~0 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector0~0_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & ( (!\l_in_ack_i~input_o ) # 
// (!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ) ) ) # ( !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & ( 
// (!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & (((\WVALID~input_o  & \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q )))) # 
// (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & (!\l_in_ack_i~input_o )) ) )

	.dataa(!\l_in_ack_i~input_o ),
	.datab(!\WVALID~input_o ),
	.datac(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datad(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datae(gnd),
	.dataf(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector0~0 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector0~0 .lut_mask = 64'h03AA03AAFFAAFFAA;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N8
dffeas \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE (
	.clk(\ACLK~inputCLKENA0_outclk ),
	.d(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\ARESETn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE .is_wysiwyg = "true";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N15
cyclonev_lcell_comb \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|AWREADY (
// Equation(s):
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|AWREADY~combout  = (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q ) # (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q ),
	.datad(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|AWREADY~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|AWREADY .extended_lut = "off";
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|AWREADY .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|AWREADY .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N9
cyclonev_lcell_comb \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|WREADY~0 (
// Equation(s):
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|WREADY~0_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( 
// !\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_IDLE~q ),
	.datae(gnd),
	.dataf(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|WREADY~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|WREADY~0 .extended_lut = "off";
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|WREADY~0 .lut_mask = 64'h00000000FF00FF00;
defparam \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|WREADY~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N1
cyclonev_io_ibuf \ARADDR[0]~input (
	.i(ARADDR[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARADDR[0]~input_o ));
// synopsys translate_off
defparam \ARADDR[0]~input .bus_hold = "false";
defparam \ARADDR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \WDATA[0]~input (
	.i(WDATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[0]~input_o ));
// synopsys translate_off
defparam \WDATA[0]~input .bus_hold = "false";
defparam \WDATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N51
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[0]~0 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[0]~0_combout  = ( \ARADDR[0]~input_o  & ( \WDATA[0]~input_o  & ( (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & 
// (!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  $ (!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ))) ) ) ) # ( !\ARADDR[0]~input_o  & ( \WDATA[0]~input_o  
// & ( (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & 
// !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q )) ) ) ) # ( \ARADDR[0]~input_o  & ( !\WDATA[0]~input_o  & ( (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & 
// (!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q )) ) ) )

	.dataa(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datab(gnd),
	.datac(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datad(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ),
	.datae(!\ARADDR[0]~input_o ),
	.dataf(!\WDATA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[0]~0 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[0]~0 .lut_mask = 64'h0000005005000550;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N92
cyclonev_io_ibuf \WDATA[1]~input (
	.i(WDATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[1]~input_o ));
// synopsys translate_off
defparam \WDATA[1]~input .bus_hold = "false";
defparam \WDATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N35
cyclonev_io_ibuf \ARADDR[1]~input (
	.i(ARADDR[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARADDR[1]~input_o ));
// synopsys translate_off
defparam \ARADDR[1]~input .bus_hold = "false";
defparam \ARADDR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N36
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[1]~1 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[1]~1_combout  = ( \ARADDR[1]~input_o  & ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & ( 
// (!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ) ) ) ) # ( \ARADDR[1]~input_o  & ( 
// !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & ( (\WDATA[1]~input_o  & (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & 
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q )) ) ) ) # ( !\ARADDR[1]~input_o  & ( !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & ( (\WDATA[1]~input_o  & 
// (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q )) ) ) )

	.dataa(!\WDATA[1]~input_o ),
	.datab(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datac(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datad(gnd),
	.datae(!\ARADDR[1]~input_o ),
	.dataf(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[1]~1 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[1]~1 .lut_mask = 64'h0101010100000C0C;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N1
cyclonev_io_ibuf \WDATA[2]~input (
	.i(WDATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[2]~input_o ));
// synopsys translate_off
defparam \WDATA[2]~input .bus_hold = "false";
defparam \WDATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N18
cyclonev_io_ibuf \ARADDR[2]~input (
	.i(ARADDR[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARADDR[2]~input_o ));
// synopsys translate_off
defparam \ARADDR[2]~input .bus_hold = "false";
defparam \ARADDR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N42
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[2]~2 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[2]~2_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & ( 
// (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & (!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & \ARADDR[2]~input_o )) ) ) # ( 
// !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & ( (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & 
// (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & \WDATA[2]~input_o )) ) )

	.dataa(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datab(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datac(!\WDATA[2]~input_o ),
	.datad(!\ARADDR[2]~input_o ),
	.datae(gnd),
	.dataf(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[2]~2 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[2]~2 .lut_mask = 64'h0101010100440044;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \WDATA[3]~input (
	.i(WDATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[3]~input_o ));
// synopsys translate_off
defparam \WDATA[3]~input .bus_hold = "false";
defparam \WDATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N41
cyclonev_io_ibuf \ARADDR[3]~input (
	.i(ARADDR[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARADDR[3]~input_o ));
// synopsys translate_off
defparam \ARADDR[3]~input .bus_hold = "false";
defparam \ARADDR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N24
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[3]~3 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[3]~3_combout  = ( \ARADDR[3]~input_o  & ( (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & 
// ((!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & (\WDATA[3]~input_o  & \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q )) # 
// (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & ((!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ))))) ) ) # ( !\ARADDR[3]~input_o  & ( 
// (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & (!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & (\WDATA[3]~input_o  & 
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ))) ) )

	.dataa(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datab(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ),
	.datac(!\WDATA[3]~input_o ),
	.datad(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datae(gnd),
	.dataf(!\ARADDR[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[3]~3 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[3]~3 .lut_mask = 64'h0004000411041104;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N52
cyclonev_io_ibuf \ARADDR[4]~input (
	.i(ARADDR[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARADDR[4]~input_o ));
// synopsys translate_off
defparam \ARADDR[4]~input .bus_hold = "false";
defparam \ARADDR[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N35
cyclonev_io_ibuf \WDATA[4]~input (
	.i(WDATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[4]~input_o ));
// synopsys translate_off
defparam \WDATA[4]~input .bus_hold = "false";
defparam \WDATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N15
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[4]~4 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[4]~4_combout  = ( \WDATA[4]~input_o  & ( \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( 
// (!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q )) # 
// (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & (!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & \ARADDR[4]~input_o )) ) ) ) # ( !\WDATA[4]~input_o  & ( 
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & 
// (!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & \ARADDR[4]~input_o )) ) ) )

	.dataa(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ),
	.datab(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datac(!\ARADDR[4]~input_o ),
	.datad(gnd),
	.datae(!\WDATA[4]~input_o ),
	.dataf(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[4]~4 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[4]~4 .lut_mask = 64'h0000000004042626;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N75
cyclonev_io_ibuf \WDATA[5]~input (
	.i(WDATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[5]~input_o ));
// synopsys translate_off
defparam \WDATA[5]~input .bus_hold = "false";
defparam \WDATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N35
cyclonev_io_ibuf \ARADDR[5]~input (
	.i(ARADDR[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARADDR[5]~input_o ));
// synopsys translate_off
defparam \ARADDR[5]~input .bus_hold = "false";
defparam \ARADDR[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N45
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[5]~5 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[5]~5_combout  = ( \ARADDR[5]~input_o  & ( (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & 
// ((!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q )) # 
// (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & (!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & \WDATA[5]~input_o )))) ) ) # ( !\ARADDR[5]~input_o  & ( 
// (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & 
// (!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & \WDATA[5]~input_o ))) ) )

	.dataa(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datab(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datac(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ),
	.datad(!\WDATA[5]~input_o ),
	.datae(gnd),
	.dataf(!\ARADDR[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[5]~5 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[5]~5 .lut_mask = 64'h0010001004140414;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N18
cyclonev_io_ibuf \WDATA[6]~input (
	.i(WDATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[6]~input_o ));
// synopsys translate_off
defparam \WDATA[6]~input .bus_hold = "false";
defparam \WDATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \ARADDR[6]~input (
	.i(ARADDR[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARADDR[6]~input_o ));
// synopsys translate_off
defparam \ARADDR[6]~input .bus_hold = "false";
defparam \ARADDR[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N27
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[6]~6 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[6]~6_combout  = ( \ARADDR[6]~input_o  & ( (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & 
// ((!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & (\WDATA[6]~input_o  & \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q )) # 
// (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & ((!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ))))) ) ) # ( !\ARADDR[6]~input_o  & ( 
// (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & (!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & (\WDATA[6]~input_o  & 
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ))) ) )

	.dataa(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datab(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ),
	.datac(!\WDATA[6]~input_o ),
	.datad(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datae(gnd),
	.dataf(!\ARADDR[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[6]~6 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[6]~6 .lut_mask = 64'h0004000411041104;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N18
cyclonev_io_ibuf \ARADDR[7]~input (
	.i(ARADDR[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARADDR[7]~input_o ));
// synopsys translate_off
defparam \ARADDR[7]~input .bus_hold = "false";
defparam \ARADDR[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N1
cyclonev_io_ibuf \WDATA[7]~input (
	.i(WDATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[7]~input_o ));
// synopsys translate_off
defparam \WDATA[7]~input .bus_hold = "false";
defparam \WDATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N54
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[7]~7 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[7]~7_combout  = ( !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( 
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & ( (\ARADDR[7]~input_o  & \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ) ) ) ) # ( 
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( !\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q  & ( 
// (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & \WDATA[7]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\ARADDR[7]~input_o ),
	.datac(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datad(!\WDATA[7]~input_o ),
	.datae(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.dataf(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_READ_TRANSACTION~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[7]~7 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[7]~7 .lut_mask = 64'h0000000F03030000;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \WDATA[8]~input (
	.i(WDATA[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[8]~input_o ));
// synopsys translate_off
defparam \WDATA[8]~input .bus_hold = "false";
defparam \WDATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X85_Y1_N12
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[8]~8 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[8]~8_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( 
// (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & \WDATA[8]~input_o ) ) )

	.dataa(gnd),
	.datab(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datac(gnd),
	.datad(!\WDATA[8]~input_o ),
	.datae(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[8]~8 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[8]~8 .lut_mask = 64'h0000003300000033;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N92
cyclonev_io_ibuf \WDATA[9]~input (
	.i(WDATA[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[9]~input_o ));
// synopsys translate_off
defparam \WDATA[9]~input .bus_hold = "false";
defparam \WDATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y1_N51
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[9]~9 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[9]~9_combout  = ( \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( 
// (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & \WDATA[9]~input_o ) ) )

	.dataa(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datab(!\WDATA[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[9]~9 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[9]~9 .lut_mask = 64'h0000111100001111;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N18
cyclonev_io_ibuf \WDATA[10]~input (
	.i(WDATA[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[10]~input_o ));
// synopsys translate_off
defparam \WDATA[10]~input .bus_hold = "false";
defparam \WDATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y1_N18
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[10]~10 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[10]~10_combout  = ( \WDATA[10]~input_o  & ( (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & 
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ) ) )

	.dataa(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datab(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\WDATA[10]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[10]~10 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[10]~10 .lut_mask = 64'h0000111100001111;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N35
cyclonev_io_ibuf \WDATA[11]~input (
	.i(WDATA[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[11]~input_o ));
// synopsys translate_off
defparam \WDATA[11]~input .bus_hold = "false";
defparam \WDATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N0
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[11]~11 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[11]~11_combout  = ( \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( \WDATA[11]~input_o  & ( 
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  ) ) )

	.dataa(gnd),
	.datab(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.dataf(!\WDATA[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[11]~11 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[11]~11 .lut_mask = 64'h0000000000003333;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N1
cyclonev_io_ibuf \WDATA[12]~input (
	.i(WDATA[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[12]~input_o ));
// synopsys translate_off
defparam \WDATA[12]~input .bus_hold = "false";
defparam \WDATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y1_N3
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[12]~12 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[12]~12_combout  = ( \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( \WDATA[12]~input_o  & ( 
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  ) ) )

	.dataa(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.dataf(!\WDATA[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[12]~12 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[12]~12 .lut_mask = 64'h0000000000005555;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N52
cyclonev_io_ibuf \WDATA[13]~input (
	.i(WDATA[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[13]~input_o ));
// synopsys translate_off
defparam \WDATA[13]~input .bus_hold = "false";
defparam \WDATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y1_N30
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[13]~13 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[13]~13_combout  = ( \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( 
// (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & \WDATA[13]~input_o ) ) )

	.dataa(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datab(gnd),
	.datac(!\WDATA[13]~input_o ),
	.datad(gnd),
	.datae(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[13]~13 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[13]~13 .lut_mask = 64'h0000050500000505;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \WDATA[14]~input (
	.i(WDATA[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[14]~input_o ));
// synopsys translate_off
defparam \WDATA[14]~input .bus_hold = "false";
defparam \WDATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X85_Y1_N33
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[14]~14 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[14]~14_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( (\WDATA[14]~input_o  & 
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ) ) )

	.dataa(gnd),
	.datab(!\WDATA[14]~input_o ),
	.datac(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datad(gnd),
	.datae(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[14]~14 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[14]~14 .lut_mask = 64'h0000030300000303;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N52
cyclonev_io_ibuf \WDATA[15]~input (
	.i(WDATA[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[15]~input_o ));
// synopsys translate_off
defparam \WDATA[15]~input .bus_hold = "false";
defparam \WDATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N24
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[15]~15 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[15]~15_combout  = ( \WDATA[15]~input_o  & ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( 
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datad(gnd),
	.datae(!\WDATA[15]~input_o ),
	.dataf(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[15]~15 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[15]~15 .lut_mask = 64'h0000000000000F0F;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \WDATA[16]~input (
	.i(WDATA[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[16]~input_o ));
// synopsys translate_off
defparam \WDATA[16]~input .bus_hold = "false";
defparam \WDATA[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X85_Y1_N36
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[16]~16 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[16]~16_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( 
// (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & \WDATA[16]~input_o ) ) )

	.dataa(gnd),
	.datab(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datac(!\WDATA[16]~input_o ),
	.datad(gnd),
	.datae(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[16]~16 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[16]~16 .lut_mask = 64'h0000030300000303;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \WDATA[17]~input (
	.i(WDATA[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[17]~input_o ));
// synopsys translate_off
defparam \WDATA[17]~input .bus_hold = "false";
defparam \WDATA[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X85_Y1_N45
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[17]~17 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[17]~17_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( \WDATA[17]~input_o  & ( 
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datad(gnd),
	.datae(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.dataf(!\WDATA[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[17]~17 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[17]~17 .lut_mask = 64'h0000000000000F0F;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \WDATA[18]~input (
	.i(WDATA[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[18]~input_o ));
// synopsys translate_off
defparam \WDATA[18]~input .bus_hold = "false";
defparam \WDATA[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X85_Y1_N3
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[18]~18 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[18]~18_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( \WDATA[18]~input_o  & ( 
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datad(gnd),
	.datae(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.dataf(!\WDATA[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[18]~18 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[18]~18 .lut_mask = 64'h0000000000000F0F;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \WDATA[19]~input (
	.i(WDATA[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[19]~input_o ));
// synopsys translate_off
defparam \WDATA[19]~input .bus_hold = "false";
defparam \WDATA[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X85_Y1_N54
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[19]~19 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[19]~19_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( 
// (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & \WDATA[19]~input_o ) ) )

	.dataa(gnd),
	.datab(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datac(!\WDATA[19]~input_o ),
	.datad(gnd),
	.datae(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[19]~19 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[19]~19 .lut_mask = 64'h0000030300000303;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N35
cyclonev_io_ibuf \WDATA[20]~input (
	.i(WDATA[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[20]~input_o ));
// synopsys translate_off
defparam \WDATA[20]~input .bus_hold = "false";
defparam \WDATA[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y1_N15
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[20]~20 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[20]~20_combout  = ( \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( (\WDATA[20]~input_o  & 
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ) ) )

	.dataa(!\WDATA[20]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datae(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[20]~20 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[20]~20 .lut_mask = 64'h0000005500000055;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X90_Y0_N75
cyclonev_io_ibuf \WDATA[21]~input (
	.i(WDATA[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[21]~input_o ));
// synopsys translate_off
defparam \WDATA[21]~input .bus_hold = "false";
defparam \WDATA[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X85_Y1_N27
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[21]~21 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[21]~21_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( \WDATA[21]~input_o  & ( 
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datad(gnd),
	.datae(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.dataf(!\WDATA[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[21]~21 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[21]~21 .lut_mask = 64'h0000000000000F0F;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N75
cyclonev_io_ibuf \WDATA[22]~input (
	.i(WDATA[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[22]~input_o ));
// synopsys translate_off
defparam \WDATA[22]~input .bus_hold = "false";
defparam \WDATA[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y1_N42
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[22]~22 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[22]~22_combout  = ( \WDATA[22]~input_o  & ( (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & 
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ) ) )

	.dataa(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datab(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[22]~22 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[22]~22 .lut_mask = 64'h0000000011111111;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N52
cyclonev_io_ibuf \WDATA[23]~input (
	.i(WDATA[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[23]~input_o ));
// synopsys translate_off
defparam \WDATA[23]~input .bus_hold = "false";
defparam \WDATA[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y1_N39
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[23]~23 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[23]~23_combout  = ( \WDATA[23]~input_o  & ( (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & 
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ) ) )

	.dataa(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datab(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[23]~23 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[23]~23 .lut_mask = 64'h0000000011111111;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N35
cyclonev_io_ibuf \WDATA[24]~input (
	.i(WDATA[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[24]~input_o ));
// synopsys translate_off
defparam \WDATA[24]~input .bus_hold = "false";
defparam \WDATA[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y1_N54
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[24]~24 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[24]~24_combout  = ( \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( 
// (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & \WDATA[24]~input_o ) ) )

	.dataa(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datab(gnd),
	.datac(!\WDATA[24]~input_o ),
	.datad(gnd),
	.datae(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[24]~24 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[24]~24 .lut_mask = 64'h0000050500000505;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N1
cyclonev_io_ibuf \WDATA[25]~input (
	.i(WDATA[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[25]~input_o ));
// synopsys translate_off
defparam \WDATA[25]~input .bus_hold = "false";
defparam \WDATA[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y1_N45
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[25]~25 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[25]~25_combout  = ( \WDATA[25]~input_o  & ( (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & 
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ) ) )

	.dataa(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datab(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[25]~25 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[25]~25 .lut_mask = 64'h0000000011111111;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N58
cyclonev_io_ibuf \WDATA[26]~input (
	.i(WDATA[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[26]~input_o ));
// synopsys translate_off
defparam \WDATA[26]~input .bus_hold = "false";
defparam \WDATA[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y1_N27
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[26]~26 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[26]~26_combout  = ( \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( \WDATA[26]~input_o  & ( 
// \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  ) ) )

	.dataa(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.dataf(!\WDATA[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[26]~26 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[26]~26 .lut_mask = 64'h0000000000005555;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \WDATA[27]~input (
	.i(WDATA[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[27]~input_o ));
// synopsys translate_off
defparam \WDATA[27]~input .bus_hold = "false";
defparam \WDATA[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X85_Y1_N18
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[27]~27 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[27]~27_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( 
// (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & \WDATA[27]~input_o ) ) )

	.dataa(gnd),
	.datab(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datac(!\WDATA[27]~input_o ),
	.datad(gnd),
	.datae(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[27]~27 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[27]~27 .lut_mask = 64'h0000030300000303;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N18
cyclonev_io_ibuf \WDATA[28]~input (
	.i(WDATA[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[28]~input_o ));
// synopsys translate_off
defparam \WDATA[28]~input .bus_hold = "false";
defparam \WDATA[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y1_N6
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[28]~28 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[28]~28_combout  = ( \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & ( 
// (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & \WDATA[28]~input_o ) ) )

	.dataa(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datab(gnd),
	.datac(!\WDATA[28]~input_o ),
	.datad(gnd),
	.datae(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[28]~28 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[28]~28 .lut_mask = 64'h0000050500000505;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N35
cyclonev_io_ibuf \WDATA[29]~input (
	.i(WDATA[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[29]~input_o ));
// synopsys translate_off
defparam \WDATA[29]~input .bus_hold = "false";
defparam \WDATA[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y1_N36
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[29]~29 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[29]~29_combout  = ( \WDATA[29]~input_o  & ( (\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & 
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ) ) )

	.dataa(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.datab(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[29]~29 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[29]~29 .lut_mask = 64'h0000000011111111;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N35
cyclonev_io_ibuf \WDATA[30]~input (
	.i(WDATA[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[30]~input_o ));
// synopsys translate_off
defparam \WDATA[30]~input .bus_hold = "false";
defparam \WDATA[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X85_Y1_N51
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[30]~30 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[30]~30_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( (\WDATA[30]~input_o  & 
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ) ) )

	.dataa(!\WDATA[30]~input_o ),
	.datab(gnd),
	.datac(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datad(gnd),
	.datae(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[30]~30 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[30]~30 .lut_mask = 64'h0000050500000505;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \WDATA[31]~input (
	.i(WDATA[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\WDATA[31]~input_o ));
// synopsys translate_off
defparam \WDATA[31]~input .bus_hold = "false";
defparam \WDATA[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X85_Y1_N6
cyclonev_lcell_comb \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[31]~31 (
// Equation(s):
// \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[31]~31_combout  = ( \u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q  & ( 
// (\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q  & \WDATA[31]~input_o ) ) )

	.dataa(gnd),
	.datab(!\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WAITING_FOR_ACK~q ),
	.datac(!\WDATA[31]~input_o ),
	.datad(gnd),
	.datae(!\u_TCC_FRONTEND_MASTER|u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[31]~31 .extended_lut = "off";
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[31]~31 .lut_mask = 64'h0000030300000303;
defparam \u_TCC_BACKEND_MASTER|u_TCC_BACKEND_MASTER_SEND_CONTROL|l_in_data_o[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \AW_ID[0]~input (
	.i(AW_ID[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AW_ID[0]~input_o ));
// synopsys translate_off
defparam \AW_ID[0]~input .bus_hold = "false";
defparam \AW_ID[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y91_N55
cyclonev_io_ibuf \AW_ID[1]~input (
	.i(AW_ID[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AW_ID[1]~input_o ));
// synopsys translate_off
defparam \AW_ID[1]~input .bus_hold = "false";
defparam \AW_ID[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \AW_ID[2]~input (
	.i(AW_ID[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AW_ID[2]~input_o ));
// synopsys translate_off
defparam \AW_ID[2]~input .bus_hold = "false";
defparam \AW_ID[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y74_N44
cyclonev_io_ibuf \AW_ID[3]~input (
	.i(AW_ID[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AW_ID[3]~input_o ));
// synopsys translate_off
defparam \AW_ID[3]~input .bus_hold = "false";
defparam \AW_ID[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N75
cyclonev_io_ibuf \AW_ID[4]~input (
	.i(AW_ID[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AW_ID[4]~input_o ));
// synopsys translate_off
defparam \AW_ID[4]~input .bus_hold = "false";
defparam \AW_ID[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y115_N58
cyclonev_io_ibuf \AWADDR[0]~input (
	.i(AWADDR[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWADDR[0]~input_o ));
// synopsys translate_off
defparam \AWADDR[0]~input .bus_hold = "false";
defparam \AWADDR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y115_N35
cyclonev_io_ibuf \AWADDR[1]~input (
	.i(AWADDR[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWADDR[1]~input_o ));
// synopsys translate_off
defparam \AWADDR[1]~input .bus_hold = "false";
defparam \AWADDR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y94_N38
cyclonev_io_ibuf \AWADDR[2]~input (
	.i(AWADDR[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWADDR[2]~input_o ));
// synopsys translate_off
defparam \AWADDR[2]~input .bus_hold = "false";
defparam \AWADDR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y115_N52
cyclonev_io_ibuf \AWADDR[3]~input (
	.i(AWADDR[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWADDR[3]~input_o ));
// synopsys translate_off
defparam \AWADDR[3]~input .bus_hold = "false";
defparam \AWADDR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y79_N55
cyclonev_io_ibuf \AWADDR[4]~input (
	.i(AWADDR[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWADDR[4]~input_o ));
// synopsys translate_off
defparam \AWADDR[4]~input .bus_hold = "false";
defparam \AWADDR[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y57_N21
cyclonev_io_ibuf \AWADDR[5]~input (
	.i(AWADDR[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWADDR[5]~input_o ));
// synopsys translate_off
defparam \AWADDR[5]~input .bus_hold = "false";
defparam \AWADDR[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N35
cyclonev_io_ibuf \AWADDR[6]~input (
	.i(AWADDR[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWADDR[6]~input_o ));
// synopsys translate_off
defparam \AWADDR[6]~input .bus_hold = "false";
defparam \AWADDR[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y115_N1
cyclonev_io_ibuf \AWADDR[7]~input (
	.i(AWADDR[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWADDR[7]~input_o ));
// synopsys translate_off
defparam \AWADDR[7]~input .bus_hold = "false";
defparam \AWADDR[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y115_N1
cyclonev_io_ibuf \AWLEN[0]~input (
	.i(AWLEN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWLEN[0]~input_o ));
// synopsys translate_off
defparam \AWLEN[0]~input .bus_hold = "false";
defparam \AWLEN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y94_N4
cyclonev_io_ibuf \AWLEN[1]~input (
	.i(AWLEN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWLEN[1]~input_o ));
// synopsys translate_off
defparam \AWLEN[1]~input .bus_hold = "false";
defparam \AWLEN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \AWLEN[2]~input (
	.i(AWLEN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWLEN[2]~input_o ));
// synopsys translate_off
defparam \AWLEN[2]~input .bus_hold = "false";
defparam \AWLEN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \AWLEN[3]~input (
	.i(AWLEN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWLEN[3]~input_o ));
// synopsys translate_off
defparam \AWLEN[3]~input .bus_hold = "false";
defparam \AWLEN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y115_N92
cyclonev_io_ibuf \AWLEN[4]~input (
	.i(AWLEN[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWLEN[4]~input_o ));
// synopsys translate_off
defparam \AWLEN[4]~input .bus_hold = "false";
defparam \AWLEN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y91_N4
cyclonev_io_ibuf \AWLEN[5]~input (
	.i(AWLEN[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWLEN[5]~input_o ));
// synopsys translate_off
defparam \AWLEN[5]~input .bus_hold = "false";
defparam \AWLEN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y38_N55
cyclonev_io_ibuf \AWLEN[6]~input (
	.i(AWLEN[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWLEN[6]~input_o ));
// synopsys translate_off
defparam \AWLEN[6]~input .bus_hold = "false";
defparam \AWLEN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y70_N38
cyclonev_io_ibuf \AWLEN[7]~input (
	.i(AWLEN[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWLEN[7]~input_o ));
// synopsys translate_off
defparam \AWLEN[7]~input .bus_hold = "false";
defparam \AWLEN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y84_N4
cyclonev_io_ibuf \AWSIZE[0]~input (
	.i(AWSIZE[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWSIZE[0]~input_o ));
// synopsys translate_off
defparam \AWSIZE[0]~input .bus_hold = "false";
defparam \AWSIZE[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N35
cyclonev_io_ibuf \AWSIZE[1]~input (
	.i(AWSIZE[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWSIZE[1]~input_o ));
// synopsys translate_off
defparam \AWSIZE[1]~input .bus_hold = "false";
defparam \AWSIZE[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y69_N38
cyclonev_io_ibuf \AWSIZE[2]~input (
	.i(AWSIZE[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWSIZE[2]~input_o ));
// synopsys translate_off
defparam \AWSIZE[2]~input .bus_hold = "false";
defparam \AWSIZE[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y39_N38
cyclonev_io_ibuf \AWBURST[0]~input (
	.i(AWBURST[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWBURST[0]~input_o ));
// synopsys translate_off
defparam \AWBURST[0]~input .bus_hold = "false";
defparam \AWBURST[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X104_Y115_N1
cyclonev_io_ibuf \AWBURST[1]~input (
	.i(AWBURST[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AWBURST[1]~input_o ));
// synopsys translate_off
defparam \AWBURST[1]~input .bus_hold = "false";
defparam \AWBURST[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y85_N21
cyclonev_io_ibuf \BREADY~input (
	.i(BREADY),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BREADY~input_o ));
// synopsys translate_off
defparam \BREADY~input .bus_hold = "false";
defparam \BREADY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y115_N35
cyclonev_io_ibuf \AR_ID[0]~input (
	.i(AR_ID[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AR_ID[0]~input_o ));
// synopsys translate_off
defparam \AR_ID[0]~input .bus_hold = "false";
defparam \AR_ID[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y64_N55
cyclonev_io_ibuf \AR_ID[1]~input (
	.i(AR_ID[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AR_ID[1]~input_o ));
// synopsys translate_off
defparam \AR_ID[1]~input .bus_hold = "false";
defparam \AR_ID[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N41
cyclonev_io_ibuf \AR_ID[2]~input (
	.i(AR_ID[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AR_ID[2]~input_o ));
// synopsys translate_off
defparam \AR_ID[2]~input .bus_hold = "false";
defparam \AR_ID[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y115_N18
cyclonev_io_ibuf \AR_ID[3]~input (
	.i(AR_ID[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AR_ID[3]~input_o ));
// synopsys translate_off
defparam \AR_ID[3]~input .bus_hold = "false";
defparam \AR_ID[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y115_N1
cyclonev_io_ibuf \AR_ID[4]~input (
	.i(AR_ID[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AR_ID[4]~input_o ));
// synopsys translate_off
defparam \AR_ID[4]~input .bus_hold = "false";
defparam \AR_ID[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y82_N95
cyclonev_io_ibuf \ARLEN[0]~input (
	.i(ARLEN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARLEN[0]~input_o ));
// synopsys translate_off
defparam \ARLEN[0]~input .bus_hold = "false";
defparam \ARLEN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y115_N52
cyclonev_io_ibuf \ARLEN[1]~input (
	.i(ARLEN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARLEN[1]~input_o ));
// synopsys translate_off
defparam \ARLEN[1]~input .bus_hold = "false";
defparam \ARLEN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N1
cyclonev_io_ibuf \ARLEN[2]~input (
	.i(ARLEN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARLEN[2]~input_o ));
// synopsys translate_off
defparam \ARLEN[2]~input .bus_hold = "false";
defparam \ARLEN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N35
cyclonev_io_ibuf \ARLEN[3]~input (
	.i(ARLEN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARLEN[3]~input_o ));
// synopsys translate_off
defparam \ARLEN[3]~input .bus_hold = "false";
defparam \ARLEN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y115_N18
cyclonev_io_ibuf \ARLEN[4]~input (
	.i(ARLEN[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARLEN[4]~input_o ));
// synopsys translate_off
defparam \ARLEN[4]~input .bus_hold = "false";
defparam \ARLEN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y93_N4
cyclonev_io_ibuf \ARLEN[5]~input (
	.i(ARLEN[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARLEN[5]~input_o ));
// synopsys translate_off
defparam \ARLEN[5]~input .bus_hold = "false";
defparam \ARLEN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y115_N18
cyclonev_io_ibuf \ARLEN[6]~input (
	.i(ARLEN[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARLEN[6]~input_o ));
// synopsys translate_off
defparam \ARLEN[6]~input .bus_hold = "false";
defparam \ARLEN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y70_N55
cyclonev_io_ibuf \ARLEN[7]~input (
	.i(ARLEN[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARLEN[7]~input_o ));
// synopsys translate_off
defparam \ARLEN[7]~input .bus_hold = "false";
defparam \ARLEN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y115_N75
cyclonev_io_ibuf \ARSIZE[0]~input (
	.i(ARSIZE[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARSIZE[0]~input_o ));
// synopsys translate_off
defparam \ARSIZE[0]~input .bus_hold = "false";
defparam \ARSIZE[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N18
cyclonev_io_ibuf \ARSIZE[1]~input (
	.i(ARSIZE[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARSIZE[1]~input_o ));
// synopsys translate_off
defparam \ARSIZE[1]~input .bus_hold = "false";
defparam \ARSIZE[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \ARSIZE[2]~input (
	.i(ARSIZE[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARSIZE[2]~input_o ));
// synopsys translate_off
defparam \ARSIZE[2]~input .bus_hold = "false";
defparam \ARSIZE[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y115_N1
cyclonev_io_ibuf \ARBURST[0]~input (
	.i(ARBURST[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARBURST[0]~input_o ));
// synopsys translate_off
defparam \ARBURST[0]~input .bus_hold = "false";
defparam \ARBURST[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y115_N75
cyclonev_io_ibuf \ARBURST[1]~input (
	.i(ARBURST[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARBURST[1]~input_o ));
// synopsys translate_off
defparam \ARBURST[1]~input .bus_hold = "false";
defparam \ARBURST[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y115_N41
cyclonev_io_ibuf \RREADY~input (
	.i(RREADY),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RREADY~input_o ));
// synopsys translate_off
defparam \RREADY~input .bus_hold = "false";
defparam \RREADY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y33_N21
cyclonev_io_ibuf \l_out_data_i[0]~input (
	.i(l_out_data_i[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[0]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[0]~input .bus_hold = "false";
defparam \l_out_data_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y115_N1
cyclonev_io_ibuf \l_out_data_i[1]~input (
	.i(l_out_data_i[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[1]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[1]~input .bus_hold = "false";
defparam \l_out_data_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y115_N1
cyclonev_io_ibuf \l_out_data_i[2]~input (
	.i(l_out_data_i[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[2]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[2]~input .bus_hold = "false";
defparam \l_out_data_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X110_Y0_N52
cyclonev_io_ibuf \l_out_data_i[3]~input (
	.i(l_out_data_i[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[3]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[3]~input .bus_hold = "false";
defparam \l_out_data_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y77_N4
cyclonev_io_ibuf \l_out_data_i[4]~input (
	.i(l_out_data_i[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[4]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[4]~input .bus_hold = "false";
defparam \l_out_data_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y60_N95
cyclonev_io_ibuf \l_out_data_i[5]~input (
	.i(l_out_data_i[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[5]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[5]~input .bus_hold = "false";
defparam \l_out_data_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y53_N4
cyclonev_io_ibuf \l_out_data_i[6]~input (
	.i(l_out_data_i[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[6]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[6]~input .bus_hold = "false";
defparam \l_out_data_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y70_N4
cyclonev_io_ibuf \l_out_data_i[7]~input (
	.i(l_out_data_i[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[7]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[7]~input .bus_hold = "false";
defparam \l_out_data_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y84_N38
cyclonev_io_ibuf \l_out_data_i[8]~input (
	.i(l_out_data_i[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[8]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[8]~input .bus_hold = "false";
defparam \l_out_data_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y41_N4
cyclonev_io_ibuf \l_out_data_i[9]~input (
	.i(l_out_data_i[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[9]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[9]~input .bus_hold = "false";
defparam \l_out_data_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y30_N55
cyclonev_io_ibuf \l_out_data_i[10]~input (
	.i(l_out_data_i[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[10]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[10]~input .bus_hold = "false";
defparam \l_out_data_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N44
cyclonev_io_ibuf \l_out_data_i[11]~input (
	.i(l_out_data_i[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[11]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[11]~input .bus_hold = "false";
defparam \l_out_data_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y115_N18
cyclonev_io_ibuf \l_out_data_i[12]~input (
	.i(l_out_data_i[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[12]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[12]~input .bus_hold = "false";
defparam \l_out_data_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y41_N55
cyclonev_io_ibuf \l_out_data_i[13]~input (
	.i(l_out_data_i[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[13]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[13]~input .bus_hold = "false";
defparam \l_out_data_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y79_N21
cyclonev_io_ibuf \l_out_data_i[14]~input (
	.i(l_out_data_i[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[14]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[14]~input .bus_hold = "false";
defparam \l_out_data_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N18
cyclonev_io_ibuf \l_out_data_i[15]~input (
	.i(l_out_data_i[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[15]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[15]~input .bus_hold = "false";
defparam \l_out_data_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y115_N35
cyclonev_io_ibuf \l_out_data_i[16]~input (
	.i(l_out_data_i[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[16]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[16]~input .bus_hold = "false";
defparam \l_out_data_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y94_N21
cyclonev_io_ibuf \l_out_data_i[17]~input (
	.i(l_out_data_i[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[17]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[17]~input .bus_hold = "false";
defparam \l_out_data_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N41
cyclonev_io_ibuf \l_out_data_i[18]~input (
	.i(l_out_data_i[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[18]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[18]~input .bus_hold = "false";
defparam \l_out_data_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N92
cyclonev_io_ibuf \l_out_data_i[19]~input (
	.i(l_out_data_i[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[19]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[19]~input .bus_hold = "false";
defparam \l_out_data_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y51_N44
cyclonev_io_ibuf \l_out_data_i[20]~input (
	.i(l_out_data_i[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[20]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[20]~input .bus_hold = "false";
defparam \l_out_data_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y115_N18
cyclonev_io_ibuf \l_out_data_i[21]~input (
	.i(l_out_data_i[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[21]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[21]~input .bus_hold = "false";
defparam \l_out_data_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y64_N21
cyclonev_io_ibuf \l_out_data_i[22]~input (
	.i(l_out_data_i[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[22]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[22]~input .bus_hold = "false";
defparam \l_out_data_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y115_N1
cyclonev_io_ibuf \l_out_data_i[23]~input (
	.i(l_out_data_i[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[23]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[23]~input .bus_hold = "false";
defparam \l_out_data_i[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y41_N21
cyclonev_io_ibuf \l_out_data_i[24]~input (
	.i(l_out_data_i[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[24]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[24]~input .bus_hold = "false";
defparam \l_out_data_i[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y115_N52
cyclonev_io_ibuf \l_out_data_i[25]~input (
	.i(l_out_data_i[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[25]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[25]~input .bus_hold = "false";
defparam \l_out_data_i[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y115_N1
cyclonev_io_ibuf \l_out_data_i[26]~input (
	.i(l_out_data_i[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[26]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[26]~input .bus_hold = "false";
defparam \l_out_data_i[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y33_N38
cyclonev_io_ibuf \l_out_data_i[27]~input (
	.i(l_out_data_i[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[27]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[27]~input .bus_hold = "false";
defparam \l_out_data_i[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y57_N55
cyclonev_io_ibuf \l_out_data_i[28]~input (
	.i(l_out_data_i[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[28]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[28]~input .bus_hold = "false";
defparam \l_out_data_i[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y30_N4
cyclonev_io_ibuf \l_out_data_i[29]~input (
	.i(l_out_data_i[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[29]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[29]~input .bus_hold = "false";
defparam \l_out_data_i[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y26_N55
cyclonev_io_ibuf \l_out_data_i[30]~input (
	.i(l_out_data_i[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[30]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[30]~input .bus_hold = "false";
defparam \l_out_data_i[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y77_N55
cyclonev_io_ibuf \l_out_data_i[31]~input (
	.i(l_out_data_i[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[31]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[31]~input .bus_hold = "false";
defparam \l_out_data_i[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y67_N61
cyclonev_io_ibuf \l_out_data_i[32]~input (
	.i(l_out_data_i[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_data_i[32]~input_o ));
// synopsys translate_off
defparam \l_out_data_i[32]~input .bus_hold = "false";
defparam \l_out_data_i[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y115_N35
cyclonev_io_ibuf \l_out_val_i~input (
	.i(l_out_val_i),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\l_out_val_i~input_o ));
// synopsys translate_off
defparam \l_out_val_i~input .bus_hold = "false";
defparam \l_out_val_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y79_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
