
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004185    0.116674    0.041575    4.041575 ^ rst_n (in)
                                                         rst_n (net)
                      0.116674    0.000000    4.041575 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006148    0.151574    0.221353    4.262928 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.151574    0.000122    4.263050 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059889    0.514734    0.433041    4.696091 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.514734    0.000288    4.696379 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.037935    0.658339    0.564251    5.260629 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.658346    0.001217    5.261847 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084383    0.379420    0.529234    5.791081 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.379453    0.003013    5.794094 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.794094   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000677   20.315786 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025357    0.093329    0.230246   20.546034 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093329    0.000155   20.546188 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.446188   clock uncertainty
                                  0.000000   20.446188   clock reconvergence pessimism
                                  0.201690   20.647879   library recovery time
                                             20.647879   data required time
---------------------------------------------------------------------------------------------
                                             20.647879   data required time
                                             -5.794094   data arrival time
---------------------------------------------------------------------------------------------
                                             14.853785   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004185    0.116674    0.041575    4.041575 ^ rst_n (in)
                                                         rst_n (net)
                      0.116674    0.000000    4.041575 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006148    0.151574    0.221353    4.262928 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.151574    0.000122    4.263050 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059889    0.514734    0.433041    4.696091 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.514734    0.000288    4.696379 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.037935    0.658339    0.564251    5.260629 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.658346    0.001217    5.261847 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084383    0.379420    0.529234    5.791081 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.379454    0.003032    5.794113 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.794113   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000677   20.315786 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025357    0.093329    0.230246   20.546034 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093329    0.000362   20.546396 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.446396   clock uncertainty
                                  0.000000   20.446396   clock reconvergence pessimism
                                  0.201690   20.648087   library recovery time
                                             20.648087   data required time
---------------------------------------------------------------------------------------------
                                             20.648087   data required time
                                             -5.794113   data arrival time
---------------------------------------------------------------------------------------------
                                             14.853972   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004185    0.116674    0.041575    4.041575 ^ rst_n (in)
                                                         rst_n (net)
                      0.116674    0.000000    4.041575 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006148    0.151574    0.221353    4.262928 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.151574    0.000122    4.263050 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059889    0.514734    0.433041    4.696091 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.514734    0.000288    4.696379 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.037935    0.658339    0.564251    5.260629 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.658346    0.001217    5.261847 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084383    0.379420    0.529234    5.791081 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.379451    0.002929    5.794010 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.794010   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000677   20.315786 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025357    0.093329    0.230246   20.546034 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093329    0.000334   20.546368 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.446367   clock uncertainty
                                  0.000000   20.446367   clock reconvergence pessimism
                                  0.201691   20.648058   library recovery time
                                             20.648058   data required time
---------------------------------------------------------------------------------------------
                                             20.648058   data required time
                                             -5.794010   data arrival time
---------------------------------------------------------------------------------------------
                                             14.854048   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004945    0.128799    0.048890    4.048890 ^ ena (in)
                                                         ena (net)
                      0.128799    0.000000    4.048890 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014973    0.287499    0.306457    4.355346 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.287499    0.000213    4.355559 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028587    0.466513    0.344907    4.700466 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.466515    0.000582    4.701048 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003651    0.389987    0.317117    5.018165 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.389987    0.000036    5.018201 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.018201   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000677   20.315786 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025357    0.093329    0.230246   20.546034 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093329    0.000362   20.546396 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.446396   clock uncertainty
                                  0.000000   20.446396   clock reconvergence pessimism
                                 -0.352469   20.093925   library setup time
                                             20.093925   data required time
---------------------------------------------------------------------------------------------
                                             20.093925   data required time
                                             -5.018201   data arrival time
---------------------------------------------------------------------------------------------
                                             15.075725   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004945    0.128799    0.048890    4.048890 ^ ena (in)
                                                         ena (net)
                      0.128799    0.000000    4.048890 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014973    0.287499    0.306457    4.355346 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.287499    0.000213    4.355559 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028587    0.466513    0.344907    4.700466 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.466519    0.000933    4.701399 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006742    0.348619    0.290247    4.991646 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.348619    0.000152    4.991798 ^ _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.991798   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000723   20.315834 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028004    0.096082    0.232369   20.548203 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096082    0.000314   20.548517 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448517   clock uncertainty
                                  0.000000   20.448517   clock reconvergence pessimism
                                 -0.345643   20.102875   library setup time
                                             20.102875   data required time
---------------------------------------------------------------------------------------------
                                             20.102875   data required time
                                             -4.991798   data arrival time
---------------------------------------------------------------------------------------------
                                             15.111077   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004945    0.128799    0.048890    4.048890 ^ ena (in)
                                                         ena (net)
                      0.128799    0.000000    4.048890 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014973    0.287499    0.306457    4.355346 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.287499    0.000213    4.355559 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028587    0.466513    0.344907    4.700466 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.466519    0.000905    4.701371 v _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004708    0.293046    0.274316    4.975687 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.293046    0.000094    4.975780 ^ _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.975780   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000723   20.315834 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028004    0.096082    0.232369   20.548203 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096082    0.000147   20.548349 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448349   clock uncertainty
                                  0.000000   20.448349   clock reconvergence pessimism
                                 -0.335888   20.112461   library setup time
                                             20.112461   data required time
---------------------------------------------------------------------------------------------
                                             20.112461   data required time
                                             -4.975780   data arrival time
---------------------------------------------------------------------------------------------
                                             15.136682   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004945    0.128799    0.048890    4.048890 ^ ena (in)
                                                         ena (net)
                      0.128799    0.000000    4.048890 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014973    0.287499    0.306457    4.355346 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.287499    0.000213    4.355559 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028587    0.466513    0.344907    4.700466 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.466519    0.000946    4.701412 v _371_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003445    0.263521    0.250673    4.952085 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.263521    0.000033    4.952118 ^ _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.952118   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000723   20.315834 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028004    0.096082    0.232369   20.548203 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096082    0.000307   20.548510 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448509   clock uncertainty
                                  0.000000   20.448509   clock reconvergence pessimism
                                 -0.330347   20.118162   library setup time
                                             20.118162   data required time
---------------------------------------------------------------------------------------------
                                             20.118162   data required time
                                             -4.952118   data arrival time
---------------------------------------------------------------------------------------------
                                             15.166043   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004945    0.128799    0.048890    4.048890 ^ ena (in)
                                                         ena (net)
                      0.128799    0.000000    4.048890 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014973    0.287499    0.306457    4.355346 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.287499    0.000188    4.355534 ^ _369_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003321    0.176690    0.454115    4.809649 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.176690    0.000032    4.809680 ^ _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.809680   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000677   20.315786 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025357    0.093329    0.230246   20.546034 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093329    0.000334   20.546368 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.446367   clock uncertainty
                                  0.000000   20.446367   clock reconvergence pessimism
                                 -0.314683   20.131683   library setup time
                                             20.131683   data required time
---------------------------------------------------------------------------------------------
                                             20.131683   data required time
                                             -4.809680   data arrival time
---------------------------------------------------------------------------------------------
                                             15.322003   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004185    0.116674    0.041575    4.041575 ^ rst_n (in)
                                                         rst_n (net)
                      0.116674    0.000000    4.041575 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006148    0.151574    0.221353    4.262928 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.151574    0.000122    4.263050 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059889    0.514734    0.433041    4.696091 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.514793    0.003066    4.699157 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088361    0.392589    0.513301    5.212458 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.392731    0.004295    5.216753 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.216753   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000723   20.315834 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028004    0.096082    0.232369   20.548203 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096082    0.000307   20.548510 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448509   clock uncertainty
                                  0.000000   20.448509   clock reconvergence pessimism
                                  0.200015   20.648523   library recovery time
                                             20.648523   data required time
---------------------------------------------------------------------------------------------
                                             20.648523   data required time
                                             -5.216753   data arrival time
---------------------------------------------------------------------------------------------
                                             15.431770   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004185    0.116674    0.041575    4.041575 ^ rst_n (in)
                                                         rst_n (net)
                      0.116674    0.000000    4.041575 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006148    0.151574    0.221353    4.262928 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.151574    0.000122    4.263050 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059889    0.514734    0.433041    4.696091 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.514793    0.003066    4.699157 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088361    0.392589    0.513301    5.212458 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.392735    0.004368    5.216826 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.216826   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000723   20.315834 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028004    0.096082    0.232369   20.548203 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096082    0.000387   20.548590 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448589   clock uncertainty
                                  0.000000   20.448589   clock reconvergence pessimism
                                  0.200014   20.648603   library recovery time
                                             20.648603   data required time
---------------------------------------------------------------------------------------------
                                             20.648603   data required time
                                             -5.216826   data arrival time
---------------------------------------------------------------------------------------------
                                             15.431777   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004185    0.116674    0.041575    4.041575 ^ rst_n (in)
                                                         rst_n (net)
                      0.116674    0.000000    4.041575 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006148    0.151574    0.221353    4.262928 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.151574    0.000122    4.263050 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059889    0.514734    0.433041    4.696091 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.514793    0.003066    4.699157 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088361    0.392589    0.513301    5.212458 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.392734    0.004345    5.216804 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.216804   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000723   20.315834 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028004    0.096082    0.232369   20.548203 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096082    0.000366   20.548569 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448568   clock uncertainty
                                  0.000000   20.448568   clock reconvergence pessimism
                                  0.200014   20.648582   library recovery time
                                             20.648582   data required time
---------------------------------------------------------------------------------------------
                                             20.648582   data required time
                                             -5.216804   data arrival time
---------------------------------------------------------------------------------------------
                                             15.431779   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004185    0.116674    0.041575    4.041575 ^ rst_n (in)
                                                         rst_n (net)
                      0.116674    0.000000    4.041575 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006148    0.151574    0.221353    4.262928 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.151574    0.000122    4.263050 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059889    0.514734    0.433041    4.696091 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.514793    0.003066    4.699157 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088361    0.392589    0.513301    5.212458 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.392717    0.003998    5.216456 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.216456   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000723   20.315834 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028004    0.096082    0.232369   20.548203 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096082    0.000147   20.548349 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448349   clock uncertainty
                                  0.000000   20.448349   clock reconvergence pessimism
                                  0.200017   20.648365   library recovery time
                                             20.648365   data required time
---------------------------------------------------------------------------------------------
                                             20.648365   data required time
                                             -5.216456   data arrival time
---------------------------------------------------------------------------------------------
                                             15.431909   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004185    0.116674    0.041575    4.041575 ^ rst_n (in)
                                                         rst_n (net)
                      0.116674    0.000000    4.041575 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006148    0.151574    0.221353    4.262928 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.151574    0.000122    4.263050 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059889    0.514734    0.433041    4.696091 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.514793    0.003066    4.699157 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088361    0.392589    0.513301    5.212458 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.392697    0.003577    5.216035 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.216035   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000723   20.315834 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028004    0.096082    0.232369   20.548203 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096082    0.000314   20.548517 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448517   clock uncertainty
                                  0.000000   20.448517   clock reconvergence pessimism
                                  0.200020   20.648537   library recovery time
                                             20.648537   data required time
---------------------------------------------------------------------------------------------
                                             20.648537   data required time
                                             -5.216035   data arrival time
---------------------------------------------------------------------------------------------
                                             15.432500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004185    0.116674    0.041575    4.041575 ^ rst_n (in)
                                                         rst_n (net)
                      0.116674    0.000000    4.041575 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006148    0.151574    0.221353    4.262928 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.151574    0.000122    4.263050 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059889    0.514734    0.433041    4.696091 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.514827    0.003862    4.699953 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078157    0.354752    0.495471    5.195424 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.354756    0.001949    5.197372 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.197372   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000723   20.315834 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028004    0.096082    0.232369   20.548203 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096082    0.000389   20.548592 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448591   clock uncertainty
                                  0.000000   20.448591   clock reconvergence pessimism
                                  0.205906   20.654497   library recovery time
                                             20.654497   data required time
---------------------------------------------------------------------------------------------
                                             20.654497   data required time
                                             -5.197372   data arrival time
---------------------------------------------------------------------------------------------
                                             15.457126   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004945    0.128799    0.048890    4.048890 ^ ena (in)
                                                         ena (net)
                      0.128799    0.000000    4.048890 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014973    0.287499    0.306457    4.355346 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.287499    0.000187    4.355534 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004003    0.141934    0.302035    4.657569 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.141934    0.000043    4.657612 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.657612   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025894    0.139209    0.064768   20.064768 ^ clk (in)
                                                         clk (net)
                      0.139210    0.000000   20.064768 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047147    0.112588    0.250342   20.315109 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112589    0.000677   20.315786 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025357    0.093329    0.230246   20.546034 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093329    0.000155   20.546188 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.446188   clock uncertainty
                                  0.000000   20.446188   clock reconvergence pessimism
                                 -0.308206   20.137983   library setup time
                                             20.137983   data required time
---------------------------------------------------------------------------------------------
                                             20.137983   data required time
                                             -4.657612   data arrival time
---------------------------------------------------------------------------------------------
                                             15.480371   slack (MET)



