Command: report datapath > reports3/INTER_2_datapath_map.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Jan 28 2020  11:24:57 am
  Module:                 INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                      Operator   Signedness  Inputs  Outputs CellArea Line Col   Filename  
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1420
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1355
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1719
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1416
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1351
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1417
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1352
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_2
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_2
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1718
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1414
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1349
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1415
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1350
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_3
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_3
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1717
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1412
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1347
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1413
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1348
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_4
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_4
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1716
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1410
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1345
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1411
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1346
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_5
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_5
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1715
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1408
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1343
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1409
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1344
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_6
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_6
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1714
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1406
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1341
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1407
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1342
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_7
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_7
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1713
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1404
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1339
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1405
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1340
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_8
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_8
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1712
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1402
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1337
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1403
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1338
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_9
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[17].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_9
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1711
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1400
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1335
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1401
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1336
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_10
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[18].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_10
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1710
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1398
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1333
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1399
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1334
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_11
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[19].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_11
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1720
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1418
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1353
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1419
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1354
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_1
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_1
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1708
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1394
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1329
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1395
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1330
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_13
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[20].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_13
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1707
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1392
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1327
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1393
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1328
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_14
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[21].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_14
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1706
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1390
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1325
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1391
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1326
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_15
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[22].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_15
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1705
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1388
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1323
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1389
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1324
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_16
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[23].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_16
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1704
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1386
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1321
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1387
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1322
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_17
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[24].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_17
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1703
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1384
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1319
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1385
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1320
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_18
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[25].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_18
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1702
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1382
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1317
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1383
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1318
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_19
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[26].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_19
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1701
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1380
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1315
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1381
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1316
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_20
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[27].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_20
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1700
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1378
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1313
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1379
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1314
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_21
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[28].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_21
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1699
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1376
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1311
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1377
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1312
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_22
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[29].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_22
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1709
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1396
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1331
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1397
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1332
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_12
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_12
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1697
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1372
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1307
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1373
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1308
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_24
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[30].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_24
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1696
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1370
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1305
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1371
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1306
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_25
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[31].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_25
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1695
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1368
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1303
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1369
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1304
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_26
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[32].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_26
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1698
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1374
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1309
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1375
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1310
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_23
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_23
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1694
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1366
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1301
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1367
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1302
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_27
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_27
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1693
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1364
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1299
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1365
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1300
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_28
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_28
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1692
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1362
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1297
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1363
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1298
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_29
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_29
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1691
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1360
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1295
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1361
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1296
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_30
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_30
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1690
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1358
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1293
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1359
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1294
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_31
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_31
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_1689
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_1356
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_1291
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_1357
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_1292
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_32
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_32
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules 70218.72      81.06 
external muxes       0.00       0.00 
others           16406.52      18.94 
-------------------------------------
total            86625.24     100.00 

