# ğŸ—ï¸ **VLSI CAD MODULE**

## ğŸ“‹ **MÃ” Táº¢**
ThÆ° má»¥c chá»©a cÃ¡c thuáº­t toÃ¡n VLSI CAD cho MyLogic EDA Tool.

## ğŸ“ **FILES**

### **1. `bdd.py` - Binary Decision Diagrams**
- **Chá»©c nÄƒng**: Efficient Boolean function representation (ROBDD-inspired)
- **Thuáº­t toÃ¡n**: Unique table, cached operations, recursive apply
- **á»¨ng dá»¥ng**: Verification, support set, Verilog export (Ä‘Æ¡n giáº£n)

### **2. `sat_solver.py` - SAT Solver**
- **Chá»©c nÄƒng**: Boolean satisfiability checking (DPLL core)
- **Thuáº­t toÃ¡n**: Unit propagation, decisions, backtracking (CDCL-stub)
- **á»¨ng dá»¥ng**: Formal verification, equivalence/property checking

### **3. `placement.py` - Placement Algorithms**
- **Chá»©c nÄƒng**: Äáº·t vá»‹ trÃ­ cells (random, force-directed, simulated annealing)
- **Thuáº­t toÃ¡n**: HPWL metric, lá»±c hÃºt theo tÃ¢m máº¡ng, SA vá»›i nhiá»‡t Ä‘á»™ giáº£m dáº§n
- **á»¨ng dá»¥ng**: Physical design, minimize wirelength / improve utilization

### **4. `routing.py` - Routing Algorithms**
- **Chá»©c nÄƒng**: Káº¿t ná»‘i nets trÃªn lÆ°á»›i nhiá»u lá»›p (maze/Lee, rip-up & reroute)
- **Thuáº­t toÃ¡n**: Wave propagation (Lee - simplified), lá»™ trÃ¬nh tham lam, via layers
- **á»¨ng dá»¥ng**: Physical design, bÃ¡o cÃ¡o wirelength vÃ  congestion

### **5. `timing_analysis.py` - Static Timing Analysis**
- **Chá»©c nÄƒng**: PhÃ¢n tÃ­ch timing tÄ©nh (AT, RAT, Slack, Ä‘Æ°á»ng critical)
- **Thuáº­t toÃ¡n**: Lan truyá»n tiáº¿n/lÃ¹i trÃªn Ä‘á»“ thá»‹ timing, tá»•ng há»£p bÃ¡o cÃ¡o
- **á»¨ng dá»¥ng**: Timing closure, phÃ¡t hiá»‡n vi pháº¡m setup/hold (simple)

## ğŸ¯ **VLSI CAD ALGORITHMS**

### **Binary Decision Diagrams (API gist):**
```python
class BDD:
    def create_variable(name) -> BDDNode
    def create_constant(value: bool) -> BDDNode
    def apply_operation(op: str, left: BDDNode, right: BDDNode) -> BDDNode  # AND/OR/XOR/...
    def evaluate(node: BDDNode, assignment: Dict[str, bool]) -> bool
    def get_support(node: BDDNode) -> Set[str]
    def count_nodes(node: BDDNode) -> int
    def to_verilog(node: BDDNode, output_name: str = "out") -> str
```

### **SAT Solving (API gist):**
```python
class SATSolver:
    def add_clause(lits: List[int]) -> None  # literals: +v / -v
    def add_clauses_from_formula(formula: List[List[int]]) -> None
    def solve() -> Tuple[bool, Optional[Dict[int, bool]]]
    def get_statistics() -> Dict[str, int]

class SATBasedVerifier:
    def verify_equivalence(c1: Dict, c2: Dict]) -> Tuple[bool, Optional[Dict]]
    def verify_property(circ: Dict, prop_expr: str) -> Tuple[bool, Optional[Dict]]
```

### **Placement (API gist):**
```python
class PlacementEngine:
    def add_cell(cell: Cell) -> None
    def add_net(net: Net) -> None
    def random_placement() -> Dict[str, Cell]
    def force_directed_placement(iterations: int = 100) -> Dict[str, Cell]
    def simulated_annealing_placement(T0=1000.0, cooling_rate=0.95, max_iter=10000) -> Dict[str, Cell]
    def get_placement_statistics() -> Dict[str, Any]
```

### **Routing (API gist):**
```python
class RoutingGrid:
    def is_free(p: Point, layer: int = 0) -> bool
    def occupy(p: Point, layer: int = 0) -> None
    def get_neighbors(p: Point, layer: int = 0) -> List[Tuple[Point,int]]

class MazeRouter:
    def add_net(net: Net) -> None
    def route_all_nets(strategy: str = "maze") -> Dict[str, bool]
    def get_routing_statistics() -> Dict[str, Any]
    def visualize_routing() -> None
```

### **Timing Analysis (API gist):**
```python
class StaticTimingAnalyzer:
    def add_node(node: TimingNode) -> None
    def add_arc(arc: TimingArc) -> None
    def set_clock_period(period: float) -> None
    def perform_timing_analysis() -> Dict[str, Any]
    def print_timing_report(report: Dict[str, Any]) -> None
```

## ğŸš€ **USAGE**

```python
from core.vlsi_cad.bdd import BDD
from core.vlsi_cad.sat_solver import SATSolver
from core.vlsi_cad.placement import Placement
from core.vlsi_cad.routing import Routing
from core.vlsi_cad.timing_analysis import TimingAnalysis

# BDD analysis
bdd = BDD()
result = bdd.analyze(boolean_function)

# SAT solving
solver = SATSolver()
satisfiable = solver.solve(formula)

# Placement
placer = Placement()
placement = placer.place(netlist)

# Routing
router = Routing()
routing = router.route(placement, netlist)

# Timing analysis
timing = TimingAnalysis()
analysis = timing.analyze(netlist, constraints)
```

## ğŸ“Š **VLSI CAD METRICS**

- **Area**: Chip area utilization
- **Delay**: Critical path delays
- **Power**: Dynamic and static power
- **Timing**: Setup/hold violations
- **Congestion**: Routing congestion

## ğŸ¯ **DESIGN FLOW**

### **1. Logic Design:**
- RTL description
- Logic synthesis
- Technology mapping

### **2. Physical Design:**
- Floorplanning
- Placement
- Routing

### **3. Verification:**
- Timing analysis
- Power analysis
- Design rule checking

## ğŸ“š **REFERENCES**
- VLSI design textbooks
- EDA tool documentation
- Academic papers on VLSI CAD

---

**ğŸ“… NgÃ y táº¡o**: 2025-10-06  
**ğŸ‘¨â€ğŸ’» TÃ¡c giáº£**: MyLogic EDA Tool Team  
**ğŸ“ PhiÃªn báº£n**: 1.0
