###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Sep 20 11:29:06 2023
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.638
- Setup                         0.182
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.256
- Arrival Time                 10.129
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.127 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.041 | 0.033 |   0.033 |    0.161 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.024 | 0.037 |   0.070 |    0.198 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.220 | 0.248 |   0.318 |    0.445 | 
     | REF_SCAN_CLK__L1_I1                     | A ^ -> Y ^   | CLKBUFX40M  | 0.247 | 0.259 |   0.577 |    0.704 | 
     | U0_RegFile/\regArr_reg[0][6]            | CK ^ -> Q ^  | SDFFRHQX2M  | 0.103 | 0.355 |   0.931 |    1.059 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_        | A ^ -> Y ^   | BUFX6M      | 0.272 | 0.219 |   1.150 |    1.278 | 
     | U0_ALU/div_52/U26                       | A ^ -> Y v   | CLKINVX2M   | 0.094 | 0.104 |   1.254 |    1.381 | 
     | U0_ALU/div_52/U25                       | B v -> Y ^   | NAND2X2M    | 0.184 | 0.138 |   1.392 |    1.519 | 
     | U0_ALU/div_52/FE_RC_28_0                | AN ^ -> Y ^  | NAND2BX2M   | 0.163 | 0.184 |   1.575 |    1.703 | 
     | U0_ALU/div_52/FE_RC_39_0                | A ^ -> Y v   | INVX2M      | 0.056 | 0.061 |   1.636 |    1.763 | 
     | U0_ALU/div_52/FE_RC_38_0                | B v -> Y ^   | NOR2X2M     | 0.124 | 0.106 |   1.742 |    1.870 | 
     | U0_ALU/div_52/FE_RC_36_0                | B ^ -> Y v   | MXI2X1M     | 0.156 | 0.099 |   1.841 |    1.968 | 
     | U0_ALU/div_52/FE_RC_32_0                | A0 v -> Y v  | AO2B2X2M    | 0.114 | 0.308 |   2.149 |    2.277 | 
     | U0_ALU/div_52/FE_RC_87_0                | A v -> Y v   | AND2X2M     | 0.100 | 0.195 |   2.344 |    2.472 | 
     | U0_ALU/div_52/FE_RC_86_0                | A v -> Y ^   | INVX2M      | 0.061 | 0.066 |   2.410 |    2.537 | 
     | U0_ALU/div_52/FE_RC_108_0               | B ^ -> Y v   | CLKNAND2X2M | 0.106 | 0.090 |   2.500 |    2.627 | 
     | U0_ALU/div_52/FE_RC_107_0               | A v -> Y ^   | CLKNAND2X2M | 0.080 | 0.072 |   2.572 |    2.700 | 
     | U0_ALU/div_52/FE_RC_106_0               | A ^ -> Y v   | NAND2X2M    | 0.096 | 0.076 |   2.648 |    2.776 | 
     | U0_ALU/div_52/FE_RC_105_0               | A v -> Y ^   | NAND2X4M    | 0.253 | 0.171 |   2.819 |    2.946 | 
     | U0_ALU/div_52/FE_RC_158_0               | A ^ -> Y v   | CLKINVX2M   | 0.186 | 0.178 |   2.997 |    3.125 | 
     | U0_ALU/div_52/FE_RC_162_0               | B v -> Y ^   | NOR2BX2M    | 0.291 | 0.228 |   3.225 |    3.353 | 
     | U0_ALU/div_52/FE_RC_161_0               | A ^ -> Y v   | NOR2X2M     | 0.090 | 0.077 |   3.302 |    3.430 | 
     | U0_ALU/div_52/FE_RC_182_0               | A v -> Y ^   | INVX2M      | 0.063 | 0.065 |   3.367 |    3.494 | 
     | U0_ALU/div_52/FE_RC_193_0               | A ^ -> Y v   | INVX2M      | 0.046 | 0.049 |   3.416 |    3.543 | 
     | U0_ALU/div_52/FE_RC_192_0               | A v -> Y ^   | NAND2X4M    | 0.094 | 0.066 |   3.482 |    3.609 | 
     | U0_ALU/div_52/FE_RC_195_0               | A ^ -> Y v   | CLKNAND2X2M | 0.152 | 0.122 |   3.604 |    3.731 | 
     | U0_ALU/div_52/FE_RC_190_0               | B v -> Y ^   | NAND3X4M    | 0.118 | 0.117 |   3.721 |    3.848 | 
     | U0_ALU/div_52/FE_RC_202_0               | A ^ -> Y ^   | AND2X8M     | 0.106 | 0.162 |   3.883 |    4.010 | 
     | U0_ALU/div_52/U44                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.215 | 0.309 |   4.192 |    4.319 | 
     | U0_ALU/div_52/FE_RC_291_0               | A v -> Y ^   | NAND2X2M    | 0.203 | 0.164 |   4.356 |    4.483 | 
     | U0_ALU/div_52/FE_RC_290_0               | A ^ -> Y v   | INVX2M      | 0.061 | 0.062 |   4.418 |    4.546 | 
     | U0_ALU/div_52/FE_RC_287_0               | B v -> Y ^   | CLKNAND2X2M | 0.069 | 0.063 |   4.481 |    4.609 | 
     | U0_ALU/div_52/FE_RC_286_0               | A ^ -> Y v   | CLKNAND2X2M | 0.146 | 0.112 |   4.593 |    4.721 | 
     | U0_ALU/div_52/FE_RC_285_0               | A v -> Y ^   | NAND3X4M    | 0.150 | 0.121 |   4.714 |    4.842 | 
     | U0_ALU/div_52/FE_RC_315_0               | B0 ^ -> Y v  | OAI211X2M   | 0.252 | 0.158 |   4.873 |    5.000 | 
     | U0_ALU/div_52/FE_RC_325_0               | A v -> Y ^   | NAND3X4M    | 0.153 | 0.153 |   5.025 |    5.153 | 
     | U0_ALU/div_52/FE_RC_324_0               | A ^ -> Y v   | CLKNAND2X2M | 0.132 | 0.123 |   5.148 |    5.276 | 
     | U0_ALU/div_52/FE_RC_323_0               | A v -> Y ^   | CLKNAND2X4M | 0.122 | 0.110 |   5.258 |    5.386 | 
     | U0_ALU/div_52/FE_RC_361_0               | B ^ -> Y v   | CLKNAND2X4M | 0.102 | 0.105 |   5.363 |    5.490 | 
     | U0_ALU/div_52/FE_RC_360_0               | A v -> Y ^   | NAND2X4M    | 0.091 | 0.081 |   5.444 |    5.571 | 
     | U0_ALU/div_52/FE_RC_382_0               | A ^ -> Y v   | NAND2X2M    | 0.098 | 0.086 |   5.530 |    5.658 | 
     | U0_ALU/div_52/FE_RC_434_0               | A v -> Y ^   | NAND2X2M    | 0.083 | 0.074 |   5.604 |    5.732 | 
     | U0_ALU/div_52/FE_RC_431_0               | B ^ -> Y v   | NAND2X2M    | 0.094 | 0.082 |   5.687 |    5.814 | 
     | U0_ALU/div_52/FE_RC_430_0               | A v -> Y ^   | NAND3X4M    | 0.109 | 0.083 |   5.770 |    5.897 | 
     | U0_ALU/div_52/FE_RC_429_0               | A ^ -> Y v   | NAND2X5M    | 0.167 | 0.117 |   5.887 |    6.014 | 
     | U0_ALU/div_52/FE_RC_489_0               | A v -> Y ^   | INVX6M      | 0.126 | 0.123 |   6.010 |    6.137 | 
     | U0_ALU/div_52/U48                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.216 | 0.316 |   6.326 |    6.453 | 
     | U0_ALU/div_52/FE_RC_524_0               | A v -> Y ^   | CLKNAND2X2M | 0.149 | 0.146 |   6.472 |    6.599 | 
     | U0_ALU/div_52/FE_RC_530_0               | A ^ -> Y v   | INVX2M      | 0.064 | 0.070 |   6.542 |    6.670 | 
     | U0_ALU/div_52/FE_RC_529_0               | A v -> Y ^   | NOR2X2M     | 0.152 | 0.110 |   6.652 |    6.780 | 
     | U0_ALU/div_52/FE_RC_526_0               | B ^ -> Y v   | NAND2X2M    | 0.088 | 0.093 |   6.745 |    6.873 | 
     | U0_ALU/div_52/FE_RC_525_0               | A v -> Y ^   | CLKNAND2X4M | 0.083 | 0.059 |   6.805 |    6.932 | 
     | U0_ALU/div_52/FE_RC_509_0               | C ^ -> Y v   | NAND4X2M    | 0.149 | 0.139 |   6.943 |    7.071 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.123 | 0.296 |   7.239 |    7.366 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X8M     | 0.096 | 0.197 |   7.436 |    7.563 | 
     | U0_ALU/div_52/U61                       | S0 v -> Y v  | MX2X2M      | 0.104 | 0.197 |   7.633 |    7.761 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.123 | 0.420 |   8.054 |    8.181 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.255 |   8.308 |    8.436 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.089 | 0.237 |   8.545 |    8.673 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.093 | 0.238 |   8.784 |    8.911 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.106 | 0.255 |   9.039 |    9.166 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.092 | 0.243 |   9.282 |    9.409 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.121 | 0.271 |   9.553 |    9.681 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X4M   | 0.443 | 0.381 |   9.934 |   10.062 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.188 | 0.194 |  10.128 |   10.256 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.188 | 0.000 |  10.129 |   10.256 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.127 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -0.094 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -0.057 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |    0.191 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |    0.509 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.638 |    0.511 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRHQX1M  | 0.303 | 0.002 |   0.638 |    0.511 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.640
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.060
- Arrival Time                  7.933
= Slack Time                    2.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    2.127 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.041 | 0.033 |   0.033 |    2.160 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.024 | 0.037 |   0.070 |    2.197 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.220 | 0.248 |   0.318 |    2.445 | 
     | REF_SCAN_CLK__L1_I1                     | A ^ -> Y ^   | CLKBUFX40M  | 0.247 | 0.259 |   0.576 |    2.703 | 
     | U0_RegFile/\regArr_reg[0][6]            | CK ^ -> Q ^  | SDFFRHQX2M  | 0.103 | 0.355 |   0.931 |    3.058 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_        | A ^ -> Y ^   | BUFX6M      | 0.272 | 0.219 |   1.150 |    3.277 | 
     | U0_ALU/div_52/U26                       | A ^ -> Y v   | CLKINVX2M   | 0.094 | 0.104 |   1.254 |    3.381 | 
     | U0_ALU/div_52/U25                       | B v -> Y ^   | NAND2X2M    | 0.184 | 0.138 |   1.391 |    3.518 | 
     | U0_ALU/div_52/FE_RC_28_0                | AN ^ -> Y ^  | NAND2BX2M   | 0.163 | 0.184 |   1.575 |    3.702 | 
     | U0_ALU/div_52/FE_RC_39_0                | A ^ -> Y v   | INVX2M      | 0.056 | 0.061 |   1.636 |    3.763 | 
     | U0_ALU/div_52/FE_RC_38_0                | B v -> Y ^   | NOR2X2M     | 0.124 | 0.106 |   1.742 |    3.869 | 
     | U0_ALU/div_52/FE_RC_36_0                | B ^ -> Y v   | MXI2X1M     | 0.156 | 0.099 |   1.841 |    3.968 | 
     | U0_ALU/div_52/FE_RC_32_0                | A0 v -> Y v  | AO2B2X2M    | 0.114 | 0.308 |   2.149 |    4.276 | 
     | U0_ALU/div_52/FE_RC_87_0                | A v -> Y v   | AND2X2M     | 0.100 | 0.195 |   2.344 |    4.471 | 
     | U0_ALU/div_52/FE_RC_86_0                | A v -> Y ^   | INVX2M      | 0.061 | 0.066 |   2.410 |    4.536 | 
     | U0_ALU/div_52/FE_RC_108_0               | B ^ -> Y v   | CLKNAND2X2M | 0.106 | 0.090 |   2.500 |    4.627 | 
     | U0_ALU/div_52/FE_RC_107_0               | A v -> Y ^   | CLKNAND2X2M | 0.080 | 0.072 |   2.572 |    4.699 | 
     | U0_ALU/div_52/FE_RC_106_0               | A ^ -> Y v   | NAND2X2M    | 0.096 | 0.076 |   2.648 |    4.775 | 
     | U0_ALU/div_52/FE_RC_105_0               | A v -> Y ^   | NAND2X4M    | 0.253 | 0.171 |   2.819 |    4.945 | 
     | U0_ALU/div_52/FE_RC_158_0               | A ^ -> Y v   | CLKINVX2M   | 0.186 | 0.178 |   2.997 |    5.124 | 
     | U0_ALU/div_52/FE_RC_162_0               | B v -> Y ^   | NOR2BX2M    | 0.291 | 0.228 |   3.225 |    5.352 | 
     | U0_ALU/div_52/FE_RC_161_0               | A ^ -> Y v   | NOR2X2M     | 0.090 | 0.077 |   3.302 |    5.429 | 
     | U0_ALU/div_52/FE_RC_182_0               | A v -> Y ^   | INVX2M      | 0.063 | 0.065 |   3.367 |    5.494 | 
     | U0_ALU/div_52/FE_RC_193_0               | A ^ -> Y v   | INVX2M      | 0.046 | 0.049 |   3.416 |    5.542 | 
     | U0_ALU/div_52/FE_RC_192_0               | A v -> Y ^   | NAND2X4M    | 0.094 | 0.066 |   3.482 |    5.609 | 
     | U0_ALU/div_52/FE_RC_195_0               | A ^ -> Y v   | CLKNAND2X2M | 0.152 | 0.122 |   3.604 |    5.730 | 
     | U0_ALU/div_52/FE_RC_190_0               | B v -> Y ^   | NAND3X4M    | 0.118 | 0.117 |   3.721 |    5.848 | 
     | U0_ALU/div_52/FE_RC_202_0               | A ^ -> Y ^   | AND2X8M     | 0.106 | 0.162 |   3.883 |    6.010 | 
     | U0_ALU/div_52/U44                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.215 | 0.309 |   4.192 |    6.319 | 
     | U0_ALU/div_52/FE_RC_291_0               | A v -> Y ^   | NAND2X2M    | 0.203 | 0.164 |   4.356 |    6.483 | 
     | U0_ALU/div_52/FE_RC_290_0               | A ^ -> Y v   | INVX2M      | 0.061 | 0.062 |   4.418 |    6.545 | 
     | U0_ALU/div_52/FE_RC_287_0               | B v -> Y ^   | CLKNAND2X2M | 0.069 | 0.063 |   4.481 |    6.608 | 
     | U0_ALU/div_52/FE_RC_286_0               | A ^ -> Y v   | CLKNAND2X2M | 0.146 | 0.112 |   4.593 |    6.720 | 
     | U0_ALU/div_52/FE_RC_285_0               | A v -> Y ^   | NAND3X4M    | 0.150 | 0.121 |   4.714 |    6.841 | 
     | U0_ALU/div_52/FE_RC_315_0               | B0 ^ -> Y v  | OAI211X2M   | 0.252 | 0.158 |   4.873 |    6.999 | 
     | U0_ALU/div_52/FE_RC_325_0               | A v -> Y ^   | NAND3X4M    | 0.153 | 0.153 |   5.025 |    7.152 | 
     | U0_ALU/div_52/FE_RC_324_0               | A ^ -> Y v   | CLKNAND2X2M | 0.132 | 0.123 |   5.148 |    7.275 | 
     | U0_ALU/div_52/FE_RC_323_0               | A v -> Y ^   | CLKNAND2X4M | 0.122 | 0.110 |   5.258 |    7.385 | 
     | U0_ALU/div_52/FE_RC_361_0               | B ^ -> Y v   | CLKNAND2X4M | 0.102 | 0.105 |   5.363 |    7.490 | 
     | U0_ALU/div_52/FE_RC_360_0               | A v -> Y ^   | NAND2X4M    | 0.091 | 0.081 |   5.444 |    7.571 | 
     | U0_ALU/div_52/FE_RC_382_0               | A ^ -> Y v   | NAND2X2M    | 0.098 | 0.086 |   5.530 |    7.657 | 
     | U0_ALU/div_52/FE_RC_434_0               | A v -> Y ^   | NAND2X2M    | 0.083 | 0.074 |   5.604 |    7.731 | 
     | U0_ALU/div_52/FE_RC_431_0               | B ^ -> Y v   | NAND2X2M    | 0.094 | 0.082 |   5.687 |    7.813 | 
     | U0_ALU/div_52/FE_RC_430_0               | A v -> Y ^   | NAND3X4M    | 0.109 | 0.083 |   5.770 |    7.897 | 
     | U0_ALU/div_52/FE_RC_429_0               | A ^ -> Y v   | NAND2X5M    | 0.167 | 0.117 |   5.887 |    8.014 | 
     | U0_ALU/div_52/FE_RC_489_0               | A v -> Y ^   | INVX6M      | 0.126 | 0.123 |   6.010 |    8.137 | 
     | U0_ALU/div_52/U48                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.216 | 0.316 |   6.326 |    8.452 | 
     | U0_ALU/div_52/FE_RC_524_0               | A v -> Y ^   | CLKNAND2X2M | 0.149 | 0.146 |   6.472 |    8.599 | 
     | U0_ALU/div_52/FE_RC_530_0               | A ^ -> Y v   | INVX2M      | 0.064 | 0.070 |   6.542 |    8.669 | 
     | U0_ALU/div_52/FE_RC_529_0               | A v -> Y ^   | NOR2X2M     | 0.152 | 0.110 |   6.652 |    8.779 | 
     | U0_ALU/div_52/FE_RC_526_0               | B ^ -> Y v   | NAND2X2M    | 0.088 | 0.093 |   6.745 |    8.872 | 
     | U0_ALU/div_52/FE_RC_525_0               | A v -> Y ^   | CLKNAND2X4M | 0.083 | 0.059 |   6.805 |    8.931 | 
     | U0_ALU/div_52/FE_RC_509_0               | C ^ -> Y v   | NAND4X2M    | 0.149 | 0.139 |   6.943 |    9.070 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.123 | 0.296 |   7.239 |    9.366 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X8M     | 0.096 | 0.197 |   7.436 |    9.563 | 
     | U0_ALU/U91                              | A0 v -> Y ^  | AOI222X1M   | 0.588 | 0.325 |   7.761 |    9.888 | 
     | U0_ALU/U89                              | A1 ^ -> Y v  | AOI31X2M    | 0.189 | 0.172 |   7.933 |   10.059 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX1M   | 0.189 | 0.000 |   7.933 |   10.060 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.127 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -2.094 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -2.057 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -1.809 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -1.491 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.640 |   -1.487 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX1M   | 0.303 | 0.004 |   0.640 |   -1.487 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.357
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  7.903
= Slack Time                    2.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.183 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    2.216 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    2.253 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    2.501 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    2.761 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.729 |   1.307 |    3.490 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.672 |    3.855 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.916 |    4.099 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   2.083 |    4.266 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   2.629 |    4.811 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   3.192 |    5.375 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.754 |    5.937 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.319 |    6.502 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.574 |   4.893 |    7.076 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   5.492 |    7.675 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.816 |    7.999 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   5.897 |    8.080 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.381 |   6.278 |    8.461 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.270 |   6.548 |    8.731 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.142 | 0.410 |   6.958 |    9.141 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.384 | 0.282 |   7.240 |    9.423 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.125 | 0.147 |   7.387 |    9.570 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.062 | 0.182 |   7.570 |    9.753 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.103 | 0.157 |   7.727 |    9.910 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.176 |   7.903 |   10.086 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.076 | 0.000 |   7.903 |   10.086 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.183 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -2.150 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -2.113 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -1.865 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -1.547 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -1.540 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.643 |   -1.540 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.359
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.083
- Arrival Time                  7.699
= Slack Time                    2.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.385 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    2.418 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    2.455 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    2.703 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    2.963 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.729 |   1.307 |    3.692 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.672 |    4.057 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.916 |    4.300 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   2.083 |    4.467 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   2.629 |    5.013 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   3.192 |    5.577 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.754 |    6.138 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.319 |    6.704 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.574 |   4.893 |    7.278 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   5.492 |    7.877 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.816 |    8.201 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   5.897 |    8.281 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.381 |   6.278 |    8.663 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.270 |   6.548 |    8.933 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.142 | 0.410 |   6.958 |    9.343 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.384 | 0.282 |   7.240 |    9.625 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.156 | 0.258 |   7.498 |    9.883 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.086 | 0.200 |   7.699 |   10.083 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.086 | 0.000 |   7.699 |   10.083 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.385 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -2.352 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -2.315 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -2.067 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -1.748 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -1.742 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.643 |   -1.742 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.358
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.085
- Arrival Time                  7.292
= Slack Time                    2.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.792 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    2.826 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    2.863 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    3.110 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    3.371 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.729 |   1.307 |    4.100 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.672 |    4.464 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.916 |    4.708 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   2.083 |    4.875 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   2.629 |    5.421 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   3.192 |    5.984 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.754 |    6.546 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.319 |    7.111 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.574 |   4.893 |    7.686 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   5.492 |    8.285 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.816 |    8.608 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   5.897 |    8.689 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.381 |   6.278 |    9.071 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.270 |   6.548 |    9.341 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.142 | 0.410 |   6.958 |    9.751 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.110 | 0.153 |   7.111 |    9.904 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.080 | 0.181 |   7.292 |   10.085 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.080 | 0.000 |   7.292 |   10.085 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.793 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -2.759 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -2.722 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -2.475 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -2.156 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -2.150 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.643 |   -2.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.358
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.085
- Arrival Time                  6.949
= Slack Time                    3.136
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.136 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    3.169 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    3.206 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    3.454 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    3.714 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.729 |   1.307 |    4.443 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.672 |    4.807 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.916 |    5.051 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   2.083 |    5.218 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   2.629 |    5.764 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   3.192 |    6.327 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.754 |    6.889 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.319 |    7.455 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.574 |   4.893 |    8.029 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   5.492 |    8.628 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.816 |    8.951 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   5.897 |    9.032 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.381 |   6.278 |    9.414 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.270 |   6.548 |    9.684 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.086 | 0.228 |   6.776 |    9.912 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.079 | 0.173 |   6.949 |   10.085 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.079 | 0.000 |   6.949 |   10.085 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.136 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -3.102 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.066 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -2.818 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -2.499 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -2.493 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.643 |   -2.493 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.638
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.055
- Arrival Time                  6.710
= Slack Time                    3.345
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    3.345 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.041 | 0.033 |   0.033 |    3.378 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.024 | 0.037 |   0.070 |    3.415 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.220 | 0.248 |   0.318 |    3.663 | 
     | REF_SCAN_CLK__L1_I1              | A ^ -> Y ^  | CLKBUFX40M  | 0.247 | 0.259 |   0.576 |    3.921 | 
     | U0_RegFile/\regArr_reg[0][6]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.103 | 0.355 |   0.931 |    4.276 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_ | A ^ -> Y ^  | BUFX6M      | 0.272 | 0.219 |   1.150 |    4.495 | 
     | U0_ALU/div_52/U26                | A ^ -> Y v  | CLKINVX2M   | 0.094 | 0.104 |   1.254 |    4.599 | 
     | U0_ALU/div_52/U25                | B v -> Y ^  | NAND2X2M    | 0.184 | 0.138 |   1.391 |    4.736 | 
     | U0_ALU/div_52/FE_RC_28_0         | AN ^ -> Y ^ | NAND2BX2M   | 0.163 | 0.184 |   1.575 |    4.920 | 
     | U0_ALU/div_52/FE_RC_39_0         | A ^ -> Y v  | INVX2M      | 0.056 | 0.061 |   1.636 |    4.981 | 
     | U0_ALU/div_52/FE_RC_38_0         | B v -> Y ^  | NOR2X2M     | 0.124 | 0.106 |   1.742 |    5.087 | 
     | U0_ALU/div_52/FE_RC_36_0         | B ^ -> Y v  | MXI2X1M     | 0.156 | 0.099 |   1.841 |    5.185 | 
     | U0_ALU/div_52/FE_RC_32_0         | A0 v -> Y v | AO2B2X2M    | 0.114 | 0.308 |   2.149 |    5.494 | 
     | U0_ALU/div_52/FE_RC_87_0         | A v -> Y v  | AND2X2M     | 0.100 | 0.195 |   2.344 |    5.689 | 
     | U0_ALU/div_52/FE_RC_86_0         | A v -> Y ^  | INVX2M      | 0.061 | 0.066 |   2.410 |    5.754 | 
     | U0_ALU/div_52/FE_RC_108_0        | B ^ -> Y v  | CLKNAND2X2M | 0.106 | 0.090 |   2.500 |    5.845 | 
     | U0_ALU/div_52/FE_RC_107_0        | A v -> Y ^  | CLKNAND2X2M | 0.080 | 0.072 |   2.572 |    5.917 | 
     | U0_ALU/div_52/FE_RC_106_0        | A ^ -> Y v  | NAND2X2M    | 0.096 | 0.076 |   2.648 |    5.993 | 
     | U0_ALU/div_52/FE_RC_105_0        | A v -> Y ^  | NAND2X4M    | 0.253 | 0.171 |   2.819 |    6.163 | 
     | U0_ALU/div_52/FE_RC_158_0        | A ^ -> Y v  | CLKINVX2M   | 0.186 | 0.178 |   2.997 |    6.342 | 
     | U0_ALU/div_52/FE_RC_162_0        | B v -> Y ^  | NOR2BX2M    | 0.291 | 0.228 |   3.225 |    6.570 | 
     | U0_ALU/div_52/FE_RC_161_0        | A ^ -> Y v  | NOR2X2M     | 0.090 | 0.077 |   3.302 |    6.647 | 
     | U0_ALU/div_52/FE_RC_182_0        | A v -> Y ^  | INVX2M      | 0.063 | 0.065 |   3.367 |    6.711 | 
     | U0_ALU/div_52/FE_RC_193_0        | A ^ -> Y v  | INVX2M      | 0.046 | 0.049 |   3.416 |    6.760 | 
     | U0_ALU/div_52/FE_RC_192_0        | A v -> Y ^  | NAND2X4M    | 0.094 | 0.066 |   3.482 |    6.827 | 
     | U0_ALU/div_52/FE_RC_195_0        | A ^ -> Y v  | CLKNAND2X2M | 0.152 | 0.122 |   3.604 |    6.948 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND3X4M    | 0.118 | 0.117 |   3.721 |    7.065 | 
     | U0_ALU/div_52/FE_RC_189_0        | A ^ -> Y v  | NAND3X2M    | 0.167 | 0.120 |   3.841 |    7.186 | 
     | U0_ALU/div_52/FE_RC_206_0        | B v -> Y ^  | NAND2X2M    | 0.153 | 0.142 |   3.983 |    7.327 | 
     | U0_ALU/div_52/FE_RC_205_0        | A ^ -> Y v  | NAND2X2M    | 0.073 | 0.077 |   4.060 |    7.405 | 
     | U0_ALU/div_52/FE_RC_204_0        | A v -> Y ^  | CLKNAND2X2M | 0.135 | 0.097 |   4.157 |    7.502 | 
     | U0_ALU/div_52/FE_RC_227_0        | A ^ -> Y v  | INVX2M      | 0.048 | 0.054 |   4.211 |    7.555 | 
     | U0_ALU/div_52/FE_RC_317_0        | B v -> Y v  | OR2X2M      | 0.104 | 0.219 |   4.430 |    7.775 | 
     | U0_ALU/div_52/FE_RC_319_0        | A v -> Y ^  | NAND2X2M    | 0.145 | 0.111 |   4.541 |    7.885 | 
     | U0_ALU/div_52/FE_RC_321_0        | A ^ -> Y v  | INVX2M      | 0.073 | 0.081 |   4.621 |    7.966 | 
     | U0_ALU/div_52/FE_RC_320_0        | A0 v -> Y ^ | OAI21X6M    | 0.361 | 0.244 |   4.865 |    8.210 | 
     | U0_ALU/div_52/U43                | S0 ^ -> Y v | CLKMX2X2M   | 0.201 | 0.356 |   5.222 |    8.566 | 
     | U0_ALU/div_52/FE_RC_387_0        | AN v -> Y v | NOR2BX4M    | 0.100 | 0.177 |   5.399 |    8.744 | 
     | U0_ALU/div_52/FE_RC_386_0        | A v -> Y ^  | INVX2M      | 0.173 | 0.131 |   5.530 |    8.875 | 
     | U0_ALU/div_52/FE_RC_402_0        | A ^ -> Y v  | INVX2M      | 0.056 | 0.059 |   5.589 |    8.934 | 
     | U0_ALU/div_52/FE_RC_401_0        | B v -> Y ^  | NAND2X2M    | 0.126 | 0.095 |   5.684 |    9.028 | 
     | U0_ALU/div_52/FE_RC_430_0        | C ^ -> Y v  | NAND3X4M    | 0.102 | 0.107 |   5.791 |    9.135 | 
     | U0_ALU/div_52/FE_RC_429_0        | A v -> Y ^  | NAND2X5M    | 0.210 | 0.143 |   5.934 |    9.279 | 
     | U0_ALU/div_52/FE_RC_489_0        | A ^ -> Y v  | INVX6M      | 0.084 | 0.091 |   6.025 |    9.369 | 
     | U0_ALU/U64                       | C0 v -> Y ^ | AOI222X1M   | 0.605 | 0.479 |   6.504 |    9.849 | 
     | U0_ALU/U61                       | A1 ^ -> Y v | AOI31X2M    | 0.204 | 0.206 |   6.710 |   10.055 | 
     | U0_ALU/\ALU_OUT_reg[2]           | D v         | SDFFRQX1M   | 0.204 | 0.000 |   6.710 |   10.055 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.345 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -3.311 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.275 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -3.027 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -2.708 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.638 |   -2.706 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX1M   | 0.303 | 0.002 |   0.638 |   -2.706 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.360
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.083
- Arrival Time                  6.614
= Slack Time                    3.469
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.469 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    3.502 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    3.539 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    3.787 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    4.047 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.729 |   1.307 |    4.776 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.672 |    5.141 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.916 |    5.385 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   2.083 |    5.551 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   2.629 |    6.097 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   3.192 |    6.661 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.754 |    7.223 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.319 |    7.788 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.574 |   4.893 |    8.362 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   5.492 |    8.961 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.816 |    9.285 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   5.897 |    9.366 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.381 |   6.278 |    9.747 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.109 | 0.148 |   6.427 |    9.895 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.088 | 0.187 |   6.614 |   10.083 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.088 | 0.000 |   6.614 |   10.083 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.469 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -3.436 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.399 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -3.151 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -2.833 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -2.826 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.642 |   -2.826 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.360
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.082
- Arrival Time                  6.472
= Slack Time                    3.610
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.610 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    3.644 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    3.681 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    3.928 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    4.189 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.729 |   1.307 |    4.918 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.672 |    5.282 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.916 |    5.526 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.177 |   2.092 |    5.703 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.564 |   2.657 |    6.267 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.561 |   3.218 |    6.828 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.780 |    7.391 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   4.344 |    7.955 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.569 |   4.913 |    8.524 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.589 |   5.503 |    9.113 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.115 | 0.266 |   5.769 |    9.380 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.174 | 0.148 |   5.917 |    9.527 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.111 | 0.157 |   6.074 |    9.685 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.090 | 0.215 |   6.289 |    9.899 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.089 | 0.183 |   6.472 |   10.082 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.089 | 0.000 |   6.472 |   10.082 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.610 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -3.577 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.540 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -3.292 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -2.974 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -2.968 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.642 |   -2.968 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.074
- Arrival Time                  6.171
= Slack Time                    3.903
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.903 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    3.936 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    3.973 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    4.221 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    4.481 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.627 | 0.729 |   1.307 |    5.210 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.365 |   1.672 |    5.575 | 
     | U0_ALU/mult_49/U108          | B v -> Y ^  | NOR2X1M    | 0.272 | 0.250 |   1.922 |    5.825 | 
     | U0_ALU/mult_49/U6            | B ^ -> Y ^  | AND2X2M    | 0.085 | 0.174 |   2.097 |    6.000 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.553 |   2.650 |    6.553 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.563 |   3.213 |    7.116 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.568 |   3.781 |    7.684 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.560 |   4.341 |    8.244 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.566 |   4.908 |    8.811 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.162 | 0.601 |   5.508 |    9.411 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.076 | 0.083 |   5.591 |    9.494 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.108 | 0.096 |   5.687 |    9.590 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.068 | 0.072 |   5.760 |    9.663 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.035 | 0.042 |   5.801 |    9.704 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.398 | 0.257 |   6.058 |    9.961 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.125 | 0.113 |   6.171 |   10.074 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.125 | 0.000 |   6.171 |   10.074 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.903 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -3.870 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.833 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -3.585 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -3.267 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -3.262 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.303 | 0.005 |   0.641 |   -3.262 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  6.114
= Slack Time                    3.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.967 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    4.000 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    4.037 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    4.285 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    4.545 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.627 | 0.729 |   1.307 |    5.274 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.672 |    5.638 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.916 |    5.882 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   2.083 |    6.049 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   2.629 |    6.595 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   3.192 |    7.158 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.754 |    7.720 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   4.319 |    8.286 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.574 |   4.893 |    8.860 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   5.492 |    9.459 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.141 | 0.289 |   5.781 |    9.748 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.104 | 0.140 |   5.922 |    9.888 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.096 | 0.192 |   6.114 |   10.081 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.096 | 0.000 |   6.114 |   10.081 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.967 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -3.934 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.897 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -3.649 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -3.330 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -3.325 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.303 | 0.006 |   0.642 |   -3.325 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.066
- Arrival Time                  6.029
= Slack Time                    4.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.037 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    4.070 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    4.107 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    4.355 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    4.616 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.627 | 0.729 |   1.307 |    5.344 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.365 |   1.672 |    5.709 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.296 | 0.265 |   1.937 |    5.974 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.090 | 0.181 |   2.118 |    6.155 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.560 |   2.677 |    6.715 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.568 |   3.245 |    7.282 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.558 |   3.803 |    7.840 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.557 |   4.360 |    8.397 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   4.922 |    8.959 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M    | 0.148 | 0.580 |   5.502 |    9.539 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M     | 0.053 | 0.159 |   5.661 |    9.698 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M   | 0.294 | 0.225 |   5.885 |    9.922 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M   | 0.165 | 0.144 |   6.029 |   10.066 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M  | 0.165 | 0.000 |   6.029 |   10.066 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.037 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -4.004 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -3.967 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -3.719 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -3.401 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -3.396 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.303 | 0.005 |   0.641 |   -3.396 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.063
- Arrival Time                  5.634
= Slack Time                    4.428
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.428 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    4.462 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    4.498 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    4.746 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    5.007 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.627 | 0.729 |   1.307 |    5.736 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.365 |   1.672 |    6.100 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.296 | 0.265 |   1.937 |    6.365 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.090 | 0.181 |   2.118 |    6.546 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.560 |   2.677 |    7.106 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.568 |   3.245 |    7.674 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.558 |   3.803 |    8.231 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.557 |   4.360 |    8.788 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M    | 0.144 | 0.574 |   4.934 |    9.362 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M     | 0.068 | 0.171 |   5.104 |    9.533 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M  | 0.645 | 0.349 |   5.453 |    9.882 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M   | 0.179 | 0.181 |   5.634 |   10.063 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M  | 0.179 | 0.000 |   5.634 |   10.063 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.428 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -4.395 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -4.358 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -4.110 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -3.792 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -3.787 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.303 | 0.005 |   0.641 |   -3.787 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.061
- Arrival Time                  5.472
= Slack Time                    4.589
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.589 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.041 | 0.033 |   0.033 |    4.622 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.024 | 0.037 |   0.070 |    4.659 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.220 | 0.248 |   0.318 |    4.907 | 
     | REF_SCAN_CLK__L1_I1              | A ^ -> Y ^  | CLKBUFX40M  | 0.247 | 0.259 |   0.577 |    5.165 | 
     | U0_RegFile/\regArr_reg[0][6]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.103 | 0.355 |   0.931 |    5.520 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_ | A ^ -> Y ^  | BUFX6M      | 0.272 | 0.219 |   1.150 |    5.739 | 
     | U0_ALU/div_52/U26                | A ^ -> Y v  | CLKINVX2M   | 0.094 | 0.104 |   1.254 |    5.843 | 
     | U0_ALU/div_52/U25                | B v -> Y ^  | NAND2X2M    | 0.184 | 0.138 |   1.392 |    5.980 | 
     | U0_ALU/div_52/FE_RC_28_0         | AN ^ -> Y ^ | NAND2BX2M   | 0.163 | 0.184 |   1.575 |    6.164 | 
     | U0_ALU/div_52/FE_RC_39_0         | A ^ -> Y v  | INVX2M      | 0.056 | 0.061 |   1.636 |    6.225 | 
     | U0_ALU/div_52/FE_RC_38_0         | B v -> Y ^  | NOR2X2M     | 0.124 | 0.106 |   1.742 |    6.331 | 
     | U0_ALU/div_52/FE_RC_36_0         | B ^ -> Y v  | MXI2X1M     | 0.156 | 0.099 |   1.841 |    6.430 | 
     | U0_ALU/div_52/FE_RC_32_0         | A0 v -> Y v | AO2B2X2M    | 0.114 | 0.308 |   2.149 |    6.738 | 
     | U0_ALU/div_52/FE_RC_87_0         | A v -> Y v  | AND2X2M     | 0.100 | 0.195 |   2.344 |    6.933 | 
     | U0_ALU/div_52/FE_RC_86_0         | A v -> Y ^  | INVX2M      | 0.061 | 0.066 |   2.410 |    6.998 | 
     | U0_ALU/div_52/FE_RC_108_0        | B ^ -> Y v  | CLKNAND2X2M | 0.106 | 0.090 |   2.500 |    7.089 | 
     | U0_ALU/div_52/FE_RC_107_0        | A v -> Y ^  | CLKNAND2X2M | 0.080 | 0.072 |   2.572 |    7.161 | 
     | U0_ALU/div_52/FE_RC_106_0        | A ^ -> Y v  | NAND2X2M    | 0.096 | 0.076 |   2.648 |    7.237 | 
     | U0_ALU/div_52/FE_RC_105_0        | A v -> Y ^  | NAND2X4M    | 0.253 | 0.171 |   2.819 |    7.407 | 
     | U0_ALU/div_52/FE_RC_158_0        | A ^ -> Y v  | CLKINVX2M   | 0.186 | 0.178 |   2.997 |    7.586 | 
     | U0_ALU/div_52/FE_RC_162_0        | B v -> Y ^  | NOR2BX2M    | 0.291 | 0.228 |   3.225 |    7.814 | 
     | U0_ALU/div_52/FE_RC_161_0        | A ^ -> Y v  | NOR2X2M     | 0.090 | 0.077 |   3.302 |    7.891 | 
     | U0_ALU/div_52/FE_RC_182_0        | A v -> Y ^  | INVX2M      | 0.063 | 0.065 |   3.367 |    7.956 | 
     | U0_ALU/div_52/FE_RC_193_0        | A ^ -> Y v  | INVX2M      | 0.046 | 0.049 |   3.416 |    8.004 | 
     | U0_ALU/div_52/FE_RC_192_0        | A v -> Y ^  | NAND2X4M    | 0.094 | 0.066 |   3.482 |    8.071 | 
     | U0_ALU/div_52/FE_RC_195_0        | A ^ -> Y v  | CLKNAND2X2M | 0.152 | 0.122 |   3.604 |    8.192 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND3X4M    | 0.118 | 0.117 |   3.721 |    8.309 | 
     | U0_ALU/div_52/FE_RC_202_0        | A ^ -> Y ^  | AND2X8M     | 0.106 | 0.162 |   3.883 |    8.471 | 
     | U0_ALU/div_52/U44                | S0 ^ -> Y v | CLKMX2X2M   | 0.215 | 0.309 |   4.192 |    8.781 | 
     | U0_ALU/div_52/FE_RC_291_0        | A v -> Y ^  | NAND2X2M    | 0.203 | 0.164 |   4.356 |    8.945 | 
     | U0_ALU/div_52/FE_RC_290_0        | A ^ -> Y v  | INVX2M      | 0.061 | 0.062 |   4.418 |    9.007 | 
     | U0_ALU/div_52/FE_RC_287_0        | B v -> Y ^  | CLKNAND2X2M | 0.069 | 0.063 |   4.481 |    9.070 | 
     | U0_ALU/div_52/FE_RC_286_0        | A ^ -> Y v  | CLKNAND2X2M | 0.146 | 0.112 |   4.593 |    9.182 | 
     | U0_ALU/div_52/FE_RC_285_0        | A v -> Y ^  | NAND3X4M    | 0.150 | 0.121 |   4.714 |    9.303 | 
     | U0_ALU/div_52/FE_RC_320_0        | B0 ^ -> Y v | OAI21X6M    | 0.138 | 0.120 |   4.835 |    9.424 | 
     | U0_ALU/U68                       | C0 v -> Y ^ | AOI222X1M   | 0.539 | 0.454 |   5.289 |    9.877 | 
     | U0_ALU/U65                       | A1 ^ -> Y v | AOI31X2M    | 0.178 | 0.183 |   5.472 |   10.061 | 
     | U0_ALU/\ALU_OUT_reg[3]           | D v         | SDFFRQX2M   | 0.178 | 0.000 |   5.472 |   10.061 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.589 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -4.556 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -4.519 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -4.271 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -3.952 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.639 |   -3.950 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.303 | 0.003 |   0.639 |   -3.950 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.063
- Arrival Time                  5.053
= Slack Time                    5.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.010 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.043 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.080 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.328 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    5.589 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.627 | 0.729 |   1.307 |    6.317 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.365 |   1.672 |    6.682 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.296 | 0.265 |   1.937 |    6.947 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.090 | 0.181 |   2.118 |    7.128 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.560 |   2.677 |    7.688 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.568 |   3.245 |    8.255 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.558 |   3.803 |    8.813 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> S v  | ADDFX2M    | 0.138 | 0.564 |   4.367 |    9.377 | 
     | U0_ALU/mult_49/FS_1/U12      | A v -> Y v  | BUFX2M     | 0.066 | 0.167 |   4.534 |    9.544 | 
     | U0_ALU/U76                   | A0 v -> Y ^ | AOI222X1M  | 0.631 | 0.340 |   4.874 |    9.884 | 
     | U0_ALU/U73                   | A1 ^ -> Y v | AOI31X2M   | 0.176 | 0.179 |   5.053 |   10.063 | 
     | U0_ALU/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M  | 0.176 | 0.000 |   5.053 |   10.063 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.010 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -4.977 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -4.940 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -4.692 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -4.374 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -4.369 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.303 | 0.004 |   0.641 |   -4.369 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.582
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.010
- Arrival Time                  4.967
= Slack Time                    5.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.043 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.076 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.113 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.361 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    5.621 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.203 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.495 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    6.695 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    6.917 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.032 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.382 | 0.200 |   2.190 |    7.232 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.283 | 0.839 |   3.029 |    8.071 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.261 | 0.207 |   3.236 |    8.279 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.879 | 0.565 |   3.801 |    8.844 | 
     | U0_RegFile/U274                   | S1 ^ -> Y v | MX4X1M     | 0.226 | 0.400 |   4.201 |    9.244 | 
     | U0_RegFile/U272                   | B v -> Y v  | MX4X1M     | 0.169 | 0.424 |   4.625 |    9.668 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M    | 0.108 | 0.342 |   4.967 |   10.010 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.967 |   10.010 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.043 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.010 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -4.973 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.725 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.579 |   -4.464 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.250 | 0.004 |   0.582 |   -4.461 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.584
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.009
- Arrival Time                  4.950
= Slack Time                    5.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.059 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.092 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.129 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.377 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    5.638 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.220 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.511 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    6.711 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    6.933 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.048 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.382 | 0.200 |   2.190 |    7.249 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.283 | 0.839 |   3.029 |    8.088 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.261 | 0.207 |   3.236 |    8.295 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.879 | 0.565 |   3.801 |    8.860 | 
     | U0_RegFile/U270                   | S1 ^ -> Y v | MX4X1M     | 0.219 | 0.394 |   4.195 |    9.254 | 
     | U0_RegFile/U268                   | B v -> Y v  | MX4X1M     | 0.150 | 0.402 |   4.597 |    9.656 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M    | 0.122 | 0.352 |   4.950 |   10.009 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.122 | 0.000 |   4.950 |   10.009 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.059 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.026 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -4.989 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.741 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.578 |   -4.481 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.251 | 0.006 |   0.584 |   -4.475 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.584
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.010
- Arrival Time                  4.945
= Slack Time                    5.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.065 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.098 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.135 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.383 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    5.643 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.225 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.517 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    6.717 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    6.939 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.054 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.382 | 0.200 |   2.190 |    7.255 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.283 | 0.839 |   3.029 |    8.093 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.261 | 0.207 |   3.236 |    8.301 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.879 | 0.565 |   3.801 |    8.866 | 
     | U0_RegFile/U266                   | S1 ^ -> Y v | MX4X1M     | 0.195 | 0.372 |   4.173 |    9.238 | 
     | U0_RegFile/U264                   | D v -> Y v  | MX4X1M     | 0.162 | 0.422 |   4.595 |    9.660 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M    | 0.117 | 0.350 |   4.945 |   10.010 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.117 | 0.000 |   4.945 |   10.010 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.065 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.032 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -4.995 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.747 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.579 |   -4.486 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.251 | 0.005 |   0.584 |   -4.481 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.581
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.007
- Arrival Time                  4.922
= Slack Time                    5.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.085 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.118 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.155 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.403 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    5.663 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.245 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.536 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    6.736 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    6.959 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.074 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.382 | 0.200 |   2.190 |    7.274 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.283 | 0.839 |   3.029 |    8.113 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.261 | 0.207 |   3.236 |    8.320 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.879 | 0.565 |   3.801 |    8.886 | 
     | U0_RegFile/U278                   | S1 ^ -> Y v | MX4X1M     | 0.194 | 0.372 |   4.173 |    9.258 | 
     | U0_RegFile/U276                   | B v -> Y v  | MX4X1M     | 0.157 | 0.402 |   4.575 |    9.660 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M    | 0.116 | 0.347 |   4.922 |   10.007 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.116 | 0.000 |   4.922 |   10.007 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.085 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.051 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.015 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.767 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.579 |   -4.506 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.250 | 0.002 |   0.581 |   -4.504 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.584
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.009
- Arrival Time                  4.905
= Slack Time                    5.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.103 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.137 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.174 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.421 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    5.682 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.264 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.555 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    6.755 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    6.978 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.093 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.382 | 0.200 |   2.190 |    7.293 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.283 | 0.839 |   3.029 |    8.132 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.261 | 0.207 |   3.236 |    8.339 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.879 | 0.565 |   3.801 |    8.905 | 
     | U0_RegFile/U300                   | S1 ^ -> Y v | MX4X1M     | 0.169 | 0.348 |   4.149 |    9.253 | 
     | U0_RegFile/U260                   | D v -> Y v  | MX4X1M     | 0.154 | 0.406 |   4.555 |    9.658 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M    | 0.120 | 0.351 |   4.905 |   10.009 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.120 | 0.000 |   4.905 |   10.009 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.104 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.070 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.033 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.786 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.579 |   -4.525 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.251 | 0.005 |   0.584 |   -4.520 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.585
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.008
- Arrival Time                  4.793
= Slack Time                    5.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.215 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.248 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.285 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.533 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    5.793 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.375 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.667 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    6.867 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.089 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.204 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    7.470 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    7.978 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.201 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    8.728 | 
     | U0_RegFile/U299                   | S0 ^ -> Y v | MX4X1M     | 0.169 | 0.519 |   4.032 |    9.246 | 
     | U0_RegFile/U288                   | C v -> Y v  | MX4X1M     | 0.159 | 0.400 |   4.432 |    9.646 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M    | 0.128 | 0.361 |   4.793 |   10.008 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.128 | 0.000 |   4.793 |   10.008 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.215 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.182 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.145 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.897 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.578 |   -4.636 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.251 | 0.006 |   0.585 |   -4.630 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.581
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.008
- Arrival Time                  4.785
= Slack Time                    5.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.222 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.256 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.292 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.540 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    5.801 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.383 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.674 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    6.874 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.096 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.212 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    7.478 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    7.985 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.209 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.864 | 0.540 |   3.526 |    8.748 | 
     | U0_RegFile/U286                   | S0 ^ -> Y v | MX4X1M     | 0.195 | 0.544 |   4.070 |    9.292 | 
     | U0_RegFile/U284                   | B v -> Y v  | MX4X1M     | 0.135 | 0.378 |   4.448 |    9.670 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M    | 0.112 | 0.337 |   4.785 |   10.008 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.112 | 0.000 |   4.785 |   10.008 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.222 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.189 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.152 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.904 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.579 |   -4.644 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.250 | 0.002 |   0.581 |   -4.641 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.581
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.008
- Arrival Time                  4.771
= Slack Time                    5.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.238 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.271 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.308 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.556 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    5.816 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.398 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    6.689 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    6.889 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.112 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.227 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    7.493 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.001 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.224 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    8.751 | 
     | U0_RegFile/U282                   | S0 ^ -> Y v | MX4X1M     | 0.195 | 0.539 |   4.051 |    9.289 | 
     | U0_RegFile/U280                   | B v -> Y v  | MX4X1M     | 0.140 | 0.385 |   4.436 |    9.674 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M    | 0.108 | 0.335 |   4.771 |   10.008 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.771 |   10.008 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.238 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.204 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.168 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -4.920 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.579 |   -4.659 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.250 | 0.002 |   0.581 |   -4.657 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.062
- Arrival Time                  4.479
= Slack Time                    5.582
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.582 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.615 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.652 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    5.900 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.161 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.627 | 0.729 |   1.307 |    6.889 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.365 |   1.672 |    7.254 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.296 | 0.265 |   1.937 |    7.519 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.090 | 0.181 |   2.118 |    7.700 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.560 |   2.677 |    8.260 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.568 |   3.245 |    8.828 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> S v  | ADDFX2M    | 0.147 | 0.580 |   3.825 |    9.407 | 
     | U0_ALU/mult_49/FS_1/U11      | A v -> Y v  | BUFX2M     | 0.068 | 0.171 |   3.996 |    9.579 | 
     | U0_ALU/U72                   | A0 v -> Y ^ | AOI222X1M  | 0.549 | 0.294 |   4.290 |    9.873 | 
     | U0_ALU/U69                   | A1 ^ -> Y v | AOI31X2M   | 0.184 | 0.189 |   4.479 |   10.061 | 
     | U0_ALU/\ALU_OUT_reg[4]       | D v         | SDFFRQX2M  | 0.184 | 0.000 |   4.479 |   10.062 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.582 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.041 | 0.033 |   0.033 |   -5.549 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.024 | 0.037 |   0.070 |   -5.512 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.220 | 0.248 |   0.318 |   -5.264 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.303 | 0.318 |   0.636 |   -4.946 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -4.941 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.303 | 0.005 |   0.641 |   -4.941 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.000
- Arrival Time                  4.276
= Slack Time                    5.724
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.724 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.758 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.794 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.042 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.303 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.885 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.176 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.376 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.598 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.714 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    7.980 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.487 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.711 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.237 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.464 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.518 | 0.366 |   4.105 |    9.829 | 
     | U0_RegFile/U373                   | B1 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.171 |   4.276 |   10.000 | 
     | U0_RegFile/\regArr_reg[2][0]      | D v         | SDFFSQX2M  | 0.164 | 0.000 |   4.276 |   10.000 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.724 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.691 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.654 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.406 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.148 | 
     | U0_RegFile/\regArr_reg[2][0] | CK ^       | SDFFSQX2M  | 0.264 | 0.022 |   0.598 |   -5.126 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.014
- Arrival Time                  4.289
= Slack Time                    5.725
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.725 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.759 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.795 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.043 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.304 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.886 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.177 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.377 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.600 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.715 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    7.981 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.489 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.712 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.238 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.465 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.518 | 0.366 |   4.105 |    9.830 | 
     | U0_RegFile/U374                   | B1 ^ -> Y v | OAI2BB2X1M | 0.177 | 0.184 |   4.289 |   10.014 | 
     | U0_RegFile/\regArr_reg[2][7]      | D v         | SDFFSQX1M  | 0.177 | 0.000 |   4.289 |   10.014 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.725 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.692 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.655 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.407 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.149 | 
     | U0_RegFile/\regArr_reg[2][7] | CK ^       | SDFFSQX1M  | 0.278 | 0.036 |   0.612 |   -5.113 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.029
- Arrival Time                  4.288
= Slack Time                    5.741
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.741 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.774 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.811 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.059 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.319 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.902 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.193 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.393 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.615 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.730 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    7.996 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.504 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.727 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.254 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.480 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.518 | 0.366 |   4.105 |    9.846 | 
     | U0_RegFile/U363                   | B1 ^ -> Y v | OAI2BB2X1M | 0.182 | 0.183 |   4.288 |   10.029 | 
     | U0_RegFile/\regArr_reg[2][4]      | D v         | SDFFRQX2M  | 0.182 | 0.000 |   4.288 |   10.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.741 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.708 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.671 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.423 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.165 | 
     | U0_RegFile/\regArr_reg[2][4] | CK ^       | SDFFRQX2M  | 0.278 | 0.036 |   0.612 |   -5.129 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.017
- Arrival Time                  4.275
= Slack Time                    5.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.742 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.775 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.812 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.060 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.320 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.902 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.194 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.394 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.616 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.731 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    7.997 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.505 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.728 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.255 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.481 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.518 | 0.366 |   4.105 |    9.847 | 
     | U0_RegFile/U360                   | B1 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.169 |   4.274 |   10.016 | 
     | U0_RegFile/\regArr_reg[2][1]      | D v         | SDFFRQX2M  | 0.160 | 0.000 |   4.275 |   10.017 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.742 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.709 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.672 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.424 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.165 | 
     | U0_RegFile/\regArr_reg[2][1] | CK ^       | SDFFRQX2M  | 0.263 | 0.021 |   0.598 |   -5.144 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.598
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.017
- Arrival Time                  4.271
= Slack Time                    5.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.746 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.779 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.816 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.064 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    6.325 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.907 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.198 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.398 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.620 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.735 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.001 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.509 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.732 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.259 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.485 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.518 | 0.366 |   4.105 |    9.851 | 
     | U0_RegFile/U361                   | B1 ^ -> Y v | OAI2BB2X1M | 0.156 | 0.166 |   4.271 |   10.017 | 
     | U0_RegFile/\regArr_reg[2][2]      | D v         | SDFFRQX2M  | 0.156 | 0.000 |   4.271 |   10.017 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.746 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.713 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.676 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.428 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.170 | 
     | U0_RegFile/\regArr_reg[2][2] | CK ^       | SDFFRQX2M  | 0.263 | 0.021 |   0.598 |   -5.148 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.028
- Arrival Time                  4.281
= Slack Time                    5.747
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.746 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.780 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.817 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.064 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.325 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.907 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.198 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.398 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.621 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.736 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.002 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.510 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.733 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.259 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.486 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.490 | 0.350 |   4.090 |    9.836 | 
     | U0_RegFile/U332                   | B1 ^ -> Y v | OAI2BB2X1M | 0.196 | 0.191 |   4.281 |   10.028 | 
     | U0_RegFile/\regArr_reg[4][4]      | D v         | SDFFRQX2M  | 0.196 | 0.000 |   4.281 |   10.028 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.747 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.713 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.676 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.429 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.170 | 
     | U0_RegFile/\regArr_reg[4][4] | CK ^       | SDFFRQX2M  | 0.278 | 0.037 |   0.613 |   -5.133 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.029
- Arrival Time                  4.282
= Slack Time                    5.747
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.747 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.780 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.817 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.065 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.325 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.907 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.199 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.399 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.621 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.736 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.002 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.510 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.733 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.260 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.486 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.491 | 0.351 |   4.090 |    9.837 | 
     | U0_RegFile/U345                   | B1 ^ -> Y v | OAI2BB2X1M | 0.190 | 0.192 |   4.282 |   10.029 | 
     | U0_RegFile/\regArr_reg[6][1]      | D v         | SDFFRQX2M  | 0.190 | 0.000 |   4.282 |   10.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.747 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.714 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.677 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.429 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.171 | 
     | U0_RegFile/\regArr_reg[6][1] | CK ^       | SDFFRQX2M  | 0.278 | 0.037 |   0.614 |   -5.133 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.031
- Arrival Time                  4.279
= Slack Time                    5.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.752 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.785 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.822 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.070 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.331 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.913 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.204 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.404 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.626 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.741 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.007 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.515 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.739 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.265 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.492 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.518 | 0.366 |   4.105 |    9.857 | 
     | U0_RegFile/U362                   | B1 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.174 |   4.279 |   10.031 | 
     | U0_RegFile/\regArr_reg[2][3]      | D v         | SDFFRQX2M  | 0.170 | 0.000 |   4.279 |   10.031 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.752 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.719 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.682 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.434 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.176 | 
     | U0_RegFile/\regArr_reg[2][3] | CK ^       | SDFFRQX2M  | 0.277 | 0.035 |   0.612 |   -5.141 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.031
- Arrival Time                  4.268
= Slack Time                    5.762
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.762 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.795 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.832 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.080 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.340 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.923 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.214 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.414 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.636 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.751 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.017 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.525 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.748 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.275 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.501 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.490 | 0.350 |   4.090 |    9.852 | 
     | U0_RegFile/U329                   | B1 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.179 |   4.268 |   10.030 | 
     | U0_RegFile/\regArr_reg[4][1]      | D v         | SDFFRQX2M  | 0.176 | 0.000 |   4.268 |   10.031 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.762 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.729 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.692 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.444 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.186 | 
     | U0_RegFile/\regArr_reg[4][1] | CK ^       | SDFFRQX2M  | 0.278 | 0.036 |   0.612 |   -5.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.032
- Arrival Time                  4.268
= Slack Time                    5.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.764 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.797 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.834 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.082 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.343 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.925 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.216 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.416 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.638 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.753 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.019 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.527 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.750 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.277 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.503 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.491 | 0.351 |   4.090 |    9.854 | 
     | U0_RegFile/U346                   | B1 ^ -> Y v | OAI2BB2X1M | 0.173 | 0.177 |   4.267 |   10.032 | 
     | U0_RegFile/\regArr_reg[6][2]      | D v         | SDFFRQX2M  | 0.173 | 0.000 |   4.268 |   10.032 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.764 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.731 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.694 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.446 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.188 | 
     | U0_RegFile/\regArr_reg[6][2] | CK ^       | SDFFRQX2M  | 0.278 | 0.036 |   0.613 |   -5.151 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.622
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.039
- Arrival Time                  4.275
= Slack Time                    5.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.764 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.798 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.834 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.082 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.343 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.925 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.216 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.416 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.639 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.754 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.020 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.528 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.751 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.277 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.504 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.491 | 0.351 |   4.090 |    9.854 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.185 | 0.185 |   4.275 |   10.039 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.185 | 0.000 |   4.275 |   10.039 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.764 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.731 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.694 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.446 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.188 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.281 | 0.046 |   0.622 |   -5.142 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.035
- Arrival Time                  4.268
= Slack Time                    5.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.767 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.800 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.837 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.085 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.579 |    6.346 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.928 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.219 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.419 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.641 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.756 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.022 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.530 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.754 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.280 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.507 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.518 | 0.366 |   4.105 |    9.872 | 
     | U0_RegFile/U364                   | B1 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.163 |   4.268 |   10.035 | 
     | U0_RegFile/\regArr_reg[2][5]      | D v         | SDFFRQX2M  | 0.155 | 0.000 |   4.268 |   10.035 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.767 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.734 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.697 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.449 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.577 |   -5.191 | 
     | U0_RegFile/\regArr_reg[2][5] | CK ^       | SDFFRQX2M  | 0.278 | 0.036 |   0.613 |   -5.155 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.585
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.001
- Arrival Time                  4.230
= Slack Time                    5.771
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.771 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.804 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.841 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.089 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.349 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.931 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.222 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.422 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.645 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.760 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.026 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.534 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.757 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.283 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.510 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.503 | 0.358 |   4.097 |    9.867 | 
     | U0_RegFile/U313                   | B0 ^ -> Y v | OAI2BB2X1M | 0.168 | 0.133 |   4.230 |   10.001 | 
     | U0_RegFile/\regArr_reg[0][1]      | D v         | SDFFRQX2M  | 0.168 | 0.000 |   4.230 |   10.001 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.771 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.737 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.700 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.453 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.578 |   -5.192 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^       | SDFFRQX2M  | 0.251 | 0.007 |   0.585 |   -5.185 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.034
- Arrival Time                  4.261
= Slack Time                    5.773
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.773 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.807 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.843 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.091 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.352 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.934 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.225 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.425 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.647 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.763 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.029 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.536 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.760 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.286 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.513 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.490 | 0.350 |   4.090 |    9.863 | 
     | U0_RegFile/U334                   | B1 ^ -> Y v | OAI2BB2X1M | 0.165 | 0.171 |   4.261 |   10.034 | 
     | U0_RegFile/\regArr_reg[4][6]      | D v         | SDFFRQX2M  | 0.165 | 0.000 |   4.261 |   10.034 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.773 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.740 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.703 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.455 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.197 | 
     | U0_RegFile/\regArr_reg[4][6] | CK ^       | SDFFRQX2M  | 0.278 | 0.037 |   0.614 |   -5.160 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.033
- Arrival Time                  4.256
= Slack Time                    5.777
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.777 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.810 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.847 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.095 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.355 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.937 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.229 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.428 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.651 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.766 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.032 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.540 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.763 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.290 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.516 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.490 | 0.350 |   4.090 |    9.866 | 
     | U0_RegFile/U328                   | B1 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.166 |   4.256 |   10.033 | 
     | U0_RegFile/\regArr_reg[4][0]      | D v         | SDFFRQX2M  | 0.163 | 0.000 |   4.256 |   10.033 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.777 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.744 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.707 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.459 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.200 | 
     | U0_RegFile/\regArr_reg[4][0] | CK ^       | SDFFRQX2M  | 0.278 | 0.036 |   0.612 |   -5.165 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.033
- Arrival Time                  4.256
= Slack Time                    5.778
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.778 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.811 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.848 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.096 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.356 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.938 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.229 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.429 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.652 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.767 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.033 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.541 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.764 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.291 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.517 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.491 | 0.351 |   4.090 |    9.868 | 
     | U0_RegFile/U347                   | B1 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.166 |   4.256 |   10.033 | 
     | U0_RegFile/\regArr_reg[6][3]      | D v         | SDFFRQX2M  | 0.164 | 0.000 |   4.256 |   10.033 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.778 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.744 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.708 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.460 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.577 |   -5.201 | 
     | U0_RegFile/\regArr_reg[6][3] | CK ^       | SDFFRQX2M  | 0.278 | 0.036 |   0.613 |   -5.165 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.034
- Arrival Time                  4.254
= Slack Time                    5.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.780 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.813 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.850 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.098 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.358 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.940 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.232 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.432 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.654 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.769 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.035 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.543 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.766 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.293 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.519 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.490 | 0.350 |   4.090 |    9.869 | 
     | U0_RegFile/U331                   | B1 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.164 |   4.254 |   10.034 | 
     | U0_RegFile/\regArr_reg[4][3]      | D v         | SDFFRQX2M  | 0.163 | 0.000 |   4.254 |   10.034 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.780 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.747 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.710 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.462 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.203 | 
     | U0_RegFile/\regArr_reg[4][3] | CK ^       | SDFFRQX2M  | 0.278 | 0.036 |   0.613 |   -5.167 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.035
- Arrival Time                  4.255
= Slack Time                    5.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.780 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.813 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.850 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.098 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.359 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.941 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.232 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.432 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.654 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.769 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.035 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.543 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.767 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.293 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.520 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.490 | 0.350 |   4.090 |    9.870 | 
     | U0_RegFile/U335                   | B1 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.165 |   4.255 |   10.035 | 
     | U0_RegFile/\regArr_reg[4][7]      | D v         | SDFFRQX2M  | 0.159 | 0.000 |   4.255 |   10.035 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.780 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.747 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.710 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.462 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.204 | 
     | U0_RegFile/\regArr_reg[4][7] | CK ^       | SDFFRQX2M  | 0.278 | 0.037 |   0.614 |   -5.167 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.038
- Arrival Time                  4.257
= Slack Time                    5.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.781 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.814 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.851 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.099 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.359 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.941 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.233 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.432 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.655 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.770 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.036 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.544 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.767 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.294 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.520 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.518 | 0.366 |   4.105 |    9.886 | 
     | U0_RegFile/U365                   | B1 ^ -> Y v | OAI2BB2X1M | 0.141 | 0.152 |   4.257 |   10.038 | 
     | U0_RegFile/\regArr_reg[2][6]      | D v         | SDFFRQX2M  | 0.141 | 0.000 |   4.257 |   10.038 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.781 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.748 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.711 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.463 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.204 | 
     | U0_RegFile/\regArr_reg[2][6] | CK ^       | SDFFRQX2M  | 0.278 | 0.036 |   0.612 |   -5.168 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.585
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.002
- Arrival Time                  4.221
= Slack Time                    5.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.781 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.814 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.851 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.099 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.360 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.942 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.233 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.433 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.655 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.770 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.036 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.544 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.767 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.294 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.520 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.503 | 0.358 |   4.097 |    9.878 | 
     | U0_RegFile/U312                   | B0 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.124 |   4.221 |   10.002 | 
     | U0_RegFile/\regArr_reg[0][0]      | D v         | SDFFRQX2M  | 0.160 | 0.000 |   4.221 |   10.002 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.781 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.748 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.711 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.463 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.261 |   0.579 |   -5.203 | 
     | U0_RegFile/\regArr_reg[0][0] | CK ^       | SDFFRQX2M  | 0.251 | 0.007 |   0.585 |   -5.196 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.036
- Arrival Time                  4.252
= Slack Time                    5.784
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.784 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.817 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.854 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.102 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.362 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.944 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.236 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.436 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.658 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.773 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.039 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.547 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.770 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.297 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.523 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.490 | 0.350 |   4.090 |    9.874 | 
     | U0_RegFile/U333                   | B1 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.162 |   4.252 |   10.036 | 
     | U0_RegFile/\regArr_reg[4][5]      | D v         | SDFFRQX2M  | 0.157 | 0.000 |   4.252 |   10.036 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.784 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.751 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.714 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.466 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.208 | 
     | U0_RegFile/\regArr_reg[4][5] | CK ^       | SDFFRQX2M  | 0.278 | 0.037 |   0.614 |   -5.170 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.024
- Arrival Time                  4.232
= Slack Time                    5.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.791 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.825 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.861 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.109 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.370 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.952 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.243 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.443 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.666 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.781 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.047 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.555 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.778 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.304 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.531 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.503 | 0.358 |   4.097 |    9.888 | 
     | U0_RegFile/U316                   | B0 ^ -> Y v | OAI2BB2X1M | 0.175 | 0.135 |   4.232 |   10.024 | 
     | U0_RegFile/\regArr_reg[0][4]      | D v         | SDFFRQX2M  | 0.175 | 0.000 |   4.232 |   10.024 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.791 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.758 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.721 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.473 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.215 | 
     | U0_RegFile/\regArr_reg[0][4] | CK ^       | SDFFRQX2M  | 0.272 | 0.030 |   0.606 |   -5.185 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][5] /D      (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.604
- Setup                         0.275
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.129
- Arrival Time                  4.333
= Slack Time                    5.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.796 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.829 | 
     | REF_CLK__L2_I0                    | A v -> Y ^   | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.866 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^   | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.114 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^   | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.375 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.180 | 0.582 |   1.161 |    6.957 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^   | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.248 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v   | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.448 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^   | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.670 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.115 |   1.989 |    7.786 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^  | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.052 | 
     | U4                                | A ^ -> Y ^   | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.559 | 
     | U0_RegFile/U307                   | A ^ -> Y v   | INVX2M     | 0.228 | 0.223 |   2.986 |    8.783 | 
     | U0_RegFile/U148                   | A v -> Y ^   | INVX4M     | 0.840 | 0.527 |   3.513 |    9.309 | 
     | U0_RegFile/U162                   | B ^ -> Y v   | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.536 | 
     | U0_RegFile/U170                   | B v -> Y ^   | NAND2X2M   | 0.503 | 0.358 |   4.097 |    9.893 | 
     | U0_RegFile/U317                   | A1N ^ -> Y ^ | OAI2BB2X1M | 0.259 | 0.236 |   4.333 |   10.129 | 
     | U0_RegFile/\regArr_reg[0][5]      | D ^          | SDFFRHQX1M | 0.259 | 0.000 |   4.333 |   10.129 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.796 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.763 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.726 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.478 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.220 | 
     | U0_RegFile/\regArr_reg[0][5] | CK ^       | SDFFRHQX1M | 0.271 | 0.028 |   0.604 |   -5.192 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.037
- Arrival Time                  4.240
= Slack Time                    5.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.797 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.830 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.867 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.115 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.375 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.957 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.249 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.449 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.671 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.786 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.052 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.560 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.783 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.310 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.536 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.490 | 0.350 |   4.090 |    9.886 | 
     | U0_RegFile/U330                   | B1 ^ -> Y v | OAI2BB2X1M | 0.143 | 0.151 |   4.240 |   10.037 | 
     | U0_RegFile/\regArr_reg[4][2]      | D v         | SDFFRQX2M  | 0.143 | 0.000 |   4.240 |   10.037 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.797 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.764 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.727 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.479 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.220 | 
     | U0_RegFile/\regArr_reg[4][2] | CK ^       | SDFFRQX2M  | 0.278 | 0.036 |   0.612 |   -5.185 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.039
- Arrival Time                  4.242
= Slack Time                    5.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.797 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.830 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.867 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.115 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.375 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.957 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.249 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.449 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.671 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.786 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.052 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.560 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.783 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.310 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.536 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.491 | 0.351 |   4.090 |    9.887 | 
     | U0_RegFile/U344                   | B1 ^ -> Y v | OAI2BB2X1M | 0.145 | 0.152 |   4.242 |   10.039 | 
     | U0_RegFile/\regArr_reg[6][0]      | D v         | SDFFRQX2M  | 0.145 | 0.000 |   4.242 |   10.039 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.797 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.764 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.727 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.479 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.577 |   -5.220 | 
     | U0_RegFile/\regArr_reg[6][0] | CK ^       | SDFFRQX2M  | 0.278 | 0.037 |   0.614 |   -5.183 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.622
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.046
- Arrival Time                  4.249
= Slack Time                    5.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.797 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.033 |   0.033 |    5.830 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.024 | 0.037 |   0.070 |    5.867 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.220 | 0.248 |   0.318 |    6.115 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.250 | 0.261 |   0.578 |    6.375 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.582 |   1.160 |    6.957 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.291 |   1.452 |    7.249 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.208 | 0.200 |   1.652 |    7.449 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.286 | 0.222 |   1.874 |    7.671 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   1.989 |    7.786 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.384 | 0.266 |   2.255 |    8.052 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.696 | 0.508 |   2.763 |    8.560 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.223 |   2.986 |    8.783 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   3.513 |    9.310 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.245 | 0.226 |   3.739 |    9.536 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.491 | 0.351 |   4.090 |    9.887 | 
     | U0_RegFile/U350                   | B1 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.159 |   4.249 |   10.046 | 
     | U0_RegFile/\regArr_reg[6][6]      | D v         | SDFFRQX2M  | 0.150 | 0.000 |   4.249 |   10.046 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.797 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -5.764 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -5.727 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -5.479 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -5.220 | 
     | U0_RegFile/\regArr_reg[6][6] | CK ^       | SDFFRQX2M  | 0.281 | 0.046 |   0.622 |   -5.175 | 
     +---------------------------------------------------------------------------------------------+ 

