Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Nov 22 17:26:14 2025
| Host         : bazzite running 64-bit Bazzite
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file step1_timing_summary_routed.rpt -pb step1_timing_summary_routed.pb -rpx step1_timing_summary_routed.rpx -warn_on_violation
| Design       : step1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   9           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 20 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.726        0.000                      0                   40        0.274        0.000                      0                   40        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.726        0.000                      0                   40        0.274        0.000                      0                   40        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 count/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.704ns (18.597%)  route 3.082ns (81.403%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  count/count_reg[13]/Q
                         net (fo=12, routed)          1.175     6.704    count/out[13]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.828 f  count/count[0]_i_4/O
                         net (fo=1, routed)           0.797     7.625    count/count[0]_i_4_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.749 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.109     8.858    count/count[0]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  count/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.433    14.774    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[10]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y25         FDRE (Setup_fdre_C_R)       -0.429    14.584    count/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 count/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.704ns (18.597%)  route 3.082ns (81.403%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  count/count_reg[13]/Q
                         net (fo=12, routed)          1.175     6.704    count/out[13]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.828 f  count/count[0]_i_4/O
                         net (fo=1, routed)           0.797     7.625    count/count[0]_i_4_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.749 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.109     8.858    count/count[0]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  count/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.433    14.774    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[11]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y25         FDRE (Setup_fdre_C_R)       -0.429    14.584    count/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 count/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.704ns (18.597%)  route 3.082ns (81.403%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  count/count_reg[13]/Q
                         net (fo=12, routed)          1.175     6.704    count/out[13]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.828 f  count/count[0]_i_4/O
                         net (fo=1, routed)           0.797     7.625    count/count[0]_i_4_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.749 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.109     8.858    count/count[0]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  count/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.433    14.774    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[8]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y25         FDRE (Setup_fdre_C_R)       -0.429    14.584    count/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 count/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.704ns (18.597%)  route 3.082ns (81.403%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  count/count_reg[13]/Q
                         net (fo=12, routed)          1.175     6.704    count/out[13]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.828 f  count/count[0]_i_4/O
                         net (fo=1, routed)           0.797     7.625    count/count[0]_i_4_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.749 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.109     8.858    count/count[0]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  count/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.433    14.774    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[9]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y25         FDRE (Setup_fdre_C_R)       -0.429    14.584    count/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 count/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.704ns (18.641%)  route 3.073ns (81.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  count/count_reg[13]/Q
                         net (fo=12, routed)          1.175     6.704    count/out[13]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.828 f  count/count[0]_i_4/O
                         net (fo=1, routed)           0.797     7.625    count/count[0]_i_4_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.749 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.100     8.849    count/count[0]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  count/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.436    14.777    count/clk
    SLICE_X13Y27         FDRE                                         r  count/count_reg[16]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y27         FDRE (Setup_fdre_C_R)       -0.429    14.587    count/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 count/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.704ns (18.641%)  route 3.073ns (81.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  count/count_reg[13]/Q
                         net (fo=12, routed)          1.175     6.704    count/out[13]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.828 f  count/count[0]_i_4/O
                         net (fo=1, routed)           0.797     7.625    count/count[0]_i_4_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.749 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.100     8.849    count/count[0]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  count/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.436    14.777    count/clk
    SLICE_X13Y27         FDRE                                         r  count/count_reg[17]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y27         FDRE (Setup_fdre_C_R)       -0.429    14.587    count/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 count/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.704ns (18.641%)  route 3.073ns (81.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  count/count_reg[13]/Q
                         net (fo=12, routed)          1.175     6.704    count/out[13]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.828 f  count/count[0]_i_4/O
                         net (fo=1, routed)           0.797     7.625    count/count[0]_i_4_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.749 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.100     8.849    count/count[0]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  count/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.436    14.777    count/clk
    SLICE_X13Y27         FDRE                                         r  count/count_reg[18]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y27         FDRE (Setup_fdre_C_R)       -0.429    14.587    count/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 count/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.704ns (18.641%)  route 3.073ns (81.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  count/count_reg[13]/Q
                         net (fo=12, routed)          1.175     6.704    count/out[13]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.828 f  count/count[0]_i_4/O
                         net (fo=1, routed)           0.797     7.625    count/count[0]_i_4_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.749 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.100     8.849    count/count[0]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  count/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.436    14.777    count/clk
    SLICE_X13Y27         FDRE                                         r  count/count_reg[19]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y27         FDRE (Setup_fdre_C_R)       -0.429    14.587    count/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 count/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.704ns (19.351%)  route 2.934ns (80.649%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  count/count_reg[13]/Q
                         net (fo=12, routed)          1.175     6.704    count/out[13]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.828 f  count/count[0]_i_4/O
                         net (fo=1, routed)           0.797     7.625    count/count[0]_i_4_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.749 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.961     8.710    count/count[0]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  count/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[12]/C
                         clock pessimism              0.296    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X13Y26         FDRE (Setup_fdre_C_R)       -0.429    14.608    count/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 count/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.704ns (19.351%)  route 2.934ns (80.649%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  count/count_reg[13]/Q
                         net (fo=12, routed)          1.175     6.704    count/out[13]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.828 f  count/count[0]_i_4/O
                         net (fo=1, routed)           0.797     7.625    count/count[0]_i_4_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.749 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.961     8.710    count/count[0]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C
                         clock pessimism              0.296    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X13Y26         FDRE (Setup_fdre_C_R)       -0.429    14.608    count/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  5.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 count/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  count/count_reg[11]/Q
                         net (fo=12, routed)          0.130     1.707    count/out[11]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  count/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    count/count_reg[8]_i_1_n_4
    SLICE_X13Y25         FDRE                                         r  count/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[11]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    count/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 count/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.658%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X13Y24         FDRE                                         r  count/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  count/count_reg[7]/Q
                         net (fo=12, routed)          0.130     1.707    count/out[7]
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  count/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    count/count_reg[4]_i_1_n_4
    SLICE_X13Y24         FDRE                                         r  count/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X13Y24         FDRE                                         r  count/count_reg[7]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    count/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 count/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.554     1.437    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  count/count_reg[15]/Q
                         net (fo=12, routed)          0.131     1.710    count/out[15]
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  count/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    count/count_reg[12]_i_1_n_4
    SLICE_X13Y26         FDRE                                         r  count/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[15]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    count/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.249ns (65.074%)  route 0.134ns (34.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.556     1.439    count/clk
    SLICE_X13Y27         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  count/count_reg[19]/Q
                         net (fo=12, routed)          0.134     1.714    count/out[19]
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  count/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    count/count_reg[16]_i_1_n_4
    SLICE_X13Y27         FDRE                                         r  count/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.823     1.950    count/clk
    SLICE_X13Y27         FDRE                                         r  count/count_reg[19]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    count/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 count/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.809%)  route 0.127ns (33.191%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X13Y24         FDRE                                         r  count/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  count/count_reg[4]/Q
                         net (fo=12, routed)          0.127     1.704    count/out[4]
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  count/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    count/count_reg[4]_i_1_n_7
    SLICE_X13Y24         FDRE                                         r  count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X13Y24         FDRE                                         r  count/count_reg[4]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    count/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.509%)  route 0.133ns (34.491%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.554     1.437    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  count/count_reg[14]/Q
                         net (fo=12, routed)          0.133     1.711    count/out[14]
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  count/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    count/count_reg[12]_i_1_n_5
    SLICE_X13Y26         FDRE                                         r  count/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[14]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    count/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.445%)  route 0.133ns (34.556%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.556     1.439    count/clk
    SLICE_X13Y27         FDRE                                         r  count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  count/count_reg[18]/Q
                         net (fo=12, routed)          0.133     1.713    count/out[18]
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  count/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    count/count_reg[16]_i_1_n_5
    SLICE_X13Y27         FDRE                                         r  count/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.823     1.950    count/clk
    SLICE_X13Y27         FDRE                                         r  count/count_reg[18]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    count/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  count/count_reg[8]/Q
                         net (fo=12, routed)          0.129     1.707    count/out[8]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.822 r  count/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.822    count/count_reg[8]_i_1_n_7
    SLICE_X13Y25         FDRE                                         r  count/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[8]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    count/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.554     1.437    count/clk
    SLICE_X13Y23         FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  count/count_reg[2]/Q
                         net (fo=12, routed)          0.134     1.712    count/out[2]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  count/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.823    count/count_reg[0]_i_2_n_5
    SLICE_X13Y23         FDRE                                         r  count/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X13Y23         FDRE                                         r  count/count_reg[2]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    count/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 count/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  count/count_reg[10]/Q
                         net (fo=12, routed)          0.134     1.711    count/out[10]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  count/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    count/count_reg[8]_i_1_n_5
    SLICE_X13Y25         FDRE                                         r  count/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[10]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    count/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y23   count/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y25   count/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y25   count/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y26   count/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y26   count/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y26   count/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y26   count/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y27   count/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y27   count/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y23   count/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y23   count/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   count/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   count/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   count/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   count/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   count/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   count/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   count/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   count/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y23   count/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y23   count/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   count/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   count/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   count/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   count/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   count/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   count/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   count/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   count/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.869ns  (logic 10.476ns (52.724%)  route 9.393ns (47.276%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           1.573     3.036    convert/sw_IBUF[2]
    SLICE_X12Y15         LDCE (DToQ_ldce_D_Q)         0.496     3.532 r  convert/angle2_reg[8]/Q
                         net (fo=5, routed)           0.860     4.393    dc2/angle2[1]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841     8.234 r  dc2/value0/P[2]
                         net (fo=2, routed)           1.291     9.525    dc2/value0_n_103
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124     9.649 r  dc2/PWM0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     9.649    comp3/S[1]
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.199 r  comp3/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.199    comp3/PWM0_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  comp3/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.313    comp3/PWM0_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.470 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           5.669    16.139    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.730    19.869 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.869    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.601ns  (logic 10.447ns (53.297%)  route 9.154ns (46.703%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.608     3.061    convert/sw_IBUF[0]
    SLICE_X11Y21         LDCE (DToQ_ldce_D_Q)         0.483     3.544 r  convert/angle0_reg[8]/Q
                         net (fo=5, routed)           0.803     4.347    dc0/angle0[1]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      3.841     8.188 r  dc0/value0/P[2]
                         net (fo=2, routed)           1.000     9.187    dc0/value0_n_103
    SLICE_X11Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  dc0/PWM0_carry_i_7/O
                         net (fo=1, routed)           0.000     9.311    comp1/S[1]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.861 r  comp1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.861    comp1/PWM0_carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.975 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    comp1/PWM0_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.132 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           5.744    15.876    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.725    19.601 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.601    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.366ns  (logic 10.416ns (53.785%)  route 8.950ns (46.215%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           1.588     3.049    convert/sw_IBUF[1]
    SLICE_X11Y20         LDCE (DToQ_ldce_D_Q)         0.483     3.532 r  convert/angle1_reg[8]/Q
                         net (fo=5, routed)           0.832     4.364    dc1/angle1[1]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      3.841     8.205 r  dc1/value0/P[0]
                         net (fo=2, routed)           1.047     9.252    dc1/value0_n_105
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.376 r  dc1/PWM0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     9.376    comp2/S[0]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.889 r  comp2/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.889    comp2/PWM0_carry_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.006    comp2/PWM0_carry__0_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.163 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           5.484    15.646    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.720    19.366 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.366    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.686ns  (logic 10.408ns (55.698%)  route 8.278ns (44.302%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           1.731     3.180    convert/sw_IBUF[3]
    SLICE_X12Y16         LDCE (DToQ_ldce_D_Q)         0.496     3.676 r  convert/angle3_reg[8]/Q
                         net (fo=5, routed)           0.775     4.451    dc3/angle3[1]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     8.292 r  dc3/value0/P[1]
                         net (fo=2, routed)           1.342     9.633    dc3/value0_n_104
    SLICE_X12Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.757 r  dc3/PWM0_carry_i_8__2/O
                         net (fo=1, routed)           0.000     9.757    comp4/S[0]
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.270 r  comp4/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.270    comp4/PWM0_carry_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.387 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.387    comp4/PWM0_carry__0_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.544 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.430    14.975    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.711    18.686 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.686    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.631ns  (logic 10.444ns (62.798%)  route 6.187ns (37.202%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           1.876     3.327    convert/sw_IBUF[4]
    SLICE_X10Y25         LDCE (DToQ_ldce_D_Q)         0.496     3.823 r  convert/angle4_reg[8]/Q
                         net (fo=5, routed)           0.856     4.679    dc4/angle4[1]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      3.841     8.520 r  dc4/value0/P[0]
                         net (fo=2, routed)           1.188     9.708    dc4/value0_n_105
    SLICE_X12Y25         LUT4 (Prop_lut4_I0_O)        0.124     9.832 r  dc4/PWM0_carry_i_8__3/O
                         net (fo=1, routed)           0.000     9.832    comp5/S[0]
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.345 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.345    comp5/PWM0_carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.462 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.462    comp5/PWM0_carry__0_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.619 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.267    12.886    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.745    16.631 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.631    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.356ns  (logic 2.530ns (58.071%)  route 1.826ns (41.929%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           0.772     0.991    convert/sw_IBUF[4]
    SLICE_X10Y25         LDPE (DToQ_ldpe_D_Q)         0.175     1.166 r  convert/angle4_reg[7]/Q
                         net (fo=4, routed)           0.199     1.365    dc4/angle4[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      0.609     1.974 r  dc4/value0/P[5]
                         net (fo=2, routed)           0.222     2.196    dc4/value0_n_100
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.049     2.245 r  dc4/PWM0_carry_i_2__3/O
                         net (fo=1, routed)           0.000     2.245    comp5/DI[2]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.329 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.329    comp5/PWM0_carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.369 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.369    comp5/PWM0_carry__0_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.414 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           0.634     3.047    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.309     4.356 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.356    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.061ns  (logic 2.417ns (47.757%)  route 2.644ns (52.243%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           0.667     0.883    convert/sw_IBUF[3]
    SLICE_X12Y16         LDPE (DToQ_ldpe_D_Q)         0.175     1.058 r  convert/angle3_reg[7]/Q
                         net (fo=4, routed)           0.245     1.303    dc3/angle3[0]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      0.609     1.912 r  dc3/value0/P[18]
                         net (fo=2, routed)           0.272     2.184    dc3/value0_n_87
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.047     2.231 r  dc3/PWM0_carry__1_i_1__2/O
                         net (fo=1, routed)           0.000     2.231    comp4/JB[3][1]
    SLICE_X12Y20         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     2.325 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.460     3.786    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.275     5.061 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.061    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.454ns  (logic 2.397ns (43.955%)  route 3.057ns (56.045%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           0.622     0.851    convert/sw_IBUF[1]
    SLICE_X11Y20         LDPE (DToQ_ldpe_D_Q)         0.133     0.984 r  convert/angle1_reg[7]/Q
                         net (fo=4, routed)           0.199     1.183    dc1/angle1[0]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[7]_P[19])
                                                      0.609     1.792 r  dc1/value0/P[19]
                         net (fo=2, routed)           0.222     2.014    dc1/value0_n_86
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.048     2.062 r  dc1/PWM0_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.062    comp2/JB[1][1]
    SLICE_X12Y23         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     2.156 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.014     4.170    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.284     5.454 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.454    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.597ns  (logic 2.398ns (42.841%)  route 3.199ns (57.159%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.623     0.844    convert/sw_IBUF[0]
    SLICE_X11Y21         LDPE (DToQ_ldpe_D_Q)         0.133     0.977 r  convert/angle0_reg[7]/Q
                         net (fo=4, routed)           0.220     1.197    dc0/angle0[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[5]_P[19])
                                                      0.609     1.806 r  dc0/value0/P[19]
                         net (fo=2, routed)           0.192     1.998    dc0/value0_n_86
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.049     2.047 r  dc0/PWM0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.047    comp1/JB[0][1]
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.143 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.165     4.307    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.290     5.597 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.597    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.793ns  (logic 2.462ns (42.507%)  route 3.331ns (57.493%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           0.596     0.828    convert/sw_IBUF[2]
    SLICE_X12Y15         LDPE (DToQ_ldpe_D_Q)         0.175     1.003 r  convert/angle2_reg[7]/Q
                         net (fo=4, routed)           0.280     1.283    dc2/angle2[0]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[7]_P[16])
                                                      0.609     1.892 r  dc2/value0/P[16]
                         net (fo=2, routed)           0.270     2.162    dc2/value0_n_89
    SLICE_X13Y20         LUT4 (Prop_lut4_I0_O)        0.046     2.208 r  dc2/PWM0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     2.208    comp3/JB[2][0]
    SLICE_X13Y20         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     2.314 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.184     4.498    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.295     5.793 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.793    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.626ns  (logic 5.017ns (39.733%)  route 7.609ns (60.267%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     5.070    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  count/count_reg[11]/Q
                         net (fo=12, routed)          1.940     7.467    dc2/out[11]
    SLICE_X13Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.591 r  dc2/PWM0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     7.591    comp3/PWM0_carry__1_1[1]
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.141 r  comp3/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.141    comp3/PWM0_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.298 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           5.669    13.967    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.730    17.696 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.696    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.358ns  (logic 5.108ns (41.333%)  route 7.250ns (58.667%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X13Y23         FDRE                                         r  count/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  count/count_reg[1]/Q
                         net (fo=12, routed)          1.506     7.035    dc0/out[1]
    SLICE_X11Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.159 r  dc0/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.159    comp1/S[0]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.691 r  comp1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.691    comp1/PWM0_carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.805    comp1/PWM0_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.962 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           5.744    13.705    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.725    17.430 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.430    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.761ns  (logic 4.990ns (42.428%)  route 6.771ns (57.572%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     5.070    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  count/count_reg[11]/Q
                         net (fo=12, routed)          1.287     6.814    dc1/out[11]
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.938 r  dc1/PWM0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.938    comp2/PWM0_carry__1_1[1]
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.471 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    comp2/PWM0_carry__0_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.628 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           5.484    13.111    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.720    16.831 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.831    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.174ns  (logic 4.981ns (44.576%)  route 6.193ns (55.424%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.549     5.070    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  count/count_reg[11]/Q
                         net (fo=12, routed)          1.763     7.289    dc3/out[11]
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     7.413 r  dc3/PWM0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     7.413    comp4/PWM0_carry__1_1[1]
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.946 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.946    comp4/PWM0_carry__0_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.103 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.430    12.534    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.711    16.245 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.245    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.384ns  (logic 5.132ns (61.210%)  route 3.252ns (38.790%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.551     5.072    count/clk
    SLICE_X13Y23         FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  count/count_reg[2]/Q
                         net (fo=12, routed)          0.986     6.514    dc4/out[2]
    SLICE_X12Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.638 r  dc4/PWM0_carry_i_7__3/O
                         net (fo=1, routed)           0.000     6.638    comp5/S[1]
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.171 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.171    comp5/PWM0_carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.288 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.288    comp5/PWM0_carry__0_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.445 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.267     9.711    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.745    13.456 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.456    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.606ns (68.241%)  route 0.747ns (31.759%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.556     1.439    count/clk
    SLICE_X13Y27         FDRE                                         r  count/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  count/count_reg[16]/Q
                         net (fo=12, routed)          0.114     1.694    dc4/out[16]
    SLICE_X12Y27         LUT4 (Prop_lut4_I1_O)        0.048     1.742 r  dc4/PWM0_carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     1.742    comp5/JC[0][0]
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     1.850 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           0.634     2.483    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.309     3.792 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.792    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.399ns  (logic 1.594ns (46.911%)  route 1.804ns (53.089%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.554     1.437    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  count/count_reg[12]/Q
                         net (fo=12, routed)          0.344     1.922    dc3/out[12]
    SLICE_X12Y19         LUT4 (Prop_lut4_I1_O)        0.049     1.971 r  dc3/PWM0_carry__0_i_2__2/O
                         net (fo=1, routed)           0.000     1.971    comp4/PWM0_carry__1_0[2]
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.055 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.055    comp4/PWM0_carry__0_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.100 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.460     3.560    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.275     4.836 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.836    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.912ns  (logic 1.650ns (42.173%)  route 2.262ns (57.827%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.436    count/clk
    SLICE_X13Y24         FDRE                                         r  count/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  count/count_reg[6]/Q
                         net (fo=12, routed)          0.249     1.826    dc1/out[6]
    SLICE_X12Y21         LUT4 (Prop_lut4_I1_O)        0.049     1.875 r  dc1/PWM0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.875    comp2/DI[3]
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.966 r  comp2/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.966    comp2/PWM0_carry_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.006 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.006    comp2/PWM0_carry__0_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.051 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.014     4.064    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.284     5.348 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.348    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.087ns  (logic 1.695ns (41.473%)  route 2.392ns (58.527%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.554     1.437    count/clk
    SLICE_X13Y23         FDRE                                         r  count/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  count/count_reg[0]/Q
                         net (fo=12, routed)          0.227     1.805    dc0/out[0]
    SLICE_X11Y21         LUT4 (Prop_lut4_I1_O)        0.048     1.853 r  dc0/PWM0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.853    comp1/DI[0]
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.985 r  comp1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.985    comp1/PWM0_carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.024 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.024    comp1/PWM0_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.069 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.165     4.234    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.290     5.524 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.524    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.097ns  (logic 1.626ns (39.683%)  route 2.471ns (60.317%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.554     1.437    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  count/count_reg[13]/Q
                         net (fo=12, routed)          0.287     1.865    dc2/out[13]
    SLICE_X13Y19         LUT4 (Prop_lut4_I2_O)        0.051     1.916 r  dc2/PWM0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     1.916    comp3/PWM0_carry__1_0[2]
    SLICE_X13Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.010 r  comp3/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.010    comp3/PWM0_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.055 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.184     4.239    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.295     5.534 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.534    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.398ns  (logic 1.565ns (35.588%)  route 2.833ns (64.412%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.724     3.166    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.290 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.109     4.398    count/count[0]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  count/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.433     4.774    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.398ns  (logic 1.565ns (35.588%)  route 2.833ns (64.412%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.724     3.166    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.290 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.109     4.398    count/count[0]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  count/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.433     4.774    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[11]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.398ns  (logic 1.565ns (35.588%)  route 2.833ns (64.412%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.724     3.166    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.290 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.109     4.398    count/count[0]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  count/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.433     4.774    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[8]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.398ns  (logic 1.565ns (35.588%)  route 2.833ns (64.412%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.724     3.166    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.290 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.109     4.398    count/count[0]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  count/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.433     4.774    count/clk
    SLICE_X13Y25         FDRE                                         r  count/count_reg[9]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.389ns  (logic 1.565ns (35.661%)  route 2.824ns (64.339%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.724     3.166    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.290 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.100     4.389    count/count[0]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  count/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.436     4.777    count/clk
    SLICE_X13Y27         FDRE                                         r  count/count_reg[16]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.389ns  (logic 1.565ns (35.661%)  route 2.824ns (64.339%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.724     3.166    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.290 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.100     4.389    count/count[0]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  count/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.436     4.777    count/clk
    SLICE_X13Y27         FDRE                                         r  count/count_reg[17]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.389ns  (logic 1.565ns (35.661%)  route 2.824ns (64.339%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.724     3.166    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.290 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.100     4.389    count/count[0]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  count/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.436     4.777    count/clk
    SLICE_X13Y27         FDRE                                         r  count/count_reg[18]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.389ns  (logic 1.565ns (35.661%)  route 2.824ns (64.339%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.724     3.166    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.290 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.100     4.389    count/count[0]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  count/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.436     4.777    count/clk
    SLICE_X13Y27         FDRE                                         r  count/count_reg[19]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.251ns  (logic 1.565ns (36.822%)  route 2.686ns (63.178%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.724     3.166    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.290 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.961     4.251    count/count[0]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  count/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435     4.776    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[12]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.251ns  (logic 1.565ns (36.822%)  route 2.686ns (63.178%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.724     3.166    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.290 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.961     4.251    count/count[0]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435     4.776    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.255ns (20.828%)  route 0.967ns (79.172%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.725     0.935    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.980 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.242     1.222    count/count[0]_i_1_n_0
    SLICE_X13Y23         FDRE                                         r  count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X13Y23         FDRE                                         r  count/count_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.255ns (20.828%)  route 0.967ns (79.172%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.725     0.935    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.980 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.242     1.222    count/count[0]_i_1_n_0
    SLICE_X13Y23         FDRE                                         r  count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X13Y23         FDRE                                         r  count/count_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.255ns (20.828%)  route 0.967ns (79.172%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.725     0.935    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.980 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.242     1.222    count/count[0]_i_1_n_0
    SLICE_X13Y23         FDRE                                         r  count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X13Y23         FDRE                                         r  count/count_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.255ns (20.828%)  route 0.967ns (79.172%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.725     0.935    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.980 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.242     1.222    count/count[0]_i_1_n_0
    SLICE_X13Y23         FDRE                                         r  count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X13Y23         FDRE                                         r  count/count_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.255ns (19.802%)  route 1.031ns (80.198%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.725     0.935    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.980 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.306     1.285    count/count[0]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X13Y24         FDRE                                         r  count/count_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.255ns (19.802%)  route 1.031ns (80.198%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.725     0.935    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.980 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.306     1.285    count/count[0]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  count/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X13Y24         FDRE                                         r  count/count_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.255ns (19.802%)  route 1.031ns (80.198%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.725     0.935    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.980 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.306     1.285    count/count[0]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  count/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X13Y24         FDRE                                         r  count/count_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.255ns (19.802%)  route 1.031ns (80.198%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.725     0.935    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.980 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.306     1.285    count/count[0]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  count/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.947    count/clk
    SLICE_X13Y24         FDRE                                         r  count/count_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.255ns (18.508%)  route 1.121ns (81.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.725     0.935    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.980 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.395     1.375    count/count[0]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  count/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[12]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.255ns (18.508%)  route 1.121ns (81.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           0.725     0.935    count/clr_IBUF
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.980 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.395     1.375    count/count[0]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.948    count/clk
    SLICE_X13Y26         FDRE                                         r  count/count_reg[13]/C





