static void\r\nF_1 ( struct V_1 * V_2 , const char * V_3 , unsigned int V_4 )\r\n{\r\nF_2 ( V_3 , V_4 ) ;\r\n}\r\nstatic void T_1 F_3 ( char V_5 )\r\n{\r\nswitch ( V_5 ) {\r\ncase 'd' :\r\ncase 's' :\r\nbreak;\r\ncase 'h' :\r\nF_4 ( L_1 ) ;\r\nF_5 () ;\r\nbreak;\r\ncase 'p' :\r\nV_6 . V_7 &= ~ V_8 ;\r\nbreak;\r\ncase 'P' :\r\nif ( V_9 != V_10 ) {\r\nF_6 ( L_2 ) ;\r\nbreak;\r\n}\r\nV_11 = 1 ;\r\nF_7 ( V_12 , V_13 ) ;\r\nF_8 () ;\r\nbreak;\r\ndefault:\r\nF_6 ( L_3 , V_5 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void T_1 F_9 ( char * V_14 )\r\n{\r\nwhile ( * V_14 ) {\r\nwhile ( * V_14 && * V_14 == ' ' )\r\nV_14 ++ ;\r\nif ( * V_14 == '\0' )\r\nbreak;\r\nif ( * V_14 == '-' ) {\r\nV_14 ++ ;\r\nwhile ( * V_14 && * V_14 != ' ' )\r\nF_3 ( * V_14 ++ ) ;\r\ncontinue;\r\n}\r\nif ( ! strncmp ( V_14 , L_4 , 4 ) )\r\nV_15 = F_10 ( V_14 + 4 , & V_14 ) ;\r\nwhile ( * V_14 && * V_14 != ' ' )\r\nV_14 ++ ;\r\n}\r\n}\r\nstatic void T_1 F_11 ( void )\r\n{\r\nstruct V_16 * V_17 ;\r\nunsigned long V_18 ;\r\nint V_19 ;\r\nif ( V_9 == V_20 && ! V_21 )\r\nreturn;\r\nV_19 = 0 ;\r\nif ( V_9 != V_22 ) {\r\n__asm__ ("rdpr %%ver, %0" : "=r" (ver));\r\nV_19 = ( ( V_18 >> 32UL ) == V_23 ||\r\n( V_18 >> 32UL ) == V_24 ) ;\r\n}\r\nV_17 = & V_25 ;\r\nwhile ( V_17 < & V_26 ) {\r\nunsigned long V_27 = V_17 -> V_27 ;\r\nunsigned int * V_28 ;\r\nswitch ( V_9 ) {\r\ncase V_20 :\r\nV_28 = & V_17 -> V_29 [ 0 ] ;\r\nbreak;\r\ncase V_10 :\r\ncase V_30 :\r\nif ( V_19 )\r\nV_28 = & V_17 -> V_31 [ 0 ] ;\r\nelse\r\nV_28 = & V_17 -> V_32 [ 0 ] ;\r\nbreak;\r\ncase V_22 :\r\nV_28 = & V_17 -> V_33 [ 0 ] ;\r\nbreak;\r\ndefault:\r\nF_4 ( L_5 ) ;\r\nF_5 () ;\r\n}\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_28 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_27 + 4 ) = V_28 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\n* ( unsigned int * ) ( V_27 + 8 ) = V_28 [ 2 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 8));\r\n* ( unsigned int * ) ( V_27 + 12 ) = V_28 [ 3 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 12));\r\nV_17 ++ ;\r\n}\r\n}\r\nvoid F_13 ( struct V_34 * V_35 ,\r\nstruct V_34 * V_36 )\r\n{\r\nwhile ( V_35 < V_36 ) {\r\nunsigned long V_27 = V_35 -> V_27 ;\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_35 -> V_37 ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\nV_35 ++ ;\r\n}\r\n}\r\nvoid F_14 ( struct V_38 * V_35 ,\r\nstruct V_38 * V_36 )\r\n{\r\nwhile ( V_35 < V_36 ) {\r\nunsigned long V_27 = V_35 -> V_27 ;\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_35 -> V_28 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_27 + 4 ) = V_35 -> V_28 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\nV_35 ++ ;\r\n}\r\n}\r\nvoid F_15 ( struct V_38 * V_35 ,\r\nstruct V_38 * V_36 )\r\n{\r\nwhile ( V_35 < V_36 ) {\r\nunsigned long V_27 = V_35 -> V_27 ;\r\n* ( unsigned int * ) ( V_27 + 0 ) = V_35 -> V_28 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_27 + 4 ) = V_35 -> V_28 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\nV_35 ++ ;\r\n}\r\n}\r\nstatic void T_1 F_16 ( void )\r\n{\r\nextern void V_39 ( void ) ;\r\nif ( V_9 != V_22 )\r\nreturn;\r\nF_13 ( & V_40 ,\r\n& V_41 ) ;\r\nF_14 ( & V_42 ,\r\n& V_43 ) ;\r\nif ( V_44 == V_45 ||\r\nV_44 == V_46 )\r\nF_15 ( & V_47 ,\r\n& V_48 ) ;\r\nV_39 () ;\r\n}\r\nstatic void T_1 F_17 ( void )\r\n{\r\nstruct V_49 * V_50 ;\r\nstruct V_51 * V_52 ;\r\nV_50 = & V_53 ;\r\nwhile ( V_50 < & V_54 ) {\r\nunsigned long V_55 , V_27 = V_50 -> V_27 ;\r\nfor ( V_55 = 0 ; V_55 < 3 ; V_55 ++ ) {\r\n* ( unsigned int * ) ( V_27 + ( V_55 * 4 ) ) = V_50 -> V_28 [ V_55 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_50 ++ ;\r\n}\r\nV_52 = & V_56 ;\r\nwhile ( V_52 < & V_57 ) {\r\nunsigned long V_55 , V_27 = V_52 -> V_27 ;\r\nfor ( V_55 = 0 ; V_55 < 6 ; V_55 ++ ) {\r\n* ( unsigned int * ) ( V_27 + ( V_55 * 4 ) ) = V_52 -> V_28 [ V_55 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_52 ++ ;\r\n}\r\n}\r\nstatic void T_1 F_18 ( void )\r\n{\r\nstruct V_58 * V_17 ;\r\nV_17 = & V_59 ;\r\nwhile ( V_17 < & V_60 ) {\r\nunsigned long V_55 , V_27 = V_17 -> V_27 ;\r\nfor ( V_55 = 0 ; V_55 < 3 ; V_55 ++ ) {\r\n* ( unsigned int * ) ( V_27 + ( V_55 * 4 ) ) = V_17 -> V_28 [ V_55 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_17 ++ ;\r\n}\r\n}\r\nvoid T_1 F_19 ( void )\r\n{\r\nint V_61 ;\r\nF_20 () ;\r\nF_11 () ;\r\nF_16 () ;\r\nV_61 = F_21 () ;\r\nif ( V_61 >= V_62 ) {\r\nF_4 ( L_6 ,\r\nV_61 , V_62 ) ;\r\nF_5 () ;\r\n}\r\nF_22 () -> V_61 = V_61 ;\r\nF_23 () ;\r\nF_24 () ;\r\n}\r\nvoid F_25 ( struct V_63 * V_64 )\r\n{\r\nunsigned long V_65 = V_66 ;\r\nint V_55 , V_67 = 0 ;\r\nF_26 ( V_64 , L_7 ) ;\r\nfor ( V_55 = 0 ; V_55 < F_27 ( V_68 ) ; V_55 ++ ) {\r\nunsigned long V_69 = 1UL << V_55 ;\r\nif ( V_68 [ V_55 ] && ( V_65 & V_69 ) ) {\r\nF_28 ( V_64 , L_8 ,\r\nV_67 ? L_9 : L_10 , V_68 [ V_55 ] ) ;\r\nV_67 ++ ;\r\n}\r\n}\r\nif ( V_65 & V_70 ) {\r\nunsigned long V_71 ;\r\n__asm__ __volatile__("rd %%asr26, %0" : "=r" (cfr));\r\nfor ( V_55 = 0 ; V_55 < F_27 ( V_72 ) ; V_55 ++ ) {\r\nunsigned long V_69 = 1UL << V_55 ;\r\nif ( V_71 & V_69 ) {\r\nF_28 ( V_64 , L_8 ,\r\nV_67 ? L_9 : L_10 , V_72 [ V_55 ] ) ;\r\nV_67 ++ ;\r\n}\r\n}\r\n}\r\nF_29 ( V_64 , '\n' ) ;\r\n}\r\nstatic void T_1 F_30 ( int * V_67 , const char * V_73 )\r\n{\r\nif ( ( * V_67 ) == 0 )\r\nF_6 ( V_74 L_11 ) ;\r\nF_6 ( V_75 L_8 ,\r\n( * V_67 ) ? L_9 : L_10 , V_73 ) ;\r\nif ( ++ ( * V_67 ) == 8 ) {\r\nF_6 ( V_75 L_12 ) ;\r\n* V_67 = 0 ;\r\n}\r\n}\r\nstatic void T_1 F_31 ( int * V_67 )\r\n{\r\nunsigned long V_71 ;\r\nint V_55 ;\r\n__asm__ __volatile__("rd %%asr26, %0" : "=r" (cfr));\r\nfor ( V_55 = 0 ; V_55 < F_27 ( V_72 ) ; V_55 ++ ) {\r\nunsigned long V_69 = 1UL << V_55 ;\r\nif ( V_71 & V_69 )\r\nF_30 ( V_67 , V_72 [ V_55 ] ) ;\r\n}\r\n}\r\nstatic void T_1 F_32 ( unsigned long V_65 )\r\n{\r\nint V_55 , V_67 = 0 ;\r\nfor ( V_55 = 0 ; V_55 < F_27 ( V_68 ) ; V_55 ++ ) {\r\nunsigned long V_69 = 1UL << V_55 ;\r\nif ( V_68 [ V_55 ] && ( V_65 & V_69 ) )\r\nF_30 ( & V_67 , V_68 [ V_55 ] ) ;\r\n}\r\nif ( V_65 & V_70 )\r\nF_31 ( & V_67 ) ;\r\nif ( V_67 != 0 )\r\nF_6 ( V_75 L_12 ) ;\r\n}\r\nstatic unsigned long T_1 F_33 ( void )\r\n{\r\nstruct V_76 * V_77 ;\r\nunsigned long V_65 = 0 ;\r\nconst char * V_78 ;\r\nint V_79 ;\r\nT_2 V_80 ;\r\nV_77 = F_34 () ;\r\nif ( ! V_77 )\r\nreturn 0 ;\r\nV_80 = F_35 ( V_77 , V_81 , L_13 ) ;\r\nif ( V_80 == V_81 )\r\ngoto V_82;\r\nV_78 = F_36 ( V_77 , V_80 , L_14 , & V_79 ) ;\r\nif ( ! V_78 )\r\ngoto V_82;\r\nwhile ( V_79 ) {\r\nint V_55 , V_83 ;\r\nfor ( V_55 = 0 ; V_55 < F_27 ( V_68 ) ; V_55 ++ ) {\r\nunsigned long V_69 = 1UL << V_55 ;\r\nif ( V_68 [ V_55 ] && ! strcmp ( V_78 , V_68 [ V_55 ] ) ) {\r\nV_65 |= V_69 ;\r\nbreak;\r\n}\r\n}\r\nfor ( V_55 = 0 ; V_55 < F_27 ( V_72 ) ; V_55 ++ ) {\r\nif ( ! strcmp ( V_78 , V_72 [ V_55 ] ) )\r\nV_65 |= V_70 ;\r\n}\r\nV_83 = strlen ( V_78 ) + 1 ;\r\nV_78 += V_83 ;\r\nV_79 -= V_83 ;\r\n}\r\nV_82:\r\nF_37 ( V_77 ) ;\r\nreturn V_65 ;\r\n}\r\nstatic void T_1 F_38 ( void )\r\n{\r\nunsigned long V_84 = V_66 ;\r\nunsigned long V_85 ;\r\nif ( V_9 == V_10 || V_9 == V_30 )\r\nV_84 |= V_86 ;\r\nelse if ( V_9 == V_22 ) {\r\nif ( V_44 == V_87 ||\r\nV_44 == V_88 ||\r\nV_44 == V_89 ||\r\nV_44 == V_90 ||\r\nV_44 == V_91 ||\r\nV_44 == V_92 ||\r\nV_44 == V_45 ||\r\nV_44 == V_46 ||\r\nV_44 == V_93 )\r\nV_84 |= V_94 ;\r\nif ( V_44 == V_88 ||\r\nV_44 == V_89 ||\r\nV_44 == V_90 ||\r\nV_44 == V_91 ||\r\nV_44 == V_92 ||\r\nV_44 == V_45 ||\r\nV_44 == V_46 ||\r\nV_44 == V_93 )\r\nV_84 |= V_95 ;\r\n}\r\nV_84 |= ( V_96 | V_97 | V_98 ) ;\r\nV_85 = F_33 () ;\r\nif ( ! V_85 ) {\r\nif ( V_9 == V_20 )\r\nV_84 |= V_99 ;\r\nif ( V_9 == V_10 || V_9 == V_30 )\r\nV_84 |= V_99 | V_100 ;\r\nif ( V_9 == V_30 ) {\r\nunsigned long V_101 , V_18 ;\r\n__asm__ __volatile__("rdpr %%ver, %0" : "=r" (ver));\r\nV_101 = ( ( V_18 >> 32 ) & 0xffff ) ;\r\nif ( V_101 == V_102 )\r\nV_84 |= V_103 ;\r\n}\r\nif ( V_9 == V_22 ) {\r\nif ( V_44 == V_87 )\r\nV_84 |= V_104 ;\r\nif ( V_44 == V_88 ||\r\nV_44 == V_89 ||\r\nV_44 == V_90 ||\r\nV_44 == V_91 ||\r\nV_44 == V_92 ||\r\nV_44 == V_45 ||\r\nV_44 == V_46 ||\r\nV_44 == V_93 )\r\nV_84 |= ( V_99 | V_100 |\r\nV_104 |\r\nV_103 ) ;\r\nif ( V_44 == V_89 ||\r\nV_44 == V_90 ||\r\nV_44 == V_91 ||\r\nV_44 == V_92 ||\r\nV_44 == V_45 ||\r\nV_44 == V_46 ||\r\nV_44 == V_93 )\r\nV_84 |= ( V_105 | V_106 |\r\nV_107 ) ;\r\n}\r\n}\r\nV_66 = V_84 | V_85 ;\r\nF_32 ( V_66 ) ;\r\nif ( V_66 & V_103 )\r\nF_17 () ;\r\nif ( V_66 & V_108 )\r\nF_18 () ;\r\n}\r\nvoid T_1 F_39 ( void )\r\n{\r\nunsigned int V_55 , V_109 ;\r\nF_40 (i) {\r\nV_109 = F_41 ( V_55 ) ;\r\nV_110 [ V_55 ] = F_42 ( F_43 ( V_109 ) ,\r\nV_111 ,\r\nV_111 , 0 ) ;\r\nV_112 [ V_55 ] = F_42 ( F_43 ( V_109 ) ,\r\nV_111 ,\r\nV_111 , 0 ) ;\r\n}\r\n}\r\nvoid T_1 F_44 ( char * * V_113 )\r\n{\r\n* V_113 = F_45 () ;\r\nF_46 ( V_114 , * V_113 , V_115 ) ;\r\nF_47 () ;\r\nF_9 ( * V_113 ) ;\r\n#ifdef F_48\r\nif ( F_49 () )\r\n#endif\r\nF_50 ( & V_6 ) ;\r\nif ( V_9 == V_22 )\r\nF_6 ( L_15 ) ;\r\nelse\r\nF_6 ( L_16 ) ;\r\n#ifdef F_51\r\nV_116 = & V_117 ;\r\n#endif\r\nF_52 () ;\r\nif ( ! V_118 )\r\nV_119 &= ~ V_120 ;\r\nV_121 = F_53 ( V_122 ) ;\r\n#ifdef F_54\r\nV_123 = V_124 & V_125 ;\r\nV_126 = ( ( V_124 & V_127 ) != 0 ) ;\r\nV_128 = ( ( V_124 & V_129 ) != 0 ) ;\r\n#endif\r\nF_55 ( & V_130 ) -> V_131 = & V_132 ;\r\n#ifdef F_56\r\nif ( ! V_133 ) {\r\nT_3 V_134 = F_57 ( L_17 ) ;\r\nT_4 V_135 , V_136 , V_137 ;\r\nV_135 = F_58 ( V_134 , L_18 , 0 ) ;\r\nV_136 = F_58 ( V_134 , L_19 , 0 ) ;\r\nV_137 = F_58 ( V_134 , L_20 , 0 ) ;\r\nif ( V_135 && V_136 ) {\r\nV_138 = V_135 ;\r\nV_139 = V_136 ;\r\nif ( V_137 )\r\nV_140 = V_137 ;\r\n#if F_59 ( V_141 ) || F_59 ( V_142 )\r\nV_143 = 0 ;\r\n#endif\r\n}\r\n}\r\n#endif\r\nF_60 ( F_22 () ) ;\r\nF_61 () ;\r\nF_38 () ;\r\nF_62 () ;\r\nF_39 () ;\r\n}\r\nvoid F_63 ( void )\r\n{\r\nif ( ! V_144 )\r\nreturn;\r\nF_4 ( L_21 ) ;\r\nF_64 () ;\r\nF_65 () ;\r\n}
