--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml STATE_MACHINE.twx STATE_MACHINE.ncd -o STATE_MACHINE.twr
STATE_MACHINE.pcf

Design file:              STATE_MACHINE.ncd
Physical constraint file: STATE_MACHINE.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
Programme_Start |    2.234(F)|    0.873(F)|CLK_BUFGP         |   0.000|
Re_Run_Programme|    1.198(R)|    0.757(R)|CLK_BUFGP         |   0.000|
----------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
ADDR_To_ROM<0>|    6.985(F)|CLK_BUFGP         |   0.000|
ADDR_To_ROM<1>|    6.468(F)|CLK_BUFGP         |   0.000|
ADDR_To_ROM<2>|    7.306(F)|CLK_BUFGP         |   0.000|
ADDR_To_ROM<3>|    7.018(F)|CLK_BUFGP         |   0.000|
ADDR_To_ROM<4>|    6.949(F)|CLK_BUFGP         |   0.000|
ADDR_To_ROM<5>|    6.484(F)|CLK_BUFGP         |   0.000|
EN_OUT        |    6.568(F)|CLK_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |    2.596|    2.692|    2.686|
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 29 17:49:00 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



