#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f3e0c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f3e250 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f2e2d0 .functor NOT 1, L_0x1fa6ba0, C4<0>, C4<0>, C4<0>;
L_0x1fa6380 .functor XOR 2, L_0x1fa68b0, L_0x1fa6950, C4<00>, C4<00>;
L_0x1fa6a90 .functor XOR 2, L_0x1fa6380, L_0x1fa69f0, C4<00>, C4<00>;
v0x1f9c4c0_0 .net *"_ivl_10", 1 0, L_0x1fa69f0;  1 drivers
v0x1f9c5c0_0 .net *"_ivl_12", 1 0, L_0x1fa6a90;  1 drivers
v0x1f9c6a0_0 .net *"_ivl_2", 1 0, L_0x1fa6810;  1 drivers
v0x1f9c760_0 .net *"_ivl_4", 1 0, L_0x1fa68b0;  1 drivers
v0x1f9c840_0 .net *"_ivl_6", 1 0, L_0x1fa6950;  1 drivers
v0x1f9c970_0 .net *"_ivl_8", 1 0, L_0x1fa6380;  1 drivers
v0x1f9ca50_0 .net "a", 0 0, v0x1f95740_0;  1 drivers
v0x1f9caf0_0 .net "b", 0 0, v0x1f957e0_0;  1 drivers
v0x1f9cb90_0 .net "c", 0 0, v0x1f95880_0;  1 drivers
v0x1f9cc30_0 .var "clk", 0 0;
v0x1f9ccd0_0 .net "d", 0 0, v0x1f959c0_0;  1 drivers
v0x1f9cd70_0 .net "out_pos_dut", 0 0, L_0x1fa6680;  1 drivers
v0x1f9ce10_0 .net "out_pos_ref", 0 0, L_0x1f9e340;  1 drivers
v0x1f9ceb0_0 .net "out_sop_dut", 0 0, L_0x1fa1fe0;  1 drivers
v0x1f9cf50_0 .net "out_sop_ref", 0 0, L_0x1f6fef0;  1 drivers
v0x1f9cff0_0 .var/2u "stats1", 223 0;
v0x1f9d090_0 .var/2u "strobe", 0 0;
v0x1f9d130_0 .net "tb_match", 0 0, L_0x1fa6ba0;  1 drivers
v0x1f9d200_0 .net "tb_mismatch", 0 0, L_0x1f2e2d0;  1 drivers
v0x1f9d2a0_0 .net "wavedrom_enable", 0 0, v0x1f95c90_0;  1 drivers
v0x1f9d370_0 .net "wavedrom_title", 511 0, v0x1f95d30_0;  1 drivers
L_0x1fa6810 .concat [ 1 1 0 0], L_0x1f9e340, L_0x1f6fef0;
L_0x1fa68b0 .concat [ 1 1 0 0], L_0x1f9e340, L_0x1f6fef0;
L_0x1fa6950 .concat [ 1 1 0 0], L_0x1fa6680, L_0x1fa1fe0;
L_0x1fa69f0 .concat [ 1 1 0 0], L_0x1f9e340, L_0x1f6fef0;
L_0x1fa6ba0 .cmp/eeq 2, L_0x1fa6810, L_0x1fa6a90;
S_0x1f3e3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1f3e250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f2e6b0 .functor AND 1, v0x1f95880_0, v0x1f959c0_0, C4<1>, C4<1>;
L_0x1f2ea90 .functor NOT 1, v0x1f95740_0, C4<0>, C4<0>, C4<0>;
L_0x1f2ee70 .functor NOT 1, v0x1f957e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f2f0f0 .functor AND 1, L_0x1f2ea90, L_0x1f2ee70, C4<1>, C4<1>;
L_0x1f48d60 .functor AND 1, L_0x1f2f0f0, v0x1f95880_0, C4<1>, C4<1>;
L_0x1f6fef0 .functor OR 1, L_0x1f2e6b0, L_0x1f48d60, C4<0>, C4<0>;
L_0x1f9d7c0 .functor NOT 1, v0x1f957e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9d830 .functor OR 1, L_0x1f9d7c0, v0x1f959c0_0, C4<0>, C4<0>;
L_0x1f9d940 .functor AND 1, v0x1f95880_0, L_0x1f9d830, C4<1>, C4<1>;
L_0x1f9da00 .functor NOT 1, v0x1f95740_0, C4<0>, C4<0>, C4<0>;
L_0x1f9dad0 .functor OR 1, L_0x1f9da00, v0x1f957e0_0, C4<0>, C4<0>;
L_0x1f9db40 .functor AND 1, L_0x1f9d940, L_0x1f9dad0, C4<1>, C4<1>;
L_0x1f9dcc0 .functor NOT 1, v0x1f957e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9dd30 .functor OR 1, L_0x1f9dcc0, v0x1f959c0_0, C4<0>, C4<0>;
L_0x1f9dc50 .functor AND 1, v0x1f95880_0, L_0x1f9dd30, C4<1>, C4<1>;
L_0x1f9dec0 .functor NOT 1, v0x1f95740_0, C4<0>, C4<0>, C4<0>;
L_0x1f9dfc0 .functor OR 1, L_0x1f9dec0, v0x1f959c0_0, C4<0>, C4<0>;
L_0x1f9e080 .functor AND 1, L_0x1f9dc50, L_0x1f9dfc0, C4<1>, C4<1>;
L_0x1f9e230 .functor XNOR 1, L_0x1f9db40, L_0x1f9e080, C4<0>, C4<0>;
v0x1f2dc00_0 .net *"_ivl_0", 0 0, L_0x1f2e6b0;  1 drivers
v0x1f2e000_0 .net *"_ivl_12", 0 0, L_0x1f9d7c0;  1 drivers
v0x1f2e3e0_0 .net *"_ivl_14", 0 0, L_0x1f9d830;  1 drivers
v0x1f2e7c0_0 .net *"_ivl_16", 0 0, L_0x1f9d940;  1 drivers
v0x1f2eba0_0 .net *"_ivl_18", 0 0, L_0x1f9da00;  1 drivers
v0x1f2ef80_0 .net *"_ivl_2", 0 0, L_0x1f2ea90;  1 drivers
v0x1f2f200_0 .net *"_ivl_20", 0 0, L_0x1f9dad0;  1 drivers
v0x1f93cb0_0 .net *"_ivl_24", 0 0, L_0x1f9dcc0;  1 drivers
v0x1f93d90_0 .net *"_ivl_26", 0 0, L_0x1f9dd30;  1 drivers
v0x1f93e70_0 .net *"_ivl_28", 0 0, L_0x1f9dc50;  1 drivers
v0x1f93f50_0 .net *"_ivl_30", 0 0, L_0x1f9dec0;  1 drivers
v0x1f94030_0 .net *"_ivl_32", 0 0, L_0x1f9dfc0;  1 drivers
v0x1f94110_0 .net *"_ivl_36", 0 0, L_0x1f9e230;  1 drivers
L_0x7fac5f28c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f941d0_0 .net *"_ivl_38", 0 0, L_0x7fac5f28c018;  1 drivers
v0x1f942b0_0 .net *"_ivl_4", 0 0, L_0x1f2ee70;  1 drivers
v0x1f94390_0 .net *"_ivl_6", 0 0, L_0x1f2f0f0;  1 drivers
v0x1f94470_0 .net *"_ivl_8", 0 0, L_0x1f48d60;  1 drivers
v0x1f94550_0 .net "a", 0 0, v0x1f95740_0;  alias, 1 drivers
v0x1f94610_0 .net "b", 0 0, v0x1f957e0_0;  alias, 1 drivers
v0x1f946d0_0 .net "c", 0 0, v0x1f95880_0;  alias, 1 drivers
v0x1f94790_0 .net "d", 0 0, v0x1f959c0_0;  alias, 1 drivers
v0x1f94850_0 .net "out_pos", 0 0, L_0x1f9e340;  alias, 1 drivers
v0x1f94910_0 .net "out_sop", 0 0, L_0x1f6fef0;  alias, 1 drivers
v0x1f949d0_0 .net "pos0", 0 0, L_0x1f9db40;  1 drivers
v0x1f94a90_0 .net "pos1", 0 0, L_0x1f9e080;  1 drivers
L_0x1f9e340 .functor MUXZ 1, L_0x7fac5f28c018, L_0x1f9db40, L_0x1f9e230, C4<>;
S_0x1f94c10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1f3e250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1f95740_0 .var "a", 0 0;
v0x1f957e0_0 .var "b", 0 0;
v0x1f95880_0 .var "c", 0 0;
v0x1f95920_0 .net "clk", 0 0, v0x1f9cc30_0;  1 drivers
v0x1f959c0_0 .var "d", 0 0;
v0x1f95ab0_0 .var/2u "fail", 0 0;
v0x1f95b50_0 .var/2u "fail1", 0 0;
v0x1f95bf0_0 .net "tb_match", 0 0, L_0x1fa6ba0;  alias, 1 drivers
v0x1f95c90_0 .var "wavedrom_enable", 0 0;
v0x1f95d30_0 .var "wavedrom_title", 511 0;
E_0x1f3ca30/0 .event negedge, v0x1f95920_0;
E_0x1f3ca30/1 .event posedge, v0x1f95920_0;
E_0x1f3ca30 .event/or E_0x1f3ca30/0, E_0x1f3ca30/1;
S_0x1f94f40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1f94c10;
 .timescale -12 -12;
v0x1f95180_0 .var/2s "i", 31 0;
E_0x1f3c8d0 .event posedge, v0x1f95920_0;
S_0x1f95280 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1f94c10;
 .timescale -12 -12;
v0x1f95480_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f95560 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1f94c10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f95f10 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1f3e250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f9e4f0 .functor NOT 1, v0x1f95740_0, C4<0>, C4<0>, C4<0>;
L_0x1f9e580 .functor NOT 1, v0x1f957e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9e720 .functor AND 1, L_0x1f9e4f0, L_0x1f9e580, C4<1>, C4<1>;
L_0x1f9e830 .functor NOT 1, v0x1f95880_0, C4<0>, C4<0>, C4<0>;
L_0x1f9e9e0 .functor AND 1, L_0x1f9e720, L_0x1f9e830, C4<1>, C4<1>;
L_0x1f9eaf0 .functor NOT 1, v0x1f959c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9ecb0 .functor AND 1, L_0x1f9e9e0, L_0x1f9eaf0, C4<1>, C4<1>;
L_0x1f9edc0 .functor NOT 1, v0x1f95740_0, C4<0>, C4<0>, C4<0>;
L_0x1f9ef90 .functor NOT 1, v0x1f957e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9f000 .functor AND 1, L_0x1f9edc0, L_0x1f9ef90, C4<1>, C4<1>;
L_0x1f9f170 .functor AND 1, L_0x1f9f000, v0x1f95880_0, C4<1>, C4<1>;
L_0x1f9f1e0 .functor NOT 1, v0x1f959c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9f2c0 .functor AND 1, L_0x1f9f170, L_0x1f9f1e0, C4<1>, C4<1>;
L_0x1f9f3d0 .functor OR 1, L_0x1f9ecb0, L_0x1f9f2c0, C4<0>, C4<0>;
L_0x1f9f250 .functor NOT 1, v0x1f95740_0, C4<0>, C4<0>, C4<0>;
L_0x1f9f560 .functor AND 1, L_0x1f9f250, v0x1f957e0_0, C4<1>, C4<1>;
L_0x1f9f6b0 .functor NOT 1, v0x1f95880_0, C4<0>, C4<0>, C4<0>;
L_0x1f9f720 .functor AND 1, L_0x1f9f560, L_0x1f9f6b0, C4<1>, C4<1>;
L_0x1f9f8d0 .functor NOT 1, v0x1f959c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9f940 .functor AND 1, L_0x1f9f720, L_0x1f9f8d0, C4<1>, C4<1>;
L_0x1f9fb00 .functor OR 1, L_0x1f9f3d0, L_0x1f9f940, C4<0>, C4<0>;
L_0x1f9fc10 .functor NOT 1, v0x1f95740_0, C4<0>, C4<0>, C4<0>;
L_0x1f9fd40 .functor AND 1, L_0x1f9fc10, v0x1f957e0_0, C4<1>, C4<1>;
L_0x1f9fe00 .functor AND 1, L_0x1f9fd40, v0x1f95880_0, C4<1>, C4<1>;
L_0x1f9ff90 .functor NOT 1, v0x1f959c0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa0000 .functor AND 1, L_0x1f9fe00, L_0x1f9ff90, C4<1>, C4<1>;
L_0x1fa01f0 .functor OR 1, L_0x1f9fb00, L_0x1fa0000, C4<0>, C4<0>;
L_0x1fa0300 .functor NOT 1, v0x1f95740_0, C4<0>, C4<0>, C4<0>;
L_0x1fa0460 .functor AND 1, L_0x1fa0300, v0x1f957e0_0, C4<1>, C4<1>;
L_0x1fa0520 .functor AND 1, L_0x1fa0460, v0x1f95880_0, C4<1>, C4<1>;
L_0x1fa06e0 .functor AND 1, L_0x1fa0520, v0x1f959c0_0, C4<1>, C4<1>;
L_0x1fa07a0 .functor OR 1, L_0x1fa01f0, L_0x1fa06e0, C4<0>, C4<0>;
L_0x1fa09c0 .functor NOT 1, v0x1f957e0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa0a30 .functor AND 1, v0x1f95740_0, L_0x1fa09c0, C4<1>, C4<1>;
L_0x1fa0c10 .functor NOT 1, v0x1f95880_0, C4<0>, C4<0>, C4<0>;
L_0x1fa0c80 .functor AND 1, L_0x1fa0a30, L_0x1fa0c10, C4<1>, C4<1>;
L_0x1fa0ec0 .functor NOT 1, v0x1f959c0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa0f30 .functor AND 1, L_0x1fa0c80, L_0x1fa0ec0, C4<1>, C4<1>;
L_0x1fa0d90 .functor OR 1, L_0x1fa07a0, L_0x1fa0f30, C4<0>, C4<0>;
L_0x1fa1180 .functor AND 1, v0x1f95740_0, v0x1f957e0_0, C4<1>, C4<1>;
L_0x1fa1340 .functor NOT 1, v0x1f95880_0, C4<0>, C4<0>, C4<0>;
L_0x1fa13b0 .functor AND 1, L_0x1fa1180, L_0x1fa1340, C4<1>, C4<1>;
L_0x1fa1620 .functor NOT 1, v0x1f959c0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa1690 .functor AND 1, L_0x1fa13b0, L_0x1fa1620, C4<1>, C4<1>;
L_0x1fa1910 .functor OR 1, L_0x1fa0d90, L_0x1fa1690, C4<0>, C4<0>;
L_0x1fa1a20 .functor AND 1, v0x1f95740_0, v0x1f957e0_0, C4<1>, C4<1>;
L_0x1fa1c10 .functor NOT 1, v0x1f95880_0, C4<0>, C4<0>, C4<0>;
L_0x1fa1c80 .functor AND 1, L_0x1fa1a20, L_0x1fa1c10, C4<1>, C4<1>;
L_0x1fa1f20 .functor AND 1, L_0x1fa1c80, v0x1f959c0_0, C4<1>, C4<1>;
L_0x1fa1fe0 .functor OR 1, L_0x1fa1910, L_0x1fa1f20, C4<0>, C4<0>;
L_0x1fa22e0 .functor NOT 1, v0x1f95740_0, C4<0>, C4<0>, C4<0>;
L_0x1fa2b60 .functor NOT 1, v0x1f957e0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa2e20 .functor NOT 1, v0x1f959c0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa30c0 .functor NOT 1, v0x1f95740_0, C4<0>, C4<0>, C4<0>;
L_0x1fa35b0 .functor NOT 1, v0x1f95880_0, C4<0>, C4<0>, C4<0>;
L_0x1fa3760 .functor NOT 1, v0x1f959c0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa3ae0 .functor NOT 1, v0x1f95740_0, C4<0>, C4<0>, C4<0>;
L_0x1fa3de0 .functor NOT 1, v0x1f95880_0, C4<0>, C4<0>, C4<0>;
L_0x1fa3ea0 .functor NOT 1, v0x1f95740_0, C4<0>, C4<0>, C4<0>;
L_0x1fa4190 .functor NOT 1, v0x1f957e0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa47e0 .functor NOT 1, v0x1f95880_0, C4<0>, C4<0>, C4<0>;
L_0x1fa4a20 .functor NOT 1, v0x1f957e0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa50a0 .functor NOT 1, v0x1f95880_0, C4<0>, C4<0>, C4<0>;
L_0x1fa5210 .functor NOT 1, v0x1f959c0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa55d0 .functor NOT 1, v0x1f95880_0, C4<0>, C4<0>, C4<0>;
L_0x1fa5af0 .functor NOT 1, v0x1f959c0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa5ec0 .functor NOT 1, v0x1f95880_0, C4<0>, C4<0>, C4<0>;
v0x1f960d0_0 .net *"_ivl_0", 0 0, L_0x1f9e4f0;  1 drivers
v0x1f961b0_0 .net *"_ivl_10", 0 0, L_0x1f9eaf0;  1 drivers
v0x1f96290_0 .net *"_ivl_100", 0 0, L_0x1f9f830;  1 drivers
v0x1f96380_0 .net *"_ivl_102", 0 0, L_0x1fa2350;  1 drivers
v0x1f96460_0 .net *"_ivl_104", 0 0, L_0x1fa2650;  1 drivers
v0x1f96590_0 .net *"_ivl_106", 0 0, L_0x1fa22e0;  1 drivers
v0x1f96670_0 .net *"_ivl_108", 0 0, L_0x1fa2b60;  1 drivers
v0x1f96750_0 .net *"_ivl_110", 0 0, L_0x1fa2d80;  1 drivers
v0x1f96830_0 .net *"_ivl_112", 0 0, L_0x1fa2f30;  1 drivers
v0x1f969a0_0 .net *"_ivl_114", 0 0, L_0x1fa2e20;  1 drivers
v0x1f96a80_0 .net *"_ivl_116", 0 0, L_0x1fa3020;  1 drivers
v0x1f96b60_0 .net *"_ivl_119", 0 0, L_0x1fa3210;  1 drivers
v0x1f96c40_0 .net *"_ivl_12", 0 0, L_0x1f9ecb0;  1 drivers
v0x1f96d20_0 .net *"_ivl_120", 0 0, L_0x1fa30c0;  1 drivers
v0x1f96e00_0 .net *"_ivl_122", 0 0, L_0x1fa3510;  1 drivers
v0x1f96ee0_0 .net *"_ivl_124", 0 0, L_0x1fa35b0;  1 drivers
v0x1f96fc0_0 .net *"_ivl_126", 0 0, L_0x1fa36c0;  1 drivers
v0x1f971b0_0 .net *"_ivl_128", 0 0, L_0x1fa3760;  1 drivers
v0x1f97290_0 .net *"_ivl_130", 0 0, L_0x1fa3a40;  1 drivers
v0x1f97370_0 .net *"_ivl_133", 0 0, L_0x1fa3c50;  1 drivers
v0x1f97450_0 .net *"_ivl_134", 0 0, L_0x1fa3ae0;  1 drivers
v0x1f97530_0 .net *"_ivl_136", 0 0, L_0x1fa3d40;  1 drivers
v0x1f97610_0 .net *"_ivl_138", 0 0, L_0x1fa3de0;  1 drivers
v0x1f976f0_0 .net *"_ivl_14", 0 0, L_0x1f9edc0;  1 drivers
v0x1f977d0_0 .net *"_ivl_140", 0 0, L_0x1fa40f0;  1 drivers
v0x1f978b0_0 .net *"_ivl_142", 0 0, L_0x1fa42a0;  1 drivers
v0x1f97990_0 .net *"_ivl_145", 0 0, L_0x1fa4410;  1 drivers
v0x1f97a70_0 .net *"_ivl_146", 0 0, L_0x1fa3ea0;  1 drivers
v0x1f97b50_0 .net *"_ivl_148", 0 0, L_0x1fa4190;  1 drivers
v0x1f97c30_0 .net *"_ivl_150", 0 0, L_0x1fa4740;  1 drivers
v0x1f97d10_0 .net *"_ivl_152", 0 0, L_0x1fa47e0;  1 drivers
v0x1f97df0_0 .net *"_ivl_154", 0 0, L_0x1fa4980;  1 drivers
v0x1f97ed0_0 .net *"_ivl_156", 0 0, L_0x1fa4b30;  1 drivers
v0x1f981c0_0 .net *"_ivl_159", 0 0, L_0x1fa4cc0;  1 drivers
v0x1f982a0_0 .net *"_ivl_16", 0 0, L_0x1f9ef90;  1 drivers
v0x1f98380_0 .net *"_ivl_160", 0 0, L_0x1fa4a20;  1 drivers
v0x1f98460_0 .net *"_ivl_162", 0 0, L_0x1fa5000;  1 drivers
v0x1f98540_0 .net *"_ivl_164", 0 0, L_0x1fa50a0;  1 drivers
v0x1f98620_0 .net *"_ivl_166", 0 0, L_0x1fa4c20;  1 drivers
v0x1f98700_0 .net *"_ivl_168", 0 0, L_0x1fa5210;  1 drivers
v0x1f987e0_0 .net *"_ivl_170", 0 0, L_0x1fa5530;  1 drivers
v0x1f988c0_0 .net *"_ivl_173", 0 0, L_0x1fa57a0;  1 drivers
v0x1f989a0_0 .net *"_ivl_174", 0 0, L_0x1fa58e0;  1 drivers
v0x1f98a80_0 .net *"_ivl_176", 0 0, L_0x1fa55d0;  1 drivers
v0x1f98b60_0 .net *"_ivl_178", 0 0, L_0x1fa5a50;  1 drivers
v0x1f98c40_0 .net *"_ivl_18", 0 0, L_0x1f9f000;  1 drivers
v0x1f98d20_0 .net *"_ivl_180", 0 0, L_0x1fa5af0;  1 drivers
v0x1f98e00_0 .net *"_ivl_182", 0 0, L_0x1fa5e20;  1 drivers
v0x1f98ee0_0 .net *"_ivl_185", 0 0, L_0x1fa5980;  1 drivers
v0x1f98fc0_0 .net *"_ivl_186", 0 0, L_0x1fa6150;  1 drivers
v0x1f990a0_0 .net *"_ivl_188", 0 0, L_0x1fa5ec0;  1 drivers
v0x1f99180_0 .net *"_ivl_190", 0 0, L_0x1fa62e0;  1 drivers
v0x1f99260_0 .net *"_ivl_192", 0 0, L_0x1fa6490;  1 drivers
v0x1f99340_0 .net *"_ivl_2", 0 0, L_0x1f9e580;  1 drivers
v0x1f99420_0 .net *"_ivl_20", 0 0, L_0x1f9f170;  1 drivers
v0x1f99500_0 .net *"_ivl_22", 0 0, L_0x1f9f1e0;  1 drivers
v0x1f995e0_0 .net *"_ivl_24", 0 0, L_0x1f9f2c0;  1 drivers
v0x1f996c0_0 .net *"_ivl_26", 0 0, L_0x1f9f3d0;  1 drivers
v0x1f997a0_0 .net *"_ivl_28", 0 0, L_0x1f9f250;  1 drivers
v0x1f99880_0 .net *"_ivl_30", 0 0, L_0x1f9f560;  1 drivers
v0x1f99960_0 .net *"_ivl_32", 0 0, L_0x1f9f6b0;  1 drivers
v0x1f99a40_0 .net *"_ivl_34", 0 0, L_0x1f9f720;  1 drivers
v0x1f99b20_0 .net *"_ivl_36", 0 0, L_0x1f9f8d0;  1 drivers
v0x1f99c00_0 .net *"_ivl_38", 0 0, L_0x1f9f940;  1 drivers
v0x1f99ce0_0 .net *"_ivl_4", 0 0, L_0x1f9e720;  1 drivers
v0x1f9a1d0_0 .net *"_ivl_40", 0 0, L_0x1f9fb00;  1 drivers
v0x1f9a2b0_0 .net *"_ivl_42", 0 0, L_0x1f9fc10;  1 drivers
v0x1f9a390_0 .net *"_ivl_44", 0 0, L_0x1f9fd40;  1 drivers
v0x1f9a470_0 .net *"_ivl_46", 0 0, L_0x1f9fe00;  1 drivers
v0x1f9a550_0 .net *"_ivl_48", 0 0, L_0x1f9ff90;  1 drivers
v0x1f9a630_0 .net *"_ivl_50", 0 0, L_0x1fa0000;  1 drivers
v0x1f9a710_0 .net *"_ivl_52", 0 0, L_0x1fa01f0;  1 drivers
v0x1f9a7f0_0 .net *"_ivl_54", 0 0, L_0x1fa0300;  1 drivers
v0x1f9a8d0_0 .net *"_ivl_56", 0 0, L_0x1fa0460;  1 drivers
v0x1f9a9b0_0 .net *"_ivl_58", 0 0, L_0x1fa0520;  1 drivers
v0x1f9aa90_0 .net *"_ivl_6", 0 0, L_0x1f9e830;  1 drivers
v0x1f9ab70_0 .net *"_ivl_60", 0 0, L_0x1fa06e0;  1 drivers
v0x1f9ac50_0 .net *"_ivl_62", 0 0, L_0x1fa07a0;  1 drivers
v0x1f9ad30_0 .net *"_ivl_64", 0 0, L_0x1fa09c0;  1 drivers
v0x1f9ae10_0 .net *"_ivl_66", 0 0, L_0x1fa0a30;  1 drivers
v0x1f9aef0_0 .net *"_ivl_68", 0 0, L_0x1fa0c10;  1 drivers
v0x1f9afd0_0 .net *"_ivl_70", 0 0, L_0x1fa0c80;  1 drivers
v0x1f9b0b0_0 .net *"_ivl_72", 0 0, L_0x1fa0ec0;  1 drivers
v0x1f9b190_0 .net *"_ivl_74", 0 0, L_0x1fa0f30;  1 drivers
v0x1f9b270_0 .net *"_ivl_76", 0 0, L_0x1fa0d90;  1 drivers
v0x1f9b350_0 .net *"_ivl_78", 0 0, L_0x1fa1180;  1 drivers
v0x1f9b430_0 .net *"_ivl_8", 0 0, L_0x1f9e9e0;  1 drivers
v0x1f9b510_0 .net *"_ivl_80", 0 0, L_0x1fa1340;  1 drivers
v0x1f9b5f0_0 .net *"_ivl_82", 0 0, L_0x1fa13b0;  1 drivers
v0x1f9b6d0_0 .net *"_ivl_84", 0 0, L_0x1fa1620;  1 drivers
v0x1f9b7b0_0 .net *"_ivl_86", 0 0, L_0x1fa1690;  1 drivers
v0x1f9b890_0 .net *"_ivl_88", 0 0, L_0x1fa1910;  1 drivers
v0x1f9b970_0 .net *"_ivl_90", 0 0, L_0x1fa1a20;  1 drivers
v0x1f9ba50_0 .net *"_ivl_92", 0 0, L_0x1fa1c10;  1 drivers
v0x1f9bb30_0 .net *"_ivl_94", 0 0, L_0x1fa1c80;  1 drivers
v0x1f9bc10_0 .net *"_ivl_96", 0 0, L_0x1fa1f20;  1 drivers
v0x1f9bcf0_0 .net "a", 0 0, v0x1f95740_0;  alias, 1 drivers
v0x1f9bd90_0 .net "b", 0 0, v0x1f957e0_0;  alias, 1 drivers
v0x1f9be80_0 .net "c", 0 0, v0x1f95880_0;  alias, 1 drivers
v0x1f9bf70_0 .net "d", 0 0, v0x1f959c0_0;  alias, 1 drivers
v0x1f9c060_0 .net "out_pos", 0 0, L_0x1fa6680;  alias, 1 drivers
v0x1f9c120_0 .net "out_sop", 0 0, L_0x1fa1fe0;  alias, 1 drivers
L_0x1f9f830 .arith/sum 1, v0x1f95740_0, v0x1f957e0_0;
L_0x1fa2350 .arith/sum 1, L_0x1f9f830, v0x1f95880_0;
L_0x1fa2650 .arith/sum 1, L_0x1fa2350, v0x1f959c0_0;
L_0x1fa2d80 .arith/sum 1, L_0x1fa22e0, L_0x1fa2b60;
L_0x1fa2f30 .arith/sum 1, L_0x1fa2d80, v0x1f95880_0;
L_0x1fa3020 .arith/sum 1, L_0x1fa2f30, L_0x1fa2e20;
L_0x1fa3210 .arith/mult 1, L_0x1fa2650, L_0x1fa3020;
L_0x1fa3510 .arith/sum 1, L_0x1fa30c0, v0x1f957e0_0;
L_0x1fa36c0 .arith/sum 1, L_0x1fa3510, L_0x1fa35b0;
L_0x1fa3a40 .arith/sum 1, L_0x1fa36c0, L_0x1fa3760;
L_0x1fa3c50 .arith/mult 1, L_0x1fa3210, L_0x1fa3a40;
L_0x1fa3d40 .arith/sum 1, L_0x1fa3ae0, v0x1f957e0_0;
L_0x1fa40f0 .arith/sum 1, L_0x1fa3d40, L_0x1fa3de0;
L_0x1fa42a0 .arith/sum 1, L_0x1fa40f0, v0x1f959c0_0;
L_0x1fa4410 .arith/mult 1, L_0x1fa3c50, L_0x1fa42a0;
L_0x1fa4740 .arith/sum 1, L_0x1fa3ea0, L_0x1fa4190;
L_0x1fa4980 .arith/sum 1, L_0x1fa4740, L_0x1fa47e0;
L_0x1fa4b30 .arith/sum 1, L_0x1fa4980, v0x1f959c0_0;
L_0x1fa4cc0 .arith/mult 1, L_0x1fa4410, L_0x1fa4b30;
L_0x1fa5000 .arith/sum 1, v0x1f95740_0, L_0x1fa4a20;
L_0x1fa4c20 .arith/sum 1, L_0x1fa5000, L_0x1fa50a0;
L_0x1fa5530 .arith/sum 1, L_0x1fa4c20, L_0x1fa5210;
L_0x1fa57a0 .arith/mult 1, L_0x1fa4cc0, L_0x1fa5530;
L_0x1fa58e0 .arith/sum 1, v0x1f95740_0, v0x1f957e0_0;
L_0x1fa5a50 .arith/sum 1, L_0x1fa58e0, L_0x1fa55d0;
L_0x1fa5e20 .arith/sum 1, L_0x1fa5a50, L_0x1fa5af0;
L_0x1fa5980 .arith/mult 1, L_0x1fa57a0, L_0x1fa5e20;
L_0x1fa6150 .arith/sum 1, v0x1f95740_0, v0x1f957e0_0;
L_0x1fa62e0 .arith/sum 1, L_0x1fa6150, L_0x1fa5ec0;
L_0x1fa6490 .arith/sum 1, L_0x1fa62e0, v0x1f959c0_0;
L_0x1fa6680 .arith/mult 1, L_0x1fa5980, L_0x1fa6490;
S_0x1f9c2a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f3e250;
 .timescale -12 -12;
E_0x1f239f0 .event anyedge, v0x1f9d090_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f9d090_0;
    %nor/r;
    %assign/vec4 v0x1f9d090_0, 0;
    %wait E_0x1f239f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f94c10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f95ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f95b50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1f94c10;
T_4 ;
    %wait E_0x1f3ca30;
    %load/vec4 v0x1f95bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f95ab0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f94c10;
T_5 ;
    %wait E_0x1f3c8d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
    %wait E_0x1f3c8d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
    %wait E_0x1f3c8d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
    %wait E_0x1f3c8d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
    %wait E_0x1f3c8d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
    %wait E_0x1f3c8d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
    %wait E_0x1f3c8d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
    %wait E_0x1f3c8d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
    %wait E_0x1f3c8d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
    %wait E_0x1f3c8d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
    %wait E_0x1f3c8d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
    %wait E_0x1f3c8d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
    %wait E_0x1f3c8d0;
    %load/vec4 v0x1f95ab0_0;
    %store/vec4 v0x1f95b50_0, 0, 1;
    %fork t_1, S_0x1f94f40;
    %jmp t_0;
    .scope S_0x1f94f40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f95180_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1f95180_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f3c8d0;
    %load/vec4 v0x1f95180_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f95180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f95180_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1f94c10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f3ca30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f959c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f95880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f957e0_0, 0;
    %assign/vec4 v0x1f95740_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1f95ab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1f95b50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f3e250;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9cc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9d090_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f3e250;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f9cc30_0;
    %inv;
    %store/vec4 v0x1f9cc30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f3e250;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f95920_0, v0x1f9d200_0, v0x1f9ca50_0, v0x1f9caf0_0, v0x1f9cb90_0, v0x1f9ccd0_0, v0x1f9cf50_0, v0x1f9ceb0_0, v0x1f9ce10_0, v0x1f9cd70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f3e250;
T_9 ;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f3e250;
T_10 ;
    %wait E_0x1f3ca30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9cff0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9cff0_0, 4, 32;
    %load/vec4 v0x1f9d130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9cff0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9cff0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9cff0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f9cf50_0;
    %load/vec4 v0x1f9cf50_0;
    %load/vec4 v0x1f9ceb0_0;
    %xor;
    %load/vec4 v0x1f9cf50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9cff0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9cff0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1f9ce10_0;
    %load/vec4 v0x1f9ce10_0;
    %load/vec4 v0x1f9cd70_0;
    %xor;
    %load/vec4 v0x1f9ce10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9cff0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1f9cff0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9cff0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter6/response1/top_module.sv";
