{
  "Top": "sinus",
  "RtlTop": "sinus",
  "RtlPrefix": "",
  "RtlSubPrefix": "sinus_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcvu37p",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "start": {
      "index": "0",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "start_r",
          "name": "start_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "step": {
      "index": "1",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "step",
          "name": "step",
          "usage": "data",
          "direction": "in"
        }]
    },
    "signal_1": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "signal_1_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "signal_2": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "signal_2_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top sinus -name sinus"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sinus"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sinus",
    "Version": "1.0",
    "DisplayName": "Sinus",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sinus_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/sinus.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sinus_sin_table.vhd",
      "impl\/vhdl\/sinus.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sinus_sin_table.v",
      "impl\/verilog\/sinus_sin_table_rom.dat",
      "impl\/verilog\/sinus.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/sinus.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/louart\/Bureau\/these\/partie_pratique\/experience\/test_hls\/sinus\/vitis_hls\/sinus_step_start\/sinus\/solution1\/.debug\/sinus.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "signal_1_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "signal_1_V_",
      "portMap": {
        "signal_1_V_din": "WR_DATA",
        "signal_1_V_full_n": "FULL_N",
        "signal_1_V_write": "WR_EN"
      },
      "ports": [
        "signal_1_V_din",
        "signal_1_V_full_n",
        "signal_1_V_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "signal_1"
        }]
    },
    "signal_2_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "signal_2_V_",
      "portMap": {
        "signal_2_V_din": "WR_DATA",
        "signal_2_V_full_n": "FULL_N",
        "signal_2_V_write": "WR_EN"
      },
      "ports": [
        "signal_2_V_din",
        "signal_2_V_full_n",
        "signal_2_V_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "signal_2"
        }]
    },
    "start_r": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"start_r": "DATA"},
      "ports": ["start_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "start"
        }]
    },
    "step": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"step": "DATA"},
      "ports": ["step"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "step"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "start_r": {
      "dir": "in",
      "width": "1"
    },
    "step": {
      "dir": "in",
      "width": "1"
    },
    "signal_1_V_din": {
      "dir": "out",
      "width": "32"
    },
    "signal_1_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "signal_1_V_write": {
      "dir": "out",
      "width": "1"
    },
    "signal_2_V_din": {
      "dir": "out",
      "width": "32"
    },
    "signal_2_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "signal_2_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "sinus"},
    "Info": {"sinus": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"sinus": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.899"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "FF": "23",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "147",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-01-26 17:10:44 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
