// Seed: 3996447445
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  tri id_5 = -1'b0 <= id_2[-1'b0], id_6;
endmodule
module module_1 #(
    parameter \id_15 = 32'd28,
    parameter id_12  = 32'd6,
    parameter id_6   = 32'd97
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout tri1 id_13;
  inout wire _id_12;
  inout logic [7:0] id_11;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_8,
      id_4
  );
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input logic [7:0] id_7;
  input wire _id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_11[id_6] = -1'h0;
  wire _ \id_15 ;
  ;
  initial $clog2(99);
  ;
  wire id_16;
  wire [-1 'h0 : id_12] id_17;
  assign id_8  = id_2[1];
  assign id_13 = (\id_15 ) & id_7;
endmodule
