INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_fadd_32ns_32ns_32_4_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_fadd_32ns_32ns_32_4_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10s_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/ip/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.gen/sources_1/bd/accel/ipshared/5754/hdl/ip/matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.ip_user_files/bd/accel/ip/accel_matprod_0_3/sim/accel_matprod_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_matprod_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.ip_user_files/bd/accel/sim/accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.ip_user_files/bd/interconnect/ip/interconnect_xbar_0/sim/interconnect_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.ip_user_files/bd/interconnect/sim/interconnect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect
INFO: [VRFC 10-311] analyzing module interconnect_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_Q3JV7T
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_KAQ96X
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_V6GJ0P
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_IOJTWA
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_NFX9SQ
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_U8Y0M2
INFO: [VRFC 10-311] analyzing module s03_couplers_imp_XWCDI2
INFO: [VRFC 10-311] analyzing module s04_couplers_imp_8V7SWQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.ip_user_files/bd/interconnect/ip/interconnect_s00_data_fifo_0/sim/interconnect_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.ip_user_files/bd/interconnect/ip/interconnect_s01_data_fifo_0/sim/interconnect_s01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.ip_user_files/bd/interconnect/ip/interconnect_s02_data_fifo_0/sim/interconnect_s02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.ip_user_files/bd/interconnect/ip/interconnect_auto_us_df_0/sim/interconnect_auto_us_df_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_us_df_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.ip_user_files/bd/interconnect/ip/interconnect_s04_data_fifo_0/sim/interconnect_s04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_s04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.ip_user_files/bd/interconnect/ip/interconnect_auto_ds_0/sim/interconnect_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.ip_user_files/bd/interconnect/ip/interconnect_auto_pc_0/sim/interconnect_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interconnect_auto_pc_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
