#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb07e141520 .scope module, "top" "top" 2 1;
 .timescale 0 0;
v0x7fb07e159a90_0 .var "clk", 0 0;
v0x7fb07e159b50_0 .var "dir", 1 0;
v0x7fb07e159be0_0 .net "fx", 4 0, L_0x7fb07e15dbb0;  1 drivers
v0x7fb07e159cb0_0 .net "fy", 4 0, L_0x7fb07e161680;  1 drivers
v0x7fb07e159d80_0 .var "outputx", 4 0;
v0x7fb07e159e50_0 .var "outputy", 4 0;
v0x7fb07e159ee0_0 .var "steps", 1 0;
v0x7fb07e159f80_0 .var "x", 4 0;
v0x7fb07e15a050_0 .var "y", 4 0;
E_0x7fb07e138170 .event edge, v0x7fb07e158f00_0, v0x7fb07e154760_0;
E_0x7fb07e135980 .event negedge, v0x7fb07e1592b0_0;
S_0x7fb07e132540 .scope module, "d" "dir" 2 12, 3 1 0, S_0x7fb07e141520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "x";
    .port_info 1 /INPUT 5 "y";
    .port_info 2 /INPUT 2 "steps";
    .port_info 3 /INPUT 2 "dir";
    .port_info 4 /OUTPUT 5 "fx";
    .port_info 5 /OUTPUT 5 "fy";
    .port_info 6 /INPUT 1 "clk";
v0x7fb07e159170_0 .var "addx", 1 0;
v0x7fb07e159220_0 .var "addy", 1 0;
v0x7fb07e1592b0_0 .net "clk", 0 0, v0x7fb07e159a90_0;  1 drivers
v0x7fb07e159360_0 .net "dir", 1 0, v0x7fb07e159b50_0;  1 drivers
v0x7fb07e1593f0_0 .var "dirx", 0 0;
v0x7fb07e1595c0_0 .var "diry", 0 0;
v0x7fb07e159750_0 .net "fx", 4 0, L_0x7fb07e15dbb0;  alias, 1 drivers
v0x7fb07e1597e0_0 .net "fy", 4 0, L_0x7fb07e161680;  alias, 1 drivers
v0x7fb07e159870_0 .net "steps", 1 0, v0x7fb07e159ee0_0;  1 drivers
v0x7fb07e159900_0 .net "x", 4 0, v0x7fb07e159f80_0;  1 drivers
v0x7fb07e159990_0 .net "y", 4 0, v0x7fb07e15a050_0;  1 drivers
E_0x7fb07e135920 .event posedge, v0x7fb07e1592b0_0;
S_0x7fb07e13e730 .scope module, "Fx" "five_bit" 3 21, 4 1 0, S_0x7fb07e132540;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "x";
    .port_info 1 /INPUT 2 "y";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 5 "sum";
v0x7fb07e154430_0 .var "buffer", 0 0;
v0x7fb07e1544c0_0 .net "carry_in", 0 0, v0x7fb07e1593f0_0;  1 drivers
v0x7fb07e154550_0 .net "carry_out", 0 0, L_0x7fb07e15d820;  1 drivers
v0x7fb07e154600_0 .net "intermediate_carry", 3 0, L_0x7fb07e15cf90;  1 drivers
v0x7fb07e154690_0 .net "opcode", 0 0, v0x7fb07e1593f0_0;  alias, 1 drivers
v0x7fb07e154760_0 .net "sum", 4 0, L_0x7fb07e15dbb0;  alias, 1 drivers
v0x7fb07e1547f0_0 .net "x", 4 0, v0x7fb07e159f80_0;  alias, 1 drivers
v0x7fb07e1548a0_0 .net "y", 1 0, v0x7fb07e159170_0;  1 drivers
L_0x7fb07e15a9f0 .part v0x7fb07e159f80_0, 0, 1;
L_0x7fb07e15ab10 .part v0x7fb07e159170_0, 0, 1;
L_0x7fb07e15b5c0 .part v0x7fb07e159f80_0, 1, 1;
L_0x7fb07e15b760 .part v0x7fb07e159170_0, 1, 1;
L_0x7fb07e15b880 .part L_0x7fb07e15cf90, 0, 1;
L_0x7fb07e15c1f0 .part v0x7fb07e159f80_0, 2, 1;
L_0x7fb07e15c310 .part L_0x7fb07e15cf90, 1, 1;
L_0x7fb07e15cd00 .part v0x7fb07e159f80_0, 3, 1;
L_0x7fb07e15ce20 .part L_0x7fb07e15cf90, 2, 1;
L_0x7fb07e15cf90 .concat8 [ 1 1 1 1], L_0x7fb07e15a900, L_0x7fb07e15b4f0, L_0x7fb07e15c100, L_0x7fb07e15cc30;
L_0x7fb07e15d910 .part v0x7fb07e159f80_0, 4, 1;
L_0x7fb07e15da90 .part L_0x7fb07e15cf90, 3, 1;
LS_0x7fb07e15dbb0_0_0 .concat8 [ 1 1 1 1], L_0x7fb07e15a320, L_0x7fb07e15ad70, L_0x7fb07e15bb00, L_0x7fb07e15c570;
LS_0x7fb07e15dbb0_0_4 .concat8 [ 1 0 0 0], L_0x7fb07e15d1d0;
L_0x7fb07e15dbb0 .concat8 [ 4 1 0 0], LS_0x7fb07e15dbb0_0_0, LS_0x7fb07e15dbb0_0_4;
S_0x7fb07e135200 .scope module, "FA0" "one_bit" 4 17, 5 1 0, S_0x7fb07e13e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fb07e15a160 .functor XOR 1, L_0x7fb07e15ab10, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15a210 .functor XOR 1, L_0x7fb07e15a9f0, L_0x7fb07e15a160, C4<0>, C4<0>;
L_0x7fb07e15a320 .functor XOR 1, v0x7fb07e1593f0_0, L_0x7fb07e15a210, C4<0>, C4<0>;
L_0x7fb07e15a3f0 .functor XOR 1, L_0x7fb07e15ab10, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15a4e0 .functor AND 1, L_0x7fb07e15a9f0, L_0x7fb07e15a3f0, C4<1>, C4<1>;
L_0x7fb07e15a5d0 .functor XOR 1, L_0x7fb07e15ab10, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15a660 .functor AND 1, L_0x7fb07e15a5d0, v0x7fb07e1593f0_0, C4<1>, C4<1>;
L_0x7fb07e15a750 .functor OR 1, L_0x7fb07e15a4e0, L_0x7fb07e15a660, C4<0>, C4<0>;
L_0x7fb07e15a840 .functor AND 1, L_0x7fb07e15a9f0, v0x7fb07e1593f0_0, C4<1>, C4<1>;
L_0x7fb07e15a900 .functor OR 1, L_0x7fb07e15a750, L_0x7fb07e15a840, C4<0>, C4<0>;
v0x7fb07e138400_0 .net *"_ivl_0", 0 0, L_0x7fb07e15a160;  1 drivers
v0x7fb07e1507c0_0 .net *"_ivl_10", 0 0, L_0x7fb07e15a5d0;  1 drivers
v0x7fb07e150860_0 .net *"_ivl_12", 0 0, L_0x7fb07e15a660;  1 drivers
v0x7fb07e150910_0 .net *"_ivl_14", 0 0, L_0x7fb07e15a750;  1 drivers
v0x7fb07e1509c0_0 .net *"_ivl_16", 0 0, L_0x7fb07e15a840;  1 drivers
v0x7fb07e150ab0_0 .net *"_ivl_2", 0 0, L_0x7fb07e15a210;  1 drivers
v0x7fb07e150b60_0 .net *"_ivl_6", 0 0, L_0x7fb07e15a3f0;  1 drivers
v0x7fb07e150c10_0 .net *"_ivl_8", 0 0, L_0x7fb07e15a4e0;  1 drivers
v0x7fb07e150cc0_0 .net "a", 0 0, L_0x7fb07e15a9f0;  1 drivers
v0x7fb07e150dd0_0 .net "b", 0 0, L_0x7fb07e15ab10;  1 drivers
v0x7fb07e150e60_0 .net "carry", 0 0, L_0x7fb07e15a900;  1 drivers
v0x7fb07e150f00_0 .net "cin", 0 0, v0x7fb07e1593f0_0;  alias, 1 drivers
v0x7fb07e150fa0_0 .net "op", 0 0, v0x7fb07e1593f0_0;  alias, 1 drivers
v0x7fb07e151050_0 .net "sum", 0 0, L_0x7fb07e15a320;  1 drivers
S_0x7fb07e151130 .scope module, "FA1" "one_bit" 4 18, 5 1 0, S_0x7fb07e13e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fb07e15ac30 .functor XOR 1, L_0x7fb07e15b760, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15aca0 .functor XOR 1, L_0x7fb07e15b5c0, L_0x7fb07e15ac30, C4<0>, C4<0>;
L_0x7fb07e15ad70 .functor XOR 1, L_0x7fb07e15b880, L_0x7fb07e15aca0, C4<0>, C4<0>;
L_0x7fb07e15ae60 .functor XOR 1, L_0x7fb07e15b760, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e1594c0 .functor AND 1, L_0x7fb07e15b5c0, L_0x7fb07e15ae60, C4<1>, C4<1>;
L_0x7fb07e15b180 .functor XOR 1, L_0x7fb07e15b760, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15b1f0 .functor AND 1, L_0x7fb07e15b180, L_0x7fb07e15b880, C4<1>, C4<1>;
L_0x7fb07e15b340 .functor OR 1, L_0x7fb07e1594c0, L_0x7fb07e15b1f0, C4<0>, C4<0>;
L_0x7fb07e15b430 .functor AND 1, L_0x7fb07e15b5c0, L_0x7fb07e15b880, C4<1>, C4<1>;
L_0x7fb07e15b4f0 .functor OR 1, L_0x7fb07e15b340, L_0x7fb07e15b430, C4<0>, C4<0>;
v0x7fb07e151390_0 .net *"_ivl_0", 0 0, L_0x7fb07e15ac30;  1 drivers
v0x7fb07e151440_0 .net *"_ivl_10", 0 0, L_0x7fb07e15b180;  1 drivers
v0x7fb07e1514f0_0 .net *"_ivl_12", 0 0, L_0x7fb07e15b1f0;  1 drivers
v0x7fb07e1515b0_0 .net *"_ivl_14", 0 0, L_0x7fb07e15b340;  1 drivers
v0x7fb07e151660_0 .net *"_ivl_16", 0 0, L_0x7fb07e15b430;  1 drivers
v0x7fb07e151750_0 .net *"_ivl_2", 0 0, L_0x7fb07e15aca0;  1 drivers
v0x7fb07e151800_0 .net *"_ivl_6", 0 0, L_0x7fb07e15ae60;  1 drivers
v0x7fb07e1518b0_0 .net *"_ivl_8", 0 0, L_0x7fb07e1594c0;  1 drivers
v0x7fb07e151960_0 .net "a", 0 0, L_0x7fb07e15b5c0;  1 drivers
v0x7fb07e151a70_0 .net "b", 0 0, L_0x7fb07e15b760;  1 drivers
v0x7fb07e151b00_0 .net "carry", 0 0, L_0x7fb07e15b4f0;  1 drivers
v0x7fb07e151ba0_0 .net "cin", 0 0, L_0x7fb07e15b880;  1 drivers
v0x7fb07e151c40_0 .net "op", 0 0, v0x7fb07e1593f0_0;  alias, 1 drivers
v0x7fb07e151cd0_0 .net "sum", 0 0, L_0x7fb07e15ad70;  1 drivers
S_0x7fb07e151e00 .scope module, "FA2" "one_bit" 4 19, 5 1 0, S_0x7fb07e13e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fb07e15b9a0 .functor XOR 1, v0x7fb07e154430_0, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15ba90 .functor XOR 1, L_0x7fb07e15c1f0, L_0x7fb07e15b9a0, C4<0>, C4<0>;
L_0x7fb07e15bb00 .functor XOR 1, L_0x7fb07e15c310, L_0x7fb07e15ba90, C4<0>, C4<0>;
L_0x7fb07e15bbb0 .functor XOR 1, v0x7fb07e154430_0, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15bc60 .functor AND 1, L_0x7fb07e15c1f0, L_0x7fb07e15bbb0, C4<1>, C4<1>;
L_0x7fb07e15bd90 .functor XOR 1, v0x7fb07e154430_0, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15be20 .functor AND 1, L_0x7fb07e15bd90, L_0x7fb07e15c310, C4<1>, C4<1>;
L_0x7fb07e15bf50 .functor OR 1, L_0x7fb07e15bc60, L_0x7fb07e15be20, C4<0>, C4<0>;
L_0x7fb07e15c040 .functor AND 1, L_0x7fb07e15c1f0, L_0x7fb07e15c310, C4<1>, C4<1>;
L_0x7fb07e15c100 .functor OR 1, L_0x7fb07e15bf50, L_0x7fb07e15c040, C4<0>, C4<0>;
v0x7fb07e152050_0 .net *"_ivl_0", 0 0, L_0x7fb07e15b9a0;  1 drivers
v0x7fb07e152100_0 .net *"_ivl_10", 0 0, L_0x7fb07e15bd90;  1 drivers
v0x7fb07e1521b0_0 .net *"_ivl_12", 0 0, L_0x7fb07e15be20;  1 drivers
v0x7fb07e152270_0 .net *"_ivl_14", 0 0, L_0x7fb07e15bf50;  1 drivers
v0x7fb07e152320_0 .net *"_ivl_16", 0 0, L_0x7fb07e15c040;  1 drivers
v0x7fb07e152410_0 .net *"_ivl_2", 0 0, L_0x7fb07e15ba90;  1 drivers
v0x7fb07e1524c0_0 .net *"_ivl_6", 0 0, L_0x7fb07e15bbb0;  1 drivers
v0x7fb07e152570_0 .net *"_ivl_8", 0 0, L_0x7fb07e15bc60;  1 drivers
v0x7fb07e152620_0 .net "a", 0 0, L_0x7fb07e15c1f0;  1 drivers
v0x7fb07e152730_0 .net "b", 0 0, v0x7fb07e154430_0;  1 drivers
v0x7fb07e1527c0_0 .net "carry", 0 0, L_0x7fb07e15c100;  1 drivers
v0x7fb07e152860_0 .net "cin", 0 0, L_0x7fb07e15c310;  1 drivers
v0x7fb07e152900_0 .net "op", 0 0, v0x7fb07e1593f0_0;  alias, 1 drivers
v0x7fb07e152990_0 .net "sum", 0 0, L_0x7fb07e15bb00;  1 drivers
S_0x7fb07e152ac0 .scope module, "FA3" "one_bit" 4 20, 5 1 0, S_0x7fb07e13e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fb07e15c430 .functor XOR 1, v0x7fb07e154430_0, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15c4a0 .functor XOR 1, L_0x7fb07e15cd00, L_0x7fb07e15c430, C4<0>, C4<0>;
L_0x7fb07e15c570 .functor XOR 1, L_0x7fb07e15ce20, L_0x7fb07e15c4a0, C4<0>, C4<0>;
L_0x7fb07e15c660 .functor XOR 1, v0x7fb07e154430_0, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15c7f0 .functor AND 1, L_0x7fb07e15cd00, L_0x7fb07e15c660, C4<1>, C4<1>;
L_0x7fb07e15c8a0 .functor XOR 1, v0x7fb07e154430_0, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15c910 .functor AND 1, L_0x7fb07e15c8a0, L_0x7fb07e15ce20, C4<1>, C4<1>;
L_0x7fb07e15ca80 .functor OR 1, L_0x7fb07e15c7f0, L_0x7fb07e15c910, C4<0>, C4<0>;
L_0x7fb07e15cb70 .functor AND 1, L_0x7fb07e15cd00, L_0x7fb07e15ce20, C4<1>, C4<1>;
L_0x7fb07e15cc30 .functor OR 1, L_0x7fb07e15ca80, L_0x7fb07e15cb70, C4<0>, C4<0>;
v0x7fb07e152d10_0 .net *"_ivl_0", 0 0, L_0x7fb07e15c430;  1 drivers
v0x7fb07e152da0_0 .net *"_ivl_10", 0 0, L_0x7fb07e15c8a0;  1 drivers
v0x7fb07e152e40_0 .net *"_ivl_12", 0 0, L_0x7fb07e15c910;  1 drivers
v0x7fb07e152f00_0 .net *"_ivl_14", 0 0, L_0x7fb07e15ca80;  1 drivers
v0x7fb07e152fb0_0 .net *"_ivl_16", 0 0, L_0x7fb07e15cb70;  1 drivers
v0x7fb07e1530a0_0 .net *"_ivl_2", 0 0, L_0x7fb07e15c4a0;  1 drivers
v0x7fb07e153150_0 .net *"_ivl_6", 0 0, L_0x7fb07e15c660;  1 drivers
v0x7fb07e153200_0 .net *"_ivl_8", 0 0, L_0x7fb07e15c7f0;  1 drivers
v0x7fb07e1532b0_0 .net "a", 0 0, L_0x7fb07e15cd00;  1 drivers
v0x7fb07e1533c0_0 .net "b", 0 0, v0x7fb07e154430_0;  alias, 1 drivers
v0x7fb07e153470_0 .net "carry", 0 0, L_0x7fb07e15cc30;  1 drivers
v0x7fb07e153500_0 .net "cin", 0 0, L_0x7fb07e15ce20;  1 drivers
v0x7fb07e153590_0 .net "op", 0 0, v0x7fb07e1593f0_0;  alias, 1 drivers
v0x7fb07e1536a0_0 .net "sum", 0 0, L_0x7fb07e15c570;  1 drivers
S_0x7fb07e153790 .scope module, "FA4" "one_bit" 4 21, 5 1 0, S_0x7fb07e13e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fb07e15d0b0 .functor XOR 1, v0x7fb07e154430_0, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15d120 .functor XOR 1, L_0x7fb07e15d910, L_0x7fb07e15d0b0, C4<0>, C4<0>;
L_0x7fb07e15d1d0 .functor XOR 1, L_0x7fb07e15da90, L_0x7fb07e15d120, C4<0>, C4<0>;
L_0x7fb07e15d2a0 .functor XOR 1, v0x7fb07e154430_0, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15d350 .functor AND 1, L_0x7fb07e15d910, L_0x7fb07e15d2a0, C4<1>, C4<1>;
L_0x7fb07e15d4b0 .functor XOR 1, v0x7fb07e154430_0, v0x7fb07e1593f0_0, C4<0>, C4<0>;
L_0x7fb07e15d520 .functor AND 1, L_0x7fb07e15d4b0, L_0x7fb07e15da90, C4<1>, C4<1>;
L_0x7fb07e15d670 .functor OR 1, L_0x7fb07e15d350, L_0x7fb07e15d520, C4<0>, C4<0>;
L_0x7fb07e15d760 .functor AND 1, L_0x7fb07e15d910, L_0x7fb07e15da90, C4<1>, C4<1>;
L_0x7fb07e15d820 .functor OR 1, L_0x7fb07e15d670, L_0x7fb07e15d760, C4<0>, C4<0>;
v0x7fb07e1539e0_0 .net *"_ivl_0", 0 0, L_0x7fb07e15d0b0;  1 drivers
v0x7fb07e153aa0_0 .net *"_ivl_10", 0 0, L_0x7fb07e15d4b0;  1 drivers
v0x7fb07e153b40_0 .net *"_ivl_12", 0 0, L_0x7fb07e15d520;  1 drivers
v0x7fb07e153bf0_0 .net *"_ivl_14", 0 0, L_0x7fb07e15d670;  1 drivers
v0x7fb07e153ca0_0 .net *"_ivl_16", 0 0, L_0x7fb07e15d760;  1 drivers
v0x7fb07e153d90_0 .net *"_ivl_2", 0 0, L_0x7fb07e15d120;  1 drivers
v0x7fb07e153e40_0 .net *"_ivl_6", 0 0, L_0x7fb07e15d2a0;  1 drivers
v0x7fb07e153ef0_0 .net *"_ivl_8", 0 0, L_0x7fb07e15d350;  1 drivers
v0x7fb07e153fa0_0 .net "a", 0 0, L_0x7fb07e15d910;  1 drivers
v0x7fb07e1540b0_0 .net "b", 0 0, v0x7fb07e154430_0;  alias, 1 drivers
v0x7fb07e154140_0 .net "carry", 0 0, L_0x7fb07e15d820;  alias, 1 drivers
v0x7fb07e1541d0_0 .net "cin", 0 0, L_0x7fb07e15da90;  1 drivers
v0x7fb07e154270_0 .net "op", 0 0, v0x7fb07e1593f0_0;  alias, 1 drivers
v0x7fb07e154300_0 .net "sum", 0 0, L_0x7fb07e15d1d0;  1 drivers
S_0x7fb07e1549d0 .scope module, "Fy" "five_bit" 3 22, 4 1 0, S_0x7fb07e132540;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "x";
    .port_info 1 /INPUT 2 "y";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 5 "sum";
v0x7fb07e158bd0_0 .var "buffer", 0 0;
v0x7fb07e158c60_0 .net "carry_in", 0 0, v0x7fb07e1595c0_0;  1 drivers
v0x7fb07e158cf0_0 .net "carry_out", 0 0, L_0x7fb07e1612f0;  1 drivers
v0x7fb07e158da0_0 .net "intermediate_carry", 3 0, L_0x7fb07e160a60;  1 drivers
v0x7fb07e158e30_0 .net "opcode", 0 0, v0x7fb07e1595c0_0;  alias, 1 drivers
v0x7fb07e158f00_0 .net "sum", 4 0, L_0x7fb07e161680;  alias, 1 drivers
v0x7fb07e158f90_0 .net "x", 4 0, v0x7fb07e15a050_0;  alias, 1 drivers
v0x7fb07e159040_0 .net "y", 1 0, v0x7fb07e159220_0;  1 drivers
L_0x7fb07e15e4c0 .part v0x7fb07e15a050_0, 0, 1;
L_0x7fb07e15e5e0 .part v0x7fb07e159220_0, 0, 1;
L_0x7fb07e15f090 .part v0x7fb07e15a050_0, 1, 1;
L_0x7fb07e15f230 .part v0x7fb07e159220_0, 1, 1;
L_0x7fb07e15f350 .part L_0x7fb07e160a60, 0, 1;
L_0x7fb07e15fcc0 .part v0x7fb07e15a050_0, 2, 1;
L_0x7fb07e15fde0 .part L_0x7fb07e160a60, 1, 1;
L_0x7fb07e1607d0 .part v0x7fb07e15a050_0, 3, 1;
L_0x7fb07e1608f0 .part L_0x7fb07e160a60, 2, 1;
L_0x7fb07e160a60 .concat8 [ 1 1 1 1], L_0x7fb07e15e3f0, L_0x7fb07e15efc0, L_0x7fb07e15fbd0, L_0x7fb07e160700;
L_0x7fb07e1613e0 .part v0x7fb07e15a050_0, 4, 1;
L_0x7fb07e161560 .part L_0x7fb07e160a60, 3, 1;
LS_0x7fb07e161680_0_0 .concat8 [ 1 1 1 1], L_0x7fb07e15de20, L_0x7fb07e15e840, L_0x7fb07e15f5d0, L_0x7fb07e160040;
LS_0x7fb07e161680_0_4 .concat8 [ 1 0 0 0], L_0x7fb07e160ca0;
L_0x7fb07e161680 .concat8 [ 4 1 0 0], LS_0x7fb07e161680_0_0, LS_0x7fb07e161680_0_4;
S_0x7fb07e154c10 .scope module, "FA0" "one_bit" 4 17, 5 1 0, S_0x7fb07e1549d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fb07e15dd40 .functor XOR 1, L_0x7fb07e15e5e0, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e15ddb0 .functor XOR 1, L_0x7fb07e15e4c0, L_0x7fb07e15dd40, C4<0>, C4<0>;
L_0x7fb07e15de20 .functor XOR 1, v0x7fb07e1595c0_0, L_0x7fb07e15ddb0, C4<0>, C4<0>;
L_0x7fb07e15ded0 .functor XOR 1, L_0x7fb07e15e5e0, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e15df80 .functor AND 1, L_0x7fb07e15e4c0, L_0x7fb07e15ded0, C4<1>, C4<1>;
L_0x7fb07e15e0a0 .functor XOR 1, L_0x7fb07e15e5e0, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e15e110 .functor AND 1, L_0x7fb07e15e0a0, v0x7fb07e1595c0_0, C4<1>, C4<1>;
L_0x7fb07e15e220 .functor OR 1, L_0x7fb07e15df80, L_0x7fb07e15e110, C4<0>, C4<0>;
L_0x7fb07e15e330 .functor AND 1, L_0x7fb07e15e4c0, v0x7fb07e1595c0_0, C4<1>, C4<1>;
L_0x7fb07e15e3f0 .functor OR 1, L_0x7fb07e15e220, L_0x7fb07e15e330, C4<0>, C4<0>;
v0x7fb07e154e90_0 .net *"_ivl_0", 0 0, L_0x7fb07e15dd40;  1 drivers
v0x7fb07e154f40_0 .net *"_ivl_10", 0 0, L_0x7fb07e15e0a0;  1 drivers
v0x7fb07e154ff0_0 .net *"_ivl_12", 0 0, L_0x7fb07e15e110;  1 drivers
v0x7fb07e1550b0_0 .net *"_ivl_14", 0 0, L_0x7fb07e15e220;  1 drivers
v0x7fb07e155160_0 .net *"_ivl_16", 0 0, L_0x7fb07e15e330;  1 drivers
v0x7fb07e155250_0 .net *"_ivl_2", 0 0, L_0x7fb07e15ddb0;  1 drivers
v0x7fb07e155300_0 .net *"_ivl_6", 0 0, L_0x7fb07e15ded0;  1 drivers
v0x7fb07e1553b0_0 .net *"_ivl_8", 0 0, L_0x7fb07e15df80;  1 drivers
v0x7fb07e155460_0 .net "a", 0 0, L_0x7fb07e15e4c0;  1 drivers
v0x7fb07e155570_0 .net "b", 0 0, L_0x7fb07e15e5e0;  1 drivers
v0x7fb07e155600_0 .net "carry", 0 0, L_0x7fb07e15e3f0;  1 drivers
v0x7fb07e1556a0_0 .net "cin", 0 0, v0x7fb07e1595c0_0;  alias, 1 drivers
v0x7fb07e155740_0 .net "op", 0 0, v0x7fb07e1595c0_0;  alias, 1 drivers
v0x7fb07e1557f0_0 .net "sum", 0 0, L_0x7fb07e15de20;  1 drivers
S_0x7fb07e1558d0 .scope module, "FA1" "one_bit" 4 18, 5 1 0, S_0x7fb07e1549d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fb07e15e700 .functor XOR 1, L_0x7fb07e15f230, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e15e770 .functor XOR 1, L_0x7fb07e15f090, L_0x7fb07e15e700, C4<0>, C4<0>;
L_0x7fb07e15e840 .functor XOR 1, L_0x7fb07e15f350, L_0x7fb07e15e770, C4<0>, C4<0>;
L_0x7fb07e15e930 .functor XOR 1, L_0x7fb07e15f230, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e159650 .functor AND 1, L_0x7fb07e15f090, L_0x7fb07e15e930, C4<1>, C4<1>;
L_0x7fb07e15ec50 .functor XOR 1, L_0x7fb07e15f230, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e15ecc0 .functor AND 1, L_0x7fb07e15ec50, L_0x7fb07e15f350, C4<1>, C4<1>;
L_0x7fb07e15ee10 .functor OR 1, L_0x7fb07e159650, L_0x7fb07e15ecc0, C4<0>, C4<0>;
L_0x7fb07e15ef00 .functor AND 1, L_0x7fb07e15f090, L_0x7fb07e15f350, C4<1>, C4<1>;
L_0x7fb07e15efc0 .functor OR 1, L_0x7fb07e15ee10, L_0x7fb07e15ef00, C4<0>, C4<0>;
v0x7fb07e155b30_0 .net *"_ivl_0", 0 0, L_0x7fb07e15e700;  1 drivers
v0x7fb07e155be0_0 .net *"_ivl_10", 0 0, L_0x7fb07e15ec50;  1 drivers
v0x7fb07e155c90_0 .net *"_ivl_12", 0 0, L_0x7fb07e15ecc0;  1 drivers
v0x7fb07e155d50_0 .net *"_ivl_14", 0 0, L_0x7fb07e15ee10;  1 drivers
v0x7fb07e155e00_0 .net *"_ivl_16", 0 0, L_0x7fb07e15ef00;  1 drivers
v0x7fb07e155ef0_0 .net *"_ivl_2", 0 0, L_0x7fb07e15e770;  1 drivers
v0x7fb07e155fa0_0 .net *"_ivl_6", 0 0, L_0x7fb07e15e930;  1 drivers
v0x7fb07e156050_0 .net *"_ivl_8", 0 0, L_0x7fb07e159650;  1 drivers
v0x7fb07e156100_0 .net "a", 0 0, L_0x7fb07e15f090;  1 drivers
v0x7fb07e156210_0 .net "b", 0 0, L_0x7fb07e15f230;  1 drivers
v0x7fb07e1562a0_0 .net "carry", 0 0, L_0x7fb07e15efc0;  1 drivers
v0x7fb07e156340_0 .net "cin", 0 0, L_0x7fb07e15f350;  1 drivers
v0x7fb07e1563e0_0 .net "op", 0 0, v0x7fb07e1595c0_0;  alias, 1 drivers
v0x7fb07e156470_0 .net "sum", 0 0, L_0x7fb07e15e840;  1 drivers
S_0x7fb07e1565a0 .scope module, "FA2" "one_bit" 4 19, 5 1 0, S_0x7fb07e1549d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fb07e15f470 .functor XOR 1, v0x7fb07e158bd0_0, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e15f560 .functor XOR 1, L_0x7fb07e15fcc0, L_0x7fb07e15f470, C4<0>, C4<0>;
L_0x7fb07e15f5d0 .functor XOR 1, L_0x7fb07e15fde0, L_0x7fb07e15f560, C4<0>, C4<0>;
L_0x7fb07e15f680 .functor XOR 1, v0x7fb07e158bd0_0, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e15f730 .functor AND 1, L_0x7fb07e15fcc0, L_0x7fb07e15f680, C4<1>, C4<1>;
L_0x7fb07e15f860 .functor XOR 1, v0x7fb07e158bd0_0, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e15f8f0 .functor AND 1, L_0x7fb07e15f860, L_0x7fb07e15fde0, C4<1>, C4<1>;
L_0x7fb07e15fa20 .functor OR 1, L_0x7fb07e15f730, L_0x7fb07e15f8f0, C4<0>, C4<0>;
L_0x7fb07e15fb10 .functor AND 1, L_0x7fb07e15fcc0, L_0x7fb07e15fde0, C4<1>, C4<1>;
L_0x7fb07e15fbd0 .functor OR 1, L_0x7fb07e15fa20, L_0x7fb07e15fb10, C4<0>, C4<0>;
v0x7fb07e1567f0_0 .net *"_ivl_0", 0 0, L_0x7fb07e15f470;  1 drivers
v0x7fb07e1568a0_0 .net *"_ivl_10", 0 0, L_0x7fb07e15f860;  1 drivers
v0x7fb07e156950_0 .net *"_ivl_12", 0 0, L_0x7fb07e15f8f0;  1 drivers
v0x7fb07e156a10_0 .net *"_ivl_14", 0 0, L_0x7fb07e15fa20;  1 drivers
v0x7fb07e156ac0_0 .net *"_ivl_16", 0 0, L_0x7fb07e15fb10;  1 drivers
v0x7fb07e156bb0_0 .net *"_ivl_2", 0 0, L_0x7fb07e15f560;  1 drivers
v0x7fb07e156c60_0 .net *"_ivl_6", 0 0, L_0x7fb07e15f680;  1 drivers
v0x7fb07e156d10_0 .net *"_ivl_8", 0 0, L_0x7fb07e15f730;  1 drivers
v0x7fb07e156dc0_0 .net "a", 0 0, L_0x7fb07e15fcc0;  1 drivers
v0x7fb07e156ed0_0 .net "b", 0 0, v0x7fb07e158bd0_0;  1 drivers
v0x7fb07e156f60_0 .net "carry", 0 0, L_0x7fb07e15fbd0;  1 drivers
v0x7fb07e157000_0 .net "cin", 0 0, L_0x7fb07e15fde0;  1 drivers
v0x7fb07e1570a0_0 .net "op", 0 0, v0x7fb07e1595c0_0;  alias, 1 drivers
v0x7fb07e157130_0 .net "sum", 0 0, L_0x7fb07e15f5d0;  1 drivers
S_0x7fb07e157260 .scope module, "FA3" "one_bit" 4 20, 5 1 0, S_0x7fb07e1549d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fb07e15ff00 .functor XOR 1, v0x7fb07e158bd0_0, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e15ff70 .functor XOR 1, L_0x7fb07e1607d0, L_0x7fb07e15ff00, C4<0>, C4<0>;
L_0x7fb07e160040 .functor XOR 1, L_0x7fb07e1608f0, L_0x7fb07e15ff70, C4<0>, C4<0>;
L_0x7fb07e160130 .functor XOR 1, v0x7fb07e158bd0_0, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e1602c0 .functor AND 1, L_0x7fb07e1607d0, L_0x7fb07e160130, C4<1>, C4<1>;
L_0x7fb07e160370 .functor XOR 1, v0x7fb07e158bd0_0, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e1603e0 .functor AND 1, L_0x7fb07e160370, L_0x7fb07e1608f0, C4<1>, C4<1>;
L_0x7fb07e160550 .functor OR 1, L_0x7fb07e1602c0, L_0x7fb07e1603e0, C4<0>, C4<0>;
L_0x7fb07e160640 .functor AND 1, L_0x7fb07e1607d0, L_0x7fb07e1608f0, C4<1>, C4<1>;
L_0x7fb07e160700 .functor OR 1, L_0x7fb07e160550, L_0x7fb07e160640, C4<0>, C4<0>;
v0x7fb07e1574b0_0 .net *"_ivl_0", 0 0, L_0x7fb07e15ff00;  1 drivers
v0x7fb07e157540_0 .net *"_ivl_10", 0 0, L_0x7fb07e160370;  1 drivers
v0x7fb07e1575e0_0 .net *"_ivl_12", 0 0, L_0x7fb07e1603e0;  1 drivers
v0x7fb07e1576a0_0 .net *"_ivl_14", 0 0, L_0x7fb07e160550;  1 drivers
v0x7fb07e157750_0 .net *"_ivl_16", 0 0, L_0x7fb07e160640;  1 drivers
v0x7fb07e157840_0 .net *"_ivl_2", 0 0, L_0x7fb07e15ff70;  1 drivers
v0x7fb07e1578f0_0 .net *"_ivl_6", 0 0, L_0x7fb07e160130;  1 drivers
v0x7fb07e1579a0_0 .net *"_ivl_8", 0 0, L_0x7fb07e1602c0;  1 drivers
v0x7fb07e157a50_0 .net "a", 0 0, L_0x7fb07e1607d0;  1 drivers
v0x7fb07e157b60_0 .net "b", 0 0, v0x7fb07e158bd0_0;  alias, 1 drivers
v0x7fb07e157c10_0 .net "carry", 0 0, L_0x7fb07e160700;  1 drivers
v0x7fb07e157ca0_0 .net "cin", 0 0, L_0x7fb07e1608f0;  1 drivers
v0x7fb07e157d30_0 .net "op", 0 0, v0x7fb07e1595c0_0;  alias, 1 drivers
v0x7fb07e157e40_0 .net "sum", 0 0, L_0x7fb07e160040;  1 drivers
S_0x7fb07e157f30 .scope module, "FA4" "one_bit" 4 21, 5 1 0, S_0x7fb07e1549d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fb07e160b80 .functor XOR 1, v0x7fb07e158bd0_0, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e160bf0 .functor XOR 1, L_0x7fb07e1613e0, L_0x7fb07e160b80, C4<0>, C4<0>;
L_0x7fb07e160ca0 .functor XOR 1, L_0x7fb07e161560, L_0x7fb07e160bf0, C4<0>, C4<0>;
L_0x7fb07e160d70 .functor XOR 1, v0x7fb07e158bd0_0, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e160e20 .functor AND 1, L_0x7fb07e1613e0, L_0x7fb07e160d70, C4<1>, C4<1>;
L_0x7fb07e160f80 .functor XOR 1, v0x7fb07e158bd0_0, v0x7fb07e1595c0_0, C4<0>, C4<0>;
L_0x7fb07e160ff0 .functor AND 1, L_0x7fb07e160f80, L_0x7fb07e161560, C4<1>, C4<1>;
L_0x7fb07e161140 .functor OR 1, L_0x7fb07e160e20, L_0x7fb07e160ff0, C4<0>, C4<0>;
L_0x7fb07e161230 .functor AND 1, L_0x7fb07e1613e0, L_0x7fb07e161560, C4<1>, C4<1>;
L_0x7fb07e1612f0 .functor OR 1, L_0x7fb07e161140, L_0x7fb07e161230, C4<0>, C4<0>;
v0x7fb07e158180_0 .net *"_ivl_0", 0 0, L_0x7fb07e160b80;  1 drivers
v0x7fb07e158240_0 .net *"_ivl_10", 0 0, L_0x7fb07e160f80;  1 drivers
v0x7fb07e1582e0_0 .net *"_ivl_12", 0 0, L_0x7fb07e160ff0;  1 drivers
v0x7fb07e158390_0 .net *"_ivl_14", 0 0, L_0x7fb07e161140;  1 drivers
v0x7fb07e158440_0 .net *"_ivl_16", 0 0, L_0x7fb07e161230;  1 drivers
v0x7fb07e158530_0 .net *"_ivl_2", 0 0, L_0x7fb07e160bf0;  1 drivers
v0x7fb07e1585e0_0 .net *"_ivl_6", 0 0, L_0x7fb07e160d70;  1 drivers
v0x7fb07e158690_0 .net *"_ivl_8", 0 0, L_0x7fb07e160e20;  1 drivers
v0x7fb07e158740_0 .net "a", 0 0, L_0x7fb07e1613e0;  1 drivers
v0x7fb07e158850_0 .net "b", 0 0, v0x7fb07e158bd0_0;  alias, 1 drivers
v0x7fb07e1588e0_0 .net "carry", 0 0, L_0x7fb07e1612f0;  alias, 1 drivers
v0x7fb07e158970_0 .net "cin", 0 0, L_0x7fb07e161560;  1 drivers
v0x7fb07e158a10_0 .net "op", 0 0, v0x7fb07e1595c0_0;  alias, 1 drivers
v0x7fb07e158aa0_0 .net "sum", 0 0, L_0x7fb07e160ca0;  1 drivers
    .scope S_0x7fb07e13e730;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb07e154430_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fb07e1549d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb07e158bd0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fb07e132540;
T_2 ;
    %wait E_0x7fb07e135920;
    %load/vec4 v0x7fb07e159360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb07e1593f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb07e1595c0_0, 0;
    %load/vec4 v0x7fb07e159870_0;
    %assign/vec4 v0x7fb07e159170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb07e159220_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb07e1593f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb07e1595c0_0, 0;
    %load/vec4 v0x7fb07e159870_0;
    %assign/vec4 v0x7fb07e159170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb07e159220_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb07e1593f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb07e1595c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb07e159170_0, 0;
    %load/vec4 v0x7fb07e159870_0;
    %assign/vec4 v0x7fb07e159220_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb07e1593f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb07e1595c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb07e159170_0, 0;
    %load/vec4 v0x7fb07e159870_0;
    %assign/vec4 v0x7fb07e159220_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb07e141520;
T_3 ;
    %wait E_0x7fb07e135980;
    %vpi_func 2 15 "$time" 64 {0 0 0};
    %cmpi/u 0, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.0, 5;
    %vpi_call 2 16 "$display", "time=%d: (x,y) = %d %d, (fx,fy) = %d %d , steps =%d , dir=%d", $time, v0x7fb07e159f80_0, v0x7fb07e15a050_0, v0x7fb07e159d80_0, v0x7fb07e159e50_0, v0x7fb07e159ee0_0, v0x7fb07e159b50_0 {0 0 0};
T_3.0 ;
    %load/vec4 v0x7fb07e159d80_0;
    %store/vec4 v0x7fb07e159f80_0, 0, 5;
    %load/vec4 v0x7fb07e159e50_0;
    %store/vec4 v0x7fb07e15a050_0, 0, 5;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb07e141520;
T_4 ;
    %wait E_0x7fb07e138170;
    %load/vec4 v0x7fb07e159be0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fb07e159b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x7fb07e159d80_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb07e159d80_0, 0;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb07e159be0_0;
    %assign/vec4 v0x7fb07e159d80_0, 0;
T_4.1 ;
    %load/vec4 v0x7fb07e159cb0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7fb07e159b50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x7fb07e159e50_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb07e159e50_0, 0;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fb07e159cb0_0;
    %assign/vec4 v0x7fb07e159e50_0, 0;
T_4.5 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb07e141520;
T_5 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb07e159f80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb07e15a050_0, 0;
    %delay 150, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fb07e141520;
T_6 ;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb07e159a90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb07e159a90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb07e159a90_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x7fb07e141520;
T_7 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb07e159ee0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb07e159b50_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb07e159ee0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb07e159b50_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb07e159ee0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb07e159b50_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb07e159ee0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb07e159b50_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb07e159ee0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb07e159b50_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb07e159ee0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb07e159b50_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb07e159ee0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb07e159b50_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb07e159ee0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb07e159b50_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb07e159ee0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb07e159b50_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb07e159ee0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb07e159b50_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb07e159ee0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb07e159b50_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb07e159ee0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb07e159b50_0, 0, 2;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "A4Q2_top.v";
    "A4Q2_dir.v";
    "A4Q2_five_bit.v";
    "A4Q2_one_.v";
