# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_count12.srcs/sources_1/new/count12.v" \
"../../../../project_count12.srcs/sources_1/new/jk.v" \
"../../../../project_count12.srcs/sim_1/new/sim_count12.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
