{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701560577249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701560577249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 20:42:57 2023 " "Processing started: Sat Dec 02 20:42:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701560577249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701560577249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trabalhofinal -c trabalhofinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off trabalhofinal -c trabalhofinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701560577249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1701560577637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-str " "Found design unit 1: top-str" {  } { { "../scr/top.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701560578081 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../scr/top.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701560578081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701560578081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/sine_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/sine_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_rom-rtl " "Found design unit 1: sine_rom-rtl" {  } { { "../scr/sine_rom.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/sine_rom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701560578082 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "../scr/sine_rom.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/sine_rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701560578082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701560578082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-rtl " "Found design unit 1: servo-rtl" {  } { { "../scr/servo.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/servo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701560578085 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "../scr/servo.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/servo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701560578085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701560578085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset-rtl " "Found design unit 1: reset-rtl" {  } { { "../scr/reset.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/reset.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701560578087 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "../scr/reset.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/reset.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701560578087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701560578087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "../scr/counter.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701560578089 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../scr/counter.vhd" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701560578089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701560578089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllcanhao.v 1 1 " "Found 1 design units, including 1 entities, in source file pllcanhao.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllcanhao " "Found entity 1: pllcanhao" {  } { { "pllcanhao.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/prj/pllcanhao.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701560578093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701560578093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/documents/hdl/projeto-final-hdl/scr/casca.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mathe/documents/hdl/projeto-final-hdl/scr/casca.v" { { "Info" "ISGN_ENTITY_NAME" "1 casca " "Found entity 1: casca" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701560578095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701560578095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "casca " "Elaborating entity \"casca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701560578210 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "casca.v(62) " "Verilog HDL warning at casca.v(62): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 62 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1701560578212 "|casca"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "casca.v(67) " "Verilog HDL warning at casca.v(67): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 67 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1701560578212 "|casca"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "casca.v(72) " "Verilog HDL warning at casca.v(72): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 72 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1701560578212 "|casca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 casca.v(77) " "Verilog HDL assignment warning at casca.v(77): truncated value with size 32 to match size of target (26)" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701560578212 "|casca"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "casca.v(84) " "Verilog HDL warning at casca.v(84): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 84 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1701560578212 "|casca"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "casca.v(85) " "Verilog HDL warning at casca.v(85): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 85 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1701560578212 "|casca"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "casca.v(86) " "Verilog HDL warning at casca.v(86): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 86 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1701560578212 "|casca"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "casca.v(87) " "Verilog HDL warning at casca.v(87): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 87 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1701560578212 "|casca"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "casca.v(88) " "Verilog HDL warning at casca.v(88): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 88 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1701560578212 "|casca"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "casca.v(89) " "Verilog HDL warning at casca.v(89): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 89 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1701560578212 "|casca"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "casca.v(90) " "Verilog HDL warning at casca.v(90): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 90 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1701560578212 "|casca"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "casca.v(92) " "Verilog HDL Conditional Statement error at casca.v(92): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 92 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1701560578213 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "casca.v(97) " "Verilog HDL Conditional Statement error at casca.v(97): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 97 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1701560578213 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led3 casca.v(58) " "Verilog HDL Always Construct warning at casca.v(58): inferring latch(es) for variable \"led3\", which holds its previous value in one or more paths through the always construct" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1701560578213 "|casca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3 casca.v(58) " "Inferred latch for \"led3\" at casca.v(58)" {  } { { "../scr/casca.v" "" { Text "C:/Users/mathe/Documents/HDL/projeto-final-hdl/scr/casca.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701560578213 "|casca"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1701560578215 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701560578330 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 02 20:42:58 2023 " "Processing ended: Sat Dec 02 20:42:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701560578330 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701560578330 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701560578330 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701560578330 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 12 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 12 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701560578931 ""}
