AR sclk_ce_gen behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd sub00/vhpl03 1424215143
EN spi_master_module NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd sub00/vhpl10 1424214571
EN spi_master_rx NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd sub00/vhpl06 1424214567
EN spi_master_tx NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd sub00/vhpl00 1424215144
AR spi_master_module_tx behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE_TX.vhd sub00/vhpl13 1424215151
AR spi_master_rx behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd sub00/vhpl07 1424214568
EN spi_master_module_tx NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE_TX.vhd sub00/vhpl12 1424215150
AR spi_master_module behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd sub00/vhpl11 1424214572
AR mod_m_counter behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd sub00/vhpl09 1424215149
EN sclk_ce_gen NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd sub00/vhpl02 1424215142
AR fifo behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd sub00/vhpl05 1424215147
EN fifo NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd sub00/vhpl04 1424215146
AR spi_master_tx behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd sub00/vhpl01 1424215145
EN mod_m_counter NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd sub00/vhpl08 1424215148
