WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Markov branch predictor	Maximum value mode enabled
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 22 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 22 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500047 (Simulation time: 0 hr 0 min 22 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 11564204 heartbeat IPC: 1.10325 cumulative IPC: 1.10325 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 20638605 heartbeat IPC: 1.10201 cumulative IPC: 1.10263 (Simulation time: 0 hr 1 min 53 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 29714191 heartbeat IPC: 1.10186 cumulative IPC: 1.10237 (Simulation time: 0 hr 2 min 39 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 38806540 heartbeat IPC: 1.09983 cumulative IPC: 1.10174 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 47895153 heartbeat IPC: 1.10028 cumulative IPC: 1.10145 (Simulation time: 0 hr 4 min 10 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 45395111 cumulative IPC: 1.10145 (Simulation time: 0 hr 4 min 10 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 45395111 (Simulation time: 0 hr 4 min 10 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/623.xalancbmk_s-165B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.10145 instructions: 50000002 cycles: 45395111
CPU 0 Branch Prediction Accuracy: 96.5203% MPKI: 9.70396 Average ROB Occupancy at Mispredict: 53.9972
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.70396
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     951409  HIT:     293560  MISS:     657849
LLC LOAD         ACCESS:     950686  HIT:     293177  MISS:     657509
LLC RFO          ACCESS:        280  HIT:          0  MISS:        280
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:        383  HIT:        383  MISS:          0
LLC TRANSLATION  ACCESS:         60  HIT:          0  MISS:         60
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 82.9221 cycles
cpu0_DTLB TOTAL       ACCESS:   12169717  HIT:   12105672  MISS:      64045
cpu0_DTLB LOAD         ACCESS:   12169717  HIT:   12105672  MISS:      64045
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 2.85323 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   14277148  HIT:   10786994  MISS:    3490154
cpu0_L1D LOAD         ACCESS:   13620804  HIT:   10132908  MISS:    3487896
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:     656260  HIT:     654086  MISS:       2174
cpu0_L1D TRANSLATION  ACCESS:         84  HIT:          0  MISS:         84
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 24.3044 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     951626  HIT:        601  MISS:     951025
cpu0_L2C LOAD         ACCESS:     950903  HIT:        218  MISS:     950685
cpu0_L2C RFO          ACCESS:        280  HIT:          0  MISS:        280
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        383  HIT:        383  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         60  HIT:          0  MISS:         60
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 78.0511 cycles
cpu0_STLB TOTAL       ACCESS:      17501  HIT:      17441  MISS:         60
cpu0_STLB LOAD         ACCESS:      17501  HIT:      17441  MISS:         60
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 711.067 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     618774
  ROW_BUFFER_MISS:      39075
 AVG DBUS CONGESTED CYCLE:    3.83701
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:        365  FULL:          0

