# 2025-06-04 LSP Exam Solution / Å˜eÅ¡enÃ­ zkouÅ¡ky / è€ƒè¯•è§£æ

> **Course**: B0B35LSP - LogickÃ© systÃ©my a procesory | BE5B35LSP - Logic Systems and Processors
> **University**: ÄŒVUT FEL (CTU) - ÄŒeskÃ© vysokÃ© uÄenÃ­ technickÃ© v Praze
> **Keywords**: ZkouÅ¡ka, Exam, Test, Solutions, Vysledky, Answers, K-Map, RS Latch, Pipeline
>
> [ğŸ‡¨ğŸ‡³ CN Version](./2025-06-04_Exam_Answers_CN.md) | [ğŸ‡¬ğŸ‡§ EN Version](./2025-06-04_Exam_Answers_EN.md) | [ğŸ‡¨ğŸ‡¿ CZ Version](./2025-06-04_Exam_Answers_CZ.md)

---

## Informace o zkouÅ¡ce
- Datum: 2025-06-04
- Jazyk: CZ (zdroj), oficiÃ¡lnÃ­ odpovÄ›di ovÄ›Å™eny z PDF

---

## Ãšloha 1 â€” Simulace RS klopnÃ©ho obvodu (5)
Vstupy v Äasech $t_0..t_4$:

```
A = 1 | 0 | 0 | 1 | 0
B = 0 | 0 | 0 | 1 | 0
C = 0 | 0 | 1 | 0 | 1
    t0  t1  t2  t3  t4
```

**OficiÃ¡lnÃ­ odpovÄ›Ä:**
- X = 01101 (t0=0, t1=1, t2=1, t3=0, t4=1)
- Y = 11000 (t0=1, t1=1, t2=0, t3=0, t4=0)

RychlÃ¡ metoda: urÄete, kterÃ½ vstup Å™Ã­dÃ­ **Reset** (zde: A) a kterÃ½ Å™Ã­dÃ­ **Set** (zde: BÂ·C), a postupnÄ› projdÄ›te ÄasovÃ© okamÅ¾iky (zpoÅ¾dÄ›nÃ­ hradel zanedbÃ¡me).

---

## Ãšloha 2 â€” ShannonÅ¯v rozklad (8)
Rozklad funkce se zpÄ›tnou vazbou $X=f(A,B,C,X)$:

$$X=(\lnot X\land f_0(A,B,C))\;\lor\;(X\land f_1(A,B,C)).$$

**OficiÃ¡lnÃ­ odpovÄ›Ä (K-map na zadÃ¡nÃ­):**

```
f0:     B                    f1:     B
       A  0  1                      A  0  1
C 0   0  1  1  1          C 0   1  1  1  1
  1   0  1  1  1            1   0  1  1  1
```

**ZjednoduÅ¡enÃ½ vÃ½raz (uvedenÃ½ ve vÃ½sledcÃ­ch):**

```
X = (X and not C) or A or B
```

Postup: spoÄtÄ›te $f_0=f(A,B,C,0)$ a $f_1=f(A,B,C,1)$ a minimalizujte pomocÃ­ KarnaughovÃ½ch map.

---

## Ãšloha 3 â€” EkvivalentnÃ­ logickÃ© funkce (4)

```vhdl
x1 <= (B and not A) or (A and not B);
x2 <= (A and not C) xor (C and A);
x3 <= (B or A) and (not B or not A);
x4 <= (C xor A) or (B and not A);
```

**OficiÃ¡lnÃ­ odpovÄ›Ä:** $x1 \equiv x3$ (obÄ› jsou $A\oplus B$).

---

## Ãšloha 4 â€” Aritmetika v 9 bitech (2)
UloÅ¾te dolnÃ­ bity z $4\times 510$ do 9bitovÃ©ho registru.

**OficiÃ¡lnÃ­ vÃ½sledek:**
- Unsigned: 504
- Se znamÃ©nkem (twoâ€™s complement): -8

DÅ¯vod:
- $4\cdot 510 = 4\cdot(2^9-2)=2^{11}-8$.
- DolnÃ­ch 9 bitÅ¯ $\equiv 512-8=504$.
- Se znamÃ©nkem: $504-512=-8$.

---

## Ãšloha 5 â€” JednobitovÃ½ plnÃ½ sÄÃ­taÄ (6)
SprÃ¡vnÃ© rovnice:

```
Sum = A XOR B XOR Carry_in
Carry_out = (A AND B) OR (Carry_in AND (A XOR B))
```

---

## Ãšloha 6 â€” 4:1 multiplexer ve VHDL (4+4)
SouÄasnÃ½ (concurrent) zÃ¡pis:

```vhdl
qcon <= z when a1='1' else y when a0='1' else x;
```

SekvenÄnÃ­ (process) zÃ¡pis:

```vhdl
process(all)
begin
  if a1='1' then qseq <= z; 
  elsif a0='1' then qseq <= y; 
  else qseq <= x;
  end if;
end process;
```

---

## Ãšloha 7 â€” AnalÃ½za posuvnÃ©ho registru (8+2)

```vhdl
library ieee; use ieee.std_logic_1164.all;
entity Test20250604q7 is
  port (A, B : in std_logic;
        C : in std_logic_vector(3 downto 0);
        D : out std_logic);
end entity;
architecture rtl of Test20250604q7 is
begin
  process(A)
    variable rg: std_logic_vector(C'RANGE);
  begin 
    if rising_edge(A) then
      if B='1' then rg := C;
      else rg := rg(2 downto 0) & not rg(3);
      end if;
    end if;
    D <= rg(0);
  end process;
end architecture;
```

**SprÃ¡vnÃ½ nÃ¡zev:** posuvnÃ½ registr s invertovanou zpÄ›tnou vazbou â€” **JohnsonÅ¯v ÄÃ­taÄ**.

---

## Ãšloha 8 â€” Direct-mapped cache (mimo rozsah 2026)
TÃ©ma cache je podle rozsahu pro 2026-01 moÅ¾nÃ© pÅ™eskoÄit; ponechÃ¡no pouze pro Ãºplnost.

(PodrobnÃ¡ tabulka mapovÃ¡nÃ­ a hit/miss stopa je v CN verzi.)
