 
****************************************
Report : compile_options
Design : fifo
Version: I-2013.12-SP4
Date   : Wed Dec 19 16:49:01 2018
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
fifo                                     flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                outputs
                                                                constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : fifo
Version: I-2013.12-SP4
Date   : Wed Dec 19 16:49:01 2018
****************************************


  Startpoint: buff_mem_reg[1][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][13]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[1][13]/Q (dff_sg)          11.91      11.91 r
  U7615/X (nand_x1_sg)                     7.24      19.15 f
  U6208/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][13]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][13]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][13]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][13]/Q (dff_sg)          11.91      11.91 r
  U7613/X (nand_x1_sg)                     7.24      19.15 f
  U6207/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][13]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][13]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][13]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[17][13]/Q (dff_sg)         11.91      11.91 r
  U7703/X (nand_x1_sg)                     7.24      19.15 f
  U6288/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][13]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][13]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[16][13]/Q (dff_sg)         11.91      11.91 r
  U7783/X (nand_x1_sg)                     7.24      19.15 f
  U6287/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][13]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][13]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[11][13]/Q (dff_sg)         11.91      11.91 r
  U7535/X (nand_x1_sg)                     7.24      19.15 f
  U5985/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][13]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][13]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[10][13]/Q (dff_sg)         11.91      11.91 r
  U7137/X (nand_x1_sg)                     7.24      19.15 f
  U6117/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][13]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][13]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[9][13]/Q (dff_sg)          11.91      11.91 r
  U7375/X (nand_x1_sg)                     7.24      19.15 f
  U6116/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][13]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][13]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][13]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[8][13]/Q (dff_sg)          11.91      11.91 r
  U7373/X (nand_x1_sg)                     7.24      19.15 f
  U6115/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][13]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][13]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][12]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[1][12]/Q (dff_sg)          11.91      11.91 r
  U7611/X (nand_x1_sg)                     7.24      19.15 f
  U6241/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][12]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][12]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][12]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][12]/Q (dff_sg)          11.91      11.91 r
  U7609/X (nand_x1_sg)                     7.24      19.15 f
  U6240/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][12]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][12]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][12]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[17][12]/Q (dff_sg)         11.91      11.91 r
  U7701/X (nand_x1_sg)                     7.24      19.15 f
  U6321/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][12]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][12]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[16][12]/Q (dff_sg)         11.91      11.91 r
  U7781/X (nand_x1_sg)                     7.24      19.15 f
  U6320/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][12]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][12]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[11][12]/Q (dff_sg)         11.91      11.91 r
  U7533/X (nand_x1_sg)                     7.24      19.15 f
  U5983/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][12]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][12]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[10][12]/Q (dff_sg)         11.91      11.91 r
  U7135/X (nand_x1_sg)                     7.24      19.15 f
  U6016/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][12]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][12]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[9][12]/Q (dff_sg)          11.91      11.91 r
  U7371/X (nand_x1_sg)                     7.24      19.15 f
  U6172/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][12]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][12]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][12]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[8][12]/Q (dff_sg)          11.91      11.91 r
  U7369/X (nand_x1_sg)                     7.24      19.15 f
  U6171/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][12]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][12]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][11]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[1][11]/Q (dff_sg)          11.91      11.91 r
  U7607/X (nand_x1_sg)                     7.24      19.15 f
  U6205/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][11]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][11]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][11]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][11]/Q (dff_sg)          11.91      11.91 r
  U7605/X (nand_x1_sg)                     7.24      19.15 f
  U6204/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][11]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][11]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][11]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[17][11]/Q (dff_sg)         11.91      11.91 r
  U7699/X (nand_x1_sg)                     7.24      19.15 f
  U6285/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][11]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][11]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[16][11]/Q (dff_sg)         11.91      11.91 r
  U7779/X (nand_x1_sg)                     7.24      19.15 f
  U6284/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][11]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][11]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[11][11]/Q (dff_sg)         11.91      11.91 r
  U7531/X (nand_x1_sg)                     7.24      19.15 f
  U5981/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][11]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][11]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[10][11]/Q (dff_sg)         11.91      11.91 r
  U7133/X (nand_x1_sg)                     7.24      19.15 f
  U6114/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][11]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][11]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[9][11]/Q (dff_sg)          11.91      11.91 r
  U7367/X (nand_x1_sg)                     7.24      19.15 f
  U6113/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][11]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][11]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][11]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[8][11]/Q (dff_sg)          11.91      11.91 r
  U7365/X (nand_x1_sg)                     7.24      19.15 f
  U6112/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][11]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][11]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][10]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[1][10]/Q (dff_sg)          11.91      11.91 r
  U7603/X (nand_x1_sg)                     7.24      19.15 f
  U6238/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][10]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][10]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][10]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][10]/Q (dff_sg)          11.91      11.91 r
  U7601/X (nand_x1_sg)                     7.24      19.15 f
  U6237/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][10]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][10]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][10]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[17][10]/Q (dff_sg)         11.91      11.91 r
  U7697/X (nand_x1_sg)                     7.24      19.15 f
  U6318/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][10]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][10]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[16][10]/Q (dff_sg)         11.91      11.91 r
  U7777/X (nand_x1_sg)                     7.24      19.15 f
  U6317/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][10]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][10]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[11][10]/Q (dff_sg)         11.91      11.91 r
  U7529/X (nand_x1_sg)                     7.24      19.15 f
  U5979/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][10]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][10]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[10][10]/Q (dff_sg)         11.91      11.91 r
  U7131/X (nand_x1_sg)                     7.24      19.15 f
  U6015/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][10]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][10]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[9][10]/Q (dff_sg)          11.91      11.91 r
  U7363/X (nand_x1_sg)                     7.24      19.15 f
  U6170/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][10]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][10]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][10]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[8][10]/Q (dff_sg)          11.91      11.91 r
  U7361/X (nand_x1_sg)                     7.24      19.15 f
  U6169/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][10]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][10]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][9]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[1][9]/Q (dff_sg)           11.91      11.91 r
  U7599/X (nand_x1_sg)                     7.24      19.15 f
  U6202/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][9]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][9]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][9]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][9]/Q (dff_sg)           11.91      11.91 r
  U7597/X (nand_x1_sg)                     7.24      19.15 f
  U6201/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][9]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][9]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][9]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[17][9]/Q (dff_sg)          11.91      11.91 r
  U7695/X (nand_x1_sg)                     7.24      19.15 f
  U6282/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][9]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][9]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[16][9]/Q (dff_sg)          11.91      11.91 r
  U7775/X (nand_x1_sg)                     7.24      19.15 f
  U6281/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][9]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][9]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[11][9]/Q (dff_sg)          11.91      11.91 r
  U7527/X (nand_x1_sg)                     7.24      19.15 f
  U5977/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][9]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][9]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[10][9]/Q (dff_sg)          11.91      11.91 r
  U7129/X (nand_x1_sg)                     7.24      19.15 f
  U6111/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][9]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][9]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[9][9]/Q (dff_sg)           11.91      11.91 r
  U7359/X (nand_x1_sg)                     7.24      19.15 f
  U6110/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][9]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][9]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][9]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[8][9]/Q (dff_sg)           11.91      11.91 r
  U7357/X (nand_x1_sg)                     7.24      19.15 f
  U6109/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][9]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][9]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][8]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[1][8]/Q (dff_sg)           11.91      11.91 r
  U7595/X (nand_x1_sg)                     7.24      19.15 f
  U6235/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][8]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][8]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][8]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][8]/Q (dff_sg)           11.91      11.91 r
  U7593/X (nand_x1_sg)                     7.24      19.15 f
  U6234/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][8]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][8]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][8]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[17][8]/Q (dff_sg)          11.91      11.91 r
  U7693/X (nand_x1_sg)                     7.24      19.15 f
  U6315/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][8]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][8]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[16][8]/Q (dff_sg)          11.91      11.91 r
  U7773/X (nand_x1_sg)                     7.24      19.15 f
  U6314/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][8]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][8]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[11][8]/Q (dff_sg)          11.91      11.91 r
  U7525/X (nand_x1_sg)                     7.24      19.15 f
  U5975/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][8]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][8]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[10][8]/Q (dff_sg)          11.91      11.91 r
  U7127/X (nand_x1_sg)                     7.24      19.15 f
  U6014/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][8]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][8]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[9][8]/Q (dff_sg)           11.91      11.91 r
  U7355/X (nand_x1_sg)                     7.24      19.15 f
  U6168/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][8]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][8]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][8]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[8][8]/Q (dff_sg)           11.91      11.91 r
  U7353/X (nand_x1_sg)                     7.24      19.15 f
  U6167/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][8]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][8]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][7]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[1][7]/Q (dff_sg)           11.91      11.91 r
  U7591/X (nand_x1_sg)                     7.24      19.15 f
  U6199/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][7]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][7]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][7]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][7]/Q (dff_sg)           11.91      11.91 r
  U7589/X (nand_x1_sg)                     7.24      19.15 f
  U6198/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][7]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][7]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][7]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[17][7]/Q (dff_sg)          11.91      11.91 r
  U7691/X (nand_x1_sg)                     7.24      19.15 f
  U6279/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][7]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][7]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[16][7]/Q (dff_sg)          11.91      11.91 r
  U7771/X (nand_x1_sg)                     7.24      19.15 f
  U6278/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][7]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][7]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[11][7]/Q (dff_sg)          11.91      11.91 r
  U7523/X (nand_x1_sg)                     7.24      19.15 f
  U5973/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][7]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][7]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[10][7]/Q (dff_sg)          11.91      11.91 r
  U7125/X (nand_x1_sg)                     7.24      19.15 f
  U6108/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][7]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][7]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[9][7]/Q (dff_sg)           11.91      11.91 r
  U7351/X (nand_x1_sg)                     7.24      19.15 f
  U6107/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][7]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][7]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][7]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[8][7]/Q (dff_sg)           11.91      11.91 r
  U7349/X (nand_x1_sg)                     7.24      19.15 f
  U6106/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][7]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][7]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][6]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[1][6]/Q (dff_sg)           11.91      11.91 r
  U7587/X (nand_x1_sg)                     7.24      19.15 f
  U6232/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][6]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][6]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][6]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][6]/Q (dff_sg)           11.91      11.91 r
  U7585/X (nand_x1_sg)                     7.24      19.15 f
  U6231/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][6]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][6]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][6]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[17][6]/Q (dff_sg)          11.91      11.91 r
  U7689/X (nand_x1_sg)                     7.24      19.15 f
  U6312/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][6]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][6]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[16][6]/Q (dff_sg)          11.91      11.91 r
  U7769/X (nand_x1_sg)                     7.24      19.15 f
  U6311/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][6]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][6]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[11][6]/Q (dff_sg)          11.91      11.91 r
  U7521/X (nand_x1_sg)                     7.24      19.15 f
  U5971/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][6]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][6]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[10][6]/Q (dff_sg)          11.91      11.91 r
  U7123/X (nand_x1_sg)                     7.24      19.15 f
  U6013/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][6]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][6]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[9][6]/Q (dff_sg)           11.91      11.91 r
  U7347/X (nand_x1_sg)                     7.24      19.15 f
  U6166/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][6]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][6]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][6]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[8][6]/Q (dff_sg)           11.91      11.91 r
  U7345/X (nand_x1_sg)                     7.24      19.15 f
  U6165/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][6]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][6]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][5]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[1][5]/Q (dff_sg)           11.91      11.91 r
  U7583/X (nand_x1_sg)                     7.24      19.15 f
  U6196/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][5]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][5]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][5]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][5]/Q (dff_sg)           11.91      11.91 r
  U7581/X (nand_x1_sg)                     7.24      19.15 f
  U6195/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][5]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][5]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][5]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[17][5]/Q (dff_sg)          11.91      11.91 r
  U7687/X (nand_x1_sg)                     7.24      19.15 f
  U6276/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][5]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][5]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[16][5]/Q (dff_sg)          11.91      11.91 r
  U7767/X (nand_x1_sg)                     7.24      19.15 f
  U6275/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][5]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][5]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[11][5]/Q (dff_sg)          11.91      11.91 r
  U7519/X (nand_x1_sg)                     7.24      19.15 f
  U5969/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][5]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][5]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[10][5]/Q (dff_sg)          11.91      11.91 r
  U7121/X (nand_x1_sg)                     7.24      19.15 f
  U6105/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][5]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][5]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[9][5]/Q (dff_sg)           11.91      11.91 r
  U7343/X (nand_x1_sg)                     7.24      19.15 f
  U6104/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][5]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][5]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][5]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[8][5]/Q (dff_sg)           11.91      11.91 r
  U7341/X (nand_x1_sg)                     7.24      19.15 f
  U6103/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][5]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][5]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][4]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[1][4]/Q (dff_sg)           11.91      11.91 r
  U7579/X (nand_x1_sg)                     7.24      19.15 f
  U6229/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][4]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][4]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][4]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][4]/Q (dff_sg)           11.91      11.91 r
  U7577/X (nand_x1_sg)                     7.24      19.15 f
  U6228/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][4]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][4]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][4]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[17][4]/Q (dff_sg)          11.91      11.91 r
  U7685/X (nand_x1_sg)                     7.24      19.15 f
  U6309/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][4]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][4]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[16][4]/Q (dff_sg)          11.91      11.91 r
  U7765/X (nand_x1_sg)                     7.24      19.15 f
  U6308/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][4]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][4]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[11][4]/Q (dff_sg)          11.91      11.91 r
  U7517/X (nand_x1_sg)                     7.24      19.15 f
  U5967/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][4]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][4]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[10][4]/Q (dff_sg)          11.91      11.91 r
  U7119/X (nand_x1_sg)                     7.24      19.15 f
  U6012/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][4]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][4]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[9][4]/Q (dff_sg)           11.91      11.91 r
  U7339/X (nand_x1_sg)                     7.24      19.15 f
  U6164/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][4]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][4]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][4]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[8][4]/Q (dff_sg)           11.91      11.91 r
  U7337/X (nand_x1_sg)                     7.24      19.15 f
  U6163/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][4]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][4]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][3]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[1][3]/Q (dff_sg)           11.91      11.91 r
  U7575/X (nand_x1_sg)                     7.24      19.15 f
  U6193/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][3]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][3]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][3]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][3]/Q (dff_sg)           11.91      11.91 r
  U7573/X (nand_x1_sg)                     7.24      19.15 f
  U6192/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][3]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][3]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][3]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[17][3]/Q (dff_sg)          11.91      11.91 r
  U7683/X (nand_x1_sg)                     7.24      19.15 f
  U6273/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][3]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][3]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[16][3]/Q (dff_sg)          11.91      11.91 r
  U7763/X (nand_x1_sg)                     7.24      19.15 f
  U6272/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][3]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][3]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[11][3]/Q (dff_sg)          11.91      11.91 r
  U7515/X (nand_x1_sg)                     7.24      19.15 f
  U5965/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][3]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][3]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[10][3]/Q (dff_sg)          11.91      11.91 r
  U7117/X (nand_x1_sg)                     7.24      19.15 f
  U6102/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][3]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][3]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[9][3]/Q (dff_sg)           11.91      11.91 r
  U7335/X (nand_x1_sg)                     7.24      19.15 f
  U6101/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][3]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][3]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][3]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[8][3]/Q (dff_sg)           11.91      11.91 r
  U7333/X (nand_x1_sg)                     7.24      19.15 f
  U6100/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][3]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][3]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][2]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[1][2]/Q (dff_sg)           11.91      11.91 r
  U7571/X (nand_x1_sg)                     7.24      19.15 f
  U6226/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][2]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][2]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][2]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][2]/Q (dff_sg)           11.91      11.91 r
  U7569/X (nand_x1_sg)                     7.24      19.15 f
  U6225/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][2]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][2]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][2]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[17][2]/Q (dff_sg)          11.91      11.91 r
  U7681/X (nand_x1_sg)                     7.24      19.15 f
  U6306/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][2]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][2]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[16][2]/Q (dff_sg)          11.91      11.91 r
  U7761/X (nand_x1_sg)                     7.24      19.15 f
  U6305/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][2]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][2]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[11][2]/Q (dff_sg)          11.91      11.91 r
  U7513/X (nand_x1_sg)                     7.24      19.15 f
  U5963/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][2]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][2]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[10][2]/Q (dff_sg)          11.91      11.91 r
  U7115/X (nand_x1_sg)                     7.24      19.15 f
  U6011/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][2]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][2]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[9][2]/Q (dff_sg)           11.91      11.91 r
  U7331/X (nand_x1_sg)                     7.24      19.15 f
  U6162/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][2]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][2]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][2]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[8][2]/Q (dff_sg)           11.91      11.91 r
  U7329/X (nand_x1_sg)                     7.24      19.15 f
  U6161/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][2]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][2]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][1]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[1][1]/Q (dff_sg)           11.91      11.91 r
  U7567/X (nand_x1_sg)                     7.24      19.15 f
  U6190/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][1]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][1]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][1]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][1]/Q (dff_sg)           11.91      11.91 r
  U7565/X (nand_x1_sg)                     7.24      19.15 f
  U6189/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][1]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][1]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][1]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[17][1]/Q (dff_sg)          11.91      11.91 r
  U7679/X (nand_x1_sg)                     7.24      19.15 f
  U6270/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][1]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][1]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[16][1]/Q (dff_sg)          11.91      11.91 r
  U7759/X (nand_x1_sg)                     7.24      19.15 f
  U6269/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][1]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][1]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[11][1]/Q (dff_sg)          11.91      11.91 r
  U7511/X (nand_x1_sg)                     7.24      19.15 f
  U5961/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][1]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][1]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[10][1]/Q (dff_sg)          11.91      11.91 r
  U7113/X (nand_x1_sg)                     7.24      19.15 f
  U6099/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][1]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][1]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[9][1]/Q (dff_sg)           11.91      11.91 r
  U7327/X (nand_x1_sg)                     7.24      19.15 f
  U6098/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][1]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][1]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][1]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[8][1]/Q (dff_sg)           11.91      11.91 r
  U7325/X (nand_x1_sg)                     7.24      19.15 f
  U6097/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][1]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][1]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][0]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[1][0]/Q (dff_sg)           11.91      11.91 r
  U7563/X (nand_x1_sg)                     7.24      19.15 f
  U6223/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][0]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][0]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][0]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][0]/Q (dff_sg)           11.91      11.91 r
  U7561/X (nand_x1_sg)                     7.24      19.15 f
  U6222/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][0]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][0]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][0]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[17][0]/Q (dff_sg)          11.91      11.91 r
  U7677/X (nand_x1_sg)                     7.24      19.15 f
  U6303/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][0]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][0]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[16][0]/Q (dff_sg)          11.91      11.91 r
  U7757/X (nand_x1_sg)                     7.24      19.15 f
  U6302/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][0]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][0]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[11][0]/Q (dff_sg)          11.91      11.91 r
  U7509/X (nand_x1_sg)                     7.24      19.15 f
  U5959/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][0]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][0]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[10][0]/Q (dff_sg)          11.91      11.91 r
  U7111/X (nand_x1_sg)                     7.24      19.15 f
  U6010/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][0]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][0]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[9][0]/Q (dff_sg)           11.91      11.91 r
  U7323/X (nand_x1_sg)                     7.24      19.15 f
  U6160/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][0]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][0]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][0]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[8][0]/Q (dff_sg)           11.91      11.91 r
  U7321/X (nand_x1_sg)                     7.24      19.15 f
  U6159/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][0]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][0]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][19]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[1][19]/Q (dff_sg)          11.91      11.91 r
  U7559/X (nand_x1_sg)                     7.24      19.15 f
  U6220/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][19]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][19]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][19]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][19]/Q (dff_sg)          11.91      11.91 r
  U7557/X (nand_x1_sg)                     7.24      19.15 f
  U6219/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][19]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][19]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[19][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][19]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[19][19]/Q (dff_sg)         11.91      11.91 r
  U7785/X (nand_x1_sg)                     7.24      19.15 f
  U6262/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[19][19]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][19]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[17][19]/Q (dff_sg)         11.91      11.91 r
  U7675/X (nand_x1_sg)                     7.24      19.15 f
  U6300/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][19]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][19]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[16][19]/Q (dff_sg)         11.91      11.91 r
  U7755/X (nand_x1_sg)                     7.24      19.15 f
  U6299/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][19]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][19]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[11][19]/Q (dff_sg)         11.91      11.91 r
  U7507/X (nand_x1_sg)                     7.24      19.15 f
  U5957/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][19]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][19]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[10][19]/Q (dff_sg)         11.91      11.91 r
  U7109/X (nand_x1_sg)                     7.24      19.15 f
  U6009/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][19]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][19]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[9][19]/Q (dff_sg)          11.91      11.91 r
  U7319/X (nand_x1_sg)                     7.24      19.15 f
  U6158/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][19]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][19]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][19]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[8][19]/Q (dff_sg)          11.91      11.91 r
  U7317/X (nand_x1_sg)                     7.24      19.15 f
  U6157/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][19]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][19]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][18]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[1][18]/Q (dff_sg)          11.91      11.91 r
  U7555/X (nand_x1_sg)                     7.24      19.15 f
  U6217/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][18]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][18]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][18]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][18]/Q (dff_sg)          11.91      11.91 r
  U7553/X (nand_x1_sg)                     7.24      19.15 f
  U6216/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][18]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][18]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][18]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[17][18]/Q (dff_sg)         11.91      11.91 r
  U7673/X (nand_x1_sg)                     7.24      19.15 f
  U6297/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][18]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][18]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[16][18]/Q (dff_sg)         11.91      11.91 r
  U7753/X (nand_x1_sg)                     7.24      19.15 f
  U6296/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][18]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][18]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[11][18]/Q (dff_sg)         11.91      11.91 r
  U7505/X (nand_x1_sg)                     7.24      19.15 f
  U5955/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][18]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][18]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[10][18]/Q (dff_sg)         11.91      11.91 r
  U7107/X (nand_x1_sg)                     7.24      19.15 f
  U6008/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][18]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][18]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[9][18]/Q (dff_sg)          11.91      11.91 r
  U7315/X (nand_x1_sg)                     7.24      19.15 f
  U6156/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][18]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][18]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][18]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[8][18]/Q (dff_sg)          11.91      11.91 r
  U7313/X (nand_x1_sg)                     7.24      19.15 f
  U6155/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][18]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][18]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][17]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[1][17]/Q (dff_sg)          11.91      11.91 r
  U7551/X (nand_x1_sg)                     7.24      19.15 f
  U6187/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][17]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][17]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][17]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][17]/Q (dff_sg)          11.91      11.91 r
  U7549/X (nand_x1_sg)                     7.24      19.15 f
  U6186/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][17]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][17]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][17]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[17][17]/Q (dff_sg)         11.91      11.91 r
  U7671/X (nand_x1_sg)                     7.24      19.15 f
  U6267/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][17]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][17]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[16][17]/Q (dff_sg)         11.91      11.91 r
  U7751/X (nand_x1_sg)                     7.24      19.15 f
  U6266/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][17]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][17]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[11][17]/Q (dff_sg)         11.91      11.91 r
  U7503/X (nand_x1_sg)                     7.24      19.15 f
  U5953/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][17]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][17]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[10][17]/Q (dff_sg)         11.91      11.91 r
  U7105/X (nand_x1_sg)                     7.24      19.15 f
  U6096/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][17]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][17]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[9][17]/Q (dff_sg)          11.91      11.91 r
  U7311/X (nand_x1_sg)                     7.24      19.15 f
  U6095/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][17]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][17]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][17]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[8][17]/Q (dff_sg)          11.91      11.91 r
  U7309/X (nand_x1_sg)                     7.24      19.15 f
  U6094/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][17]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][17]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][16]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[1][16]/Q (dff_sg)          11.91      11.91 r
  U7547/X (nand_x1_sg)                     7.24      19.15 f
  U6214/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][16]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][16]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][16]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][16]/Q (dff_sg)          11.91      11.91 r
  U7545/X (nand_x1_sg)                     7.24      19.15 f
  U6213/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][16]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][16]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][16]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[17][16]/Q (dff_sg)         11.91      11.91 r
  U7669/X (nand_x1_sg)                     7.24      19.15 f
  U6294/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][16]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][16]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[16][16]/Q (dff_sg)         11.91      11.91 r
  U7749/X (nand_x1_sg)                     7.24      19.15 f
  U6293/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][16]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][16]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[11][16]/Q (dff_sg)         11.91      11.91 r
  U7501/X (nand_x1_sg)                     7.24      19.15 f
  U5951/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][16]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][16]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[10][16]/Q (dff_sg)         11.91      11.91 r
  U7103/X (nand_x1_sg)                     7.24      19.15 f
  U6007/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][16]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][16]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[9][16]/Q (dff_sg)          11.91      11.91 r
  U7307/X (nand_x1_sg)                     7.24      19.15 f
  U6154/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][16]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][16]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][16]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[8][16]/Q (dff_sg)          11.91      11.91 r
  U7305/X (nand_x1_sg)                     7.24      19.15 f
  U6153/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][16]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][16]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][15]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[1][15]/Q (dff_sg)          11.91      11.91 r
  U7543/X (nand_x1_sg)                     7.24      19.15 f
  U6184/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][15]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][15]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][15]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][15]/Q (dff_sg)          11.91      11.91 r
  U7541/X (nand_x1_sg)                     7.24      19.15 f
  U6183/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][15]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][15]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][15]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[17][15]/Q (dff_sg)         11.91      11.91 r
  U7667/X (nand_x1_sg)                     7.24      19.15 f
  U6264/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][15]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][15]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[16][15]/Q (dff_sg)         11.91      11.91 r
  U7747/X (nand_x1_sg)                     7.24      19.15 f
  U6263/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][15]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][15]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[11][15]/Q (dff_sg)         11.91      11.91 r
  U7499/X (nand_x1_sg)                     7.24      19.15 f
  U5949/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][15]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][15]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[10][15]/Q (dff_sg)         11.91      11.91 r
  U7101/X (nand_x1_sg)                     7.24      19.15 f
  U6093/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][15]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][15]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[9][15]/Q (dff_sg)          11.91      11.91 r
  U7303/X (nand_x1_sg)                     7.24      19.15 f
  U6092/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][15]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][15]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][15]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[8][15]/Q (dff_sg)          11.91      11.91 r
  U7301/X (nand_x1_sg)                     7.24      19.15 f
  U6091/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][15]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][15]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][19]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[15][19]/Q (dff_sg)         11.91      11.91 r
  U7415/X (nand_x1_sg)                     7.24      19.15 f
  U6152/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][19]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][18]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[15][18]/Q (dff_sg)         11.91      11.91 r
  U7413/X (nand_x1_sg)                     7.24      19.15 f
  U6151/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][18]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][17]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[15][17]/Q (dff_sg)         11.91      11.91 r
  U7411/X (nand_x1_sg)                     7.24      19.15 f
  U5948/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][17]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][16]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[15][16]/Q (dff_sg)         11.91      11.91 r
  U7409/X (nand_x1_sg)                     7.24      19.15 f
  U6150/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][16]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][15]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[15][15]/Q (dff_sg)         11.91      11.91 r
  U7407/X (nand_x1_sg)                     7.24      19.15 f
  U5947/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][15]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][13]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[15][13]/Q (dff_sg)         11.91      11.91 r
  U7405/X (nand_x1_sg)                     7.24      19.15 f
  U5946/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][13]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][12]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[15][12]/Q (dff_sg)         11.91      11.91 r
  U7403/X (nand_x1_sg)                     7.24      19.15 f
  U6149/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][12]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][11]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[15][11]/Q (dff_sg)         11.91      11.91 r
  U7401/X (nand_x1_sg)                     7.24      19.15 f
  U5945/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][11]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][10]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[15][10]/Q (dff_sg)         11.91      11.91 r
  U7399/X (nand_x1_sg)                     7.24      19.15 f
  U6148/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][10]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][9]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[15][9]/Q (dff_sg)          11.91      11.91 r
  U7397/X (nand_x1_sg)                     7.24      19.15 f
  U5944/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][9]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][8]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[15][8]/Q (dff_sg)          11.91      11.91 r
  U7395/X (nand_x1_sg)                     7.24      19.15 f
  U6147/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][8]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][7]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[15][7]/Q (dff_sg)          11.91      11.91 r
  U7393/X (nand_x1_sg)                     7.24      19.15 f
  U5943/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][7]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][6]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[15][6]/Q (dff_sg)          11.91      11.91 r
  U7391/X (nand_x1_sg)                     7.24      19.15 f
  U6146/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][6]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][5]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[15][5]/Q (dff_sg)          11.91      11.91 r
  U7389/X (nand_x1_sg)                     7.24      19.15 f
  U5942/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][5]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][4]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[15][4]/Q (dff_sg)          11.91      11.91 r
  U7387/X (nand_x1_sg)                     7.24      19.15 f
  U6145/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][4]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][3]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[15][3]/Q (dff_sg)          11.91      11.91 r
  U7385/X (nand_x1_sg)                     7.24      19.15 f
  U5941/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][3]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][2]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[15][2]/Q (dff_sg)          11.91      11.91 r
  U7383/X (nand_x1_sg)                     7.24      19.15 f
  U6144/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][2]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][1]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[15][1]/Q (dff_sg)          11.91      11.91 r
  U7381/X (nand_x1_sg)                     7.24      19.15 f
  U5940/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][1]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][0]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[15][0]/Q (dff_sg)          11.91      11.91 r
  U7379/X (nand_x1_sg)                     7.24      19.15 f
  U6143/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][0]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][19]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[14][19]/Q (dff_sg)         11.91      11.91 r
  U7299/X (nand_x1_sg)                     7.24      19.15 f
  U6142/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][19]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][18]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[14][18]/Q (dff_sg)         11.91      11.91 r
  U7297/X (nand_x1_sg)                     7.24      19.15 f
  U6141/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][18]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][17]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[14][17]/Q (dff_sg)         11.91      11.91 r
  U7295/X (nand_x1_sg)                     7.24      19.15 f
  U6090/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][17]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][16]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[14][16]/Q (dff_sg)         11.91      11.91 r
  U7293/X (nand_x1_sg)                     7.24      19.15 f
  U6140/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][16]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][15]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[14][15]/Q (dff_sg)         11.91      11.91 r
  U7291/X (nand_x1_sg)                     7.24      19.15 f
  U6089/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][15]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][13]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[14][13]/Q (dff_sg)         11.91      11.91 r
  U7289/X (nand_x1_sg)                     7.24      19.15 f
  U6088/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][13]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][12]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[14][12]/Q (dff_sg)         11.91      11.91 r
  U7287/X (nand_x1_sg)                     7.24      19.15 f
  U6139/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][12]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][11]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[14][11]/Q (dff_sg)         11.91      11.91 r
  U7285/X (nand_x1_sg)                     7.24      19.15 f
  U6087/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][11]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][10]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[14][10]/Q (dff_sg)         11.91      11.91 r
  U7283/X (nand_x1_sg)                     7.24      19.15 f
  U6138/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][10]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][9]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[14][9]/Q (dff_sg)          11.91      11.91 r
  U7281/X (nand_x1_sg)                     7.24      19.15 f
  U6086/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][9]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][8]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[14][8]/Q (dff_sg)          11.91      11.91 r
  U7279/X (nand_x1_sg)                     7.24      19.15 f
  U6137/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][8]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][7]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[14][7]/Q (dff_sg)          11.91      11.91 r
  U7277/X (nand_x1_sg)                     7.24      19.15 f
  U6085/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][7]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][6]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[14][6]/Q (dff_sg)          11.91      11.91 r
  U7275/X (nand_x1_sg)                     7.24      19.15 f
  U6136/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][6]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][5]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[14][5]/Q (dff_sg)          11.91      11.91 r
  U7273/X (nand_x1_sg)                     7.24      19.15 f
  U6084/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][5]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][4]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[14][4]/Q (dff_sg)          11.91      11.91 r
  U7271/X (nand_x1_sg)                     7.24      19.15 f
  U6135/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][4]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][3]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[14][3]/Q (dff_sg)          11.91      11.91 r
  U7269/X (nand_x1_sg)                     7.24      19.15 f
  U6083/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][3]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][2]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[14][2]/Q (dff_sg)          11.91      11.91 r
  U7267/X (nand_x1_sg)                     7.24      19.15 f
  U6134/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][2]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][1]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[14][1]/Q (dff_sg)          11.91      11.91 r
  U7265/X (nand_x1_sg)                     7.24      19.15 f
  U6082/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][1]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][0]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[14][0]/Q (dff_sg)          11.91      11.91 r
  U7263/X (nand_x1_sg)                     7.24      19.15 f
  U6133/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][0]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][19]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[13][19]/Q (dff_sg)         11.91      11.91 r
  U7099/X (nand_x1_sg)                     7.24      19.15 f
  U6006/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][19]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][18]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[13][18]/Q (dff_sg)         11.91      11.91 r
  U7097/X (nand_x1_sg)                     7.24      19.15 f
  U6005/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][18]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][17]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[13][17]/Q (dff_sg)         11.91      11.91 r
  U7095/X (nand_x1_sg)                     7.24      19.15 f
  U6081/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][17]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][16]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[13][16]/Q (dff_sg)         11.91      11.91 r
  U7093/X (nand_x1_sg)                     7.24      19.15 f
  U6004/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][16]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][15]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[13][15]/Q (dff_sg)         11.91      11.91 r
  U7091/X (nand_x1_sg)                     7.24      19.15 f
  U6080/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][15]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][13]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[13][13]/Q (dff_sg)         11.91      11.91 r
  U7089/X (nand_x1_sg)                     7.24      19.15 f
  U6079/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][13]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][12]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[13][12]/Q (dff_sg)         11.91      11.91 r
  U7087/X (nand_x1_sg)                     7.24      19.15 f
  U6003/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][12]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][11]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[13][11]/Q (dff_sg)         11.91      11.91 r
  U7085/X (nand_x1_sg)                     7.24      19.15 f
  U6078/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][11]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][10]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[13][10]/Q (dff_sg)         11.91      11.91 r
  U7083/X (nand_x1_sg)                     7.24      19.15 f
  U6002/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][10]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][9]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[13][9]/Q (dff_sg)          11.91      11.91 r
  U7081/X (nand_x1_sg)                     7.24      19.15 f
  U6077/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][9]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][8]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[13][8]/Q (dff_sg)          11.91      11.91 r
  U7079/X (nand_x1_sg)                     7.24      19.15 f
  U6001/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][8]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][7]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[13][7]/Q (dff_sg)          11.91      11.91 r
  U7077/X (nand_x1_sg)                     7.24      19.15 f
  U6076/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][7]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][6]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[13][6]/Q (dff_sg)          11.91      11.91 r
  U7075/X (nand_x1_sg)                     7.24      19.15 f
  U6000/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][6]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][5]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[13][5]/Q (dff_sg)          11.91      11.91 r
  U7073/X (nand_x1_sg)                     7.24      19.15 f
  U6075/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][5]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][4]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[13][4]/Q (dff_sg)          11.91      11.91 r
  U7071/X (nand_x1_sg)                     7.24      19.15 f
  U5999/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][4]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][3]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[13][3]/Q (dff_sg)          11.91      11.91 r
  U7069/X (nand_x1_sg)                     7.24      19.15 f
  U6074/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][3]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][2]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[13][2]/Q (dff_sg)          11.91      11.91 r
  U7067/X (nand_x1_sg)                     7.24      19.15 f
  U5998/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][2]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][1]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[13][1]/Q (dff_sg)          11.91      11.91 r
  U7065/X (nand_x1_sg)                     7.24      19.15 f
  U6073/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][1]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][0]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[13][0]/Q (dff_sg)          11.91      11.91 r
  U7063/X (nand_x1_sg)                     7.24      19.15 f
  U5997/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][0]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][19]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[12][19]/Q (dff_sg)         11.91      11.91 r
  U7061/X (nand_x1_sg)                     7.24      19.15 f
  U6036/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][19]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][18]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[12][18]/Q (dff_sg)         11.91      11.91 r
  U7059/X (nand_x1_sg)                     7.24      19.15 f
  U6035/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][18]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][17]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[12][17]/Q (dff_sg)         11.91      11.91 r
  U7057/X (nand_x1_sg)                     7.24      19.15 f
  U6072/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][17]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][16]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[12][16]/Q (dff_sg)         11.91      11.91 r
  U7055/X (nand_x1_sg)                     7.24      19.15 f
  U6034/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][16]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][15]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[12][15]/Q (dff_sg)         11.91      11.91 r
  U7053/X (nand_x1_sg)                     7.24      19.15 f
  U6071/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][15]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][13]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[12][13]/Q (dff_sg)         11.91      11.91 r
  U7051/X (nand_x1_sg)                     7.24      19.15 f
  U6070/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][13]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][12]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[12][12]/Q (dff_sg)         11.91      11.91 r
  U7049/X (nand_x1_sg)                     7.24      19.15 f
  U6033/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][12]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][11]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[12][11]/Q (dff_sg)         11.91      11.91 r
  U7047/X (nand_x1_sg)                     7.24      19.15 f
  U6069/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][11]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][10]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[12][10]/Q (dff_sg)         11.91      11.91 r
  U7045/X (nand_x1_sg)                     7.24      19.15 f
  U6032/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][10]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][9]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[12][9]/Q (dff_sg)          11.91      11.91 r
  U7043/X (nand_x1_sg)                     7.24      19.15 f
  U6068/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][9]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][8]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[12][8]/Q (dff_sg)          11.91      11.91 r
  U7041/X (nand_x1_sg)                     7.24      19.15 f
  U6031/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][8]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][7]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[12][7]/Q (dff_sg)          11.91      11.91 r
  U7039/X (nand_x1_sg)                     7.24      19.15 f
  U6067/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][7]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][6]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[12][6]/Q (dff_sg)          11.91      11.91 r
  U7037/X (nand_x1_sg)                     7.24      19.15 f
  U6030/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][6]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][5]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[12][5]/Q (dff_sg)          11.91      11.91 r
  U7035/X (nand_x1_sg)                     7.24      19.15 f
  U6066/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][5]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][4]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[12][4]/Q (dff_sg)          11.91      11.91 r
  U7033/X (nand_x1_sg)                     7.24      19.15 f
  U6029/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][4]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][3]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[12][3]/Q (dff_sg)          11.91      11.91 r
  U7031/X (nand_x1_sg)                     7.24      19.15 f
  U6065/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][3]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][2]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[12][2]/Q (dff_sg)          11.91      11.91 r
  U7029/X (nand_x1_sg)                     7.24      19.15 f
  U6028/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][2]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][1]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[12][1]/Q (dff_sg)          11.91      11.91 r
  U7027/X (nand_x1_sg)                     7.24      19.15 f
  U6064/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][1]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][0]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[12][0]/Q (dff_sg)          11.91      11.91 r
  U7025/X (nand_x1_sg)                     7.24      19.15 f
  U6027/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][0]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][19]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[7][19]/Q (dff_sg)          11.91      11.91 r
  U7497/X (nand_x1_sg)                     7.24      19.15 f
  U5939/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][19]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][19]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][18]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[7][18]/Q (dff_sg)          11.91      11.91 r
  U7495/X (nand_x1_sg)                     7.24      19.15 f
  U5938/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][18]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][18]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][17]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[7][17]/Q (dff_sg)          11.91      11.91 r
  U7493/X (nand_x1_sg)                     7.24      19.15 f
  U5937/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][17]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][17]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][16]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[7][16]/Q (dff_sg)          11.91      11.91 r
  U7491/X (nand_x1_sg)                     7.24      19.15 f
  U5936/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][16]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][16]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][15]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[7][15]/Q (dff_sg)          11.91      11.91 r
  U7489/X (nand_x1_sg)                     7.24      19.15 f
  U5935/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][15]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][15]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][13]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[7][13]/Q (dff_sg)          11.91      11.91 r
  U7487/X (nand_x1_sg)                     7.24      19.15 f
  U5934/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][13]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][13]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][12]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[7][12]/Q (dff_sg)          11.91      11.91 r
  U7485/X (nand_x1_sg)                     7.24      19.15 f
  U5933/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][12]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][12]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][11]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[7][11]/Q (dff_sg)          11.91      11.91 r
  U7483/X (nand_x1_sg)                     7.24      19.15 f
  U5932/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][11]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][11]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][10]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[7][10]/Q (dff_sg)          11.91      11.91 r
  U7481/X (nand_x1_sg)                     7.24      19.15 f
  U5931/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][10]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][10]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][9]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[7][9]/Q (dff_sg)           11.91      11.91 r
  U7479/X (nand_x1_sg)                     7.24      19.15 f
  U5930/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][9]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][9]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][8]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[7][8]/Q (dff_sg)           11.91      11.91 r
  U7477/X (nand_x1_sg)                     7.24      19.15 f
  U5929/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][8]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][8]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][7]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[7][7]/Q (dff_sg)           11.91      11.91 r
  U7475/X (nand_x1_sg)                     7.24      19.15 f
  U5928/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][7]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][7]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][6]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[7][6]/Q (dff_sg)           11.91      11.91 r
  U7473/X (nand_x1_sg)                     7.24      19.15 f
  U5927/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][6]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][6]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][5]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[7][5]/Q (dff_sg)           11.91      11.91 r
  U7471/X (nand_x1_sg)                     7.24      19.15 f
  U5926/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][5]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][5]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][4]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[7][4]/Q (dff_sg)           11.91      11.91 r
  U7469/X (nand_x1_sg)                     7.24      19.15 f
  U5925/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][4]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][4]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][3]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[7][3]/Q (dff_sg)           11.91      11.91 r
  U7467/X (nand_x1_sg)                     7.24      19.15 f
  U5924/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][3]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][3]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][2]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[7][2]/Q (dff_sg)           11.91      11.91 r
  U7465/X (nand_x1_sg)                     7.24      19.15 f
  U5923/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][2]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][2]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][1]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[7][1]/Q (dff_sg)           11.91      11.91 r
  U7463/X (nand_x1_sg)                     7.24      19.15 f
  U5922/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][1]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][1]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][0]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[7][0]/Q (dff_sg)           11.91      11.91 r
  U7461/X (nand_x1_sg)                     7.24      19.15 f
  U5921/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][0]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][0]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][19]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[6][19]/Q (dff_sg)          11.91      11.91 r
  U7261/X (nand_x1_sg)                     7.24      19.15 f
  U6132/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][19]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][19]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][18]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[6][18]/Q (dff_sg)          11.91      11.91 r
  U7259/X (nand_x1_sg)                     7.24      19.15 f
  U6131/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][18]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][18]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][17]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[6][17]/Q (dff_sg)          11.91      11.91 r
  U7257/X (nand_x1_sg)                     7.24      19.15 f
  U6063/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][17]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][17]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][16]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[6][16]/Q (dff_sg)          11.91      11.91 r
  U7255/X (nand_x1_sg)                     7.24      19.15 f
  U6130/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][16]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][16]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][15]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[6][15]/Q (dff_sg)          11.91      11.91 r
  U7253/X (nand_x1_sg)                     7.24      19.15 f
  U6062/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][15]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][15]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][13]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[6][13]/Q (dff_sg)          11.91      11.91 r
  U7251/X (nand_x1_sg)                     7.24      19.15 f
  U6061/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][13]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][13]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][12]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[6][12]/Q (dff_sg)          11.91      11.91 r
  U7249/X (nand_x1_sg)                     7.24      19.15 f
  U6129/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][12]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][12]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][11]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[6][11]/Q (dff_sg)          11.91      11.91 r
  U7247/X (nand_x1_sg)                     7.24      19.15 f
  U6060/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][11]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][11]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][10]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[6][10]/Q (dff_sg)          11.91      11.91 r
  U7245/X (nand_x1_sg)                     7.24      19.15 f
  U6128/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][10]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][10]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][9]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[6][9]/Q (dff_sg)           11.91      11.91 r
  U7243/X (nand_x1_sg)                     7.24      19.15 f
  U6059/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][9]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][9]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][8]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[6][8]/Q (dff_sg)           11.91      11.91 r
  U7241/X (nand_x1_sg)                     7.24      19.15 f
  U6127/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][8]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][8]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][7]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[6][7]/Q (dff_sg)           11.91      11.91 r
  U7239/X (nand_x1_sg)                     7.24      19.15 f
  U6058/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][7]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][7]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][6]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[6][6]/Q (dff_sg)           11.91      11.91 r
  U7237/X (nand_x1_sg)                     7.24      19.15 f
  U6126/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][6]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][6]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][5]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[6][5]/Q (dff_sg)           11.91      11.91 r
  U7235/X (nand_x1_sg)                     7.24      19.15 f
  U6057/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][5]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][5]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][4]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[6][4]/Q (dff_sg)           11.91      11.91 r
  U7233/X (nand_x1_sg)                     7.24      19.15 f
  U6125/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][4]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][4]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][3]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[6][3]/Q (dff_sg)           11.91      11.91 r
  U7231/X (nand_x1_sg)                     7.24      19.15 f
  U6056/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][3]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][3]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][2]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[6][2]/Q (dff_sg)           11.91      11.91 r
  U7229/X (nand_x1_sg)                     7.24      19.15 f
  U6124/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][2]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][2]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][1]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[6][1]/Q (dff_sg)           11.91      11.91 r
  U7227/X (nand_x1_sg)                     7.24      19.15 f
  U6055/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][1]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][1]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][0]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[6][0]/Q (dff_sg)           11.91      11.91 r
  U7225/X (nand_x1_sg)                     7.24      19.15 f
  U6123/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][0]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][0]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][19]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[5][19]/Q (dff_sg)          11.91      11.91 r
  U7223/X (nand_x1_sg)                     7.24      19.15 f
  U6026/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][19]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][19]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][18]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[5][18]/Q (dff_sg)          11.91      11.91 r
  U7221/X (nand_x1_sg)                     7.24      19.15 f
  U6025/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][18]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][18]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][17]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[5][17]/Q (dff_sg)          11.91      11.91 r
  U7219/X (nand_x1_sg)                     7.24      19.15 f
  U6054/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][17]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][17]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][16]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[5][16]/Q (dff_sg)          11.91      11.91 r
  U7217/X (nand_x1_sg)                     7.24      19.15 f
  U6024/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][16]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][16]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][15]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[5][15]/Q (dff_sg)          11.91      11.91 r
  U7215/X (nand_x1_sg)                     7.24      19.15 f
  U6053/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][15]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][15]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][13]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[5][13]/Q (dff_sg)          11.91      11.91 r
  U7213/X (nand_x1_sg)                     7.24      19.15 f
  U6052/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][13]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][13]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][12]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[5][12]/Q (dff_sg)          11.91      11.91 r
  U7211/X (nand_x1_sg)                     7.24      19.15 f
  U6023/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][12]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][12]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][11]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[5][11]/Q (dff_sg)          11.91      11.91 r
  U7209/X (nand_x1_sg)                     7.24      19.15 f
  U6051/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][11]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][11]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][10]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[5][10]/Q (dff_sg)          11.91      11.91 r
  U7207/X (nand_x1_sg)                     7.24      19.15 f
  U6022/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][10]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][10]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][9]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[5][9]/Q (dff_sg)           11.91      11.91 r
  U7205/X (nand_x1_sg)                     7.24      19.15 f
  U6050/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][9]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][9]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][8]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[5][8]/Q (dff_sg)           11.91      11.91 r
  U7203/X (nand_x1_sg)                     7.24      19.15 f
  U6021/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][8]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][8]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][7]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[5][7]/Q (dff_sg)           11.91      11.91 r
  U7201/X (nand_x1_sg)                     7.24      19.15 f
  U6049/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][7]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][7]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][6]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[5][6]/Q (dff_sg)           11.91      11.91 r
  U7199/X (nand_x1_sg)                     7.24      19.15 f
  U6020/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][6]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][6]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][5]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[5][5]/Q (dff_sg)           11.91      11.91 r
  U7197/X (nand_x1_sg)                     7.24      19.15 f
  U6048/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][5]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][5]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][4]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[5][4]/Q (dff_sg)           11.91      11.91 r
  U7195/X (nand_x1_sg)                     7.24      19.15 f
  U6019/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][4]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][4]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][3]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[5][3]/Q (dff_sg)           11.91      11.91 r
  U7193/X (nand_x1_sg)                     7.24      19.15 f
  U6047/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][3]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][3]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][2]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[5][2]/Q (dff_sg)           11.91      11.91 r
  U7191/X (nand_x1_sg)                     7.24      19.15 f
  U6018/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][2]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][2]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][1]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[5][1]/Q (dff_sg)           11.91      11.91 r
  U7189/X (nand_x1_sg)                     7.24      19.15 f
  U6046/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][1]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][1]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][0]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[5][0]/Q (dff_sg)           11.91      11.91 r
  U7187/X (nand_x1_sg)                     7.24      19.15 f
  U6017/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][0]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][0]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][13]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[4][13]/Q (dff_sg)          11.91      11.91 r
  U7023/X (nand_x1_sg)                     7.24      19.15 f
  U6045/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][13]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][13]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][12]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[4][12]/Q (dff_sg)          11.91      11.91 r
  U7021/X (nand_x1_sg)                     7.24      19.15 f
  U5996/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][12]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][12]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][11]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[4][11]/Q (dff_sg)          11.91      11.91 r
  U7019/X (nand_x1_sg)                     7.24      19.15 f
  U6044/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][11]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][11]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][10]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[4][10]/Q (dff_sg)          11.91      11.91 r
  U7017/X (nand_x1_sg)                     7.24      19.15 f
  U5995/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][10]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][10]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][9]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[4][9]/Q (dff_sg)           11.91      11.91 r
  U7015/X (nand_x1_sg)                     7.24      19.15 f
  U6043/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][9]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][9]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][8]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[4][8]/Q (dff_sg)           11.91      11.91 r
  U7013/X (nand_x1_sg)                     7.24      19.15 f
  U5994/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][8]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][8]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][7]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[4][7]/Q (dff_sg)           11.91      11.91 r
  U7011/X (nand_x1_sg)                     7.24      19.15 f
  U6042/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][7]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][7]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][6]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[4][6]/Q (dff_sg)           11.91      11.91 r
  U7009/X (nand_x1_sg)                     7.24      19.15 f
  U5993/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][6]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][6]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][5]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[4][5]/Q (dff_sg)           11.91      11.91 r
  U7007/X (nand_x1_sg)                     7.24      19.15 f
  U6041/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][5]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][5]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][4]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[4][4]/Q (dff_sg)           11.91      11.91 r
  U7005/X (nand_x1_sg)                     7.24      19.15 f
  U5992/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][4]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][4]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][3]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[4][3]/Q (dff_sg)           11.91      11.91 r
  U7003/X (nand_x1_sg)                     7.24      19.15 f
  U6040/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][3]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][3]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][2]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[4][2]/Q (dff_sg)           11.91      11.91 r
  U7001/X (nand_x1_sg)                     7.24      19.15 f
  U5991/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][2]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][2]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][1]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[4][1]/Q (dff_sg)           11.91      11.91 r
  U6999/X (nand_x1_sg)                     7.24      19.15 f
  U6039/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][1]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][1]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][0]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[4][0]/Q (dff_sg)           11.91      11.91 r
  U6997/X (nand_x1_sg)                     7.24      19.15 f
  U5990/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][0]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][0]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][19]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[4][19]/Q (dff_sg)          11.91      11.91 r
  U6995/X (nand_x1_sg)                     7.24      19.15 f
  U5989/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][19]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][19]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][18]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[4][18]/Q (dff_sg)          11.91      11.91 r
  U6993/X (nand_x1_sg)                     7.24      19.15 f
  U5988/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][18]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][18]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][17]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[4][17]/Q (dff_sg)          11.91      11.91 r
  U6991/X (nand_x1_sg)                     7.24      19.15 f
  U6038/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][17]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][17]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][16]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[4][16]/Q (dff_sg)          11.91      11.91 r
  U6989/X (nand_x1_sg)                     7.24      19.15 f
  U5987/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][16]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][16]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][15]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[4][15]/Q (dff_sg)          11.91      11.91 r
  U6987/X (nand_x1_sg)                     7.24      19.15 f
  U6037/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][15]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][15]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[1][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[1][14]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[1][14]/Q (dff_sg)          11.91      11.91 r
  U7539/X (nand_x1_sg)                     7.24      19.15 f
  U6211/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[1][14]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[1][14]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][14]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][14]/Q (dff_sg)          11.91      11.91 r
  U7537/X (nand_x1_sg)                     7.24      19.15 f
  U6210/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[0][14]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][14]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[17][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[17][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[17][14]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[17][14]/Q (dff_sg)         11.91      11.91 r
  U7665/X (nand_x1_sg)                     7.24      19.15 f
  U6291/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[17][14]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[17][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[16][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[16][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[16][14]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[16][14]/Q (dff_sg)         11.91      11.91 r
  U7745/X (nand_x1_sg)                     7.24      19.15 f
  U6290/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[16][14]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[16][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[15][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[15][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[15][14]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[15][14]/Q (dff_sg)         11.91      11.91 r
  U7377/X (nand_x1_sg)                     7.24      19.15 f
  U6122/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[15][14]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[15][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[14][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[14][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[14][14]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[14][14]/Q (dff_sg)         11.91      11.91 r
  U7185/X (nand_x1_sg)                     7.24      19.15 f
  U6121/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[14][14]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[14][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[13][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[13][14]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[13][14]/Q (dff_sg)         11.91      11.91 r
  U6985/X (nand_x1_sg)                     7.24      19.15 f
  U6181/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[13][14]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[13][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[12][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[12][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[12][14]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[12][14]/Q (dff_sg)         11.91      11.91 r
  U6984/X (nand_x1_sg)                     7.24      19.15 f
  U6175/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[12][14]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[12][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[11][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[11][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[11][14]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[11][14]/Q (dff_sg)         11.91      11.91 r
  U7459/X (nand_x1_sg)                     7.24      19.15 f
  U5918/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[11][14]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[11][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[10][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[10][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[10][14]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[10][14]/Q (dff_sg)         11.91      11.91 r
  U6983/X (nand_x1_sg)                     7.24      19.15 f
  U6179/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[10][14]/D (dff_sg)          0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[10][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[9][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[9][14]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[9][14]/Q (dff_sg)          11.91      11.91 r
  U7183/X (nand_x1_sg)                     7.24      19.15 f
  U6120/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[9][14]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[9][14]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[8][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[8][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[8][14]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[8][14]/Q (dff_sg)          11.91      11.91 r
  U7181/X (nand_x1_sg)                     7.24      19.15 f
  U6119/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[8][14]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[8][14]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[7][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[7][14]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[7][14]/Q (dff_sg)          11.91      11.91 r
  U7457/X (nand_x1_sg)                     7.24      19.15 f
  U5917/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[7][14]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[7][14]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[6][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[6][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[6][14]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[6][14]/Q (dff_sg)          11.91      11.91 r
  U7179/X (nand_x1_sg)                     7.24      19.15 f
  U6118/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[6][14]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[6][14]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[5][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[5][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[5][14]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[5][14]/Q (dff_sg)          11.91      11.91 r
  U7177/X (nand_x1_sg)                     7.24      19.15 f
  U6173/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[5][14]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[5][14]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[4][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[4][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[4][14]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[4][14]/Q (dff_sg)          11.91      11.91 r
  U6982/X (nand_x1_sg)                     7.24      19.15 f
  U6177/X (nand_x1_sg)                     7.31      26.46 r
  buff_mem_reg[4][14]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[4][14]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[19][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][13]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[19][13]/Q (dff_sg)         11.91      11.91 r
  U7741/X (nand_x1_sg)                     7.24      19.15 f
  U6261/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][13]/D (dff_sg)          0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][12]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[19][12]/Q (dff_sg)         11.91      11.91 r
  U7739/X (nand_x1_sg)                     7.24      19.15 f
  U6260/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][12]/D (dff_sg)          0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][11]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[19][11]/Q (dff_sg)         11.91      11.91 r
  U7737/X (nand_x1_sg)                     7.24      19.15 f
  U6259/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][11]/D (dff_sg)          0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][10]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[19][10]/Q (dff_sg)         11.91      11.91 r
  U7735/X (nand_x1_sg)                     7.24      19.15 f
  U6258/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][10]/D (dff_sg)          0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][9]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[19][9]/Q (dff_sg)          11.91      11.91 r
  U7733/X (nand_x1_sg)                     7.24      19.15 f
  U6257/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][9]/D (dff_sg)           0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][8]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[19][8]/Q (dff_sg)          11.91      11.91 r
  U7731/X (nand_x1_sg)                     7.24      19.15 f
  U6256/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][8]/D (dff_sg)           0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][7]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[19][7]/Q (dff_sg)          11.91      11.91 r
  U7729/X (nand_x1_sg)                     7.24      19.15 f
  U6255/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][7]/D (dff_sg)           0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][6]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[19][6]/Q (dff_sg)          11.91      11.91 r
  U7727/X (nand_x1_sg)                     7.24      19.15 f
  U6254/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][6]/D (dff_sg)           0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][5]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[19][5]/Q (dff_sg)          11.91      11.91 r
  U7725/X (nand_x1_sg)                     7.24      19.15 f
  U6253/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][5]/D (dff_sg)           0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][4]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[19][4]/Q (dff_sg)          11.91      11.91 r
  U7723/X (nand_x1_sg)                     7.24      19.15 f
  U6252/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][4]/D (dff_sg)           0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][3]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[19][3]/Q (dff_sg)          11.91      11.91 r
  U7721/X (nand_x1_sg)                     7.24      19.15 f
  U6251/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][3]/D (dff_sg)           0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][2]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[19][2]/Q (dff_sg)          11.91      11.91 r
  U7719/X (nand_x1_sg)                     7.24      19.15 f
  U6250/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][2]/D (dff_sg)           0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][1]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[19][1]/Q (dff_sg)          11.91      11.91 r
  U7717/X (nand_x1_sg)                     7.24      19.15 f
  U6249/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][1]/D (dff_sg)           0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][0]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[19][0]/Q (dff_sg)          11.91      11.91 r
  U7705/X (nand_x1_sg)                     7.24      19.15 f
  U6248/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][0]/D (dff_sg)           0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][18]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[19][18]/Q (dff_sg)         11.91      11.91 r
  U7715/X (nand_x1_sg)                     7.24      19.15 f
  U6247/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][18]/D (dff_sg)          0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][17]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[19][17]/Q (dff_sg)         11.91      11.91 r
  U7713/X (nand_x1_sg)                     7.24      19.15 f
  U6246/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][17]/D (dff_sg)          0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][16]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[19][16]/Q (dff_sg)         11.91      11.91 r
  U7711/X (nand_x1_sg)                     7.24      19.15 f
  U6245/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][16]/D (dff_sg)          0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][15]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[19][15]/Q (dff_sg)         11.91      11.91 r
  U7709/X (nand_x1_sg)                     7.24      19.15 f
  U6244/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][15]/D (dff_sg)          0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[19][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[19][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[19][14]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[19][14]/Q (dff_sg)         11.91      11.91 r
  U7707/X (nand_x1_sg)                     7.24      19.15 f
  U6243/X (nand_x1_sg)                     9.47      28.62 r
  buff_mem_reg[19][14]/D (dff_sg)          0.00      28.63 r
  data arrival time                                  28.63

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[19][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -28.63
  -----------------------------------------------------------
  slack (VIOLATED)                                  -19.15


  Startpoint: buff_mem_reg[18][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][10]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[18][10]/Q (dff_sg)         14.79      14.79 r
  U7656/X (nand_x1_sg)                     7.44      22.23 f
  U6319/X (nand_x1_sg)                     7.35      29.58 r
  buff_mem_reg[18][10]/D (dff_sg)          0.00      29.59 r
  data arrival time                                  29.59

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -29.59
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.19


  Startpoint: buff_mem_reg[18][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][9]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[18][9]/Q (dff_sg)          14.79      14.79 r
  U7654/X (nand_x1_sg)                     7.44      22.23 f
  U6283/X (nand_x1_sg)                     7.35      29.58 r
  buff_mem_reg[18][9]/D (dff_sg)           0.00      29.59 r
  data arrival time                                  29.59

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -29.59
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.19


  Startpoint: buff_mem_reg[18][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][8]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[18][8]/Q (dff_sg)          14.79      14.79 r
  U7652/X (nand_x1_sg)                     7.44      22.23 f
  U6316/X (nand_x1_sg)                     7.35      29.58 r
  buff_mem_reg[18][8]/D (dff_sg)           0.00      29.59 r
  data arrival time                                  29.59

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -29.59
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.19


  Startpoint: buff_mem_reg[18][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][19]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[18][19]/Q (dff_sg)         14.79      14.79 r
  U7634/X (nand_x1_sg)                     7.44      22.23 f
  U6301/X (nand_x1_sg)                     7.35      29.58 r
  buff_mem_reg[18][19]/D (dff_sg)          0.00      29.59 r
  data arrival time                                  29.59

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -29.59
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.19


  Startpoint: buff_mem_reg[3][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][12]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][12]/Q (dff_sg)          14.79      14.79 r
  U7174/X (nand_x1_sg)                     7.44      22.23 f
  U5984/X (nand_x1_sg)                     7.35      29.58 r
  buff_mem_reg[3][12]/D (dff_sg)           0.00      29.59 r
  data arrival time                                  29.59

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][12]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -29.59
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.19


  Startpoint: buff_mem_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][4]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][4]/Q (dff_sg)           14.79      14.79 r
  U7158/X (nand_x1_sg)                     7.44      22.23 f
  U5968/X (nand_x1_sg)                     7.35      29.58 r
  buff_mem_reg[3][4]/D (dff_sg)            0.00      29.59 r
  data arrival time                                  29.59

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][4]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -29.59
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.19


  Startpoint: buff_mem_reg[3][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][19]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][19]/Q (dff_sg)          14.79      14.79 r
  U7148/X (nand_x1_sg)                     7.44      22.23 f
  U5958/X (nand_x1_sg)                     7.35      29.58 r
  buff_mem_reg[3][19]/D (dff_sg)           0.00      29.59 r
  data arrival time                                  29.59

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][19]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -29.59
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.19


  Startpoint: buff_mem_reg[3][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][16]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][16]/Q (dff_sg)          14.79      14.79 r
  U7142/X (nand_x1_sg)                     7.44      22.23 f
  U5952/X (nand_x1_sg)                     7.35      29.58 r
  buff_mem_reg[3][16]/D (dff_sg)           0.00      29.59 r
  data arrival time                                  29.59

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][16]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -29.59
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.19


  Startpoint: buff_mem_reg[3][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][13]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][13]/Q (dff_sg)          14.79      14.79 r
  U7176/X (nand_x1_sg)                     7.44      22.23 f
  U5986/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][13]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][13]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][13]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[2][13]/Q (dff_sg)          14.79      14.79 r
  U7455/X (nand_x1_sg)                     7.44      22.23 f
  U6209/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][13]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][13]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][13]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[18][13]/Q (dff_sg)         14.79      14.79 r
  U7662/X (nand_x1_sg)                     7.44      22.23 f
  U6289/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][13]/D (dff_sg)          0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][12]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[2][12]/Q (dff_sg)          14.79      14.79 r
  U7453/X (nand_x1_sg)                     7.44      22.23 f
  U6242/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][12]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][12]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][12]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[18][12]/Q (dff_sg)         14.79      14.79 r
  U7660/X (nand_x1_sg)                     7.44      22.23 f
  U6322/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][12]/D (dff_sg)          0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][11]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][11]/Q (dff_sg)          14.79      14.79 r
  U7172/X (nand_x1_sg)                     7.44      22.23 f
  U5982/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][11]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][11]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][11]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[2][11]/Q (dff_sg)          14.79      14.79 r
  U7451/X (nand_x1_sg)                     7.44      22.23 f
  U6206/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][11]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][11]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][11]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[18][11]/Q (dff_sg)         14.79      14.79 r
  U7658/X (nand_x1_sg)                     7.44      22.23 f
  U6286/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][11]/D (dff_sg)          0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][10]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][10]/Q (dff_sg)          14.79      14.79 r
  U7170/X (nand_x1_sg)                     7.44      22.23 f
  U5980/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][10]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][10]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][10]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[2][10]/Q (dff_sg)          14.79      14.79 r
  U7449/X (nand_x1_sg)                     7.44      22.23 f
  U6239/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][10]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][10]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][9]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][9]/Q (dff_sg)           14.79      14.79 r
  U7168/X (nand_x1_sg)                     7.44      22.23 f
  U5978/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][9]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][9]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][9]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[2][9]/Q (dff_sg)           14.79      14.79 r
  U7447/X (nand_x1_sg)                     7.44      22.23 f
  U6203/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][9]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][9]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][8]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][8]/Q (dff_sg)           14.79      14.79 r
  U7166/X (nand_x1_sg)                     7.44      22.23 f
  U5976/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][8]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][8]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][8]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[2][8]/Q (dff_sg)           14.79      14.79 r
  U7445/X (nand_x1_sg)                     7.44      22.23 f
  U6236/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][8]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][8]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][7]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][7]/Q (dff_sg)           14.79      14.79 r
  U7164/X (nand_x1_sg)                     7.44      22.23 f
  U5974/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][7]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][7]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][7]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[2][7]/Q (dff_sg)           14.79      14.79 r
  U7443/X (nand_x1_sg)                     7.44      22.23 f
  U6200/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][7]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][7]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][7]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[18][7]/Q (dff_sg)          14.79      14.79 r
  U7650/X (nand_x1_sg)                     7.44      22.23 f
  U6280/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][7]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][6]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][6]/Q (dff_sg)           14.79      14.79 r
  U7162/X (nand_x1_sg)                     7.44      22.23 f
  U5972/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][6]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][6]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][6]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[2][6]/Q (dff_sg)           14.79      14.79 r
  U7441/X (nand_x1_sg)                     7.44      22.23 f
  U6233/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][6]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][6]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][6]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[18][6]/Q (dff_sg)          14.79      14.79 r
  U7648/X (nand_x1_sg)                     7.44      22.23 f
  U6313/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][6]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][5]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][5]/Q (dff_sg)           14.79      14.79 r
  U7160/X (nand_x1_sg)                     7.44      22.23 f
  U5970/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][5]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][5]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][5]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[2][5]/Q (dff_sg)           14.79      14.79 r
  U7439/X (nand_x1_sg)                     7.44      22.23 f
  U6197/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][5]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][5]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][5]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[18][5]/Q (dff_sg)          14.79      14.79 r
  U7646/X (nand_x1_sg)                     7.44      22.23 f
  U6277/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][5]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][4]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[2][4]/Q (dff_sg)           14.79      14.79 r
  U7437/X (nand_x1_sg)                     7.44      22.23 f
  U6230/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][4]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][4]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][4]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[18][4]/Q (dff_sg)          14.79      14.79 r
  U7644/X (nand_x1_sg)                     7.44      22.23 f
  U6310/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][4]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][3]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][3]/Q (dff_sg)           14.79      14.79 r
  U7156/X (nand_x1_sg)                     7.44      22.23 f
  U5966/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][3]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][3]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][3]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[2][3]/Q (dff_sg)           14.79      14.79 r
  U7435/X (nand_x1_sg)                     7.44      22.23 f
  U6194/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][3]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][3]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][3]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[18][3]/Q (dff_sg)          14.79      14.79 r
  U7642/X (nand_x1_sg)                     7.44      22.23 f
  U6274/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][3]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][2]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][2]/Q (dff_sg)           14.79      14.79 r
  U7154/X (nand_x1_sg)                     7.44      22.23 f
  U5964/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][2]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][2]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][2]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[2][2]/Q (dff_sg)           14.79      14.79 r
  U7433/X (nand_x1_sg)                     7.44      22.23 f
  U6227/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][2]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][2]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][2]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[18][2]/Q (dff_sg)          14.79      14.79 r
  U7640/X (nand_x1_sg)                     7.44      22.23 f
  U6307/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][2]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][1]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][1]/Q (dff_sg)           14.79      14.79 r
  U7152/X (nand_x1_sg)                     7.44      22.23 f
  U5962/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][1]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][1]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][1]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[2][1]/Q (dff_sg)           14.79      14.79 r
  U7431/X (nand_x1_sg)                     7.44      22.23 f
  U6191/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][1]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][1]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][1]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[18][1]/Q (dff_sg)          14.79      14.79 r
  U7638/X (nand_x1_sg)                     7.44      22.23 f
  U6271/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][1]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][0]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][0]/Q (dff_sg)           14.79      14.79 r
  U7150/X (nand_x1_sg)                     7.44      22.23 f
  U5960/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][0]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][0]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][0]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[2][0]/Q (dff_sg)           14.79      14.79 r
  U7429/X (nand_x1_sg)                     7.44      22.23 f
  U6224/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][0]/D (dff_sg)            0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][0]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][0]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[18][0]/Q (dff_sg)          14.79      14.79 r
  U7636/X (nand_x1_sg)                     7.44      22.23 f
  U6304/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][0]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][19]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[2][19]/Q (dff_sg)          14.79      14.79 r
  U7427/X (nand_x1_sg)                     7.44      22.23 f
  U6221/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][19]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][19]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][18]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][18]/Q (dff_sg)          14.79      14.79 r
  U7146/X (nand_x1_sg)                     7.44      22.23 f
  U5956/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][18]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][18]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][18]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[2][18]/Q (dff_sg)          14.79      14.79 r
  U7425/X (nand_x1_sg)                     7.44      22.23 f
  U6218/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][18]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][18]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][18]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[18][18]/Q (dff_sg)         14.79      14.79 r
  U7632/X (nand_x1_sg)                     7.44      22.23 f
  U6298/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][18]/D (dff_sg)          0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][17]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][17]/Q (dff_sg)          14.79      14.79 r
  U7144/X (nand_x1_sg)                     7.44      22.23 f
  U5954/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][17]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][17]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][17]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[2][17]/Q (dff_sg)          14.79      14.79 r
  U7423/X (nand_x1_sg)                     7.44      22.23 f
  U6188/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][17]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][17]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][17]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[18][17]/Q (dff_sg)         14.79      14.79 r
  U7630/X (nand_x1_sg)                     7.44      22.23 f
  U6268/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][17]/D (dff_sg)          0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][16]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[2][16]/Q (dff_sg)          14.79      14.79 r
  U7421/X (nand_x1_sg)                     7.44      22.23 f
  U6215/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][16]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][16]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][16]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[18][16]/Q (dff_sg)         14.79      14.79 r
  U7628/X (nand_x1_sg)                     7.44      22.23 f
  U6295/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][16]/D (dff_sg)          0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][15]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][15]/Q (dff_sg)          14.79      14.79 r
  U7140/X (nand_x1_sg)                     7.44      22.23 f
  U5950/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][15]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][15]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][15]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[2][15]/Q (dff_sg)          14.79      14.79 r
  U7419/X (nand_x1_sg)                     7.44      22.23 f
  U6185/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][15]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][15]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][15]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[18][15]/Q (dff_sg)         14.79      14.79 r
  U7626/X (nand_x1_sg)                     7.44      22.23 f
  U6265/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][15]/D (dff_sg)          0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[3][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][14]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][14]/Q (dff_sg)          14.79      14.79 r
  U7138/X (nand_x1_sg)                     7.44      22.23 f
  U5919/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[3][14]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][14]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[2][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[2][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[2][14]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[2][14]/Q (dff_sg)          14.79      14.79 r
  U7417/X (nand_x1_sg)                     7.44      22.23 f
  U6212/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[2][14]/D (dff_sg)           0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[2][14]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: buff_mem_reg[18][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[18][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[18][14]/CP (dff_sg)         0.00       0.00 r
  buff_mem_reg[18][14]/Q (dff_sg)         14.79      14.79 r
  U7624/X (nand_x1_sg)                     7.44      22.23 f
  U6292/X (nand_x1_sg)                     7.38      29.61 r
  buff_mem_reg[18][14]/D (dff_sg)          0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[18][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.16


  Startpoint: full_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: full_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  full_reg/CP (dff_sg)                     0.00       0.00 r
  full_reg/Q (dff_sg)                     18.85      18.85 r
  U6744/X (nand_x1_sg)                     7.75      26.61 f
  U5915/X (nand_x1_sg)                     7.18      33.79 r
  full_reg/D (dff_sg)                      0.00      33.79 r
  data arrival time                                  33.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  full_reg/CP (dff_sg)                     0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -33.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -13.99


  Startpoint: rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[1]/CP (dff_sg)                0.00       0.00 r
  rd_ptr_reg[1]/Q (dff_sg)                22.50      22.50 r
  U7788/X (nand_x1_sg)                     8.03      30.54 f
  U6326/X (nand_x1_sg)                     9.58      40.12 r
  rd_ptr_reg[1]/D (dff_sg)                 0.00      40.13 r
  data arrival time                                  40.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  rd_ptr_reg[1]/CP (dff_sg)                0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -40.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -7.66


    Net: n5319

    max_capacitance        0.50
  - Capacitance            8.50
  ------------------------------
    Slack                 -7.99  (VIOLATED)


    Net: n5168

    max_capacitance        0.50
  - Capacitance            4.24
  ------------------------------
    Slack                 -3.74  (VIOLATED)


    Net: n5336

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5412

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5415

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5416

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5417

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5418

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5454

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5457

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5458

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5459

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5460

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5539

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5542

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5543

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5544

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5545

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5819

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5821

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5822

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5823

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n5181

    max_capacitance        0.17
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.75  (VIOLATED)


    Net: n5191

    max_capacitance        0.17
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.75  (VIOLATED)


    Net: n5820

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n5177

    max_capacitance        0.17
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.49  (VIOLATED)


    Net: n3335

    max_capacitance        0.13
  - Capacitance            2.41
  ------------------------------
    Slack                 -2.28  (VIOLATED)


    Net: n5826

    max_capacitance        0.13
  - Capacitance            2.41
  ------------------------------
    Slack                 -2.28  (VIOLATED)


    Net: n5915

    max_capacitance        0.13
  - Capacitance            2.41
  ------------------------------
    Slack                 -2.28  (VIOLATED)


    Net: empty

    max_capacitance        0.41
  - Capacitance            2.49
  ------------------------------
    Slack                 -2.08  (VIOLATED)


    Net: n5824

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n5202

    max_capacitance        0.17
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.02  (VIOLATED)


    Net: wr_ptr[3]

    max_capacitance        0.41
  - Capacitance            2.39
  ------------------------------
    Slack                 -1.98  (VIOLATED)


    Net: wr_ptr[4]

    max_capacitance        0.41
  - Capacitance            2.39
  ------------------------------
    Slack                 -1.98  (VIOLATED)


    Net: n3618

    max_capacitance        0.17
  - Capacitance            2.09
  ------------------------------
    Slack                 -1.92  (VIOLATED)


    Net: n4129

    max_capacitance        0.17
  - Capacitance            2.09
  ------------------------------
    Slack                 -1.92  (VIOLATED)


    Net: n3366

    max_capacitance        0.13
  - Capacitance            1.89
  ------------------------------
    Slack                 -1.77  (VIOLATED)


    Net: n5340

    max_capacitance        0.13
  - Capacitance            1.89
  ------------------------------
    Slack                 -1.77  (VIOLATED)


    Net: n5344

    max_capacitance        0.13
  - Capacitance            1.89
  ------------------------------
    Slack                 -1.77  (VIOLATED)


    Net: n5907

    max_capacitance        0.13
  - Capacitance            1.89
  ------------------------------
    Slack                 -1.77  (VIOLATED)


    Net: wr_ptr[0]

    max_capacitance        0.41
  - Capacitance            2.14
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: wr_ptr[1]

    max_capacitance        0.41
  - Capacitance            2.14
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5357

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5362

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5367

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5372

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5377

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5382

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5387

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5392

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5397

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5402

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5407

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5413

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5419

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5424

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5429

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5434

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5439

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5444

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5449

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5456

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5461

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5466

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5471

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5484

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5489

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5494

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5499

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5504

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5509

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5514

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5519

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5524

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5529

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5534

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5541

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5550

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5555

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5560

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5565

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5570

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5575

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5580

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5585

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5594

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5599

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5604

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5613

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5618

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5623

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5628

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5633

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5638

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5643

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5648

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5663

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5676

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5686

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5698

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5717

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5722

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5735

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5745

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5755

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5765

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5775

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5788

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5798

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5812

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n5953

    max_capacitance        0.17
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.69  (VIOLATED)


    Net: n5325

    max_capacitance        0.13
  - Capacitance            1.67
  ------------------------------
    Slack                 -1.54  (VIOLATED)


    Net: n5831

    max_capacitance        0.13
  - Capacitance            1.67
  ------------------------------
    Slack                 -1.54  (VIOLATED)


    Net: n3575

    max_capacitance        0.17
  - Capacitance            1.70
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n3702

    max_capacitance        0.17
  - Capacitance            1.70
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n3747

    max_capacitance        0.17
  - Capacitance            1.70
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n3831

    max_capacitance        0.17
  - Capacitance            1.70
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n3873

    max_capacitance        0.17
  - Capacitance            1.70
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n3959

    max_capacitance        0.17
  - Capacitance            1.70
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n4001

    max_capacitance        0.17
  - Capacitance            1.70
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n4043

    max_capacitance        0.17
  - Capacitance            1.70
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n4087

    max_capacitance        0.17
  - Capacitance            1.70
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n4171

    max_capacitance        0.17
  - Capacitance            1.70
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n4257

    max_capacitance        0.17
  - Capacitance            1.70
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n3371

    max_capacitance        0.13
  - Capacitance            1.63
  ------------------------------
    Slack                 -1.50  (VIOLATED)


    Net: n5833

    max_capacitance        0.13
  - Capacitance            1.63
  ------------------------------
    Slack                 -1.50  (VIOLATED)


    Net: n3474

    max_capacitance        0.17
  - Capacitance            1.65
  ------------------------------
    Slack                 -1.49  (VIOLATED)


    Net: rd_ptr[0]

    max_capacitance        0.41
  - Capacitance            1.87
  ------------------------------
    Slack                 -1.47  (VIOLATED)


    Net: wr_ptr[2]

    max_capacitance        0.41
  - Capacitance            1.87
  ------------------------------
    Slack                 -1.47  (VIOLATED)


    Net: n5672

    max_capacitance        0.51
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n5685

    max_capacitance        0.51
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n5716

    max_capacitance        0.51
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n5731

    max_capacitance        0.51
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n5744

    max_capacitance        0.51
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n5754

    max_capacitance        0.51
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n5764

    max_capacitance        0.51
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n5774

    max_capacitance        0.51
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n5784

    max_capacitance        0.51
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n5797

    max_capacitance        0.51
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n5807

    max_capacitance        0.51
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n5218

    max_capacitance        0.13
  - Capacitance            1.45
  ------------------------------
    Slack                 -1.32  (VIOLATED)


    Net: n5313

    max_capacitance        0.13
  - Capacitance            1.45
  ------------------------------
    Slack                 -1.32  (VIOLATED)


    Net: n5918

    max_capacitance        0.13
  - Capacitance            1.45
  ------------------------------
    Slack                 -1.32  (VIOLATED)


    Net: n5337

    max_capacitance        0.13
  - Capacitance            1.41
  ------------------------------
    Slack                 -1.28  (VIOLATED)


    Net: n5350

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n5476

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n5480

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n5692

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n5704

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n5708

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n5817

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n5818

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n3333

    max_capacitance        0.13
  - Capacitance            1.38
  ------------------------------
    Slack                 -1.25  (VIOLATED)


    Net: n5832

    max_capacitance        0.13
  - Capacitance            1.38
  ------------------------------
    Slack                 -1.25  (VIOLATED)


    Net: n5835

    max_capacitance        0.13
  - Capacitance            1.38
  ------------------------------
    Slack                 -1.25  (VIOLATED)


    Net: n5836

    max_capacitance        0.13
  - Capacitance            1.38
  ------------------------------
    Slack                 -1.25  (VIOLATED)


    Net: n5888

    max_capacitance        0.17
  - Capacitance            1.41
  ------------------------------
    Slack                 -1.24  (VIOLATED)


    Net: n5703

    max_capacitance        0.17
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.22  (VIOLATED)


    Net: n5216

    max_capacitance        0.66
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.19  (VIOLATED)


    Net: n4399

    max_capacitance        0.50
  - Capacitance            1.65
  ------------------------------
    Slack                 -1.15  (VIOLATED)


    Net: n5811

    max_capacitance        0.25
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.13  (VIOLATED)


    Net: n5324

    max_capacitance        0.13
  - Capacitance            1.18
  ------------------------------
    Slack                 -1.06  (VIOLATED)


    Net: n5834

    max_capacitance        0.13
  - Capacitance            1.18
  ------------------------------
    Slack                 -1.06  (VIOLATED)


    Net: n3621

    max_capacitance        0.33
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.06  (VIOLATED)


    Net: n4260

    max_capacitance        0.33
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.06  (VIOLATED)


    Net: n5886

    max_capacitance        0.33
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.06  (VIOLATED)


    Net: n5949

    max_capacitance        0.33
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.06  (VIOLATED)


    Net: n5321

    max_capacitance        0.13
  - Capacitance            1.16
  ------------------------------
    Slack                 -1.03  (VIOLATED)


    Net: n5323

    max_capacitance        0.13
  - Capacitance            1.16
  ------------------------------
    Slack                 -1.03  (VIOLATED)


    Net: n5343

    max_capacitance        0.13
  - Capacitance            1.16
  ------------------------------
    Slack                 -1.03  (VIOLATED)


    Net: n3484

    max_capacitance        0.17
  - Capacitance            1.18
  ------------------------------
    Slack                 -1.02  (VIOLATED)


    Net: n3456

    max_capacitance        0.17
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n3499

    max_capacitance        0.17
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n3509

    max_capacitance        0.17
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n3512

    max_capacitance        0.17
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n5333

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n5654

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n5655

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n5656

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n5661

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n5662

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n4406

    max_capacitance        0.17
  - Capacitance            1.14
  ------------------------------
    Slack                 -0.97  (VIOLATED)


    Net: rd_ptr[1]

    max_capacitance        0.41
  - Capacitance            1.36
  ------------------------------
    Slack                 -0.95  (VIOLATED)


    Net: rd_ptr[2]

    max_capacitance        0.41
  - Capacitance            1.36
  ------------------------------
    Slack                 -0.95  (VIOLATED)


    Net: n5653

    max_capacitance        0.51
  - Capacitance            1.39
  ------------------------------
    Slack                 -0.88  (VIOLATED)


    Net: n4396

    max_capacitance        0.50
  - Capacitance            1.36
  ------------------------------
    Slack                 -0.86  (VIOLATED)


    Net: n3236

    max_capacitance        0.13
  - Capacitance            0.94
  ------------------------------
    Slack                 -0.81  (VIOLATED)


    Net: n3359

    max_capacitance        0.13
  - Capacitance            0.94
  ------------------------------
    Slack                 -0.81  (VIOLATED)


    Net: n3362

    max_capacitance        0.13
  - Capacitance            0.94
  ------------------------------
    Slack                 -0.81  (VIOLATED)


    Net: n5316

    max_capacitance        0.13
  - Capacitance            0.94
  ------------------------------
    Slack                 -0.81  (VIOLATED)


    Net: n5916

    max_capacitance        0.13
  - Capacitance            0.94
  ------------------------------
    Slack                 -0.81  (VIOLATED)


    Net: n5347

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5354

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5657

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5660

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5669

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5691

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5728

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5781

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5827

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5828

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5829

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5830

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5837

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5838

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n5682

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n5713

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n5741

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n5751

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n5761

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n5771

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n5794

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n5804

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n4462

    max_capacitance        0.17
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: n5914

    max_capacitance        0.17
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: n5938

    max_capacitance        0.17
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: n3258

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n3260

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n3261

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n3262

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5226

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5228

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5230

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5232

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5234

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5236

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5238

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5240

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5242

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5244

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5246

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5248

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5250

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5252

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5254

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5256

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5258

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5260

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5262

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5264

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5266

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5268

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5270

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5272

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5274

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5276

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5278

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5280

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5282

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5284

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5286

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5288

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5289

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5290

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5291

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5292

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5293

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5294

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5295

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5296

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5297

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5298

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5299

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5300

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5301

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5302

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5303

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5304

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5305

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5306

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5307

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5308

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5310

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5312

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5327

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5328

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5329

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5330

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5331

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5332

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5338

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5342

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5346

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5348

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5349

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5356

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5358

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5359

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5360

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5361

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5363

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5364

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5365

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5366

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5368

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5369

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5370

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5371

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5373

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5374

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5375

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5376

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5378

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5379

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5380

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5381

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5383

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5384

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5385

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5386

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5388

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5389

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5390

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5391

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5393

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5394

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5395

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5396

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5398

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5399

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5400

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5401

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5403

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5404

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5405

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5406

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5408

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5409

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5410

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5411

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5420

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5421

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5422

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5423

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5425

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5426

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5427

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5428

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5430

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5431

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5432

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5433

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5435

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5436

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5437

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5438

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5440

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5441

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5442

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5443

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5445

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5446

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5447

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5448

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5450

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5451

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5452

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5453

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5462

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5463

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5464

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5465

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5467

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5468

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5469

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5470

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5472

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5473

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5474

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5475

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5477

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5478

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5485

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5486

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5487

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5488

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5490

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5491

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5492

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5493

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5495

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5496

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5497

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5498

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5500

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5501

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5502

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5503

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5505

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5506

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5507

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5508

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5510

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5511

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5512

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5513

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5515

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5516

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5517

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5518

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5520

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5521

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5522

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5523

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5525

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5526

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5527

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5528

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5530

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5531

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5532

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5533

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5535

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5536

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5537

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5538

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5546

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5547

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5548

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5549

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5551

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5552

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5553

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5554

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5556

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5557

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5558

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5559

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5561

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5562

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5563

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5564

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5566

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5567

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5568

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5569

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5571

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5572

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5573

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5574

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5576

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5577

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5578

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5579

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5581

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5582

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5583

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5584

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5586

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5587

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5588

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5589

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5590

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5591

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5592

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5593

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5595

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5596

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5597

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5598

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5600

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5601

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5602

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5603

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5605

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5606

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5607

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5608

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5609

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5610

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5611

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5612

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5614

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5615

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5616

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5617

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5619

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5620

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5621

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5622

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5624

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5625

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5626

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5627

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5629

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5630

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5631

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5632

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5634

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5635

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5636

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5637

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5639

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5640

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5641

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5642

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5644

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5645

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5646

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5647

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5649

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5650

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5651

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5652

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5664

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5665

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5666

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5667

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5670

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5673

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5674

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5675

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5677

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5678

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5679

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5680

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5687

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5688

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5693

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5694

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5695

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5696

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5697

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5699

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5700

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5701

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5702

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5705

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5706

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5718

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5719

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5723

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5724

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5725

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5726

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5729

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5732

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5733

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5734

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5736

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5737

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5738

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5739

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5746

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5747

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5756

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5757

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5766

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5767

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5776

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5777

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5782

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5785

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5786

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5787

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5789

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5790

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5791

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5792

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5799

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5800

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5808

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5809

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5810

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5813

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5814

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5815

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5816

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5887

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n5906

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: rd_ptr[4]

    max_capacitance        0.41
  - Capacitance            1.14
  ------------------------------
    Slack                 -0.73  (VIOLATED)


    Net: n4344

    max_capacitance        0.66
  - Capacitance            1.39
  ------------------------------
    Slack                 -0.72  (VIOLATED)


    Net: n5885

    max_capacitance        0.66
  - Capacitance            1.39
  ------------------------------
    Slack                 -0.72  (VIOLATED)


    Net: n5943

    max_capacitance        0.66
  - Capacitance            1.39
  ------------------------------
    Slack                 -0.72  (VIOLATED)


    Net: rd_ptr[3]

    max_capacitance        0.41
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.70  (VIOLATED)


    Net: n3459

    max_capacitance        0.50
  - Capacitance            1.18
  ------------------------------
    Slack                 -0.68  (VIOLATED)


    Net: n3435

    max_capacitance        0.50
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.66  (VIOLATED)


    Net: full

    max_capacitance        0.41
  - Capacitance            1.03
  ------------------------------
    Slack                 -0.62  (VIOLATED)


    Net: n3465

    max_capacitance        0.50
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.61  (VIOLATED)


    Net: n3468

    max_capacitance        0.50
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.61  (VIOLATED)


    Net: n3469

    max_capacitance        0.50
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.61  (VIOLATED)


    Net: n3576

    max_capacitance        0.50
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.61  (VIOLATED)


    Net: n3311

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3336

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3337

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3338

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3339

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3340

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3341

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3342

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3343

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3344

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3345

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3346

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3347

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3348

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3349

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3350

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3351

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3352

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3353

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3354

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3355

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3360

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3373

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3374

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3375

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3376

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3377

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3378

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3379

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3380

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3381

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3382

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3383

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3384

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3385

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3386

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3387

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3388

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3389

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3390

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3391

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3392

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3393

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3394

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3395

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3396

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3397

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3398

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3399

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3400

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3401

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3402

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3403

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3404

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3405

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3406

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3407

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3408

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3409

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3410

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3411

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3412

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3413

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3414

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3415

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3416

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3417

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3418

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3419

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3420

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3421

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3422

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3423

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3424

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3425

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3426

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3427

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3428

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3429

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3430

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3431

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n3432

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n5314

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n5842

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n5315

    max_capacitance        0.13
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.54  (VIOLATED)


    Net: n5355

    max_capacitance        0.13
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.54  (VIOLATED)


    Net: n3442

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n3443

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n3450

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n3451

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n3491

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n3492

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n3504

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n3505

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4413

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4414

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4426

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4427

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4440

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4441

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4453

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4454

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4470

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4471

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4478

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4479

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4488

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4489

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4496

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4497

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4509

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4510

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4517

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4518

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4527

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4528

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4535

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4536

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4548

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4549

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4556

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4557

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4566

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4567

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4574

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4575

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4587

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4588

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4595

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4596

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4605

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4606

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4613

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4614

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4626

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4627

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4634

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4635

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4644

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4645

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4652

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4653

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4665

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4666

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4673

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4674

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4683

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4684

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4691

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4692

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4704

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4705

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4712

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4713

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4722

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4723

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4730

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4731

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4743

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4744

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4751

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4752

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4761

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4762

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4769

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4770

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4782

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4783

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4790

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4791

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4800

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4801

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4808

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4809

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4821

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4822

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4829

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4830

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4839

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4840

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4847

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4848

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4860

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4861

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4868

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4869

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4878

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4879

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4886

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4887

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4899

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4900

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4907

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4908

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4917

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4918

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4925

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4926

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4938

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4939

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4946

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4947

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4956

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4957

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4964

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4965

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4977

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4978

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4985

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4986

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4995

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n4996

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5003

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5004

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5016

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5017

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5024

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5025

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5034

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5035

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5042

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5043

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5055

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5056

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5063

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5064

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5073

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5074

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5081

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5082

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5094

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5095

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5102

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5103

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5112

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5113

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5120

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5121

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5133

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5134

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5141

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5142

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5151

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5152

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5159

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5160

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5173

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5174

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5185

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5186

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5187

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5197

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5198

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5206

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5207

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n5318

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5334

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5345

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5479

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5481

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5482

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5483

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5659

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5671

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5707

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5709

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5710

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5711

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5730

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5783

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5805

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n5806

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n3438

    max_capacitance        0.17
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.51  (VIOLATED)


    Net: n3479

    max_capacitance        0.17
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.51  (VIOLATED)


    Net: n5668

    max_capacitance        0.66
  - Capacitance            1.14
  ------------------------------
    Slack                 -0.48  (VIOLATED)


    Net: n5727

    max_capacitance        0.66
  - Capacitance            1.14
  ------------------------------
    Slack                 -0.48  (VIOLATED)


    Net: n5780

    max_capacitance        0.66
  - Capacitance            1.14
  ------------------------------
    Slack                 -0.48  (VIOLATED)


    Net: n5681

    max_capacitance        0.66
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.45  (VIOLATED)


    Net: n5712

    max_capacitance        0.66
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.45  (VIOLATED)


    Net: n5740

    max_capacitance        0.66
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.45  (VIOLATED)


    Net: n5750

    max_capacitance        0.66
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.45  (VIOLATED)


    Net: n5760

    max_capacitance        0.66
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.45  (VIOLATED)


    Net: n5770

    max_capacitance        0.66
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.45  (VIOLATED)


    Net: n5793

    max_capacitance        0.66
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.45  (VIOLATED)


    Net: n4401

    max_capacitance        0.50
  - Capacitance            0.94
  ------------------------------
    Slack                 -0.44  (VIOLATED)


    Net: n3520

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n3526

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n3541

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n3547

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n3550

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n3574

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n4418

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n4433

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n4437

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n4445

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n4460

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n4464

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5902

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5903

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5904

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5905

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5922

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5923

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5924

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5925

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5926

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5931

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5932

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5933

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5934

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5935

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5936

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5937

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5939

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5940

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5944

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5945

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5946

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5947

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n5948

    max_capacitance        0.50
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.42  (VIOLATED)


    Net: n4341

    max_capacitance        0.17
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.40  (VIOLATED)


    Net: n4383

    max_capacitance        0.17
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.40  (VIOLATED)


    Net: n5178

    max_capacitance        0.50
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.39  (VIOLATED)


    Net: n5184

    max_capacitance        0.50
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.39  (VIOLATED)


    Net: n4409

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4410

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4466

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4467

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4505

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4506

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4544

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4545

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4583

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4584

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4622

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4623

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4661

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4662

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4700

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4701

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4739

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4740

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4778

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4779

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4817

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4818

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4856

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4857

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4895

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4896

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4934

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4935

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4973

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n4974

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n5012

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n5013

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n5051

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n5052

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n5090

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n5091

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n5129

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n5130

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n5169

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n5170

    max_capacitance        0.33
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n3705

    max_capacitance        0.50
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n5913

    max_capacitance        0.50
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n5217

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5219

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5221

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5223

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5225

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5227

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5229

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5231

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5233

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5235

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5237

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5239

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5241

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5243

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5245

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5247

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5249

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5251

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5253

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5255

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5257

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5259

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5261

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5263

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5265

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5267

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5269

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5271

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5273

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5275

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5277

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5279

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5281

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5283

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5285

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5287

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5309

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5311

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5317

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5320

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5322

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5335

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5339

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5341

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5414

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5455

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5540

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n3290

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n3356

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n3358

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n3361

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5220

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5222

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5224

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5326

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5351

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5352

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5353

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5658

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5684

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5689

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5690

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5715

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5720

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5721

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5743

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5748

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5749

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5753

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5758

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5759

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5763

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5768

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5769

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5773

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5778

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5779

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5796

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5801

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n5802

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n3920

    max_capacitance        1.32
  - Capacitance            1.61
  ------------------------------
    Slack                 -0.28  (VIOLATED)


    Net: n5941

    max_capacitance        2.64
  - Capacitance            2.92
  ------------------------------
    Slack                 -0.27  (VIOLATED)


    Net: n5942

    max_capacitance        2.64
  - Capacitance            2.92
  ------------------------------
    Slack                 -0.27  (VIOLATED)


    Net: buff_mem[2][0]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][1]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][2]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][3]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][4]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][5]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][6]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][7]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][8]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][9]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][10]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][11]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][12]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][13]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][14]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][15]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][16]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][17]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][18]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[2][19]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][0]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][1]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][2]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][3]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][4]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][5]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][6]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][7]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][8]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][9]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][10]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][11]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][12]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][13]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][14]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][15]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][16]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][17]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][18]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[3][19]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][0]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][1]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][2]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][3]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][4]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][5]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][6]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][7]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][8]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][9]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][10]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][11]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][12]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][13]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][14]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][15]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][16]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][17]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][18]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: buff_mem[18][19]

    max_capacitance        0.41
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n3455

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n3487

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n3508

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n3703

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4044

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4384

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4434

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4448

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4463

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4483

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4493

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4503

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4522

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4532

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4542

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4561

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4571

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4581

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4600

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4610

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4620

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4639

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4649

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4659

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4678

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4688

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4698

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4717

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4727

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4737

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4756

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4766

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4776

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4795

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4805

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4815

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4834

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4844

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4854

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4873

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4883

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4893

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4912

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4922

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4932

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4951

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4961

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4971

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n4990

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5000

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5010

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5029

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5039

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5049

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5068

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5078

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5088

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5107

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5117

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5127

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5146

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5156

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5166

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5192

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5203

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5213

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5840

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n5841

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n3448

    max_capacitance        0.17
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n3917

    max_capacitance        0.17
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n3517

    max_capacitance        1.32
  - Capacitance            1.55
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n3962

    max_capacitance        1.32
  - Capacitance            1.55
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n4218

    max_capacitance        1.32
  - Capacitance            1.55
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n5889

    max_capacitance        1.32
  - Capacitance            1.55
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n5893

    max_capacitance        1.32
  - Capacitance            1.55
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n5950

    max_capacitance        1.32
  - Capacitance            1.55
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n5952

    max_capacitance        1.32
  - Capacitance            1.55
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n5954

    max_capacitance        1.32
  - Capacitance            1.55
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n5955

    max_capacitance        1.32
  - Capacitance            1.55
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n5956

    max_capacitance        1.32
  - Capacitance            1.55
  ------------------------------
    Slack                 -0.23  (VIOLATED)


    Net: n3454

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n3457

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n3458

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n3472

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n3473

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n3482

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n3483

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n3507

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4388

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4400

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4408

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4422

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4423

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4461

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4465

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4476

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4477

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4502

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4504

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4515

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4516

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4541

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4543

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4554

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4555

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4580

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4582

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4593

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4594

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4619

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4621

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4632

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4633

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4658

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4660

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4671

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4672

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4697

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4699

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4710

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4711

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4736

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4738

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4749

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4750

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4775

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4777

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4788

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4789

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4814

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4816

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4827

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4828

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4853

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4855

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4866

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4867

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4892

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4894

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4905

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4906

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4931

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4933

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4944

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4945

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4970

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4972

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4983

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n4984

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5009

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5011

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5022

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5023

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5048

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5050

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5061

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5062

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5087

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5089

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5100

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5101

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5126

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5128

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5139

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5140

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5165

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5167

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5182

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5183

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n5212

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n3447

    max_capacitance        0.50
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.17  (VIOLATED)


    Net: n3462

    max_capacitance        0.50
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.17  (VIOLATED)


    Net: n3497

    max_capacitance        0.50
  - Capacitance            0.67
  ------------------------------
    Slack                 -0.17  (VIOLATED)


    Net: n3660

    max_capacitance        0.17
  - Capacitance            0.31
  ------------------------------
    Slack                 -0.14  (VIOLATED)


    Net: n3789

    max_capacitance        0.17
  - Capacitance            0.31
  ------------------------------
    Slack                 -0.14  (VIOLATED)


    Net: n4213

    max_capacitance        0.17
  - Capacitance            0.31
  ------------------------------
    Slack                 -0.14  (VIOLATED)


    Net: n4299

    max_capacitance        0.17
  - Capacitance            0.31
  ------------------------------
    Slack                 -0.14  (VIOLATED)


    Net: n4386

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n4387

    max_capacitance        0.50
  - Capacitance            0.56
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n5215

    max_capacitance        2.03
  - Capacitance            2.09
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n5825

    max_capacitance        2.03
  - Capacitance            2.09
  ------------------------------
    Slack                 -0.06  (VIOLATED)


    Net: n3235

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n3263

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n3288

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n3334

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5683

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5714

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5742

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5752

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5762

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5772

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5795

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5844

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5845

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5846

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5847

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5848

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5849

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5850

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5851

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5852

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5853

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5854

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5855

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5856

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5857

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5858

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5859

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5860

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5861

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5862

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5863

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5864

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5865

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5866

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5867

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5868

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5869

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5870

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5871

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5872

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5873

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5874

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5875

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5876

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5877

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5878

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5879

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5880

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5881

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5882

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5883

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n5917

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: buff_mem[0][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[0][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[1][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[4][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[5][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[6][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[7][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[8][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[9][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[10][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[11][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[12][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[13][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[14][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[15][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[16][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[17][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][0]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][1]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][2]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][3]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][4]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][5]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][6]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][7]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][8]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][9]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][10]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][11]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][12]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][13]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][14]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][15]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][16]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][17]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][18]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: buff_mem[19][19]

    max_capacitance        0.41
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Net: n1964

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1965

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1966

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1967

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1968

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1969

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1970

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1971

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1972

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1973

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1974

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1975

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1976

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1977

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1978

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1979

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1980

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1981

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1982

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1983

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1984

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1985

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1986

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1987

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1988

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1989

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1990

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1991

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1992

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1993

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1994

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1995

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1996

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1997

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1998

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n1999

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2000

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2001

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2002

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2003

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2004

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2005

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2006

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2007

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2008

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2009

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2010

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2011

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2012

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2013

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2014

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2015

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2016

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2017

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2018

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2019

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2020

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2021

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2022

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2023

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2024

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2025

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2026

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2027

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2028

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2029

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2030

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2031

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2032

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2033

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2034

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2035

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2036

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2037

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2038

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2039

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2040

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2041

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2042

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2043

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2044

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2045

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2046

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2047

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2048

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2049

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2050

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2051

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2052

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2053

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2054

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2055

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2056

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2057

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2058

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2059

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2060

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2061

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2062

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2063

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2064

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2065

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2066

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2067

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2068

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2069

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2070

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2071

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2072

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2073

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2074

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2075

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2076

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2077

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2078

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2079

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2080

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2081

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2082

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2083

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2084

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2085

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2086

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2087

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2088

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2089

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2090

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2091

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2092

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2093

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2094

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2095

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2096

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2097

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2098

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2099

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2100

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2101

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2102

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2103

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2104

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2105

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2106

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2107

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2108

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2109

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2110

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2111

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2112

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2113

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2114

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2115

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2116

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2117

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2118

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2119

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2120

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2121

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2122

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2123

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2124

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2125

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2126

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2127

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2128

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2129

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2130

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2131

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2132

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2133

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2134

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2135

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2136

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2137

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2138

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2139

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2140

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2141

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2142

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2143

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2144

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2145

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2146

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2147

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2148

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2149

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2150

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2151

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2152

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2153

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2154

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2155

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2156

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2157

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2158

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2159

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2160

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2161

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2162

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2163

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2164

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2165

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2166

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2167

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2168

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2169

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2170

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2171

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2172

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2173

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2174

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2175

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2176

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2177

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2178

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2179

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2180

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2181

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2182

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2183

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2184

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2185

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2186

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2187

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2188

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2189

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2190

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2191

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2192

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2193

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2194

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2195

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2196

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2197

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2198

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2199

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2200

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2201

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2202

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2203

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2204

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2205

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2206

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2207

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2208

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2209

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2210

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2211

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2212

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2213

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2214

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2215

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2216

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2217

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2218

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2219

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2220

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2221

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2222

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2223

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2224

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2225

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2226

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2227

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2228

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2229

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2230

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2231

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2232

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2233

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2234

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2235

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2236

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2237

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2238

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2239

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2240

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2241

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2242

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2243

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2244

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2245

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2246

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2247

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2248

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2249

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2250

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2251

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2252

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2253

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2254

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2255

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2256

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2257

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2258

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2259

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2260

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2261

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2262

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2263

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2264

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2265

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2266

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2267

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2268

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2269

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2270

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2271

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2272

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2273

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2274

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2275

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2276

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2277

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2278

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2279

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2280

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2281

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2282

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2283

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2284

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2285

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2286

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2287

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2288

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2289

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2290

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2291

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2292

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2293

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2294

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2295

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2296

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2297

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2298

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2299

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2300

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2301

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2302

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2303

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2304

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2305

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2306

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2307

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2308

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2309

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2310

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2311

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2312

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2313

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2314

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2315

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2316

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2317

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2318

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2319

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2320

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2321

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2322

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2323

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2324

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2325

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2326

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2327

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2328

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2329

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2330

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2331

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2332

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2333

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2334

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2335

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2336

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2337

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2338

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2339

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2340

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2341

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2342

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2343

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2344

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2345

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2346

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2347

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2348

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2349

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2350

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2351

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2352

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2353

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2354

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2355

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2356

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2357

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2358

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2359

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2360

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2361

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2362

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2363

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2364

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2365

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2366

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2367

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2368

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2369

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2370

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2371

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2372

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2373

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2374

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n2375

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3433

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3434

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3436

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3437

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3444

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3445

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3446

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3449

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3460

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3461

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3463

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3464

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3466

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3467

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3470

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3471

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3475

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3476

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3477

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3478

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3480

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3481

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3485

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3493

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3494

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3495

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3496

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3498

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3501

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3502

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3503

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3510

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3514

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3515

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3518

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3519

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3521

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3522

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3524

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3525

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3527

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3528

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3530

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3531

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3533

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3534

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3536

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3537

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3539

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3540

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3542

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3543

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3545

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3546

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3548

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3549

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3551

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3552

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3554

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3555

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3557

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3558

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3560

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3561

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3563

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3564

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3566

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3567

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3569

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3570

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3572

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3573

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3577

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3578

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3580

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3581

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3582

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3583

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3584

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3585

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3586

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3587

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3588

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3589

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3590

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3591

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3592

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3593

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3594

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3595

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3596

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3597

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3598

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3599

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3600

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3601

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3602

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3603

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3604

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3605

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3606

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3607

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3608

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3609

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3610

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3611

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3612

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3613

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3614

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3615

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3616

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3617

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3619

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3620

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3622

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3623

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3624

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3625

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3626

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3627

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3628

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3629

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3630

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3631

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3632

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3633

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3634

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3635

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3636

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3637

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3638

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3639

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3640

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3641

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3642

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3643

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3644

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3645

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3646

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3647

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3648

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3649

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3650

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3651

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3652

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3653

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3654

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3655

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3656

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3657

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3658

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3659

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3661

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3662

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3664

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3665

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3666

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3667

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3668

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3669

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3670

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3671

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3672

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3673

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3674

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3675

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3676

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3677

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3678

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3679

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3680

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3681

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3682

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3683

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3684

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3685

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3686

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3687

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3688

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3689

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3690

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3691

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3692

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3693

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3694

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3695

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3696

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3697

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3698

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3699

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3700

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3701

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3706

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3707

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3709

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3710

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3711

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3712

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3713

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3714

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3715

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3716

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3717

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3718

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3719

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3720

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3721

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3722

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3723

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3724

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3725

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3726

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3727

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3728

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3729

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3730

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3731

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3732

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3733

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3734

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3735

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3736

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3737

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3738

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3739

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3740

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3741

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3742

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3743

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3744

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3745

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3746

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3748

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3749

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3751

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3752

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3753

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3754

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3755

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3756

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3757

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3758

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3759

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3760

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3761

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3762

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3763

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3764

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3765

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3766

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3767

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3768

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3769

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3770

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3771

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3772

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3773

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3774

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3775

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3776

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3777

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3778

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3779

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3780

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3781

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3782

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3783

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3784

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3785

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3786

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3787

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3788

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3790

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3791

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3793

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3794

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3795

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3796

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3797

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3798

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3799

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3800

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3801

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3802

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3803

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3804

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3805

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3806

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3807

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3808

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3809

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3810

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3811

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3812

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3813

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3814

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3815

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3816

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3817

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3818

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3819

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3820

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3821

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3822

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3823

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3824

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3825

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3826

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3827

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3828

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3829

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3830

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3832

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3833

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3835

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3836

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3837

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3838

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3839

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3840

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3841

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3842

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3843

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3844

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3845

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3846

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3847

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3848

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3849

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3850

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3851

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3852

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3853

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3854

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3855

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3856

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3857

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3858

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3859

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3860

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3861

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3862

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3863

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3864

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3865

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3866

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3867

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3868

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3869

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3870

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3871

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3872

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3876

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3877

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3879

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3880

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3881

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3882

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3883

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3884

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3885

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3886

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3887

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3888

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3889

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3890

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3891

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3892

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3893

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3894

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3895

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3896

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3897

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3898

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3899

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3900

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3901

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3902

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3903

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3904

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3905

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3906

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3907

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3908

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3909

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3910

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3911

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3912

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3913

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3914

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3915

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3916

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3918

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3919

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3921

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3922

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3923

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3924

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3925

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3926

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3927

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3928

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3929

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3930

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3931

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3932

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3933

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3934

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3935

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3936

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3937

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3938

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3939

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3940

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3941

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3942

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3943

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3944

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3945

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3946

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3947

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3948

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3949

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3950

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3951

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3952

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3953

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3954

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3955

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3956

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3957

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3958

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3960

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3961

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3963

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3964

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3965

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3966

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3967

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3968

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3969

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3970

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3971

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3972

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3973

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3974

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3975

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3976

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3977

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3978

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3979

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3980

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3981

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3982

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3983

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3984

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3985

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3986

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3987

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3988

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3989

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3990

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3991

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3992

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3993

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3994

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3995

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3996

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3997

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3998

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3999

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4000

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4002

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4003

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4005

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4006

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4007

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4008

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4009

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4010

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4011

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4012

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4013

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4014

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4015

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4016

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4017

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4018

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4019

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4020

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4021

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4022

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4023

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4024

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4025

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4026

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4027

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4028

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4029

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4030

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4031

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4032

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4033

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4034

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4035

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4036

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4037

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4038

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4039

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4040

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4041

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4042

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4046

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4047

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4049

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4050

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4051

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4052

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4053

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4054

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4055

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4056

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4057

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4058

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4059

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4060

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4061

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4062

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4063

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4064

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4065

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4066

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4067

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4068

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4069

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4070

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4071

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4072

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4073

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4074

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4075

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4076

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4077

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4078

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4079

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4080

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4081

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4082

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4083

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4084

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4085

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4086

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4088

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4089

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4091

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4092

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4093

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4094

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4095

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4096

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4097

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4098

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4099

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4100

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4101

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4102

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4103

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4104

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4105

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4106

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4107

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4108

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4109

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4110

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4111

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4112

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4113

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4114

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4115

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4116

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4117

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4118

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4119

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4120

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4121

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4122

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4123

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4124

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4125

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4126

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4127

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4128

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4130

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4131

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4133

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4134

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4135

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4136

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4137

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4138

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4139

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4140

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4141

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4142

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4143

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4144

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4145

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4146

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4147

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4148

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4149

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4150

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4151

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4152

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4153

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4154

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4155

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4156

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4157

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4158

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4159

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4160

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4161

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4162

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4163

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4164

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4165

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4166

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4167

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4168

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4169

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4170

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4172

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4173

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4175

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4176

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4177

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4178

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4179

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4180

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4181

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4182

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4183

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4184

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4185

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4186

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4187

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4188

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4189

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4190

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4191

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4192

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4193

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4194

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4195

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4196

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4197

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4198

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4199

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4200

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4201

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4202

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4203

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4204

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4205

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4206

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4207

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4208

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4209

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4210

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4211

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4212

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4216

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4217

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4219

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4220

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4221

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4222

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4223

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4224

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4225

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4226

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4227

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4228

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4229

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4230

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4231

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4232

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4233

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4234

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4235

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4236

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4237

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4238

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4239

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4240

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4241

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4242

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4243

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4244

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4245

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4246

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4247

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4248

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4249

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4250

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4251

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4252

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4253

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4254

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4255

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4256

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4258

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4259

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4261

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4262

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4263

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4264

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4265

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4266

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4267

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4268

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4269

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4270

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4271

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4272

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4273

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4274

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4275

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4276

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4277

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4278

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4279

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4280

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4281

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4282

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4283

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4284

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4285

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4286

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4287

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4288

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4289

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4290

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4291

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4292

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4293

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4294

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4295

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4296

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4297

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4298

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4300

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4301

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4303

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4304

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4305

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4306

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4307

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4308

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4309

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4310

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4311

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4312

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4313

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4314

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4315

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4316

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4317

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4318

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4319

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4320

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4321

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4322

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4323

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4324

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4325

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4326

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4327

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4328

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4329

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4330

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4331

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4332

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4333

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4334

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4335

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4336

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4337

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4338

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4339

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4340

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4342

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4343

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4345

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4346

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4347

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4348

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4349

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4350

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4351

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4352

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4353

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4354

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4355

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4356

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4357

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4358

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4359

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4360

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4361

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4362

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4363

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4364

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4365

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4366

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4367

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4368

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4369

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4370

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4371

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4372

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4373

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4374

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4375

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4376

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4377

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4378

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4379

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4380

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4381

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4382

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4389

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4390

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4392

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4393

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4394

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4395

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4397

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4398

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4402

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4403

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4404

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4405

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4415

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4416

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4420

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4428

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4429

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4432

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4435

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4436

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4442

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4443

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4446

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4449

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4450

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4455

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4456

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4459

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4472

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4473

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4475

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4480

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4481

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4482

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4484

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4485

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4490

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4491

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4492

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4494

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4495

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4498

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4499

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4501

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4511

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4512

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4514

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4519

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4520

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4521

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4523

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4524

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4529

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4530

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4531

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4533

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4534

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4537

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4538

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4540

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4550

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4551

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4553

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4558

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4559

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4560

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4562

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4563

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4568

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4569

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4570

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4572

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4573

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4576

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4577

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4579

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4589

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4590

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4592

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4597

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4598

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4599

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4601

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4602

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4607

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4608

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4609

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4611

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4612

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4615

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4616

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4618

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4628

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4629

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4631

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4636

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4637

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4638

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4640

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4641

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4646

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4647

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4648

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4650

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4651

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4654

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4655

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4657

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4667

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4668

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4670

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4675

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4676

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4677

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4679

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4680

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4685

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4686

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4687

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4689

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4690

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4693

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4694

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4696

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4706

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4707

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4709

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4714

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4715

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4716

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4718

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4719

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4724

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4725

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4726

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4728

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4729

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4732

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4733

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4735

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4745

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4746

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4748

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4753

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4754

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4755

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4757

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4758

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4763

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4764

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4765

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4767

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4768

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4771

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4772

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4774

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4784

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4785

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4787

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4792

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4793

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4794

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4796

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4797

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4802

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4803

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4804

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4806

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4807

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4810

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4811

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4813

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4823

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4824

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4826

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4831

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4832

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4833

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4835

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4836

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4841

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4842

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4843

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4845

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4846

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4849

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4850

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4852

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4862

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4863

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4865

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4870

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4871

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4872

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4874

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4875

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4880

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4881

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4882

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4884

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4885

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4888

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4889

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4891

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4901

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4902

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4904

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4909

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4910

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4911

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4913

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4914

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4919

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4920

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4921

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4923

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4924

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4927

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4928

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4930

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4940

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4941

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4943

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4948

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4949

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4950

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4952

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4953

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4958

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4959

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4960

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4962

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4963

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4966

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4967

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4969

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4979

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4980

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4982

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4987

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4988

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4989

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4991

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4992

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4997

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4998

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4999

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5001

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5002

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5005

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5006

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5008

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5018

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5019

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5021

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5026

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5027

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5028

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5030

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5031

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5036

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5037

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5038

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5040

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5041

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5044

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5045

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5047

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5057

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5058

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5060

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5065

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5066

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5067

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5069

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5070

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5075

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5076

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5077

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5079

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5080

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5083

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5084

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5086

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5096

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5097

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5099

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5104

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5105

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5106

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5108

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5109

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5114

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5115

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5116

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5118

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5119

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5122

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5123

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5125

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5135

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5136

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5138

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5143

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5144

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5145

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5147

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5148

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5153

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5154

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5155

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5157

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5158

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5161

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5162

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5164

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5175

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5176

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5180

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5188

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5189

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5190

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5193

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5194

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5199

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5200

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5201

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5204

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5205

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5208

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5209

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5211

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4407

    max_capacitance        2.64
  - Capacitance            2.65
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5843

    max_capacitance        2.64
  - Capacitance            2.65
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5920

    max_capacitance        2.64
  - Capacitance            2.65
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n5921

    max_capacitance        2.64
  - Capacitance            2.65
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Design: fifo

    max_leakage_power          0.00
  - Current Leakage Power  16857.28
  ----------------------------------
    Slack                  -16857.28  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay min
        -max_paths 15
Design : fifo
Version: I-2013.12-SP4
Date   : Wed Dec 19 16:49:01 2018
****************************************

Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
buff_mem_reg[0][13]/D (dff_sg)     26.46 r           47.78       -21.32
buff_mem_reg[0][12]/D (dff_sg)     26.46 r           47.78       -21.32
buff_mem_reg[0][11]/D (dff_sg)     26.46 r           47.78       -21.32
buff_mem_reg[0][10]/D (dff_sg)     26.46 r           47.78       -21.32
buff_mem_reg[0][9]/D (dff_sg)      26.46 r           47.78       -21.32
buff_mem_reg[0][8]/D (dff_sg)      26.46 r           47.78       -21.32
buff_mem_reg[0][7]/D (dff_sg)      26.46 r           47.78       -21.32
buff_mem_reg[0][6]/D (dff_sg)      26.46 r           47.78       -21.32
buff_mem_reg[0][5]/D (dff_sg)      26.46 r           47.78       -21.32
buff_mem_reg[0][4]/D (dff_sg)      26.46 r           47.78       -21.32
buff_mem_reg[0][3]/D (dff_sg)      26.46 r           47.78       -21.32
buff_mem_reg[0][2]/D (dff_sg)      26.46 r           47.78       -21.32
buff_mem_reg[0][1]/D (dff_sg)      26.46 r           47.78       -21.32
buff_mem_reg[0][0]/D (dff_sg)      26.46 r           47.78       -21.32
buff_mem_reg[0][14]/D (dff_sg)     26.46 r           47.78       -21.32

1
 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 15
Design : fifo
Version: I-2013.12-SP4
Date   : Wed Dec 19 16:49:01 2018
****************************************

Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
empty_reg/D (dff_sg)              341.80 f         1375.91      1034.11
buff_mem_reg[9][10]/D (dff_sg)    308.17 f         1375.95      1067.78
buff_mem_reg[9][8]/D (dff_sg)     308.17 f         1375.95      1067.78
buff_mem_reg[9][5]/D (dff_sg)     308.17 f         1375.95      1067.78
buff_mem_reg[9][1]/D (dff_sg)     308.17 f         1375.95      1067.78
buff_mem_reg[9][16]/D (dff_sg)    308.17 f         1375.95      1067.78
buff_mem_reg[9][0]/D (dff_sg)     308.15 f         1375.95      1067.80
buff_mem_reg[13][13]/D (dff_sg)   304.28 f         1375.95      1071.68
buff_mem_reg[13][19]/D (dff_sg)   304.26 f         1375.95      1071.70
buff_mem_reg[13][8]/D (dff_sg)    304.26 f         1375.95      1071.70
buff_mem_reg[1][9]/D (dff_sg)     306.81 r         1378.52      1071.71
buff_mem_reg[1][8]/D (dff_sg)     306.81 r         1378.52      1071.71
buff_mem_reg[1][7]/D (dff_sg)     306.81 r         1378.52      1071.71
buff_mem_reg[1][6]/D (dff_sg)     306.81 r         1378.52      1071.71
buff_mem_reg[1][2]/D (dff_sg)     306.81 r         1378.52      1071.71

1
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -input_pins
        -nets
        -max_paths 15
Design : fifo
Version: I-2013.12-SP4
Date   : Wed Dec 19 16:49:01 2018
****************************************

Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

  Startpoint: buff_mem_reg[0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][13]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][13]/Q (dff_sg)          11.91      11.91 r
  buff_mem[0][13] (net)          2         0.00      11.91 r
  U7613/A (nand_x1_sg)                     0.01      11.92 r
  U7613/X (nand_x1_sg)                     7.23      19.15 f
  n3555 (net)                    1         0.00      19.15 f
  U6207/B (nand_x1_sg)                     0.00      19.15 f
  U6207/X (nand_x1_sg)                     7.30      26.46 r
  n2354 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][13]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][13]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][12]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][12]/Q (dff_sg)          11.91      11.91 r
  buff_mem[0][12] (net)          2         0.00      11.91 r
  U7609/A (nand_x1_sg)                     0.01      11.92 r
  U7609/X (nand_x1_sg)                     7.23      19.15 f
  n3552 (net)                    1         0.00      19.15 f
  U6240/B (nand_x1_sg)                     0.00      19.15 f
  U6240/X (nand_x1_sg)                     7.30      26.46 r
  n2355 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][12]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][12]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][11]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][11]/Q (dff_sg)          11.91      11.91 r
  buff_mem[0][11] (net)          2         0.00      11.91 r
  U7605/A (nand_x1_sg)                     0.01      11.92 r
  U7605/X (nand_x1_sg)                     7.23      19.15 f
  n3549 (net)                    1         0.00      19.15 f
  U6204/B (nand_x1_sg)                     0.00      19.15 f
  U6204/X (nand_x1_sg)                     7.30      26.46 r
  n2356 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][11]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][11]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][10]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][10]/Q (dff_sg)          11.91      11.91 r
  buff_mem[0][10] (net)          2         0.00      11.91 r
  U7601/A (nand_x1_sg)                     0.01      11.92 r
  U7601/X (nand_x1_sg)                     7.23      19.15 f
  n3546 (net)                    1         0.00      19.15 f
  U6237/B (nand_x1_sg)                     0.00      19.15 f
  U6237/X (nand_x1_sg)                     7.30      26.46 r
  n2357 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][10]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][10]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][9]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][9]/Q (dff_sg)           11.91      11.91 r
  buff_mem[0][9] (net)           2         0.00      11.91 r
  U7597/A (nand_x1_sg)                     0.01      11.92 r
  U7597/X (nand_x1_sg)                     7.23      19.15 f
  n3543 (net)                    1         0.00      19.15 f
  U6201/B (nand_x1_sg)                     0.00      19.15 f
  U6201/X (nand_x1_sg)                     7.30      26.46 r
  n2358 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][9]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][9]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][8]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][8]/Q (dff_sg)           11.91      11.91 r
  buff_mem[0][8] (net)           2         0.00      11.91 r
  U7593/A (nand_x1_sg)                     0.01      11.92 r
  U7593/X (nand_x1_sg)                     7.23      19.15 f
  n3540 (net)                    1         0.00      19.15 f
  U6234/B (nand_x1_sg)                     0.00      19.15 f
  U6234/X (nand_x1_sg)                     7.30      26.46 r
  n2359 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][8]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][8]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][7]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][7]/Q (dff_sg)           11.91      11.91 r
  buff_mem[0][7] (net)           2         0.00      11.91 r
  U7589/A (nand_x1_sg)                     0.01      11.92 r
  U7589/X (nand_x1_sg)                     7.23      19.15 f
  n3537 (net)                    1         0.00      19.15 f
  U6198/B (nand_x1_sg)                     0.00      19.15 f
  U6198/X (nand_x1_sg)                     7.30      26.46 r
  n2360 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][7]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][7]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][6]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][6]/Q (dff_sg)           11.91      11.91 r
  buff_mem[0][6] (net)           2         0.00      11.91 r
  U7585/A (nand_x1_sg)                     0.01      11.92 r
  U7585/X (nand_x1_sg)                     7.23      19.15 f
  n3534 (net)                    1         0.00      19.15 f
  U6231/B (nand_x1_sg)                     0.00      19.15 f
  U6231/X (nand_x1_sg)                     7.30      26.46 r
  n2361 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][6]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][6]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][5]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][5]/Q (dff_sg)           11.91      11.91 r
  buff_mem[0][5] (net)           2         0.00      11.91 r
  U7581/A (nand_x1_sg)                     0.01      11.92 r
  U7581/X (nand_x1_sg)                     7.23      19.15 f
  n3531 (net)                    1         0.00      19.15 f
  U6195/B (nand_x1_sg)                     0.00      19.15 f
  U6195/X (nand_x1_sg)                     7.30      26.46 r
  n2362 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][5]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][5]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][4]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][4]/Q (dff_sg)           11.91      11.91 r
  buff_mem[0][4] (net)           2         0.00      11.91 r
  U7577/A (nand_x1_sg)                     0.01      11.92 r
  U7577/X (nand_x1_sg)                     7.23      19.15 f
  n3528 (net)                    1         0.00      19.15 f
  U6228/B (nand_x1_sg)                     0.00      19.15 f
  U6228/X (nand_x1_sg)                     7.30      26.46 r
  n2363 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][4]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][4]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][3]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][3]/Q (dff_sg)           11.91      11.91 r
  buff_mem[0][3] (net)           2         0.00      11.91 r
  U7573/A (nand_x1_sg)                     0.01      11.92 r
  U7573/X (nand_x1_sg)                     7.23      19.15 f
  n3525 (net)                    1         0.00      19.15 f
  U6192/B (nand_x1_sg)                     0.00      19.15 f
  U6192/X (nand_x1_sg)                     7.30      26.46 r
  n2364 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][3]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][3]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][2]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][2]/Q (dff_sg)           11.91      11.91 r
  buff_mem[0][2] (net)           2         0.00      11.91 r
  U7569/A (nand_x1_sg)                     0.01      11.92 r
  U7569/X (nand_x1_sg)                     7.23      19.15 f
  n3522 (net)                    1         0.00      19.15 f
  U6225/B (nand_x1_sg)                     0.00      19.15 f
  U6225/X (nand_x1_sg)                     7.30      26.46 r
  n2365 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][2]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][2]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][1]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][1]/Q (dff_sg)           11.91      11.91 r
  buff_mem[0][1] (net)           2         0.00      11.91 r
  U7565/A (nand_x1_sg)                     0.01      11.92 r
  U7565/X (nand_x1_sg)                     7.23      19.15 f
  n3519 (net)                    1         0.00      19.15 f
  U6189/B (nand_x1_sg)                     0.00      19.15 f
  U6189/X (nand_x1_sg)                     7.30      26.46 r
  n2366 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][1]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][1]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][0]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[0][0]/Q (dff_sg)           11.91      11.91 r
  buff_mem[0][0] (net)           2         0.00      11.91 r
  U7561/A (nand_x1_sg)                     0.01      11.92 r
  U7561/X (nand_x1_sg)                     7.23      19.15 f
  n3515 (net)                    1         0.00      19.15 f
  U6222/B (nand_x1_sg)                     0.00      19.15 f
  U6222/X (nand_x1_sg)                     7.30      26.46 r
  n2367 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][0]/D (dff_sg)            0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][0]/CP (dff_sg)           0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


  Startpoint: buff_mem_reg[0][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[0][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[0][14]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[0][14]/Q (dff_sg)          11.91      11.91 r
  buff_mem[0][14] (net)          2         0.00      11.91 r
  U7537/A (nand_x1_sg)                     0.01      11.92 r
  U7537/X (nand_x1_sg)                     7.23      19.15 f
  n3558 (net)                    1         0.00      19.15 f
  U6210/B (nand_x1_sg)                     0.00      19.15 f
  U6210/X (nand_x1_sg)                     7.30      26.46 r
  n2353 (net)                    1         0.00      26.46 r
  buff_mem_reg[0][14]/D (dff_sg)           0.00      26.46 r
  data arrival time                                  26.46

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[0][14]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -26.46
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.32


1
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -input_pins
        -nets
        -max_paths 15
Design : fifo
Version: I-2013.12-SP4
Date   : Wed Dec 19 16:49:01 2018
****************************************

Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CP (dff_sg)                0.00       0.00 r
  rd_ptr_reg[0]/Q (dff_sg)                37.79      37.79 f
  rd_ptr[0] (net)                4         0.00      37.79 f
  U6445/A (inv_x1_sg)                      0.02      37.81 f
  U6445/X (inv_x1_sg)                     20.52      58.33 r
  n3333 (net)                    4         0.00      58.33 r
  U6367/B (nor_x1_sg)                      0.02      58.36 r
  U6367/X (nor_x1_sg)                     19.34      77.70 f
  n4396 (net)                    4         0.00      77.70 f
  U5566/A (inv_x1_sg)                      0.02      77.72 f
  U5566/X (inv_x1_sg)                     21.87      99.58 r
  n5831 (net)                    3         0.00      99.58 r
  U6368/A (nor_x1_sg)                      0.02      99.61 r
  U6368/X (nor_x1_sg)                     19.43     119.04 f
  n4401 (net)                    2         0.00     119.04 f
  U6444/A (nand_x1_sg)                     0.01     119.04 f
  U6444/X (nand_x1_sg)                    29.42     148.47 r
  n4406 (net)                    3         0.00     148.47 r
  U5058/A (inv_x1_sg)                      0.02     148.48 r
  U5058/X (inv_x1_sg)                     17.33     165.81 f
  n5333 (net)                    4         0.00     165.81 f
  U5533/A (inv_x1_sg)                      0.02     165.83 f
  U5533/X (inv_x1_sg)                     22.75     188.57 r
  n5812 (net)                    4         0.00     188.57 r
  U5534/A (inv_x1_sg)                      0.02     188.59 r
  U5534/X (inv_x1_sg)                     13.81     202.40 f
  n5813 (net)                    4         0.00     202.40 f
  U6449/A (nand_x1_sg)                     0.01     202.41 f
  U6449/X (nand_x1_sg)                    10.18     212.58 r
  n4404 (net)                    1         0.00     212.58 r
  U4882/A (nand_x1_sg)                     0.00     212.59 r
  U4882/X (nand_x1_sg)                    26.11     238.69 f
  n3512 (net)                    3         0.00     238.69 f
  U6369/A (nor_x1_sg)                      0.02     238.72 f
  U6369/X (nor_x1_sg)                     11.93     250.65 r
  n3511 (net)                    1         0.00     250.65 r
  U5909/A (inv_x1_sg)                      0.01     250.66 r
  U5909/X (inv_x1_sg)                      4.83     255.49 f
  n3288 (net)                    1         0.00     255.49 f
  U6360/B (nand_x1_sg)                     0.00     255.49 f
  U6360/X (nand_x1_sg)                    16.73     272.22 r
  n3504 (net)                    1         0.00     272.22 r
  U5740/A (nor_x1_sg)                      0.01     272.24 r
  U5740/X (nor_x1_sg)                     12.46     284.69 f
  n3489 (net)                    1         0.00     284.69 f
  U5906/A (nand_x2_sg)                     0.01     284.70 f
  U5906/X (nand_x2_sg)                     7.89     292.59 r
  n3488 (net)                    1         0.00     292.59 r
  U6370/B (nand_x1_sg)                     0.00     292.59 r
  U6370/X (nand_x1_sg)                    11.70     304.30 f
  n3487 (net)                    1         0.00     304.30 f
  U5905/A (inv_x1_sg)                      0.01     304.31 f
  U5905/X (inv_x1_sg)                     13.08     317.39 r
  n3236 (net)                    2         0.00     317.39 r
  U6447/A (nor_x1_sg)                      0.02     317.41 r
  U6447/X (nor_x1_sg)                     12.72     330.13 f
  n3486 (net)                    1         0.00     330.13 f
  U5912/A (inv_x1_sg)                      0.01     330.14 f
  U5912/X (inv_x1_sg)                      5.26     335.40 r
  n3235 (net)                    1         0.00     335.40 r
  U5911/A (nand_x1_sg)                     0.00     335.40 r
  U5911/X (nand_x1_sg)                     6.40     341.80 f
  n2368 (net)                    1         0.00     341.80 f
  empty_reg/D (dff_sg)                     0.00     341.80 f
  data arrival time                                 341.80

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  empty_reg/CP (dff_sg)                    0.00    1379.00 r
  library setup time                      -3.09    1375.91
  data required time                               1375.91
  -----------------------------------------------------------
  data required time                               1375.91
  data arrival time                                -341.80
  -----------------------------------------------------------
  slack (MET)                                      1034.11


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U6980/B (nand_x1_sg)                     0.01     162.47 f
  U6980/X (nand_x1_sg)                    13.89     176.36 r
  n4044 (net)                    1         0.00     176.36 r
  U5668/A (inv_x1_sg)                      0.01     176.37 r
  U5668/X (inv_x1_sg)                     12.47     188.84 f
  n3260 (net)                    4         0.00     188.84 f
  U4936/A (nand_x1_sg)                     0.01     188.85 f
  U4936/X (nand_x1_sg)                    39.47     228.32 r
  n3959 (net)                    2         0.00     228.32 r
  U4935/B (nand_x4_sg)                     0.02     228.34 r
  U4935/X (nand_x4_sg)                    17.09     245.43 f
  n5216 (net)                    4         0.00     245.43 f
  U4832/A (inv_x1_sg)                      0.02     245.44 f
  U4832/X (inv_x1_sg)                     13.87     259.31 r
  n5354 (net)                    2         0.00     259.31 r
  U5077/A (inv_x1_sg)                      0.01     259.32 r
  U5077/X (inv_x1_sg)                     10.32     269.65 f
  n5355 (net)                    2         0.00     269.65 f
  U4834/A (inv_x1_sg)                      0.01     269.66 f
  U4834/X (inv_x1_sg)                     16.86     286.52 r
  n5350 (net)                    3         0.00     286.52 r
  U5074/A (inv_x1_sg)                      0.02     286.53 r
  U5074/X (inv_x1_sg)                      8.08     294.62 f
  n5351 (net)                    2         0.00     294.62 f
  U7362/B (nand_x1_sg)                     0.01     294.62 f
  U7362/X (nand_x1_sg)                     6.87     301.49 r
  n3939 (net)                    1         0.00     301.49 r
  U6170/A (nand_x1_sg)                     0.00     301.49 r
  U6170/X (nand_x1_sg)                     6.68     308.17 f
  n2177 (net)                    1         0.00     308.17 f
  buff_mem_reg[9][10]/D (dff_sg)           0.00     308.17 f
  data arrival time                                 308.17

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[9][10]/CP (dff_sg)          0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -308.17
  -----------------------------------------------------------
  slack (MET)                                      1067.78


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U6980/B (nand_x1_sg)                     0.01     162.47 f
  U6980/X (nand_x1_sg)                    13.89     176.36 r
  n4044 (net)                    1         0.00     176.36 r
  U5668/A (inv_x1_sg)                      0.01     176.37 r
  U5668/X (inv_x1_sg)                     12.47     188.84 f
  n3260 (net)                    4         0.00     188.84 f
  U4936/A (nand_x1_sg)                     0.01     188.85 f
  U4936/X (nand_x1_sg)                    39.47     228.32 r
  n3959 (net)                    2         0.00     228.32 r
  U4935/B (nand_x4_sg)                     0.02     228.34 r
  U4935/X (nand_x4_sg)                    17.09     245.43 f
  n5216 (net)                    4         0.00     245.43 f
  U4832/A (inv_x1_sg)                      0.02     245.44 f
  U4832/X (inv_x1_sg)                     13.87     259.31 r
  n5354 (net)                    2         0.00     259.31 r
  U5077/A (inv_x1_sg)                      0.01     259.32 r
  U5077/X (inv_x1_sg)                     10.32     269.65 f
  n5355 (net)                    2         0.00     269.65 f
  U4834/A (inv_x1_sg)                      0.01     269.66 f
  U4834/X (inv_x1_sg)                     16.86     286.52 r
  n5350 (net)                    3         0.00     286.52 r
  U5074/A (inv_x1_sg)                      0.02     286.53 r
  U5074/X (inv_x1_sg)                      8.08     294.62 f
  n5351 (net)                    2         0.00     294.62 f
  U7354/B (nand_x1_sg)                     0.01     294.62 f
  U7354/X (nand_x1_sg)                     6.87     301.49 r
  n3935 (net)                    1         0.00     301.49 r
  U6168/A (nand_x1_sg)                     0.00     301.49 r
  U6168/X (nand_x1_sg)                     6.68     308.17 f
  n2179 (net)                    1         0.00     308.17 f
  buff_mem_reg[9][8]/D (dff_sg)            0.00     308.17 f
  data arrival time                                 308.17

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[9][8]/CP (dff_sg)           0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -308.17
  -----------------------------------------------------------
  slack (MET)                                      1067.78


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U6980/B (nand_x1_sg)                     0.01     162.47 f
  U6980/X (nand_x1_sg)                    13.89     176.36 r
  n4044 (net)                    1         0.00     176.36 r
  U5668/A (inv_x1_sg)                      0.01     176.37 r
  U5668/X (inv_x1_sg)                     12.47     188.84 f
  n3260 (net)                    4         0.00     188.84 f
  U4936/A (nand_x1_sg)                     0.01     188.85 f
  U4936/X (nand_x1_sg)                    39.47     228.32 r
  n3959 (net)                    2         0.00     228.32 r
  U4935/B (nand_x4_sg)                     0.02     228.34 r
  U4935/X (nand_x4_sg)                    17.09     245.43 f
  n5216 (net)                    4         0.00     245.43 f
  U4832/A (inv_x1_sg)                      0.02     245.44 f
  U4832/X (inv_x1_sg)                     13.87     259.31 r
  n5354 (net)                    2         0.00     259.31 r
  U5077/A (inv_x1_sg)                      0.01     259.32 r
  U5077/X (inv_x1_sg)                     10.32     269.65 f
  n5355 (net)                    2         0.00     269.65 f
  U4834/A (inv_x1_sg)                      0.01     269.66 f
  U4834/X (inv_x1_sg)                     16.86     286.52 r
  n5350 (net)                    3         0.00     286.52 r
  U5076/A (inv_x1_sg)                      0.02     286.53 r
  U5076/X (inv_x1_sg)                      8.08     294.62 f
  n5353 (net)                    2         0.00     294.62 f
  U7342/B (nand_x1_sg)                     0.01     294.62 f
  U7342/X (nand_x1_sg)                     6.87     301.49 r
  n3929 (net)                    1         0.00     301.49 r
  U6104/A (nand_x1_sg)                     0.00     301.49 r
  U6104/X (nand_x1_sg)                     6.68     308.17 f
  n2182 (net)                    1         0.00     308.17 f
  buff_mem_reg[9][5]/D (dff_sg)            0.00     308.17 f
  data arrival time                                 308.17

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[9][5]/CP (dff_sg)           0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -308.17
  -----------------------------------------------------------
  slack (MET)                                      1067.78


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U6980/B (nand_x1_sg)                     0.01     162.47 f
  U6980/X (nand_x1_sg)                    13.89     176.36 r
  n4044 (net)                    1         0.00     176.36 r
  U5668/A (inv_x1_sg)                      0.01     176.37 r
  U5668/X (inv_x1_sg)                     12.47     188.84 f
  n3260 (net)                    4         0.00     188.84 f
  U4936/A (nand_x1_sg)                     0.01     188.85 f
  U4936/X (nand_x1_sg)                    39.47     228.32 r
  n3959 (net)                    2         0.00     228.32 r
  U4935/B (nand_x4_sg)                     0.02     228.34 r
  U4935/X (nand_x4_sg)                    17.09     245.43 f
  n5216 (net)                    4         0.00     245.43 f
  U4832/A (inv_x1_sg)                      0.02     245.44 f
  U4832/X (inv_x1_sg)                     13.87     259.31 r
  n5354 (net)                    2         0.00     259.31 r
  U5077/A (inv_x1_sg)                      0.01     259.32 r
  U5077/X (inv_x1_sg)                     10.32     269.65 f
  n5355 (net)                    2         0.00     269.65 f
  U4834/A (inv_x1_sg)                      0.01     269.66 f
  U4834/X (inv_x1_sg)                     16.86     286.52 r
  n5350 (net)                    3         0.00     286.52 r
  U5076/A (inv_x1_sg)                      0.02     286.53 r
  U5076/X (inv_x1_sg)                      8.08     294.62 f
  n5353 (net)                    2         0.00     294.62 f
  U7326/B (nand_x1_sg)                     0.01     294.62 f
  U7326/X (nand_x1_sg)                     6.87     301.49 r
  n3921 (net)                    1         0.00     301.49 r
  U6098/A (nand_x1_sg)                     0.00     301.49 r
  U6098/X (nand_x1_sg)                     6.68     308.17 f
  n2186 (net)                    1         0.00     308.17 f
  buff_mem_reg[9][1]/D (dff_sg)            0.00     308.17 f
  data arrival time                                 308.17

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[9][1]/CP (dff_sg)           0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -308.17
  -----------------------------------------------------------
  slack (MET)                                      1067.78


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U6980/B (nand_x1_sg)                     0.01     162.47 f
  U6980/X (nand_x1_sg)                    13.89     176.36 r
  n4044 (net)                    1         0.00     176.36 r
  U5668/A (inv_x1_sg)                      0.01     176.37 r
  U5668/X (inv_x1_sg)                     12.47     188.84 f
  n3260 (net)                    4         0.00     188.84 f
  U4936/A (nand_x1_sg)                     0.01     188.85 f
  U4936/X (nand_x1_sg)                    39.47     228.32 r
  n3959 (net)                    2         0.00     228.32 r
  U4935/B (nand_x4_sg)                     0.02     228.34 r
  U4935/X (nand_x4_sg)                    17.09     245.43 f
  n5216 (net)                    4         0.00     245.43 f
  U4832/A (inv_x1_sg)                      0.02     245.44 f
  U4832/X (inv_x1_sg)                     13.87     259.31 r
  n5354 (net)                    2         0.00     259.31 r
  U5077/A (inv_x1_sg)                      0.01     259.32 r
  U5077/X (inv_x1_sg)                     10.32     269.65 f
  n5355 (net)                    2         0.00     269.65 f
  U4834/A (inv_x1_sg)                      0.01     269.66 f
  U4834/X (inv_x1_sg)                     16.86     286.52 r
  n5350 (net)                    3         0.00     286.52 r
  U5075/A (inv_x1_sg)                      0.02     286.53 r
  U5075/X (inv_x1_sg)                      8.08     294.62 f
  n5352 (net)                    2         0.00     294.62 f
  U7306/B (nand_x1_sg)                     0.01     294.62 f
  U7306/X (nand_x1_sg)                     6.87     301.49 r
  n3951 (net)                    1         0.00     301.49 r
  U6154/A (nand_x1_sg)                     0.00     301.49 r
  U6154/X (nand_x1_sg)                     6.68     308.17 f
  n2171 (net)                    1         0.00     308.17 f
  buff_mem_reg[9][16]/D (dff_sg)           0.00     308.17 f
  data arrival time                                 308.17

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[9][16]/CP (dff_sg)          0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -308.17
  -----------------------------------------------------------
  slack (MET)                                      1067.78


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[9][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U6980/B (nand_x1_sg)                     0.01     162.47 f
  U6980/X (nand_x1_sg)                    13.89     176.36 r
  n4044 (net)                    1         0.00     176.36 r
  U5668/A (inv_x1_sg)                      0.01     176.37 r
  U5668/X (inv_x1_sg)                     12.47     188.84 f
  n3260 (net)                    4         0.00     188.84 f
  U4936/A (nand_x1_sg)                     0.01     188.85 f
  U4936/X (nand_x1_sg)                    39.47     228.32 r
  n3959 (net)                    2         0.00     228.32 r
  U4935/B (nand_x4_sg)                     0.02     228.34 r
  U4935/X (nand_x4_sg)                    17.09     245.43 f
  n5216 (net)                    4         0.00     245.43 f
  U4832/A (inv_x1_sg)                      0.02     245.44 f
  U4832/X (inv_x1_sg)                     13.87     259.31 r
  n5354 (net)                    2         0.00     259.31 r
  U5077/A (inv_x1_sg)                      0.01     259.32 r
  U5077/X (inv_x1_sg)                     10.32     269.65 f
  n5355 (net)                    2         0.00     269.65 f
  U4834/A (inv_x1_sg)                      0.01     269.66 f
  U4834/X (inv_x1_sg)                     16.86     286.52 r
  n5350 (net)                    3         0.00     286.52 r
  U5075/A (inv_x1_sg)                      0.02     286.53 r
  U5075/X (inv_x1_sg)                      8.08     294.62 f
  n5352 (net)                    2         0.00     294.62 f
  U7322/B (nand_x1_sg)                     0.01     294.62 f
  U7322/X (nand_x1_sg)                     6.87     301.49 r
  n3918 (net)                    1         0.00     301.49 r
  U6160/A (nand_x1_sg)                     0.00     301.49 r
  U6160/X (nand_x1_sg)                     6.66     308.15 f
  n2187 (net)                    1         0.00     308.15 f
  buff_mem_reg[9][0]/D (dff_sg)            0.00     308.15 f
  data arrival time                                 308.15

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[9][0]/CP (dff_sg)           0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -308.15
  -----------------------------------------------------------
  slack (MET)                                      1067.80


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U5575/B (nand_x1_sg)                     0.01     162.47 f
  U5575/X (nand_x1_sg)                    13.89     176.36 r
  n5841 (net)                    1         0.00     176.36 r
  U5626/A (inv_x1_sg)                      0.01     176.37 r
  U5626/X (inv_x1_sg)                     12.46     188.84 f
  n5887 (net)                    4         0.00     188.84 f
  U6420/A (nand_x1_sg)                     0.01     188.84 f
  U6420/X (nand_x1_sg)                    47.25     236.09 r
  n4129 (net)                    1         0.00     236.09 r
  U4931/B (nand_x16_sg)                    0.04     236.13 r
  U4931/X (nand_x16_sg)                    9.96     246.09 f
  n5951 (net)                    3         0.00     246.09 f
  U5375/A (inv_x4_sg)                      0.05     246.15 f
  U5375/X (inv_x4_sg)                      6.95     253.10 r
  n5653 (net)                    3         0.00     253.10 r
  U5377/A (inv_x1_sg)                      0.02     253.11 r
  U5377/X (inv_x1_sg)                     14.14     267.25 f
  n5655 (net)                    4         0.00     267.25 f
  U4822/A (inv_x1_sg)                      0.02     267.27 f
  U4822/X (inv_x1_sg)                     13.14     280.40 r
  n5657 (net)                    2         0.00     280.40 r
  U5380/A (inv_x1_sg)                      0.01     280.42 r
  U5380/X (inv_x1_sg)                      9.96     290.37 f
  n5659 (net)                    3         0.00     290.37 f
  U7088/B (nand_x1_sg)                     0.01     290.38 f
  U7088/X (nand_x1_sg)                     7.21     297.59 r
  n4115 (net)                    1         0.00     297.59 r
  U6079/A (nand_x1_sg)                     0.00     297.60 r
  U6079/X (nand_x1_sg)                     6.68     304.27 f
  n2094 (net)                    1         0.00     304.27 f
  buff_mem_reg[13][13]/D (dff_sg)          0.00     304.28 f
  data arrival time                                 304.28

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[13][13]/CP (dff_sg)         0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -304.28
  -----------------------------------------------------------
  slack (MET)                                      1071.68


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U5575/B (nand_x1_sg)                     0.01     162.47 f
  U5575/X (nand_x1_sg)                    13.89     176.36 r
  n5841 (net)                    1         0.00     176.36 r
  U5626/A (inv_x1_sg)                      0.01     176.37 r
  U5626/X (inv_x1_sg)                     12.46     188.84 f
  n5887 (net)                    4         0.00     188.84 f
  U6420/A (nand_x1_sg)                     0.01     188.84 f
  U6420/X (nand_x1_sg)                    47.25     236.09 r
  n4129 (net)                    1         0.00     236.09 r
  U4931/B (nand_x16_sg)                    0.04     236.13 r
  U4931/X (nand_x16_sg)                    9.96     246.09 f
  n5951 (net)                    3         0.00     246.09 f
  U5375/A (inv_x4_sg)                      0.05     246.15 f
  U5375/X (inv_x4_sg)                      6.95     253.10 r
  n5653 (net)                    3         0.00     253.10 r
  U5377/A (inv_x1_sg)                      0.02     253.11 r
  U5377/X (inv_x1_sg)                     14.14     267.25 f
  n5655 (net)                    4         0.00     267.25 f
  U4822/A (inv_x1_sg)                      0.02     267.27 f
  U4822/X (inv_x1_sg)                     13.14     280.40 r
  n5657 (net)                    2         0.00     280.40 r
  U5380/A (inv_x1_sg)                      0.01     280.42 r
  U5380/X (inv_x1_sg)                      9.96     290.37 f
  n5659 (net)                    3         0.00     290.37 f
  U7098/B (nand_x1_sg)                     0.01     290.38 f
  U7098/X (nand_x1_sg)                     7.21     297.59 r
  n4127 (net)                    1         0.00     297.59 r
  U6006/A (nand_x1_sg)                     0.00     297.60 r
  U6006/X (nand_x1_sg)                     6.66     304.25 f
  n2088 (net)                    1         0.00     304.25 f
  buff_mem_reg[13][19]/D (dff_sg)          0.00     304.26 f
  data arrival time                                 304.26

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[13][19]/CP (dff_sg)         0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -304.26
  -----------------------------------------------------------
  slack (MET)                                      1071.70


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[13][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U5575/B (nand_x1_sg)                     0.01     162.47 f
  U5575/X (nand_x1_sg)                    13.89     176.36 r
  n5841 (net)                    1         0.00     176.36 r
  U5626/A (inv_x1_sg)                      0.01     176.37 r
  U5626/X (inv_x1_sg)                     12.46     188.84 f
  n5887 (net)                    4         0.00     188.84 f
  U6420/A (nand_x1_sg)                     0.01     188.84 f
  U6420/X (nand_x1_sg)                    47.25     236.09 r
  n4129 (net)                    1         0.00     236.09 r
  U4931/B (nand_x16_sg)                    0.04     236.13 r
  U4931/X (nand_x16_sg)                    9.96     246.09 f
  n5951 (net)                    3         0.00     246.09 f
  U5375/A (inv_x4_sg)                      0.05     246.15 f
  U5375/X (inv_x4_sg)                      6.95     253.10 r
  n5653 (net)                    3         0.00     253.10 r
  U5377/A (inv_x1_sg)                      0.02     253.11 r
  U5377/X (inv_x1_sg)                     14.14     267.25 f
  n5655 (net)                    4         0.00     267.25 f
  U4822/A (inv_x1_sg)                      0.02     267.27 f
  U4822/X (inv_x1_sg)                     13.14     280.40 r
  n5657 (net)                    2         0.00     280.40 r
  U5380/A (inv_x1_sg)                      0.01     280.42 r
  U5380/X (inv_x1_sg)                      9.96     290.37 f
  n5659 (net)                    3         0.00     290.37 f
  U7078/B (nand_x1_sg)                     0.01     290.38 f
  U7078/X (nand_x1_sg)                     7.21     297.59 r
  n4105 (net)                    1         0.00     297.59 r
  U6001/A (nand_x1_sg)                     0.00     297.60 r
  U6001/X (nand_x1_sg)                     6.66     304.25 f
  n2099 (net)                    1         0.00     304.25 f
  buff_mem_reg[13][8]/D (dff_sg)           0.00     304.26 f
  data arrival time                                 304.26

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[13][8]/CP (dff_sg)          0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -304.26
  -----------------------------------------------------------
  slack (MET)                                      1071.70


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U6427/B (nand_x1_sg)                     0.01     162.47 f
  U6427/X (nand_x1_sg)                    13.89     176.36 r
  n3703 (net)                    1         0.00     176.36 r
  U5670/A (inv_x1_sg)                      0.01     176.37 r
  U5670/X (inv_x1_sg)                     12.54     188.91 f
  n3262 (net)                    4         0.00     188.91 f
  U6432/B (nand_x1_sg)                     0.01     188.92 f
  U6432/X (nand_x1_sg)                    45.33     234.25 r
  n3618 (net)                    1         0.00     234.25 r
  U4930/B (nand_x16_sg)                    0.04     234.29 r
  U4930/X (nand_x16_sg)                    9.80     244.09 f
  n5803 (net)                    2         0.00     244.09 f
  U5532/A (inv_x2_sg)                      0.03     244.12 f
  U5532/X (inv_x2_sg)                     10.31     254.42 r
  n5811 (net)                    3         0.00     254.42 r
  U5340/A (inv_x1_sg)                      0.02     254.44 r
  U5340/X (inv_x1_sg)                     22.54     276.98 f
  n5618 (net)                    4         0.00     276.98 f
  U5344/A (inv_x1_sg)                      0.02     276.99 f
  U5344/X (inv_x1_sg)                     14.47     291.46 r
  n5622 (net)                    4         0.00     291.46 r
  U7599/B (nand_x1_sg)                     0.01     291.47 r
  U7599/X (nand_x1_sg)                     7.90     299.37 f
  n3597 (net)                    1         0.00     299.37 f
  U6202/B (nand_x1_sg)                     0.00     299.38 f
  U6202/X (nand_x1_sg)                     7.43     306.81 r
  n2338 (net)                    1         0.00     306.81 r
  buff_mem_reg[1][9]/D (dff_sg)            0.00     306.81 r
  data arrival time                                 306.81

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[1][9]/CP (dff_sg)           0.00    1379.00 r
  library setup time                      -0.48    1378.52
  data required time                               1378.52
  -----------------------------------------------------------
  data required time                               1378.52
  data arrival time                                -306.81
  -----------------------------------------------------------
  slack (MET)                                      1071.71


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U6427/B (nand_x1_sg)                     0.01     162.47 f
  U6427/X (nand_x1_sg)                    13.89     176.36 r
  n3703 (net)                    1         0.00     176.36 r
  U5670/A (inv_x1_sg)                      0.01     176.37 r
  U5670/X (inv_x1_sg)                     12.54     188.91 f
  n3262 (net)                    4         0.00     188.91 f
  U6432/B (nand_x1_sg)                     0.01     188.92 f
  U6432/X (nand_x1_sg)                    45.33     234.25 r
  n3618 (net)                    1         0.00     234.25 r
  U4930/B (nand_x16_sg)                    0.04     234.29 r
  U4930/X (nand_x16_sg)                    9.80     244.09 f
  n5803 (net)                    2         0.00     244.09 f
  U5532/A (inv_x2_sg)                      0.03     244.12 f
  U5532/X (inv_x2_sg)                     10.31     254.42 r
  n5811 (net)                    3         0.00     254.42 r
  U5340/A (inv_x1_sg)                      0.02     254.44 r
  U5340/X (inv_x1_sg)                     22.54     276.98 f
  n5618 (net)                    4         0.00     276.98 f
  U5344/A (inv_x1_sg)                      0.02     276.99 f
  U5344/X (inv_x1_sg)                     14.47     291.46 r
  n5622 (net)                    4         0.00     291.46 r
  U7595/B (nand_x1_sg)                     0.01     291.47 r
  U7595/X (nand_x1_sg)                     7.90     299.37 f
  n3595 (net)                    1         0.00     299.37 f
  U6235/B (nand_x1_sg)                     0.00     299.38 f
  U6235/X (nand_x1_sg)                     7.43     306.81 r
  n2339 (net)                    1         0.00     306.81 r
  buff_mem_reg[1][8]/D (dff_sg)            0.00     306.81 r
  data arrival time                                 306.81

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[1][8]/CP (dff_sg)           0.00    1379.00 r
  library setup time                      -0.48    1378.52
  data required time                               1378.52
  -----------------------------------------------------------
  data required time                               1378.52
  data arrival time                                -306.81
  -----------------------------------------------------------
  slack (MET)                                      1071.71


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U6427/B (nand_x1_sg)                     0.01     162.47 f
  U6427/X (nand_x1_sg)                    13.89     176.36 r
  n3703 (net)                    1         0.00     176.36 r
  U5670/A (inv_x1_sg)                      0.01     176.37 r
  U5670/X (inv_x1_sg)                     12.54     188.91 f
  n3262 (net)                    4         0.00     188.91 f
  U6432/B (nand_x1_sg)                     0.01     188.92 f
  U6432/X (nand_x1_sg)                    45.33     234.25 r
  n3618 (net)                    1         0.00     234.25 r
  U4930/B (nand_x16_sg)                    0.04     234.29 r
  U4930/X (nand_x16_sg)                    9.80     244.09 f
  n5803 (net)                    2         0.00     244.09 f
  U5532/A (inv_x2_sg)                      0.03     244.12 f
  U5532/X (inv_x2_sg)                     10.31     254.42 r
  n5811 (net)                    3         0.00     254.42 r
  U5340/A (inv_x1_sg)                      0.02     254.44 r
  U5340/X (inv_x1_sg)                     22.54     276.98 f
  n5618 (net)                    4         0.00     276.98 f
  U5343/A (inv_x1_sg)                      0.02     276.99 f
  U5343/X (inv_x1_sg)                     14.47     291.46 r
  n5621 (net)                    4         0.00     291.46 r
  U7591/B (nand_x1_sg)                     0.01     291.47 r
  U7591/X (nand_x1_sg)                     7.90     299.37 f
  n3593 (net)                    1         0.00     299.37 f
  U6199/B (nand_x1_sg)                     0.00     299.38 f
  U6199/X (nand_x1_sg)                     7.43     306.81 r
  n2340 (net)                    1         0.00     306.81 r
  buff_mem_reg[1][7]/D (dff_sg)            0.00     306.81 r
  data arrival time                                 306.81

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[1][7]/CP (dff_sg)           0.00    1379.00 r
  library setup time                      -0.48    1378.52
  data required time                               1378.52
  -----------------------------------------------------------
  data required time                               1378.52
  data arrival time                                -306.81
  -----------------------------------------------------------
  slack (MET)                                      1071.71


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U6427/B (nand_x1_sg)                     0.01     162.47 f
  U6427/X (nand_x1_sg)                    13.89     176.36 r
  n3703 (net)                    1         0.00     176.36 r
  U5670/A (inv_x1_sg)                      0.01     176.37 r
  U5670/X (inv_x1_sg)                     12.54     188.91 f
  n3262 (net)                    4         0.00     188.91 f
  U6432/B (nand_x1_sg)                     0.01     188.92 f
  U6432/X (nand_x1_sg)                    45.33     234.25 r
  n3618 (net)                    1         0.00     234.25 r
  U4930/B (nand_x16_sg)                    0.04     234.29 r
  U4930/X (nand_x16_sg)                    9.80     244.09 f
  n5803 (net)                    2         0.00     244.09 f
  U5532/A (inv_x2_sg)                      0.03     244.12 f
  U5532/X (inv_x2_sg)                     10.31     254.42 r
  n5811 (net)                    3         0.00     254.42 r
  U5340/A (inv_x1_sg)                      0.02     254.44 r
  U5340/X (inv_x1_sg)                     22.54     276.98 f
  n5618 (net)                    4         0.00     276.98 f
  U5342/A (inv_x1_sg)                      0.02     276.99 f
  U5342/X (inv_x1_sg)                     14.47     291.46 r
  n5620 (net)                    4         0.00     291.46 r
  U7587/B (nand_x1_sg)                     0.01     291.47 r
  U7587/X (nand_x1_sg)                     7.90     299.37 f
  n3591 (net)                    1         0.00     299.37 f
  U6232/B (nand_x1_sg)                     0.00     299.38 f
  U6232/X (nand_x1_sg)                     7.43     306.81 r
  n2341 (net)                    1         0.00     306.81 r
  buff_mem_reg[1][6]/D (dff_sg)            0.00     306.81 r
  data arrival time                                 306.81

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[1][6]/CP (dff_sg)           0.00    1379.00 r
  library setup time                      -0.48    1378.52
  data required time                               1378.52
  -----------------------------------------------------------
  data required time                               1378.52
  data arrival time                                -306.81
  -----------------------------------------------------------
  slack (MET)                                      1071.71


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  U6976/A (nor_x1_sg)                      0.02      47.24 f
  U6976/X (nor_x1_sg)                     15.57      62.80 r
  n4388 (net)                    1         0.00      62.80 r
  U5675/A (nor_x1_sg)                      0.01      62.82 r
  U5675/X (nor_x1_sg)                     14.66      77.48 f
  n4386 (net)                    1         0.00      77.48 f
  U5580/A (nand_x4_sg)                     0.01      77.49 f
  U5580/X (nand_x4_sg)                    13.27      90.76 r
  n5943 (net)                    3         0.00      90.76 r
  U5539/A (inv_x1_sg)                      0.02      90.77 r
  U5539/X (inv_x1_sg)                     17.83     108.60 f
  n5818 (net)                    3         0.00     108.60 f
  U5544/A (inv_x1_sg)                      0.02     108.62 f
  U5544/X (inv_x1_sg)                     33.26     141.87 r
  n5823 (net)                    4         0.00     141.87 r
  U6975/A (nor_x1_sg)                      0.02     141.90 r
  U6975/X (nor_x1_sg)                     20.57     162.47 f
  n3705 (net)                    4         0.00     162.47 f
  U6427/B (nand_x1_sg)                     0.01     162.47 f
  U6427/X (nand_x1_sg)                    13.89     176.36 r
  n3703 (net)                    1         0.00     176.36 r
  U5670/A (inv_x1_sg)                      0.01     176.37 r
  U5670/X (inv_x1_sg)                     12.54     188.91 f
  n3262 (net)                    4         0.00     188.91 f
  U6432/B (nand_x1_sg)                     0.01     188.92 f
  U6432/X (nand_x1_sg)                    45.33     234.25 r
  n3618 (net)                    1         0.00     234.25 r
  U4930/B (nand_x16_sg)                    0.04     234.29 r
  U4930/X (nand_x16_sg)                    9.80     244.09 f
  n5803 (net)                    2         0.00     244.09 f
  U5532/A (inv_x2_sg)                      0.03     244.12 f
  U5532/X (inv_x2_sg)                     10.31     254.42 r
  n5811 (net)                    3         0.00     254.42 r
  U5340/A (inv_x1_sg)                      0.02     254.44 r
  U5340/X (inv_x1_sg)                     22.54     276.98 f
  n5618 (net)                    4         0.00     276.98 f
  U5341/A (inv_x1_sg)                      0.02     276.99 f
  U5341/X (inv_x1_sg)                     14.47     291.46 r
  n5619 (net)                    4         0.00     291.46 r
  U7571/B (nand_x1_sg)                     0.01     291.47 r
  U7571/X (nand_x1_sg)                     7.90     299.37 f
  n3583 (net)                    1         0.00     299.37 f
  U6226/B (nand_x1_sg)                     0.00     299.38 f
  U6226/X (nand_x1_sg)                     7.43     306.81 r
  n2345 (net)                    1         0.00     306.81 r
  buff_mem_reg[1][2]/D (dff_sg)            0.00     306.81 r
  data arrival time                                 306.81

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[1][2]/CP (dff_sg)           0.00    1379.00 r
  library setup time                      -0.48    1378.52
  data required time                               1378.52
  -----------------------------------------------------------
  data required time                               1378.52
  data arrival time                                -306.81
  -----------------------------------------------------------
  slack (MET)                                      1071.71


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: empty (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    47.21      47.21 f
  empty (net)                    5         0.00      47.21 f
  empty (out)                              0.00      47.21 f
  data arrival time                                  47.21

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -47.21
  -----------------------------------------------------------
  slack (MET)                                      1381.79


  Startpoint: full_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: full (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  full_reg/CP (dff_sg)                     0.00       0.00 r
  full_reg/Q (dff_sg)                     24.88      24.88 f
  full (net)                     3         0.00      24.88 f
  full (out)                               0.00      24.88 f
  data arrival time                                  24.88

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -24.88
  -----------------------------------------------------------
  slack (MET)                                      1404.12


  Startpoint: data_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[12]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[12]/CP (dff_sg)             0.00       0.00 r
  data_out_reg[12]/Q (dff_sg)              9.05       9.05 f
  data_out[12] (net)             1         0.00       9.05 f
  data_out[12] (out)                       0.00       9.05 f
  data arrival time                                   9.05

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                      1419.95


  Startpoint: data_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[11]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[11]/CP (dff_sg)             0.00       0.00 r
  data_out_reg[11]/Q (dff_sg)              9.05       9.05 f
  data_out[11] (net)             1         0.00       9.05 f
  data_out[11] (out)                       0.00       9.05 f
  data arrival time                                   9.05

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                      1419.95


  Startpoint: data_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[10]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[10]/CP (dff_sg)             0.00       0.00 r
  data_out_reg[10]/Q (dff_sg)              9.05       9.05 f
  data_out[10] (net)             1         0.00       9.05 f
  data_out[10] (out)                       0.00       9.05 f
  data arrival time                                   9.05

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                      1419.95


  Startpoint: data_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[9]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[9]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[9]/Q (dff_sg)               9.05       9.05 f
  data_out[9] (net)              1         0.00       9.05 f
  data_out[9] (out)                        0.00       9.05 f
  data arrival time                                   9.05

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                      1419.95


  Startpoint: data_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[8]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[8]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[8]/Q (dff_sg)               9.05       9.05 f
  data_out[8] (net)              1         0.00       9.05 f
  data_out[8] (out)                        0.00       9.05 f
  data arrival time                                   9.05

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                      1419.95


  Startpoint: data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[7]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[7]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[7]/Q (dff_sg)               9.05       9.05 f
  data_out[7] (net)              1         0.00       9.05 f
  data_out[7] (out)                        0.00       9.05 f
  data arrival time                                   9.05

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                      1419.95


  Startpoint: data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[6]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[6]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[6]/Q (dff_sg)               9.05       9.05 f
  data_out[6] (net)              1         0.00       9.05 f
  data_out[6] (out)                        0.00       9.05 f
  data arrival time                                   9.05

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                      1419.95


  Startpoint: data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[5]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[5]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[5]/Q (dff_sg)               9.05       9.05 f
  data_out[5] (net)              1         0.00       9.05 f
  data_out[5] (out)                        0.00       9.05 f
  data arrival time                                   9.05

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                      1419.95


  Startpoint: data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[4]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[4]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[4]/Q (dff_sg)               9.05       9.05 f
  data_out[4] (net)              1         0.00       9.05 f
  data_out[4] (out)                        0.00       9.05 f
  data arrival time                                   9.05

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                      1419.95


  Startpoint: data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[3]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[3]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[3]/Q (dff_sg)               9.05       9.05 f
  data_out[3] (net)              1         0.00       9.05 f
  data_out[3] (out)                        0.00       9.05 f
  data arrival time                                   9.05

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                      1419.95


  Startpoint: data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[2]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[2]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[2]/Q (dff_sg)               9.05       9.05 f
  data_out[2] (net)              1         0.00       9.05 f
  data_out[2] (out)                        0.00       9.05 f
  data arrival time                                   9.05

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                      1419.95


  Startpoint: data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[1]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[1]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[1]/Q (dff_sg)               9.05       9.05 f
  data_out[1] (net)              1         0.00       9.05 f
  data_out[1] (out)                        0.00       9.05 f
  data arrival time                                   9.05

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                      1419.95


  Startpoint: data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[0]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[0]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[0]/Q (dff_sg)               9.05       9.05 f
  data_out[0] (net)              1         0.00       9.05 f
  data_out[0] (out)                        0.00       9.05 f
  data arrival time                                   9.05

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.05
  -----------------------------------------------------------
  slack (MET)                                      1419.95


1
 
****************************************
Report : clock_skew
Design : fifo
Version: I-2013.12-SP4
Date   : Wed Dec 19 16:49:01 2018
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -     50.00     50.00
1
Reporting Fanout

================

 
****************************************
Report : net fanout
        -high_fanout
Design : fifo
Version: I-2013.12-SP4
Date   : Wed Dec 19 16:49:01 2018
****************************************


Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
fifo                   1K                14nm_sg_345K_maxfan4_wire


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
1
