(S (NP (ADJP (NNP DRAM) (HYPH -) (VBN based)) (JJ main) (NNS memories)) (VP (VBP have) (VP (VBN read) (NP (NP (NNS operations)) (SBAR (WHNP (WDT that)) (S (VP (VP (VBP destroy) (NP (DT the) (ADJP (VBN read)) (NNS data))) (, ,) (CC and) (VP (PP (IN as) (NP (DT a) (NN result))) (, ,) (MD must) (VP (VB buffer) (NP (NP (JJ large) (NNS amounts)) (PP (IN of) (NP (NP (NNS data)) (PP (IN on) (NP (DT each) (NN array) (NN access)))))) (S (VP (TO to) (VP (VB keep) (S (NP (NN chip) (NNS costs)) (ADJP (JJ low)))))))))))))) (. .))
(S (ADVP (RB Unfortunately)) (, ,) (NP (NP (NML (NN system) (HYPH -) (NN level)) (NNS trends)) (PP (JJ such) (IN as) (NP (NP (VBN increased) (NN memory) (NN contention)) (PP (IN in) (NP (NP (JJ multi-core) (NNS architectures) (CC and) (NNS data)) (VP (VBG mapping) (NP (NP (NNS schemes)) (SBAR (WHNP (WDT that)) (S (VP (VBP improve) (NP (NN memory) (NN parallelism)))))))))))) (VP (MD may) (VP (VB cause) (NP (NP (RB only) (DT a) (JJ small) (NN amount)) (PP (IN of) (NP (DT the) (VBN buffered) (NN data) (S (VP (TO to) (VP (VB be) (VP (VBN accessed)))))))))) (. .))
(S (NP (DT This)) (VP (VBZ makes) (S (VP (VBG buffering) (NP (NP (JJ large) (NNS amounts)) (PP (IN of) (NP (NP (NNS data)) (PP (IN on) (NP (NP (DT every) (NML (NN memory) (NN array)) (NN access)) (ADJP (NN energy) (HYPH -) (JJ inefficient)))))))))) (. .))
(S (NP (NP (NP (VBG Emerging) (JJ non-volatile) (NNS memories)) (-LRB- -LRB-) (NP (NNS NVMs)) (-RRB- -RRB-)) (PP (JJ such) (IN as) (NP (NP (NN PCM)) (, ,) (NP (NN STT) (HYPH -) (NN RAM)) (, ,) (CC and) (NP (NNP RRAM))))) (, ,) (ADVP (RB however)) (, ,) (VP (VBP do) (RB not) (VP (VB have) (NP (NP (ADJP (JJ destructive) (VBN read)) (NNS operations)) (, ,) (VP (VBG opening) (PRT (RP up)) (NP (NNS opportunities)) (PP (IN for) (S (VP (VBG employing) (NP (JJ small) (NN row) (NNS buffers)) (PP (IN without) (S (VP (VBG incurring) (NP (NP (JJ additional) (NN area) (NN penalty)) (CONJP (CC and) (HYPH /) (CC or)) (NP (NN design) (NN complexity))))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP discuss) (NP (JJ architectural) (NNS changes)) (S (VP (TO to) (VP (VB enable) (NP (JJ small) (NN row) (NNS buffers)) (PP (IN at) (NP (NP (DT a) (JJ low) (NN cost)) (PP (IN in) (NP (NNS NVMs))))))))) (. .))
(S (NP (PRP We)) (VP (VBP provide) (NP (NP (DT a) (NML (NN memory) (NN access)) (NN protocol)) (, ,) (NP (NN energy) (NN model)) (, ,) (CC and) (NP (VBG timing) (NN model))) (S (VP (TO to) (VP (VB enable) (NP (JJ further) (NML (NN system) (HYPH -) (NN level)) (NN evaluation)))))) (. .))
(S (NP (PRP We)) (VP (VBP evaluate) (NP (NP (DT the) (NML (NN system) (HYPH -) (NN level)) (NNS tradeoffs)) (PP (IN of) (S (VP (VBG employing) (NP (JJ different) (NN row) (NN buffer) (NNS sizes)) (PP (IN in) (NP (NP (NNP NVM) (JJ main) (NNS memories)) (PP (IN in) (NP (NP (NNS terms)) (PP (IN of) (NP (NN energy) (, ,) (NN performance) (, ,) (CC and) (NN endurance))))))))))) (, ,) (PP (IN with) (NP (JJ different) (NML (NNS data) (NN mapping)) (NNS schemes)))) (. .))
(S (NP (PRP We)) (VP (VBP find) (SBAR (S (NP (NP (DT that)) (PP (IN on) (NP (DT a) (JJ multi-core) (NN CMP) (NN system)))) (, ,) (S (VP (VBG reducing) (SBAR (S (NP (DT the) (NN row) (NN buffer) (NN size)) (VP (MD can) (ADVP (RB greatly)) (VP (VB reduce) (NP (NML (JJ main) (NN memory)) (JJ dynamic) (NN energy)) (PP (PP (VBN compared) (PP (IN to) (NP (NP (DT a) (NNP DRAM) (NN baseline)) (PP (IN with) (NP (JJ large) (NN row) (NNS sizes)))))) (, ,) (PP (IN without) (S (ADVP (RB greatly)) (VP (VBG affecting) (NP (NN endurance))))) (, ,) (CC and) (PP (IN for) (NP (DT some) (NNS memories)))))))))) (, ,) (VP (VBZ leads) (PP (IN to) (NP (VBN improved) (NN performance))))))) (. .))
