// Seed: 1372677386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always disable id_10;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    output wire id_2,
    output wand id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6
    , id_11,
    input supply1 id_7,
    input wand id_8
    , id_12,
    output logic id_9
);
  always @(posedge 1) if (1 == id_8) if (1) id_9 <= 1;
  module_0(
      id_11, id_11, id_11, id_12, id_12, id_12, id_12, id_11, id_12
  );
endmodule
