// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="GenerateProof_GenerateProof,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2LV-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.978313,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=657,HLS_SYN_DSP=0,HLS_SYN_FF=343005,HLS_SYN_LUT=650916,HLS_VERSION=2025_1}" *)

module GenerateProof (
        ap_clk,
        ap_rst_n,
        root_strm_TDATA,
        root_strm_TVALID,
        root_strm_TREADY,
        iv_strm_TDATA,
        iv_strm_TVALID,
        iv_strm_TREADY,
        witness_TDATA,
        witness_TVALID,
        witness_TREADY,
        circuit_TDATA,
        circuit_TVALID,
        circuit_TREADY,
        d_strm_TDATA,
        d_strm_TVALID,
        d_strm_TREADY,
        proof_strm_TDATA,
        proof_strm_TVALID,
        proof_strm_TREADY,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [7:0] root_strm_TDATA;
input   root_strm_TVALID;
output   root_strm_TREADY;
input  [7:0] iv_strm_TDATA;
input   iv_strm_TVALID;
output   iv_strm_TREADY;
input  [7:0] witness_TDATA;
input   witness_TVALID;
output   witness_TREADY;
input  [127:0] circuit_TDATA;
input   circuit_TVALID;
output   circuit_TREADY;
output  [7:0] d_strm_TDATA;
output   d_strm_TVALID;
input   d_strm_TREADY;
output  [127:0] proof_strm_TDATA;
output   proof_strm_TVALID;
input   proof_strm_TREADY;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg    proof_strm_TDATA_blk_n;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg   [127:0] ch1_reg_247;
wire   [127:0] trunc_ln40_fu_190_p1;
reg   [127:0] p_s_reg_257;
reg    u_ce0;
wire   [0:0] u_q0;
reg   [17:0] u_address1;
reg    u_ce1;
reg    u_we1;
reg   [0:0] u_d1;
reg    u_1_ce0;
wire   [0:0] u_1_q0;
reg   [17:0] u_1_address1;
reg    u_1_ce1;
reg    u_1_we1;
reg   [0:0] u_1_d1;
reg    V_ce0;
wire   [127:0] V_q0;
reg   [17:0] V_address1;
reg    V_ce1;
reg    V_we1;
reg   [127:0] V_d1;
wire   [127:0] V_q1;
reg    V_1_ce0;
wire   [127:0] V_1_q0;
reg   [17:0] V_1_address1;
reg    V_1_ce1;
reg    V_1_we1;
reg   [127:0] V_1_d1;
wire   [127:0] V_1_q1;
wire    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_start;
wire    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_done;
wire    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_idle;
wire    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_ready;
wire    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_root_strm_TREADY;
wire    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_iv_strm_TREADY;
wire   [127:0] grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_p_out;
wire    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_p_out_ap_vld;
wire   [127:0] grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_p_out1;
wire    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_p_out1_ap_vld;
wire    grp_VOLECommit_fu_131_ap_start;
wire    grp_VOLECommit_fu_131_ap_done;
wire    grp_VOLECommit_fu_131_ap_idle;
wire    grp_VOLECommit_fu_131_ap_ready;
wire   [17:0] grp_VOLECommit_fu_131_u_0_address1;
wire    grp_VOLECommit_fu_131_u_0_ce1;
wire    grp_VOLECommit_fu_131_u_0_we1;
wire   [0:0] grp_VOLECommit_fu_131_u_0_d1;
wire   [17:0] grp_VOLECommit_fu_131_u_1_address1;
wire    grp_VOLECommit_fu_131_u_1_ce1;
wire    grp_VOLECommit_fu_131_u_1_we1;
wire   [0:0] grp_VOLECommit_fu_131_u_1_d1;
wire   [17:0] grp_VOLECommit_fu_131_V_0_address1;
wire    grp_VOLECommit_fu_131_V_0_ce1;
wire    grp_VOLECommit_fu_131_V_0_we1;
wire   [127:0] grp_VOLECommit_fu_131_V_0_d1;
wire   [17:0] grp_VOLECommit_fu_131_V_1_address1;
wire    grp_VOLECommit_fu_131_V_1_ce1;
wire    grp_VOLECommit_fu_131_V_1_we1;
wire   [127:0] grp_VOLECommit_fu_131_V_1_d1;
wire   [127:0] grp_VOLECommit_fu_131_path_strm_din;
wire    grp_VOLECommit_fu_131_path_strm_write;
wire   [255:0] grp_VOLECommit_fu_131_ap_return_0;
wire   [127:0] grp_VOLECommit_fu_131_ap_return_1;
wire   [17:0] grp_ProverCircuitEval_fu_148_u_0_address0;
wire    grp_ProverCircuitEval_fu_148_u_0_ce0;
wire   [0:0] grp_ProverCircuitEval_fu_148_u_0_d0;
wire    grp_ProverCircuitEval_fu_148_u_0_we0;
wire   [17:0] grp_ProverCircuitEval_fu_148_u_0_address1;
wire    grp_ProverCircuitEval_fu_148_u_0_ce1;
wire   [0:0] grp_ProverCircuitEval_fu_148_u_0_d1;
wire    grp_ProverCircuitEval_fu_148_u_0_we1;
wire   [17:0] grp_ProverCircuitEval_fu_148_u_1_address0;
wire    grp_ProverCircuitEval_fu_148_u_1_ce0;
wire   [0:0] grp_ProverCircuitEval_fu_148_u_1_d0;
wire    grp_ProverCircuitEval_fu_148_u_1_we0;
wire   [17:0] grp_ProverCircuitEval_fu_148_u_1_address1;
wire    grp_ProverCircuitEval_fu_148_u_1_ce1;
wire   [0:0] grp_ProverCircuitEval_fu_148_u_1_d1;
wire    grp_ProverCircuitEval_fu_148_u_1_we1;
wire   [17:0] grp_ProverCircuitEval_fu_148_V_0_address0;
wire    grp_ProverCircuitEval_fu_148_V_0_ce0;
wire   [127:0] grp_ProverCircuitEval_fu_148_V_0_d0;
wire    grp_ProverCircuitEval_fu_148_V_0_we0;
wire   [17:0] grp_ProverCircuitEval_fu_148_V_0_address1;
wire    grp_ProverCircuitEval_fu_148_V_0_ce1;
wire   [127:0] grp_ProverCircuitEval_fu_148_V_0_d1;
wire    grp_ProverCircuitEval_fu_148_V_0_we1;
wire   [17:0] grp_ProverCircuitEval_fu_148_V_1_address0;
wire    grp_ProverCircuitEval_fu_148_V_1_ce0;
wire   [127:0] grp_ProverCircuitEval_fu_148_V_1_d0;
wire    grp_ProverCircuitEval_fu_148_V_1_we0;
wire   [17:0] grp_ProverCircuitEval_fu_148_V_1_address1;
wire    grp_ProverCircuitEval_fu_148_V_1_ce1;
wire   [127:0] grp_ProverCircuitEval_fu_148_V_1_d1;
wire    grp_ProverCircuitEval_fu_148_V_1_we1;
wire   [7:0] grp_ProverCircuitEval_fu_148_d_strm_TDATA;
wire   [127:0] grp_ProverCircuitEval_fu_148_a0_tilde;
wire   [127:0] grp_ProverCircuitEval_fu_148_a1_tilde;
wire    grp_ProverCircuitEval_fu_148_witness_TREADY;
wire    grp_ProverCircuitEval_fu_148_circuit_TREADY;
wire    grp_ProverCircuitEval_fu_148_d_strm_TVALID;
wire    grp_ProverCircuitEval_fu_148_d_strm_TREADY;
wire    grp_ProverCircuitEval_fu_148_ap_start;
wire    grp_ProverCircuitEval_fu_148_ap_done;
wire    grp_ProverCircuitEval_fu_148_a0_tilde_ap_vld;
wire    grp_ProverCircuitEval_fu_148_a1_tilde_ap_vld;
wire    grp_ProverCircuitEval_fu_148_ap_ready;
wire    grp_ProverCircuitEval_fu_148_ap_idle;
reg    grp_ProverCircuitEval_fu_148_ap_continue;
wire    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_start;
wire    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_done;
wire    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_idle;
wire    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_ready;
wire    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_path_strm_read;
wire    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_proof_strm_TREADY;
wire   [127:0] grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_proof_strm_TDATA;
wire    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_proof_strm_TVALID;
reg    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_VOLECommit_fu_131_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    path_strm_full_n;
reg    path_strm_write;
reg    grp_ProverCircuitEval_fu_148_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    ap_sync_reg_grp_ProverCircuitEval_fu_148_ap_ready;
reg    ap_sync_reg_grp_ProverCircuitEval_fu_148_ap_done;
reg    ap_block_state9_on_subcall_done;
wire    ap_sync_grp_ProverCircuitEval_fu_148_ap_ready;
reg   [7:0] d_strm_TDATA_reg;
reg   [127:0] a0_tilde_fu_106;
reg   [127:0] a1_tilde_fu_110;
reg    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_start_reg;
wire   [127:0] path_strm_dout;
wire    path_strm_empty_n;
reg    path_strm_read;
reg   [127:0] proof_strm_TDATA_reg;
wire    regslice_both_d_strm_U_apdone_blk;
wire    regslice_both_proof_strm_U_apdone_blk;
reg    ap_block_state12;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    regslice_both_root_strm_U_apdone_blk;
wire   [7:0] root_strm_TDATA_int_regslice;
wire    root_strm_TVALID_int_regslice;
reg    root_strm_TREADY_int_regslice;
wire    regslice_both_root_strm_U_ack_in;
wire    regslice_both_iv_strm_U_apdone_blk;
wire   [7:0] iv_strm_TDATA_int_regslice;
wire    iv_strm_TVALID_int_regslice;
reg    iv_strm_TREADY_int_regslice;
wire    regslice_both_iv_strm_U_ack_in;
wire    regslice_both_witness_U_apdone_blk;
wire   [7:0] witness_TDATA_int_regslice;
wire    witness_TVALID_int_regslice;
reg    witness_TREADY_int_regslice;
wire    regslice_both_witness_U_ack_in;
wire    regslice_both_circuit_U_apdone_blk;
wire   [127:0] circuit_TDATA_int_regslice;
wire    circuit_TVALID_int_regslice;
reg    circuit_TREADY_int_regslice;
wire    regslice_both_circuit_U_ack_in;
reg   [7:0] d_strm_TDATA_int_regslice;
wire    d_strm_TREADY_int_regslice;
wire    regslice_both_d_strm_U_vld_out;
reg   [127:0] proof_strm_TDATA_int_regslice;
reg    proof_strm_TVALID_int_regslice;
wire    proof_strm_TREADY_int_regslice;
wire    regslice_both_proof_strm_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_start_reg = 1'b0;
#0 grp_VOLECommit_fu_131_ap_start_reg = 1'b0;
#0 grp_ProverCircuitEval_fu_148_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_ProverCircuitEval_fu_148_ap_ready = 1'b0;
#0 ap_sync_reg_grp_ProverCircuitEval_fu_148_ap_done = 1'b0;
#0 grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_start_reg = 1'b0;
end

GenerateProof_u_RAM_2P_BRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 135594 ),
    .AddressWidth( 18 ))
u_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_ProverCircuitEval_fu_148_u_0_address0),
    .ce0(u_ce0),
    .q0(u_q0),
    .address1(u_address1),
    .ce1(u_ce1),
    .we1(u_we1),
    .d1(u_d1)
);

GenerateProof_u_RAM_2P_BRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 135594 ),
    .AddressWidth( 18 ))
u_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_ProverCircuitEval_fu_148_u_1_address0),
    .ce0(u_1_ce0),
    .q0(u_1_q0),
    .address1(u_1_address1),
    .ce1(u_1_ce1),
    .we1(u_1_we1),
    .d1(u_1_d1)
);

GenerateProof_V_RAM_2P_URAM_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 135594 ),
    .AddressWidth( 18 ))
V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_ProverCircuitEval_fu_148_V_0_address0),
    .ce0(V_ce0),
    .q0(V_q0),
    .address1(V_address1),
    .ce1(V_ce1),
    .we1(V_we1),
    .d1(V_d1),
    .q1(V_q1)
);

GenerateProof_V_RAM_2P_URAM_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 135594 ),
    .AddressWidth( 18 ))
V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_ProverCircuitEval_fu_148_V_1_address0),
    .ce0(V_1_ce0),
    .q0(V_1_q0),
    .address1(V_1_address1),
    .ce1(V_1_ce1),
    .we1(V_1_we1),
    .d1(V_1_d1),
    .q1(V_1_q1)
);

GenerateProof_GenerateProof_Pipeline_INPUT_STREAM grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_start),
    .ap_done(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_done),
    .ap_idle(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_idle),
    .ap_ready(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_ready),
    .root_strm_TVALID(root_strm_TVALID_int_regslice),
    .iv_strm_TVALID(iv_strm_TVALID_int_regslice),
    .root_strm_TDATA(root_strm_TDATA_int_regslice),
    .root_strm_TREADY(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_root_strm_TREADY),
    .iv_strm_TDATA(iv_strm_TDATA_int_regslice),
    .iv_strm_TREADY(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_iv_strm_TREADY),
    .p_out(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_p_out),
    .p_out_ap_vld(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_p_out_ap_vld),
    .p_out1(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_p_out1),
    .p_out1_ap_vld(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_p_out1_ap_vld)
);

GenerateProof_VOLECommit grp_VOLECommit_fu_131(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_VOLECommit_fu_131_ap_start),
    .ap_done(grp_VOLECommit_fu_131_ap_done),
    .ap_idle(grp_VOLECommit_fu_131_ap_idle),
    .ap_ready(grp_VOLECommit_fu_131_ap_ready),
    .root_val1(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_p_out1),
    .iv_val5(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_p_out),
    .u_0_address1(grp_VOLECommit_fu_131_u_0_address1),
    .u_0_ce1(grp_VOLECommit_fu_131_u_0_ce1),
    .u_0_we1(grp_VOLECommit_fu_131_u_0_we1),
    .u_0_d1(grp_VOLECommit_fu_131_u_0_d1),
    .u_1_address1(grp_VOLECommit_fu_131_u_1_address1),
    .u_1_ce1(grp_VOLECommit_fu_131_u_1_ce1),
    .u_1_we1(grp_VOLECommit_fu_131_u_1_we1),
    .u_1_d1(grp_VOLECommit_fu_131_u_1_d1),
    .V_0_address1(grp_VOLECommit_fu_131_V_0_address1),
    .V_0_ce1(grp_VOLECommit_fu_131_V_0_ce1),
    .V_0_we1(grp_VOLECommit_fu_131_V_0_we1),
    .V_0_d1(grp_VOLECommit_fu_131_V_0_d1),
    .V_1_address1(grp_VOLECommit_fu_131_V_1_address1),
    .V_1_ce1(grp_VOLECommit_fu_131_V_1_ce1),
    .V_1_we1(grp_VOLECommit_fu_131_V_1_we1),
    .V_1_d1(grp_VOLECommit_fu_131_V_1_d1),
    .path_strm_din(grp_VOLECommit_fu_131_path_strm_din),
    .path_strm_full_n(path_strm_full_n),
    .path_strm_write(grp_VOLECommit_fu_131_path_strm_write),
    .ap_return_0(grp_VOLECommit_fu_131_ap_return_0),
    .ap_return_1(grp_VOLECommit_fu_131_ap_return_1)
);

GenerateProof_ProverCircuitEval grp_ProverCircuitEval_fu_148(
    .ch1_val1(ch1_reg_247),
    .u_0_address0(grp_ProverCircuitEval_fu_148_u_0_address0),
    .u_0_ce0(grp_ProverCircuitEval_fu_148_u_0_ce0),
    .u_0_d0(grp_ProverCircuitEval_fu_148_u_0_d0),
    .u_0_q0(u_q0),
    .u_0_we0(grp_ProverCircuitEval_fu_148_u_0_we0),
    .u_0_address1(grp_ProverCircuitEval_fu_148_u_0_address1),
    .u_0_ce1(grp_ProverCircuitEval_fu_148_u_0_ce1),
    .u_0_d1(grp_ProverCircuitEval_fu_148_u_0_d1),
    .u_0_q1(1'd0),
    .u_0_we1(grp_ProverCircuitEval_fu_148_u_0_we1),
    .u_1_address0(grp_ProverCircuitEval_fu_148_u_1_address0),
    .u_1_ce0(grp_ProverCircuitEval_fu_148_u_1_ce0),
    .u_1_d0(grp_ProverCircuitEval_fu_148_u_1_d0),
    .u_1_q0(u_1_q0),
    .u_1_we0(grp_ProverCircuitEval_fu_148_u_1_we0),
    .u_1_address1(grp_ProverCircuitEval_fu_148_u_1_address1),
    .u_1_ce1(grp_ProverCircuitEval_fu_148_u_1_ce1),
    .u_1_d1(grp_ProverCircuitEval_fu_148_u_1_d1),
    .u_1_q1(1'd0),
    .u_1_we1(grp_ProverCircuitEval_fu_148_u_1_we1),
    .V_0_address0(grp_ProverCircuitEval_fu_148_V_0_address0),
    .V_0_ce0(grp_ProverCircuitEval_fu_148_V_0_ce0),
    .V_0_d0(grp_ProverCircuitEval_fu_148_V_0_d0),
    .V_0_q0(V_q0),
    .V_0_we0(grp_ProverCircuitEval_fu_148_V_0_we0),
    .V_0_address1(grp_ProverCircuitEval_fu_148_V_0_address1),
    .V_0_ce1(grp_ProverCircuitEval_fu_148_V_0_ce1),
    .V_0_d1(grp_ProverCircuitEval_fu_148_V_0_d1),
    .V_0_q1(V_q1),
    .V_0_we1(grp_ProverCircuitEval_fu_148_V_0_we1),
    .V_1_address0(grp_ProverCircuitEval_fu_148_V_1_address0),
    .V_1_ce0(grp_ProverCircuitEval_fu_148_V_1_ce0),
    .V_1_d0(grp_ProverCircuitEval_fu_148_V_1_d0),
    .V_1_q0(V_1_q0),
    .V_1_we0(grp_ProverCircuitEval_fu_148_V_1_we0),
    .V_1_address1(grp_ProverCircuitEval_fu_148_V_1_address1),
    .V_1_ce1(grp_ProverCircuitEval_fu_148_V_1_ce1),
    .V_1_d1(grp_ProverCircuitEval_fu_148_V_1_d1),
    .V_1_q1(V_1_q1),
    .V_1_we1(grp_ProverCircuitEval_fu_148_V_1_we1),
    .witness_TDATA(witness_TDATA_int_regslice),
    .circuit_TDATA(circuit_TDATA_int_regslice),
    .d_strm_TDATA(grp_ProverCircuitEval_fu_148_d_strm_TDATA),
    .a0_tilde(grp_ProverCircuitEval_fu_148_a0_tilde),
    .a1_tilde(grp_ProverCircuitEval_fu_148_a1_tilde),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .witness_TVALID(witness_TVALID_int_regslice),
    .witness_TREADY(grp_ProverCircuitEval_fu_148_witness_TREADY),
    .circuit_TVALID(circuit_TVALID_int_regslice),
    .circuit_TREADY(grp_ProverCircuitEval_fu_148_circuit_TREADY),
    .d_strm_TVALID(grp_ProverCircuitEval_fu_148_d_strm_TVALID),
    .d_strm_TREADY(grp_ProverCircuitEval_fu_148_d_strm_TREADY),
    .ap_start(grp_ProverCircuitEval_fu_148_ap_start),
    .ap_done(grp_ProverCircuitEval_fu_148_ap_done),
    .ch1_val1_ap_vld(1'b1),
    .a0_tilde_ap_vld(grp_ProverCircuitEval_fu_148_a0_tilde_ap_vld),
    .a1_tilde_ap_vld(grp_ProverCircuitEval_fu_148_a1_tilde_ap_vld),
    .ap_ready(grp_ProverCircuitEval_fu_148_ap_ready),
    .ap_idle(grp_ProverCircuitEval_fu_148_ap_idle),
    .ap_continue(grp_ProverCircuitEval_fu_148_ap_continue)
);

GenerateProof_GenerateProof_Pipeline_TRANSFER_STREAM grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_start),
    .ap_done(grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_done),
    .ap_idle(grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_idle),
    .ap_ready(grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_ready),
    .path_strm_dout(path_strm_dout),
    .path_strm_empty_n(path_strm_empty_n),
    .path_strm_read(grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_path_strm_read),
    .proof_strm_TREADY(grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_proof_strm_TREADY),
    .proof_strm_TDATA(grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_proof_strm_TDATA),
    .proof_strm_TVALID(grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_proof_strm_TVALID)
);

GenerateProof_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

GenerateProof_fifo_w128_d2_S_x5 path_strm_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_VOLECommit_fu_131_path_strm_din),
    .if_full_n(path_strm_full_n),
    .if_write(path_strm_write),
    .if_dout(path_strm_dout),
    .if_empty_n(path_strm_empty_n),
    .if_read(path_strm_read)
);

GenerateProof_regslice_both #(
    .DataWidth( 8 ))
regslice_both_root_strm_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(root_strm_TDATA),
    .vld_in(root_strm_TVALID),
    .ack_in(regslice_both_root_strm_U_ack_in),
    .data_out(root_strm_TDATA_int_regslice),
    .vld_out(root_strm_TVALID_int_regslice),
    .ack_out(root_strm_TREADY_int_regslice),
    .apdone_blk(regslice_both_root_strm_U_apdone_blk)
);

GenerateProof_regslice_both #(
    .DataWidth( 8 ))
regslice_both_iv_strm_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(iv_strm_TDATA),
    .vld_in(iv_strm_TVALID),
    .ack_in(regslice_both_iv_strm_U_ack_in),
    .data_out(iv_strm_TDATA_int_regslice),
    .vld_out(iv_strm_TVALID_int_regslice),
    .ack_out(iv_strm_TREADY_int_regslice),
    .apdone_blk(regslice_both_iv_strm_U_apdone_blk)
);

GenerateProof_regslice_both #(
    .DataWidth( 8 ))
regslice_both_witness_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(witness_TDATA),
    .vld_in(witness_TVALID),
    .ack_in(regslice_both_witness_U_ack_in),
    .data_out(witness_TDATA_int_regslice),
    .vld_out(witness_TVALID_int_regslice),
    .ack_out(witness_TREADY_int_regslice),
    .apdone_blk(regslice_both_witness_U_apdone_blk)
);

GenerateProof_regslice_both #(
    .DataWidth( 128 ))
regslice_both_circuit_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(circuit_TDATA),
    .vld_in(circuit_TVALID),
    .ack_in(regslice_both_circuit_U_ack_in),
    .data_out(circuit_TDATA_int_regslice),
    .vld_out(circuit_TVALID_int_regslice),
    .ack_out(circuit_TREADY_int_regslice),
    .apdone_blk(regslice_both_circuit_U_apdone_blk)
);

GenerateProof_regslice_both #(
    .DataWidth( 8 ))
regslice_both_d_strm_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(d_strm_TDATA_int_regslice),
    .vld_in(grp_ProverCircuitEval_fu_148_d_strm_TVALID),
    .ack_in(d_strm_TREADY_int_regslice),
    .data_out(d_strm_TDATA),
    .vld_out(regslice_both_d_strm_U_vld_out),
    .ack_out(d_strm_TREADY),
    .apdone_blk(regslice_both_d_strm_U_apdone_blk)
);

GenerateProof_regslice_both #(
    .DataWidth( 128 ))
regslice_both_proof_strm_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(proof_strm_TDATA_int_regslice),
    .vld_in(proof_strm_TVALID_int_regslice),
    .ack_in(proof_strm_TREADY_int_regslice),
    .data_out(proof_strm_TDATA),
    .vld_out(regslice_both_proof_strm_U_vld_out),
    .ack_out(proof_strm_TREADY),
    .apdone_blk(regslice_both_proof_strm_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_ProverCircuitEval_fu_148_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_sync_reg_grp_ProverCircuitEval_fu_148_ap_done <= 1'b0;
        end else if ((grp_ProverCircuitEval_fu_148_ap_done == 1'b1)) begin
            ap_sync_reg_grp_ProverCircuitEval_fu_148_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_ProverCircuitEval_fu_148_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_sync_reg_grp_ProverCircuitEval_fu_148_ap_ready <= 1'b0;
        end else if ((grp_ProverCircuitEval_fu_148_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_ProverCircuitEval_fu_148_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_start_reg <= 1'b1;
        end else if ((grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_ready == 1'b1)) begin
            grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_start_reg <= 1'b1;
        end else if ((grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_ready == 1'b1)) begin
            grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_ProverCircuitEval_fu_148_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) | ((ap_sync_grp_ProverCircuitEval_fu_148_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state9)))) begin
            grp_ProverCircuitEval_fu_148_ap_start_reg <= 1'b1;
        end else if ((grp_ProverCircuitEval_fu_148_ap_ready == 1'b1)) begin
            grp_ProverCircuitEval_fu_148_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_VOLECommit_fu_131_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_VOLECommit_fu_131_ap_start_reg <= 1'b1;
        end else if ((grp_VOLECommit_fu_131_ap_ready == 1'b1)) begin
            grp_VOLECommit_fu_131_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProverCircuitEval_fu_148_a0_tilde_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        a0_tilde_fu_106 <= grp_ProverCircuitEval_fu_148_a0_tilde;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProverCircuitEval_fu_148_a1_tilde_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        a1_tilde_fu_110 <= grp_ProverCircuitEval_fu_148_a1_tilde;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ch1_reg_247 <= grp_VOLECommit_fu_131_ap_return_1;
        p_s_reg_257 <= {{grp_VOLECommit_fu_131_ap_return_0[255:128]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProverCircuitEval_fu_148_d_strm_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        d_strm_TDATA_reg <= grp_ProverCircuitEval_fu_148_d_strm_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_proof_strm_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        proof_strm_TDATA_reg <= grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_proof_strm_TDATA;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        V_1_address1 = grp_ProverCircuitEval_fu_148_V_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        V_1_address1 = grp_VOLECommit_fu_131_V_1_address1;
    end else begin
        V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        V_1_ce0 = grp_ProverCircuitEval_fu_148_V_1_ce0;
    end else begin
        V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        V_1_ce1 = grp_ProverCircuitEval_fu_148_V_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        V_1_ce1 = grp_VOLECommit_fu_131_V_1_ce1;
    end else begin
        V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        V_1_d1 = grp_ProverCircuitEval_fu_148_V_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        V_1_d1 = grp_VOLECommit_fu_131_V_1_d1;
    end else begin
        V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        V_1_we1 = grp_ProverCircuitEval_fu_148_V_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        V_1_we1 = grp_VOLECommit_fu_131_V_1_we1;
    end else begin
        V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        V_address1 = grp_ProverCircuitEval_fu_148_V_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        V_address1 = grp_VOLECommit_fu_131_V_0_address1;
    end else begin
        V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        V_ce0 = grp_ProverCircuitEval_fu_148_V_0_ce0;
    end else begin
        V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        V_ce1 = grp_ProverCircuitEval_fu_148_V_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        V_ce1 = grp_VOLECommit_fu_131_V_0_ce1;
    end else begin
        V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        V_d1 = grp_ProverCircuitEval_fu_148_V_0_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        V_d1 = grp_VOLECommit_fu_131_V_0_d1;
    end else begin
        V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        V_we1 = grp_ProverCircuitEval_fu_148_V_0_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        V_we1 = grp_VOLECommit_fu_131_V_0_we1;
    end else begin
        V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((proof_strm_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((proof_strm_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state12)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((proof_strm_TREADY_int_regslice == 1'b0) | (grp_VOLECommit_fu_131_ap_done == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((proof_strm_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((proof_strm_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state9_on_subcall_done)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        circuit_TREADY_int_regslice = grp_ProverCircuitEval_fu_148_circuit_TREADY;
    end else begin
        circuit_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((grp_ProverCircuitEval_fu_148_d_strm_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        d_strm_TDATA_int_regslice = grp_ProverCircuitEval_fu_148_d_strm_TDATA;
    end else begin
        d_strm_TDATA_int_regslice = d_strm_TDATA_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
        grp_ProverCircuitEval_fu_148_ap_continue = 1'b1;
    end else begin
        grp_ProverCircuitEval_fu_148_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        iv_strm_TREADY_int_regslice = grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_iv_strm_TREADY;
    end else begin
        iv_strm_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        path_strm_read = grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_path_strm_read;
    end else begin
        path_strm_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        path_strm_write = grp_VOLECommit_fu_131_path_strm_write;
    end else begin
        path_strm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        proof_strm_TDATA_blk_n = proof_strm_TREADY_int_regslice;
    end else begin
        proof_strm_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((proof_strm_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        proof_strm_TDATA_int_regslice = a1_tilde_fu_110;
    end else if (((proof_strm_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        proof_strm_TDATA_int_regslice = a0_tilde_fu_106;
    end else if (((proof_strm_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        proof_strm_TDATA_int_regslice = p_s_reg_257;
    end else if ((~((proof_strm_TREADY_int_regslice == 1'b0) | (grp_VOLECommit_fu_131_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        proof_strm_TDATA_int_regslice = trunc_ln40_fu_190_p1;
    end else if (((grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_proof_strm_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        proof_strm_TDATA_int_regslice = grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_proof_strm_TDATA;
    end else begin
        proof_strm_TDATA_int_regslice = proof_strm_TDATA_reg;
    end
end

always @ (*) begin
    if (((~((proof_strm_TREADY_int_regslice == 1'b0) | (grp_VOLECommit_fu_131_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | ((proof_strm_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((proof_strm_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((proof_strm_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        proof_strm_TVALID_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        proof_strm_TVALID_int_regslice = grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_proof_strm_TVALID;
    end else begin
        proof_strm_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        root_strm_TREADY_int_regslice = grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_root_strm_TREADY;
    end else begin
        root_strm_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        u_1_address1 = grp_ProverCircuitEval_fu_148_u_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        u_1_address1 = grp_VOLECommit_fu_131_u_1_address1;
    end else begin
        u_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        u_1_ce0 = grp_ProverCircuitEval_fu_148_u_1_ce0;
    end else begin
        u_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        u_1_ce1 = grp_ProverCircuitEval_fu_148_u_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        u_1_ce1 = grp_VOLECommit_fu_131_u_1_ce1;
    end else begin
        u_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        u_1_d1 = grp_ProverCircuitEval_fu_148_u_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        u_1_d1 = grp_VOLECommit_fu_131_u_1_d1;
    end else begin
        u_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        u_1_we1 = grp_ProverCircuitEval_fu_148_u_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        u_1_we1 = grp_VOLECommit_fu_131_u_1_we1;
    end else begin
        u_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        u_address1 = grp_ProverCircuitEval_fu_148_u_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        u_address1 = grp_VOLECommit_fu_131_u_0_address1;
    end else begin
        u_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        u_ce0 = grp_ProverCircuitEval_fu_148_u_0_ce0;
    end else begin
        u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        u_ce1 = grp_ProverCircuitEval_fu_148_u_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        u_ce1 = grp_VOLECommit_fu_131_u_0_ce1;
    end else begin
        u_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        u_d1 = grp_ProverCircuitEval_fu_148_u_0_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        u_d1 = grp_VOLECommit_fu_131_u_0_d1;
    end else begin
        u_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        u_we1 = grp_ProverCircuitEval_fu_148_u_0_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        u_we1 = grp_VOLECommit_fu_131_u_0_we1;
    end else begin
        u_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        witness_TREADY_int_regslice = grp_ProverCircuitEval_fu_148_witness_TREADY;
    end else begin
        witness_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if ((~((proof_strm_TREADY_int_regslice == 1'b0) | (grp_VOLECommit_fu_131_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((proof_strm_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((proof_strm_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((proof_strm_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((proof_strm_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b0 == ap_block_state12) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state12 = ((proof_strm_TREADY_int_regslice == 1'b0) | (regslice_both_proof_strm_U_apdone_blk == 1'b1) | (regslice_both_d_strm_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state9_on_subcall_done = (((ap_sync_reg_grp_ProverCircuitEval_fu_148_ap_ready & ap_sync_reg_grp_ProverCircuitEval_fu_148_ap_done) == 1'b0) | (grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_grp_ProverCircuitEval_fu_148_ap_ready = (grp_ProverCircuitEval_fu_148_ap_ready | ap_sync_reg_grp_ProverCircuitEval_fu_148_ap_ready);

assign circuit_TREADY = regslice_both_circuit_U_ack_in;

assign d_strm_TVALID = regslice_both_d_strm_U_vld_out;

assign grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_start = grp_GenerateProof_Pipeline_INPUT_STREAM_fu_121_ap_start_reg;

assign grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_start = grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_ap_start_reg;

assign grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_167_proof_strm_TREADY = (proof_strm_TREADY_int_regslice & ap_CS_fsm_state9);

assign grp_ProverCircuitEval_fu_148_ap_start = grp_ProverCircuitEval_fu_148_ap_start_reg;

assign grp_ProverCircuitEval_fu_148_d_strm_TREADY = (d_strm_TREADY_int_regslice & ap_CS_fsm_state9);

assign grp_VOLECommit_fu_131_ap_start = grp_VOLECommit_fu_131_ap_start_reg;

assign iv_strm_TREADY = regslice_both_iv_strm_U_ack_in;

assign proof_strm_TVALID = regslice_both_proof_strm_U_vld_out;

assign root_strm_TREADY = regslice_both_root_strm_U_ack_in;

assign trunc_ln40_fu_190_p1 = grp_VOLECommit_fu_131_ap_return_0[127:0];

assign witness_TREADY = regslice_both_witness_U_ack_in;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "GenerateProof_hls_deadlock_detector.vh"
// synthesis translate_on

reg find_kernel_block = 0;
// synthesis translate_off
`include "GenerateProof_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //GenerateProof

