{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605178248364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605178248365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 12:50:48 2020 " "Processing started: Thu Nov 12 12:50:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605178248365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605178248365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prac_2 -c Prac_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prac_2 -c Prac_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605178248365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605178248801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prac_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prac_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prac_2-Behavior " "Found design unit 1: Prac_2-Behavior" {  } { { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605178255673 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prac_2 " "Found entity 1: Prac_2" {  } { { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605178255673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605178255673 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Prac_2_2.vhd " "Can't analyze file -- file Prac_2_2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1605178255677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prac_2 " "Elaborating entity \"Prac_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605178255709 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z Prac_2.vhd(28) " "Verilog HDL or VHDL warning at Prac_2.vhd(28): object \"z\" assigned a value but never read" {  } { { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605178255710 "|Prac_2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605178258574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605178259213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605178259213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "543 " "Implemented 543 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605178259289 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605178259289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "525 " "Implemented 525 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605178259289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605178259289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605178259346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 12:50:59 2020 " "Processing ended: Thu Nov 12 12:50:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605178259346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605178259346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605178259346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605178259346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1605178260528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605178260528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 12:51:00 2020 " "Processing started: Thu Nov 12 12:51:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605178260528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1605178260528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Prac_2 -c Prac_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Prac_2 -c Prac_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1605178260528 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1605178260640 ""}
{ "Info" "0" "" "Project  = Prac_2" {  } {  } 0 0 "Project  = Prac_2" 0 0 "Fitter" 0 0 1605178260640 ""}
{ "Info" "0" "" "Revision = Prac_2" {  } {  } 0 0 "Revision = Prac_2" 0 0 "Fitter" 0 0 1605178260641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605178260775 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Prac_2 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"Prac_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605178260785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605178260825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605178260825 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605178261095 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605178261116 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_AF7 IOPAD_X17_Y0_N74 " "Can't place multiple pins assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[0\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[0\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[0] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[1\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[1\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[1] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[2\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[2\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[2] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[3\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[3\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[3] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[4\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[4\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[4] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[5\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[5\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[5] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[6\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[6\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[6] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[7\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[7\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[7] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[8\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[8\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[8] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[9\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[9\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[9] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[10\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[10\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[10] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[11\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[11\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[11] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[12\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[12\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[12] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[13\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[13\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[13] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[14\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[14\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[14] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "Tx_pin\[15\] Pin_AF7 IOPAD_X17_Y0_N74 " "Pin Tx_pin\[15\] is assigned to pin location Pin_AF7 (IOPAD_X17_Y0_N74)" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Tx_pin[15] } } } { "Prac_2.vhd" "" { Text "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605178261255 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1605178261255 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605178261257 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1605178261665 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 1  Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5049 " "Peak virtual memory: 5049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605178261791 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 12 12:51:01 2020 " "Processing ended: Thu Nov 12 12:51:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605178261791 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605178261791 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605178261791 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605178261791 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605178262424 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605178279512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605178279512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 12:51:19 2020 " "Processing started: Thu Nov 12 12:51:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605178279512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1605178279512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Prac_2 -c Prac_2 --netlist_type=sgate " "Command: quartus_npp Prac_2 -c Prac_2 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1605178279512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605178279723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 12:51:19 2020 " "Processing ended: Thu Nov 12 12:51:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605178279723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605178279723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605178279723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1605178279723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605178342235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605178342236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 12:52:22 2020 " "Processing started: Thu Nov 12 12:52:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605178342236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1605178342236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Prac_2 -c Prac_2 --netlist_type=sm_process " "Command: quartus_npp Prac_2 -c Prac_2 --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1605178342236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605178342431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 12:52:22 2020 " "Processing ended: Thu Nov 12 12:52:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605178342431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605178342431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605178342431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1605178342431 ""}
