/*
 * SPEAr320 Machine specific definition
 *
 * Copyright (C) 2009 ST Microelectronics
 * Viresh Kumar<viresh.kumar@st.com>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2. This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

#ifndef __MACH_SPEAR320_H
#define __MACH_SPEAR320_H

#define SPEAR320_SOC_CONFIG_BASE	0xB3000000

/* Interrupt registers offsets and masks */
#define SPEAR320_INT_STS_MASK_REG		0x04
#define SPEAR320_INT_CLR_MASK_REG		0x04
#define SPEAR320_INT_ENB_MASK_REG		0x08
	#define SPEAR320_GPIO_IRQ_MASK			(1 << 0)

	#define SPEAR320S_I2S_IRQ_REC_DA_S		(1 << 2)
	#define SPEAR320S_I2S_IRQ_REC_OR_S		(1 << 3)
	#define SPEAR320S_I2S_IRQ_PLAY_EMP_M		(1 << 4)
	#define SPEAR320S_I2S_IRQ_PLAY_OR_M		(1 << 5)
	#define SPEAR320S_GPIO_IRQ_MASK			(1 << 6)

	#define SPEAR320_EMI_IRQ_MASK			(1 << 7)
	#define SPEAR320_CLCD_IRQ_MASK			(1 << 8)
	#define SPEAR320_SPP_IRQ_MASK			(1 << 9)
	#define SPEAR320_SDHCI_IRQ_MASK			(1 << 10)
	#define SPEAR320_CAN_U_IRQ_MASK			(1 << 11)
	#define SPEAR320_CAN_L_IRQ_MASK			(1 << 12)
	#define SPEAR320_UART1_IRQ_MASK			(1 << 13)
	#define SPEAR320_UART2_IRQ_MASK			(1 << 14)
	#define SPEAR320_SSP1_IRQ_MASK			(1 << 15)
	#define SPEAR320_SSP2_IRQ_MASK			(1 << 16)
	#define SPEAR320_SMII0_IRQ_MASK			(1 << 17)
	#define SPEAR320_MII1_SMII1_IRQ_MASK		(1 << 18)
	#define SPEAR320_WAKEUP_SMII0_IRQ_MASK		(1 << 19)
	#define SPEAR320_WAKEUP_MII1_SMII1_IRQ_MASK	(1 << 20)
	#define SPEAR320_I2C1_IRQ_MASK			(1 << 21)

	#define SPEAR320S_I2C2_IRQ_MASK			(1 << 22)
	#define SPEAR320S_UART3_IRQ_MASK		(1 << 23)
	#define SPEAR320S_UART4_IRQ_MASK		(1 << 24)
	#define SPEAR320S_UART5_IRQ_MASK		(1 << 25)
	#define SPEAR320S_UART6_IRQ_MASK		(1 << 26)
	#define SPEAR320S_RS485_IRQ_MASK		(1 << 27)

	#define SPEAR320_SHIRQ_RAS1_MASK		0x000380
	#define SPEAR320_SHIRQ_RAS3_MASK		0x000069
	#define SPEAR320_SHIRQ_INTRCOMM_RAS_MASK	0x3FF800

#define SPEAR320_PAD_MUX_CONFIG_REG	(SPEAR320_SOC_CONFIG_BASE + 0x0C)
	/* pad mux declarations */
	#define PMX_FIRDA_MASK		(1 << 14)
	#define PMX_I2C_MASK		(1 << 13)
	#define PMX_SSP_CS_MASK		(1 << 12)
	#define PMX_SSP_MASK		(1 << 11)
	#define PMX_MII_MASK		(1 << 10)
	#define PMX_GPIO_PIN0_MASK	(1 << 9)
	#define PMX_GPIO_PIN1_MASK	(1 << 8)
	#define PMX_GPIO_PIN2_MASK	(1 << 7)
	#define PMX_GPIO_PIN3_MASK	(1 << 6)
	#define PMX_GPIO_PIN4_MASK	(1 << 5)
	#define PMX_GPIO_PIN5_MASK	(1 << 4)
	#define PMX_UART0_MODEM_MASK	(1 << 3)
	#define PMX_UART0_MASK		(1 << 2)
	#define PMX_TIMER_3_4_MASK	(1 << 1)
	#define PMX_TIMER_1_2_MASK	(1 << 0)

#define SPEAR320_CONTROL_REG		(SPEAR320_SOC_CONFIG_BASE + 0x10)
	#define SMII_PCLK_SHIFT				18
	#define SMII_PCLK_MASK				0x3
	#define SMII_PCLK_VAL_PAD			0x0
	#define SMII_PCLK_VAL_PLL2			0x1
	#define SMII_PCLK_VAL_SYNTH0			0x2
	#define SDHCI_PCLK_SHIFT			15
	#define SDHCI_PCLK_MASK				0x1
	#define SDHCI_PCLK_VAL_48M			0x0
	#define SDHCI_PCLK_VAL_SYNTH3			0x1
	#define I2S_REF_PCLK_SHIFT			8
	#define I2S_REF_PCLK_MASK			0x1
	#define I2S_REF_PCLK_SYNTH_VAL			0x1
	#define I2S_REF_PCLK_PLL2_VAL			0x0
	#define UART1_2_PCLK_SHIFT			6
	#define UART1_2_PCLK_MASK			0x1
	#define SPEAR320_UARTX_PCLK_VAL_SYNTH1		0x0
	#define SPEAR320_UARTX_PCLK_VAL_APB		0x1
	#define MII_ENB					(5)
	#define AUTO_NET_SMII_MODE_VAL			(0)
	#define AUTO_NET_MII_MODE_VAL			(1)
	#define AUTO_EXP_MODE_VAL			(2)
	#define SMALL_PRINTERS_MODE_VAL			(3)

#define SPEAR320_PLGPIO_ENB_OFF		0x0024
#define SPEAR320_PLGPIO_WDATA_OFF	0x0034
#define SPEAR320_PLGPIO_DIR_OFF		0x0044
#define SPEAR320_PLGPIO_IE_OFF		0x0064
#define SPEAR320_PLGPIO_RDATA_OFF	0x0054
#define SPEAR320_PLGPIO_MIS_OFF		0x0074

/* SPEAr320s specific registers */
#define SPEAR320S_EXT_CTRL_REG		(SPEAR320_SOC_CONFIG_BASE + 0x0018)
	#define SPEAR320S_LEGACY_MODE_VAL		0x0
	#define SPEAR320S_EXTENDED_MODE_VAL		0x1
	#define SPEAR320S_MII_MDIO_MASK			(1 << 4)
	#define SPEAR320S_MII_MDIO_10_11_VAL		0
	#define SPEAR320S_MII_MDIO_81_VAL		(1 << 4)
	#define SPEAR320S_EMI_FSMC_DYNAMIC_MUX_MASK	(1 << 5)
	#define SPEAR320S_UARTX_PCLK_MASK		0x1
	#define SPEAR320S_UART2_PCLK_SHIFT		8
	#define SPEAR320S_UART3_PCLK_SHIFT		9
	#define SPEAR320S_UART4_PCLK_SHIFT		10
	#define SPEAR320S_UART5_PCLK_SHIFT		11
	#define SPEAR320S_UART6_PCLK_SHIFT		12
	#define SPEAR320S_RS485_PCLK_SHIFT		13

	#define SPEAR320S_RS485_OE			(1 << 14)
	#define SPEAR320S_MAC_MODE_MII			0
	#define SPEAR320S_MAC_MODE_RMII			1
	#define SPEAR320S_MAC_MODE_SMII			2
	#define SPEAR320S_MAC_MODE_SS_SMII		3
	#define SPEAR320S_MAC_MODE_MASK			0x3
	#define SPEAR320S_MAC1_MODE_SHIFT		16
	#define SPEAR320S_MAC2_MODE_SHIFT		18

#define SPEAR320S_PLGPIO_MIS_OFF		0x0084
#define SPEAR320S_PLGPIO_EI_OFF			0x0094

#define SPEAR320S_IP_SEL_PAD_0_9_REG		(SPEAR320_SOC_CONFIG_BASE + 0x00A4)
	#define SPEAR320S_PMX_PL_0_1_MASK		(0x3F << 0)
	#define SPEAR320S_PMX_UART2_PL_0_1_VAL		0x0
	#define SPEAR320S_PMX_I2C2_PL_0_1_VAL		(0x4 | (0x4 << 3))

	#define SPEAR320S_PMX_PL_2_3_MASK		(0x3F << 6)
	#define SPEAR320S_PMX_I2C2_PL_2_3_VAL		0x0
	#define SPEAR320S_PMX_UART6_PL_2_3_VAL		((0x1 << 6) | (0x1 << 9))
	#define SPEAR320S_PMX_UART1_ENH_PL_2_3_VAL	((0x4 << 6) | (0x4 << 9))

	#define SPEAR320S_PMX_PL_4_5_MASK		(0x3F << 12)
	#define SPEAR320S_PMX_UART5_PL_4_5_VAL		((0x1 << 12) | (0x1 << 15))
	#define SPEAR320S_PMX_UART1_ENH_PL_4_5_VAL	((0x4 << 12) | (0x4 << 15))
	#define SPEAR320S_PMX_PL_5_MASK			(0x7 << 15)
	#define SPEAR320S_PMX_TOUCH_Y_PL_5_VAL		0x0

	#define SPEAR320S_PMX_PL_6_7_MASK		(0x3F << 18)
	#define SPEAR320S_PMX_PL_6_MASK			(0x7 << 18)
	#define SPEAR320S_PMX_PL_7_MASK			(0x7 << 21)
	#define SPEAR320S_PMX_UART4_PL_6_7_VAL		((0x1 << 18) | (0x1 << 21))
	#define SPEAR320S_PMX_PWM_3_PL_6_VAL		(0x2 << 18)
	#define SPEAR320S_PMX_PWM_2_PL_7_VAL		(0x2 << 21)
	#define SPEAR320S_PMX_UART1_ENH_PL_6_7_VAL	((0x4 << 18) | (0x4 << 21))

	#define SPEAR320S_PMX_PL_8_9_MASK		(0x3F << 24)
	#define SPEAR320S_PMX_UART3_PL_8_9_VAL		((0x1 << 24) | (0x1 << 27))
	#define SPEAR320S_PMX_PWM_0_1_PL_8_9_VAL	((0x2 << 24) | (0x2 << 27))
	#define SPEAR320S_PMX_I2C1_PL_8_9_VAL		((0x4 << 24) | (0x4 << 27))

#define SPEAR320S_IP_SEL_PAD_10_19_REG		(SPEAR320_SOC_CONFIG_BASE + 0x00A8)
	#define SPEAR320S_PMX_PL_10_11_MASK		(0x3F << 0)
	#define SPEAR320S_PMX_SMII_PL_10_11_VAL		0
	#define SPEAR320S_PMX_RMII_PL_10_11_VAL		((0x4 << 0) | (0x4 << 3))

	#define SPEAR320S_PMX_PL_12_MASK		(0x7 << 6)
	#define SPEAR320S_PMX_PWM3_PL_12_VAL		0
	#define SPEAR320S_PMX_SDHCI_CD_PL_12_VAL	(0x4 << 6)

	#define SPEAR320S_PMX_PL_13_14_MASK		(0x3F << 9)
	#define SPEAR320S_PMX_PL_13_MASK		(0x7 << 9)
	#define SPEAR320S_PMX_PL_14_MASK		(0x7 << 12)
	#define SPEAR320S_PMX_SSP2_PL_13_14_15_16_VAL	0
	#define SPEAR320S_PMX_UART4_PL_13_14_VAL	((0x1 << 9) | (0x1 << 12))
	#define SPEAR320S_PMX_RMII_PL_13_14_VAL		((0x4 << 9) | (0x4 << 12))
	#define SPEAR320S_PMX_PWM2_PL_13_VAL		(0x2 << 9)
	#define SPEAR320S_PMX_PWM1_PL_14_VAL		(0x2 << 12)

	#define SPEAR320S_PMX_PL_15_MASK		(0x7 << 15)
	#define SPEAR320S_PMX_PWM0_PL_15_VAL		(0x2 << 15)
	#define SPEAR320S_PMX_PL_15_16_MASK		(0x3F << 15)
	#define SPEAR320S_PMX_UART3_PL_15_16_VAL	((0x1 << 15) | (0x1 << 18))
	#define SPEAR320S_PMX_RMII_PL_15_16_VAL		((0x4 << 15) | (0x4 << 18))

	#define SPEAR320S_PMX_PL_17_18_MASK		(0x3F << 21)
	#define SPEAR320S_PMX_SSP1_PL_17_18_19_20_VAL	0
	#define SPEAR320S_PMX_RMII_PL_17_18_VAL		((0x4 << 21) | (0x4 << 24))

	#define SPEAR320S_PMX_PL_19_MASK		(0x7 << 27)
	#define SPEAR320S_PMX_I2C2_PL_19_VAL		(0x1 << 27)
	#define SPEAR320S_PMX_RMII_PL_19_VAL		(0x4 << 27)

#define SPEAR320S_IP_SEL_PAD_20_29_REG		(SPEAR320_SOC_CONFIG_BASE + 0x00AC)
	#define SPEAR320S_PMX_PL_20_MASK		(0x7 << 0)
	#define SPEAR320S_PMX_I2C2_PL_20_VAL		(0x1 << 0)
	#define SPEAR320S_PMX_RMII_PL_20_VAL		(0x4 << 0)

	#define SPEAR320S_PMX_PL_21_TO_27_MASK		(0x1FFFFF << 3)
	#define SPEAR320S_PMX_SMII_PL_21_TO_27_VAL	0
	#define SPEAR320S_PMX_RMII_PL_21_TO_27_VAL	((0x4 << 3) | (0x4 << 6) | (0x4 << 9) | (0x4 << 12) | (0x4 << 15) | (0x4 << 18) | (0x4 << 21))

	#define SPEAR320S_PMX_PL_28_29_MASK		(0x3F << 24)
	#define SPEAR320S_PMX_PL_28_MASK		(0x7 << 24)
	#define SPEAR320S_PMX_PL_29_MASK		(0x7 << 27)
	#define SPEAR320S_PMX_UART1_PL_28_29_VAL	0
	#define SPEAR320S_PMX_PWM_3_PL_28_VAL		(0x4 << 24)
	#define SPEAR320S_PMX_PWM_2_PL_29_VAL		(0x4 << 27)

#define SPEAR320S_IP_SEL_PAD_30_39_REG		(SPEAR320_SOC_CONFIG_BASE + 0x00B0)
	#define SPEAR320S_PMX_PL_30_31_MASK		(0x3F << 0)
	#define SPEAR320S_PMX_CAN1_PL_30_31_VAL		(0)
	#define SPEAR320S_PMX_PL_30_MASK		(0x7 << 0)
	#define SPEAR320S_PMX_PL_31_MASK		(0x7 << 3)
	#define SPEAR320S_PMX_PWM1_EXT_PL_30_VAL	(0x4 << 0)
	#define SPEAR320S_PMX_PWM0_EXT_PL_31_VAL	(0x4 << 3)
	#define SPEAR320S_PMX_UART1_ENH_PL_31_VAL	(0x3 << 3)

	#define SPEAR320S_PMX_PL_32_33_MASK		(0x3F << 6)
	#define SPEAR320S_PMX_CAN0_PL_32_33_VAL		0
	#define SPEAR320S_PMX_UART1_ENH_PL_32_33_VAL	((0x3 << 6) | (0x3 << 9))
	#define SPEAR320S_PMX_SSP2_PL_32_33_VAL		((0x4 << 6) | (0x4 << 9))

	#define SPEAR320S_PMX_PL_34_MASK		(0x7 << 12)
	#define SPEAR320S_PMX_PWM2_PL_34_VAL		0
	#define SPEAR320S_PMX_UART1_ENH_PL_34_VAL	(0x2 << 12)
	#define SPEAR320S_PMX_SSP2_PL_34_VAL		(0x4 << 12)

	#define SPEAR320S_PMX_PL_35_MASK		(0x7 << 15)
	#define SPEAR320S_PMX_I2S_REF_CLK_PL_35_VAL	0
	#define SPEAR320S_PMX_UART1_ENH_PL_35_VAL	(0x2 << 15)
	#define SPEAR320S_PMX_SSP2_PL_35_VAL		(0x4 << 15)

	#define SPEAR320S_PMX_PL_36_MASK		(0x7 << 18)
	#define SPEAR320S_PMX_TOUCH_X_PL_36_VAL		0
	#define SPEAR320S_PMX_UART1_ENH_PL_36_VAL	(0x2 << 18)
	#define SPEAR320S_PMX_SSP1_PL_36_VAL		(0x4 << 18)

	#define SPEAR320S_PMX_PL_37_38_MASK		(0x3F << 21)
	#define SPEAR320S_PMX_PWM0_1_PL_37_38_VAL	0
	#define SPEAR320S_PMX_UART5_PL_37_38_VAL	((0x2 << 21) | (0x2 << 24))
	#define SPEAR320S_PMX_SSP1_PL_37_38_VAL		((0x4 << 21) | (0x4 << 24))

	#define SPEAR320S_PMX_PL_39_MASK		(0x7 << 27)
	#define SPEAR320S_PMX_I2S_PL_39_VAL		0
	#define SPEAR320S_PMX_UART4_PL_39_VAL		(0x2 << 27)
	#define SPEAR320S_PMX_SSP1_PL_39_VAL		(0x4 << 27)

#define SPEAR320S_IP_SEL_PAD_40_49_REG		(SPEAR320_SOC_CONFIG_BASE + 0x00B4)
	#define SPEAR320S_PMX_PL_40_MASK		(0x7 << 0)
	#define SPEAR320S_PMX_I2S_PL_40_VAL		0
	#define SPEAR320S_PMX_UART4_PL_40_VAL		(0x2 << 0)
	#define SPEAR320S_PMX_PWM3_PL_40_VAL		(0x4 << 0)

	#define SPEAR320S_PMX_PL_41_42_MASK		(0x3F << 3)
	#define SPEAR320S_PMX_PL_41_MASK		(0x7 << 3)
	#define SPEAR320S_PMX_PL_42_MASK		(0x7 << 6)
	#define SPEAR320S_PMX_I2S_PL_41_42_VAL		0
	#define SPEAR320S_PMX_UART3_PL_41_42_VAL	((0x2 << 3) | (0x2 << 6))
	#define SPEAR320S_PMX_PWM2_PL_41_VAL		(0x4 << 3)
	#define SPEAR320S_PMX_PWM1_PL_42_VAL		(0x4 << 6)

	#define SPEAR320S_PMX_PL_43_MASK		(0x7 << 9)
	#define SPEAR320S_PMX_SDHCI_PL_43_VAL		0
	#define SPEAR320S_PMX_UART1_ENH_PL_43_VAL	(0x2 << 9)
	#define SPEAR320S_PMX_PWM0_PL_43_VAL		(0x4 << 9)

	#define SPEAR320S_PMX_PL_44_45_MASK		(0x3F << 12)
	#define SPEAR320S_PMX_SDHCI_PL_44_45_VAL	0
	#define SPEAR320S_PMX_UART1_ENH_PL_44_45_VAL	((0x2 << 12) | (0x2 << 15))
	#define SPEAR320S_PMX_SSP2_PL_44_45_VAL		((0x4 << 12) | (0x4 << 15))

	#define SPEAR320S_PMX_PL_46_47_MASK		(0x3F << 18)
	#define SPEAR320S_PMX_SDHCI_PL_46_47_VAL	0
	#define SPEAR320S_PMX_FSMC_EMI_PL_46_47_VAL	((0x2 << 18) | (0x2 << 21))
	#define SPEAR320S_PMX_SSP2_PL_46_47_VAL		((0x4 << 18) | (0x4 << 21))

	#define SPEAR320S_PMX_PL_48_49_MASK		(0x3F << 24)
	#define SPEAR320S_PMX_SDHCI_PL_48_49_VAL	0
	#define SPEAR320S_PMX_FSMC_EMI_PL_48_49_VAL	((0x2 << 24) | (0x2 << 27))
	#define SPEAR320S_PMX_SSP1_PL_48_49_VAL		((0x4 << 24) | (0x4 << 27))

#define SPEAR320S_IP_SEL_PAD_50_59_REG		(SPEAR320_SOC_CONFIG_BASE + 0x00B8)
	#define SPEAR320S_PMX_PL_50_51_MASK		(0x3F << 0)
	#define SPEAR320S_PMX_EMI_PL_50_51_VAL		((0x2 << 0) | (0x2 << 3))
	#define SPEAR320S_PMX_SSP1_PL_50_51_VAL		((0x4 << 0) | (0x4 << 3))
	#define SPEAR320S_PMX_PL_50_MASK		(0x7 << 0)
	#define SPEAR320S_PMX_PL_51_MASK		(0x7 << 3)
	#define SPEAR320S_PMX_SDHCI_PL_50_VAL		0
	#define SPEAR320S_PMX_SDHCI_CD_PL_51_VAL	0

	#define SPEAR320S_PMX_PL_52_53_MASK		(0x3F << 6)
	#define SPEAR320S_PMX_FSMC_PL_52_53_VAL		0
	#define SPEAR320S_PMX_EMI_PL_52_53_VAL		((0x2 << 6) | (0x2 << 9))
	#define SPEAR320S_PMX_UART3_PL_52_53_VAL	((0x4 << 6) | (0x4 << 9))

	#define SPEAR320S_PMX_PL_54_55_56_MASK		(0x1FF << 12)
	#define SPEAR320S_PMX_FSMC_EMI_PL_54_55_56_VAL	((0x2 << 12) | (0x2 << 15) | (0x2 << 18))

	#define SPEAR320S_PMX_PL_57_MASK		(0x7 << 21)
	#define SPEAR320S_PMX_FSMC_PL_57_VAL		0
	#define SPEAR320S_PMX_PWM3_PL_57_VAL		(0x4 << 21)

	#define SPEAR320S_PMX_PL_58_59_MASK		(0x3F << 24)
	#define SPEAR320S_PMX_PL_58_MASK		(0x7 << 24)
	#define SPEAR320S_PMX_PL_59_MASK		(0x7 << 27)
	#define SPEAR320S_PMX_FSMC_EMI_PL_58_59_VAL	((0x2 << 24) | (0x2 << 27))
	#define SPEAR320S_PMX_PWM2_PL_58_VAL		(0x4 << 24)
	#define SPEAR320S_PMX_PWM1_PL_59_VAL		(0x4 << 27)

#define SPEAR320S_IP_SEL_PAD_60_69_REG		(SPEAR320_SOC_CONFIG_BASE + 0x00BC)
	#define SPEAR320S_PMX_PL_60_MASK		(0x7 << 0)
	#define SPEAR320S_PMX_FSMC_PL_60_VAL		0
	#define SPEAR320S_PMX_PWM0_PL_60_VAL		(0x4 << 0)

	#define SPEAR320S_PMX_PL_61_TO_64_MASK		(0xFFF << 3)
	#define SPEAR320S_PMX_FSMC_PL_61_TO_64_VAL	((0x2 << 3) | (0x2 << 6) | (0x2 << 9) | (0x2 << 12))
	#define SPEAR320S_PMX_SSP2_PL_61_TO_64_VAL	((0x4 << 3) | (0x4 << 6) | (0x4 << 9) | (0x4 << 12))

	#define SPEAR320S_PMX_PL_65_TO_68_MASK		(0xFFF << 15)
	#define SPEAR320S_PMX_FSMC_PL_65_TO_68_VAL	((0x2 << 15) | (0x2 << 18) | (0x2 << 21) | (0x2 << 24))
	#define SPEAR320S_PMX_SSP1_PL_65_TO_68_VAL	((0x4 << 15) | (0x4 << 18) | (0x4 << 21) | (0x4 << 24))

	#define SPEAR320S_PMX_PL_69_MASK		(0x7 << 27)
	#define SPEAR320S_PMX_CLCD_PL_69_VAL		(0)
	#define SPEAR320S_PMX_EMI_PL_69_VAL		(0x2 << 27)
	#define SPEAR320S_PMX_SPP_PL_69_VAL		(0x3 << 27)
	#define SPEAR320S_PMX_UART5_PL_69_VAL		(0x4 << 27)

#define SPEAR320S_IP_SEL_PAD_70_79_REG		(SPEAR320_SOC_CONFIG_BASE + 0x00C0)
	#define SPEAR320S_PMX_PL_70_MASK		(0x7 << 0)
	#define SPEAR320S_PMX_CLCD_PL_70_VAL		(0)
	#define SPEAR320S_PMX_FSMC_EMI_PL_70_VAL	(0x2 << 0)
	#define SPEAR320S_PMX_SPP_PL_70_VAL		(0x3 << 0)
	#define SPEAR320S_PMX_UART5_PL_70_VAL		(0x4 << 0)

	#define SPEAR320S_PMX_PL_71_72_MASK		(0x3F << 3)
	#define SPEAR320S_PMX_CLCD_PL_71_72_VAL		(0)
	#define SPEAR320S_PMX_FSMC_EMI_PL_71_72_VAL	((0x2 << 3) | (0x2 << 6))
	#define SPEAR320S_PMX_SPP_PL_71_72_VAL		((0x3 << 3) | (0x3 << 6))
	#define SPEAR320S_PMX_UART4_PL_71_72_VAL	((0x4 << 3) | (0x4 << 6))

	#define SPEAR320S_PMX_PL_73_MASK		(0x7 << 9)
	#define SPEAR320S_PMX_CLCD_PL_73_VAL		(0)
	#define SPEAR320S_PMX_FSMC_EMI_PL_73_VAL	(0x2 << 9)
	#define SPEAR320S_PMX_SPP_PL_73_VAL		(0x3 << 9)
	#define SPEAR320S_PMX_UART3_PL_73_VAL		(0x4 << 9)

	#define SPEAR320S_PMX_PL_74_MASK		(0x7 << 12)
	#define SPEAR320S_PMX_CLCD_PL_74_VAL		(0)
	#define SPEAR320S_PMX_EMI_PL_74_VAL		(0x2 << 12)
	#define SPEAR320S_PMX_SPP_PL_74_VAL		(0x3 << 12)
	#define SPEAR320S_PMX_UART3_PL_74_VAL		(0x4 << 12)

	#define SPEAR320S_PMX_PL_75_76_MASK		(0x3F << 15)
	#define SPEAR320S_PMX_CLCD_PL_75_76_VAL		(0)
	#define SPEAR320S_PMX_EMI_PL_75_76_VAL		((0x2 << 15) | (0x2 << 18))
	#define SPEAR320S_PMX_SPP_PL_75_76_VAL		((0x3 << 15) | (0x3 << 18))
	#define SPEAR320S_PMX_I2C2_PL_75_76_VAL		((0x4 << 15) | (0x4 << 18))

	#define SPEAR320S_PMX_PL_77_78_79_MASK		(0x1FF << 21)
	#define SPEAR320S_PMX_CLCD_PL_77_78_79_VAL	(0)
	#define SPEAR320S_PMX_EMI_PL_77_78_79_VAL	((0x2 << 21) | (0x2 << 24) | (0x2 << 27))
	#define SPEAR320S_PMX_SPP_PL_77_78_79_VAL	((0x3 << 21) | (0x3 << 24) | (0x3 << 27))
	#define SPEAR320S_PMX_RS485_PL_77_78_79_VAL	((0x4 << 21) | (0x4 << 24) | (0x4 << 27))

#define SPEAR320S_IP_SEL_PAD_80_89_REG		(SPEAR320_SOC_CONFIG_BASE + 0x00C4)
	#define SPEAR320S_PMX_PL_80_TO_85_MASK		(0x3FFFF << 0)
	#define SPEAR320S_PMX_CLCD_PL_80_TO_85_VAL	0
	#define SPEAR320S_PMX_MII2_PL_80_TO_85_VAL	((0x1 << 0) | (0x1 << 3) | (0x1 << 6) | (0x1 << 9) | (0x1 << 12) | (0x1 << 15))
	#define SPEAR320S_PMX_EMI_PL_80_TO_85_VAL	((0x2 << 0) | (0x2 << 3) | (0x2 << 6) | (0x2 << 9) | (0x2 << 12) | (0x2 << 15))
	#define SPEAR320S_PMX_SPP_PL_80_TO_85_VAL	((0x3 << 0) | (0x3 << 3) | (0x3 << 6) | (0x3 << 9) | (0x3 << 12) | (0x3 << 15))
	#define SPEAR320S_PMX_UART1_ENH_PL_80_TO_85_VAL	((0x4 << 0) | (0x4 << 3) | (0x4 << 6) | (0x4 << 9) | (0x4 << 12) | (0x4 << 15))

	#define SPEAR320S_PMX_PL_86_87_MASK		(0x3F << 18)
	#define SPEAR320S_PMX_PL_86_MASK		(0x7 << 18)
	#define SPEAR320S_PMX_PL_87_MASK		(0x7 << 21)
	#define SPEAR320S_PMX_CLCD_PL_86_87_VAL		0
	#define SPEAR320S_PMX_MII2_PL_86_87_VAL		((0x1 << 18) | (0x1 << 21))
	#define SPEAR320S_PMX_EMI_PL_86_87_VAL		((0x2 << 18) | (0x2 << 21))
	#define SPEAR320S_PMX_PWM3_PL_86_VAL		(0x4 << 18)
	#define SPEAR320S_PMX_PWM2_PL_87_VAL		(0x4 << 21)

	#define SPEAR320S_PMX_PL_88_89_MASK		(0x3F << 24)
	#define SPEAR320S_PMX_CLCD_PL_88_89_VAL		0
	#define SPEAR320S_PMX_MII2_PL_88_89_VAL		((0x1 << 24) | (0x1 << 27))
	#define SPEAR320S_PMX_EMI_PL_88_89_VAL		((0x2 << 24) | (0x2 << 27))
	#define SPEAR320S_PMX_UART6_PL_88_89_VAL	((0x3 << 24) | (0x3 << 27))
	#define SPEAR320S_PMX_PWM0_1_PL_88_89_VAL	((0x4 << 24) | (0x4 << 27))

#define SPEAR320S_IP_SEL_PAD_90_99_REG		(SPEAR320_SOC_CONFIG_BASE + 0x00C8)
	#define SPEAR320S_PMX_PL_90_91_MASK		(0x3F << 0)
	#define SPEAR320S_PMX_CLCD_PL_90_91_VAL		0
	#define SPEAR320S_PMX_MII2_PL_90_91_VAL		((0x1 << 0) | (0x1 << 3))
	#define SPEAR320S_PMX_EMI1_PL_90_91_VAL		((0x2 << 0) | (0x2 << 3))
	#define SPEAR320S_PMX_UART5_PL_90_91_VAL	((0x3 << 0) | (0x3 << 3))
	#define SPEAR320S_PMX_SSP2_PL_90_91_VAL		((0x4 << 0) | (0x4 << 3))

	#define SPEAR320S_PMX_PL_92_93_MASK		(0x3F << 6)
	#define SPEAR320S_PMX_CLCD_PL_92_93_VAL		0
	#define SPEAR320S_PMX_MII2_PL_92_93_VAL		((0x1 << 6) | (0x1 << 9))
	#define SPEAR320S_PMX_EMI1_PL_92_93_VAL		((0x2 << 6) | (0x2 << 9))
	#define SPEAR320S_PMX_UART4_PL_92_93_VAL	((0x3 << 6) | (0x3 << 9))
	#define SPEAR320S_PMX_SSP2_PL_92_93_VAL		((0x4 << 6) | (0x4 << 9))

	#define SPEAR320S_PMX_PL_94_95_MASK		(0x3F << 12)
	#define SPEAR320S_PMX_CLCD_PL_94_95_VAL		0
	#define SPEAR320S_PMX_MII2_PL_94_95_VAL		((0x1 << 12) | (0x1 << 15))
	#define SPEAR320S_PMX_EMI1_PL_94_95_VAL		((0x2 << 12) | (0x2 << 15))
	#define SPEAR320S_PMX_UART3_PL_94_95_VAL	((0x3 << 12) | (0x3 << 15))
	#define SPEAR320S_PMX_SSP1_PL_94_95_VAL		((0x4 << 12) | (0x4 << 15))

	#define SPEAR320S_PMX_PL_96_97_MASK		(0x3F << 18)
	#define SPEAR320S_PMX_CLCD_PL_96_97_VAL		0
	#define SPEAR320S_PMX_MII2_PL_96_97_VAL		((0x1 << 18) | (0x1 << 21))
	#define SPEAR320S_PMX_EMI1_PL_96_97_VAL		((0x2 << 18) | (0x2 << 21))
	#define SPEAR320S_PMX_I2C2_PL_96_97_VAL		((0x3 << 18) | (0x3 << 21))
	#define SPEAR320S_PMX_SSP1_PL_96_97_VAL		((0x4 << 18) | (0x4 << 21))

	#define SPEAR320S_PMX_PL_98_MASK		(0x7 << 24)
	#define SPEAR320S_PMX_CLCD_PL_98_VAL		0
	#define SPEAR320S_PMX_I2C1_PL_98_VAL		(0x2 << 24)
	#define SPEAR320S_PMX_UART3_PL_98_VAL		(0x4 << 24)

	#define SPEAR320S_PMX_PL_99_MASK		(0x7 << 27)
	#define SPEAR320S_PMX_SDHCI_PL_99_VAL		0
	#define SPEAR320S_PMX_I2C1_PL_99_VAL		(0x2 << 27)
	#define SPEAR320S_PMX_UART3_PL_99_VAL		(0x4 << 27)

#define SPEAR320S_IP_SEL_MIX_PAD_REG		(SPEAR320_SOC_CONFIG_BASE + 0x00CC)
	#define SPEAR320S_PMX_PL_100_101_MASK		(0x3F << 0)
	#define SPEAR320S_PMX_SDHCI_PL_100_101_VAL	0
	#define SPEAR320S_PMX_UART4_PL_100_101_VAL	((0x4 << 0) | (0x4 << 3))

	#define SPEAR320S_PMX_SSP1_PORT_SEL_MASK	(0x7 << 8)
	#define SPEAR320S_PMX_SSP1_PORT_94_TO_97_VAL	0
	#define SPEAR320S_PMX_SSP1_PORT_65_TO_68_VAL	(0x1 << 8)
	#define SPEAR320S_PMX_SSP1_PORT_48_TO_51_VAL	(0x2 << 8)
	#define SPEAR320S_PMX_SSP1_PORT_36_TO_39_VAL	(0x3 << 8)
	#define SPEAR320S_PMX_SSP1_PORT_17_TO_20_VAL	(0x4 << 8)

	#define SPEAR320S_PMX_SSP2_PORT_SEL_MASK	(0x7 << 11)
	#define SPEAR320S_PMX_SSP2_PORT_90_TO_93_VAL	0
	#define SPEAR320S_PMX_SSP2_PORT_61_TO_64_VAL	(0x1 << 11)
	#define SPEAR320S_PMX_SSP2_PORT_44_TO_47_VAL	(0x2 << 11)
	#define SPEAR320S_PMX_SSP2_PORT_32_TO_35_VAL	(0x3 << 11)
	#define SPEAR320S_PMX_SSP2_PORT_13_TO_16_VAL	(0x4 << 11)

	#define SPEAR320S_PMX_UART1_ENH_PORT_SEL_MASK		(0x3 << 14)
	#define SPEAR320S_PMX_UART1_ENH_PORT_81_TO_85_VAL	0
	#define SPEAR320S_PMX_UART1_ENH_PORT_44_45_34_36_VAL	(0x1 << 14)
	#define SPEAR320S_PMX_UART1_ENH_PORT_32_TO_34_36_VAL	(0x2 << 14)
	#define SPEAR320S_PMX_UART1_ENH_PORT_3_TO_5_7_VAL	(0x3 << 14)

	#define SPEAR320S_PMX_UART3_PORT_SEL_MASK	(0x7 << 16)
	#define SPEAR320S_PMX_UART3_PORT_94_VAL		0
	#define SPEAR320S_PMX_UART3_PORT_73_VAL		(0x1 << 16)
	#define SPEAR320S_PMX_UART3_PORT_52_VAL		(0x2 << 16)
	#define SPEAR320S_PMX_UART3_PORT_41_VAL		(0x3 << 16)
	#define SPEAR320S_PMX_UART3_PORT_15_VAL		(0x4 << 16)
	#define SPEAR320S_PMX_UART3_PORT_8_VAL		(0x5 << 16)
	#define SPEAR320S_PMX_UART3_PORT_99_VAL		(0x6 << 16)

	#define SPEAR320S_PMX_UART4_PORT_SEL_MASK	(0x7 << 19)
	#define SPEAR320S_PMX_UART4_PORT_92_VAL		0
	#define SPEAR320S_PMX_UART4_PORT_71_VAL		(0x1 << 19)
	#define SPEAR320S_PMX_UART4_PORT_39_VAL		(0x2 << 19)
	#define SPEAR320S_PMX_UART4_PORT_13_VAL		(0x3 << 19)
	#define SPEAR320S_PMX_UART4_PORT_6_VAL		(0x4 << 19)
	#define SPEAR320S_PMX_UART4_PORT_101_VAL	(0x5 << 19)

	#define SPEAR320S_PMX_UART5_PORT_SEL_MASK	(0x3 << 22)
	#define SPEAR320S_PMX_UART5_PORT_90_VAL		0
	#define SPEAR320S_PMX_UART5_PORT_69_VAL		(0x1 << 22)
	#define SPEAR320S_PMX_UART5_PORT_37_VAL		(0x2 << 22)
	#define SPEAR320S_PMX_UART5_PORT_4_VAL		(0x3 << 22)

	#define SPEAR320S_PMX_UART6_PORT_SEL_MASK	(0x1 << 24)
	#define SPEAR320S_PMX_UART6_PORT_88_VAL		0
	#define SPEAR320S_PMX_UART6_PORT_2_VAL		(0x1 << 24)

	#define SPEAR320S_PMX_I2C1_PORT_SEL_MASK	(0x1 << 25)
	#define SPEAR320S_PMX_I2C1_PORT_8_9_VAL		0
	#define SPEAR320S_PMX_I2C1_PORT_98_99_VAL	(0x1 << 25)

	#define SPEAR320S_PMX_I2C2_PORT_SEL_MASK	(0x3 << 26)
	#define SPEAR320S_PMX_I2C2_PORT_96_97_VAL	0
	#define SPEAR320S_PMX_I2C2_PORT_75_76_VAL	(0x1 << 26)
	#define SPEAR320S_PMX_I2C2_PORT_19_20_VAL	(0x2 << 26)
	#define SPEAR320S_PMX_I2C2_PORT_2_3_VAL		(0x3 << 26)
	#define SPEAR320S_PMX_I2C2_PORT_0_1_VAL		(0x4 << 26)

	#define SPEAR320S_PMX_SDHCI_CD_PORT_SEL_MASK	(0x1 << 29)
	#define SPEAR320S_PMX_SDHCI_CD_PORT_12_VAL	0
	#define SPEAR320S_PMX_SDHCI_CD_PORT_51_VAL	(0x1 << 29)


#endif /* __MACH_SPEAR320_H */
