{ "models" : { "ILA" : "m0", "VERILOG" : "m1"},
  "state mapping" : {
    "ddat_ir" : "m1.ddat_ir",
    "istb_t" : "m1.istb_t",
    "mem_wait" : "m1.mem_wait",
    "imem_wait" : "m1.imem_wait",
    "iadr_t" : "m1.iadr_t",
    "idat_ir" : "m1.idat_ir",
    "dwe_o" : "m1.dwe_o",
    "dstb_o" : "m1.dstb_o",
    "ddat_o" : "m1.ddat_o",
    "dadr_o" : "m1.dadr_ot",
    "pc" : "m1.pc",
    "pc_buf" : "m1.pc_buf",
    "op_pos" : "m1.op_pos",
    "pc_wr_r2" : "m1.pc_wr_r2",
    "pc_wr_r" : "m1.pc_wr_r",
    "op2_buff" : "m1.op2_buff",
    "op3_buff" : "m1.op3_buff",
    "imm_r" : "m1.imm_r",
    "imm2_r" : "m1.imm2_r" },
  "interface mapping" : {
    "rst"  : "**RESET**",
    "clk"  : "**CLOCK**",
    "mem_act" : "mem_act",
    "dack_i" : "dack_i",
    "ddat_i" : "ddat_i",
    "idat_i" : "idat_i",
    "iack_i" : "iack_i", 
    "dptr" : "dptr",
    "ri" : "ri",
    "acc" : "acc",
    "rd" : "rd",
    "pc_wr" : "pc_wr",
    "pc_wr_sel" : "pc_wr_sel",
    "idat_onchip" : "idat_onchip",
    "des2" : "des2",
    "des_acc" : "des_acc",
    "rn" : "rn",
    "sp" : "sp",
    "rd_sel" : "ram_rd_sel" },  
  "mapping control" : [ 
    "m1.ea_int == 1", "m1.ea == 1", 
    "m1.intr == 0", "m1.int_ack_t == 0", "m1.int_v == 0" 
  ]
}