INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:15:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_3_q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.764ns (34.095%)  route 3.410ns (65.905%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT4=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3669, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X58Y130        FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/Q
                         net (fo=20, routed)          0.497     1.259    lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q
    SLICE_X56Y130        LUT4 (Prop_lut4_I0_O)        0.043     1.302 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_13__1/O
                         net (fo=1, routed)           0.000     1.302    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_13__1_n_0
    SLICE_X56Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.553 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.553    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_5_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.602 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.602    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_5_n_0
    SLICE_X56Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.651 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.651    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X56Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.796 f  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=3, routed)           0.426     2.222    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X55Y133        LUT3 (Prop_lut3_I0_O)        0.127     2.349 r  lsq3/handshake_lsq_lsq3_core/ldq_head_q[2]_i_10/O
                         net (fo=34, routed)          0.316     2.665    lsq3/handshake_lsq_lsq3_core/ldq_head_q[2]_i_10_n_0
    SLICE_X55Y130        LUT6 (Prop_lut6_I0_O)        0.126     2.791 r  lsq3/handshake_lsq_lsq3_core/i___1_i_7/O
                         net (fo=1, routed)           0.137     2.928    lsq3/handshake_lsq_lsq3_core/i___1_i_7_n_0
    SLICE_X55Y130        LUT6 (Prop_lut6_I4_O)        0.043     2.971 r  lsq3/handshake_lsq_lsq3_core/i___1_i_2/O
                         net (fo=5, routed)           0.249     3.220    lsq3/handshake_lsq_lsq3_core/lsq3_ldData_0_valid
    SLICE_X55Y127        LUT4 (Prop_lut4_I0_O)        0.043     3.263 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18__1/O
                         net (fo=16, routed)          0.353     3.616    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18__1_n_0
    SLICE_X52Y127        LUT4 (Prop_lut4_I3_O)        0.043     3.659 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_5/O
                         net (fo=3, routed)           0.316     3.975    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_4_1
    SLICE_X54Y127        LUT4 (Prop_lut4_I0_O)        0.043     4.018 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_12/O
                         net (fo=1, routed)           0.000     4.018    lsq3/handshake_lsq_lsq3_core/stq_data_4_q[31]_i_12_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.256 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.256    lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3_n_0
    SLICE_X54Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     4.403 f  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.367     4.770    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_110_out[11]
    SLICE_X55Y126        LUT6 (Prop_lut6_I3_O)        0.120     4.890 r  lsq3/handshake_lsq_lsq3_core/stq_data_3_q[31]_i_2/O
                         net (fo=34, routed)          0.332     5.222    lsq3/handshake_lsq_lsq3_core/stq_data_wen_3
    SLICE_X54Y125        LUT2 (Prop_lut2_I0_O)        0.043     5.265 r  lsq3/handshake_lsq_lsq3_core/stq_data_3_q[31]_i_1/O
                         net (fo=32, routed)          0.417     5.682    lsq3/handshake_lsq_lsq3_core/stq_data_3_q[31]_i_1_n_0
    SLICE_X56Y131        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_3_q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=3669, unset)         0.483     6.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X56Y131        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_3_q_reg[25]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X56Y131        FDRE (Setup_fdre_C_R)       -0.295     5.852    lsq3/handshake_lsq_lsq3_core/stq_data_3_q_reg[25]
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  0.170    




