// Seed: 1067026256
module module_0 (
    input uwire id_0,
    output wor id_1,
    input uwire id_2,
    input uwire id_3,
    output supply0 id_4
    , id_14,
    input tri id_5,
    input tri void id_6,
    input wor id_7,
    input uwire id_8,
    output uwire id_9,
    output tri id_10,
    input wand id_11
    , id_15,
    input wire id_12
);
  assign id_9 = id_6;
  wire id_16;
  wire id_17;
  always $display;
  assign id_15 = id_0;
  final
    if (1) id_14 = 1'b0;
    else id_9 = id_8 - 1;
  wire id_18;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output tri id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    output tri0 id_10,
    input wand id_11,
    output tri1 id_12
    , id_36,
    input tri0 id_13,
    input wor id_14,
    output uwire id_15,
    input tri1 id_16,
    input tri0 id_17,
    output wire id_18,
    input tri0 id_19,
    input wire id_20,
    input wor id_21,
    output wire id_22,
    input tri1 id_23,
    output supply0 id_24,
    input wand id_25,
    output wand id_26,
    input supply1 id_27,
    input tri0 id_28,
    output uwire id_29,
    input wand id_30,
    output wand id_31,
    input tri id_32,
    input tri0 id_33,
    input wire id_34
);
  assign id_18 = 1;
  assign id_31 = 1'b0;
  id_37[1 : {
    0, 1/1'b0
  }] (
      1, id_21
  );
  module_0 modCall_1 (
      id_8,
      id_15,
      id_30,
      id_27,
      id_15,
      id_13,
      id_23,
      id_28,
      id_30,
      id_26,
      id_26,
      id_30,
      id_20
  );
endmodule
