
SW_Controller_OUT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000980c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  08009aac  08009aac  0000aaac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009f68  08009f68  0000af68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009f70  08009f70  0000af70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08009f74  08009f74  0000af74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000007c  24000000  08009f78  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000d9c  2400007c  08009ff4  0000b07c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000e18  08009ff4  0000be18  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000169ca  00000000  00000000  0000b0aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002b9b  00000000  00000000  00021a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f90  00000000  00000000  00024610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000bfd  00000000  00000000  000255a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000389f3  00000000  00000000  0002619d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015edc  00000000  00000000  0005eb90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001659ba  00000000  00000000  00074a6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001da426  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000046b8  00000000  00000000  001da46c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000053  00000000  00000000  001deb24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400007c 	.word	0x2400007c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08009a94 	.word	0x08009a94

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000080 	.word	0x24000080
 80002dc:	08009a94 	.word	0x08009a94

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <Debug_Init>:
/**
 * @brief  Initialize debug UART interface
 * @retval None
 */
void Debug_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
    currentDebugLevel = DEBUG_DEFAULT_LEVEL;
 80006b0:	4b04      	ldr	r3, [pc, #16]	@ (80006c4 <Debug_Init+0x18>)
 80006b2:	2202      	movs	r2, #2
 80006b4:	701a      	strb	r2, [r3, #0]
    DEBUG_INFO("Debug UART initialized");
 80006b6:	4904      	ldr	r1, [pc, #16]	@ (80006c8 <Debug_Init+0x1c>)
 80006b8:	2002      	movs	r0, #2
 80006ba:	f000 f807 	bl	80006cc <Debug_Print>
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	24000000 	.word	0x24000000
 80006c8:	08009ad4 	.word	0x08009ad4

080006cc <Debug_Print>:
 * @param  level: Debug level
 * @param  format: Printf-style format string
 * @retval None
 */
void Debug_Print(DebugLevel_t level, const char* format, ...)
{
 80006cc:	b40e      	push	{r1, r2, r3}
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b085      	sub	sp, #20
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	4603      	mov	r3, r0
 80006d6:	71fb      	strb	r3, [r7, #7]
    if (level > currentDebugLevel) {
 80006d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000790 <Debug_Print+0xc4>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	79fa      	ldrb	r2, [r7, #7]
 80006de:	429a      	cmp	r2, r3
 80006e0:	d84f      	bhi.n	8000782 <Debug_Print+0xb6>
        return;
    }

    va_list args;
    va_start(args, format);
 80006e2:	f107 0320 	add.w	r3, r7, #32
 80006e6:	60bb      	str	r3, [r7, #8]

    /* Get system tick for timestamp */
    systemTicks = HAL_GetTick();
 80006e8:	f001 fdc8 	bl	800227c <HAL_GetTick>
 80006ec:	4603      	mov	r3, r0
 80006ee:	4a29      	ldr	r2, [pc, #164]	@ (8000794 <Debug_Print+0xc8>)
 80006f0:	6013      	str	r3, [r2, #0]

    /* Format message */
    int offset = 0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
    
#if DEBUG_TIMESTAMP_ENABLED
    offset = snprintf(debugBuffer, DEBUG_BUFFER_SIZE, "[%8lu] ", systemTicks);
 80006f6:	4b27      	ldr	r3, [pc, #156]	@ (8000794 <Debug_Print+0xc8>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a27      	ldr	r2, [pc, #156]	@ (8000798 <Debug_Print+0xcc>)
 80006fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000700:	4826      	ldr	r0, [pc, #152]	@ (800079c <Debug_Print+0xd0>)
 8000702:	f008 fcd7 	bl	80090b4 <sniprintf>
 8000706:	60f8      	str	r0, [r7, #12]
#endif

    /* Add level */
    offset += snprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	4a24      	ldr	r2, [pc, #144]	@ (800079c <Debug_Print+0xd0>)
 800070c:	1898      	adds	r0, r3, r2
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000714:	4619      	mov	r1, r3
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	4a21      	ldr	r2, [pc, #132]	@ (80007a0 <Debug_Print+0xd4>)
 800071a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800071e:	4a21      	ldr	r2, [pc, #132]	@ (80007a4 <Debug_Print+0xd8>)
 8000720:	f008 fcc8 	bl	80090b4 <sniprintf>
 8000724:	4602      	mov	r2, r0
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	4413      	add	r3, r2
 800072a:	60fb      	str	r3, [r7, #12]
                       "[%s] ", levelNames[level]);

    /* Add user message */
    offset += vsnprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	4a1b      	ldr	r2, [pc, #108]	@ (800079c <Debug_Print+0xd0>)
 8000730:	1898      	adds	r0, r3, r2
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000738:	4619      	mov	r1, r3
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	69fa      	ldr	r2, [r7, #28]
 800073e:	f008 fd1d 	bl	800917c <vsniprintf>
 8000742:	4602      	mov	r2, r0
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	4413      	add	r3, r2
 8000748:	60fb      	str	r3, [r7, #12]
                        format, args);

    /* Add newline */
    if (offset < DEBUG_BUFFER_SIZE - 2) {
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	2bfd      	cmp	r3, #253	@ 0xfd
 800074e:	dc10      	bgt.n	8000772 <Debug_Print+0xa6>
        debugBuffer[offset++] = '\r';
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	1c5a      	adds	r2, r3, #1
 8000754:	60fa      	str	r2, [r7, #12]
 8000756:	4a11      	ldr	r2, [pc, #68]	@ (800079c <Debug_Print+0xd0>)
 8000758:	210d      	movs	r1, #13
 800075a:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset++] = '\n';
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	1c5a      	adds	r2, r3, #1
 8000760:	60fa      	str	r2, [r7, #12]
 8000762:	4a0e      	ldr	r2, [pc, #56]	@ (800079c <Debug_Print+0xd0>)
 8000764:	210a      	movs	r1, #10
 8000766:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset] = '\0';
 8000768:	4a0c      	ldr	r2, [pc, #48]	@ (800079c <Debug_Print+0xd0>)
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	4413      	add	r3, r2
 800076e:	2200      	movs	r2, #0
 8000770:	701a      	strb	r2, [r3, #0]
    }

    va_end(args);

    /* Transmit via UART */
    HAL_UART_Transmit(&huart1, (uint8_t*)debugBuffer, offset, 100);
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	b29a      	uxth	r2, r3
 8000776:	2364      	movs	r3, #100	@ 0x64
 8000778:	4908      	ldr	r1, [pc, #32]	@ (800079c <Debug_Print+0xd0>)
 800077a:	480b      	ldr	r0, [pc, #44]	@ (80007a8 <Debug_Print+0xdc>)
 800077c:	f006 f8a0 	bl	80068c0 <HAL_UART_Transmit>
 8000780:	e000      	b.n	8000784 <Debug_Print+0xb8>
        return;
 8000782:	bf00      	nop
}
 8000784:	3714      	adds	r7, #20
 8000786:	46bd      	mov	sp, r7
 8000788:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800078c:	b003      	add	sp, #12
 800078e:	4770      	bx	lr
 8000790:	24000000 	.word	0x24000000
 8000794:	24000198 	.word	0x24000198
 8000798:	08009aec 	.word	0x08009aec
 800079c:	24000098 	.word	0x24000098
 80007a0:	24000004 	.word	0x24000004
 80007a4:	08009af4 	.word	0x08009af4
 80007a8:	24000434 	.word	0x24000434

080007ac <DigitalOutput_Init>:
/**
 * @brief  Initialize digital output handler
 * @retval None
 */
void DigitalOutput_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
    memset(digitalOutputs, 0, sizeof(digitalOutputs));
 80007b2:	f44f 72e0 	mov.w	r2, #448	@ 0x1c0
 80007b6:	2100      	movs	r1, #0
 80007b8:	4821      	ldr	r0, [pc, #132]	@ (8000840 <DigitalOutput_Init+0x94>)
 80007ba:	f008 fced 	bl	8009198 <memset>
    memset(outputStates, 0, sizeof(outputStates));
 80007be:	2238      	movs	r2, #56	@ 0x38
 80007c0:	2100      	movs	r1, #0
 80007c2:	4820      	ldr	r0, [pc, #128]	@ (8000844 <DigitalOutput_Init+0x98>)
 80007c4:	f008 fce8 	bl	8009198 <memset>
    
    /* Configure output structures */
    for (uint8_t i = 0; i < NUM_OUTPUT_PINS && i < NUM_DIGITAL_OUTPUTS; i++) {
 80007c8:	2300      	movs	r3, #0
 80007ca:	71fb      	strb	r3, [r7, #7]
 80007cc:	e028      	b.n	8000820 <DigitalOutput_Init+0x74>
        digitalOutputs[i].port = outputPinMap[i].port;
 80007ce:	79fa      	ldrb	r2, [r7, #7]
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	491d      	ldr	r1, [pc, #116]	@ (8000848 <DigitalOutput_Init+0x9c>)
 80007d4:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 80007d8:	4919      	ldr	r1, [pc, #100]	@ (8000840 <DigitalOutput_Init+0x94>)
 80007da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        digitalOutputs[i].pin = outputPinMap[i].pin;
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	79fa      	ldrb	r2, [r7, #7]
 80007e2:	4919      	ldr	r1, [pc, #100]	@ (8000848 <DigitalOutput_Init+0x9c>)
 80007e4:	00db      	lsls	r3, r3, #3
 80007e6:	440b      	add	r3, r1
 80007e8:	8898      	ldrh	r0, [r3, #4]
 80007ea:	4915      	ldr	r1, [pc, #84]	@ (8000840 <DigitalOutput_Init+0x94>)
 80007ec:	00d3      	lsls	r3, r2, #3
 80007ee:	440b      	add	r3, r1
 80007f0:	4602      	mov	r2, r0
 80007f2:	809a      	strh	r2, [r3, #4]
        digitalOutputs[i].currentState = 0;
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	4a12      	ldr	r2, [pc, #72]	@ (8000840 <DigitalOutput_Init+0x94>)
 80007f8:	00db      	lsls	r3, r3, #3
 80007fa:	4413      	add	r3, r2
 80007fc:	2200      	movs	r2, #0
 80007fe:	719a      	strb	r2, [r3, #6]
        
        /* Initialize outputs to low */
        HAL_GPIO_WritePin(digitalOutputs[i].port, digitalOutputs[i].pin, GPIO_PIN_RESET);
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	4a0f      	ldr	r2, [pc, #60]	@ (8000840 <DigitalOutput_Init+0x94>)
 8000804:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000808:	79fb      	ldrb	r3, [r7, #7]
 800080a:	4a0d      	ldr	r2, [pc, #52]	@ (8000840 <DigitalOutput_Init+0x94>)
 800080c:	00db      	lsls	r3, r3, #3
 800080e:	4413      	add	r3, r2
 8000810:	889b      	ldrh	r3, [r3, #4]
 8000812:	2200      	movs	r2, #0
 8000814:	4619      	mov	r1, r3
 8000816:	f003 f983 	bl	8003b20 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_OUTPUT_PINS && i < NUM_DIGITAL_OUTPUTS; i++) {
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	3301      	adds	r3, #1
 800081e:	71fb      	strb	r3, [r7, #7]
 8000820:	79fb      	ldrb	r3, [r7, #7]
 8000822:	2b37      	cmp	r3, #55	@ 0x37
 8000824:	d802      	bhi.n	800082c <DigitalOutput_Init+0x80>
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	2b37      	cmp	r3, #55	@ 0x37
 800082a:	d9d0      	bls.n	80007ce <DigitalOutput_Init+0x22>
    }
    
    DEBUG_INFO("Digital Output Handler initialized, %d outputs", NUM_OUTPUT_PINS);
 800082c:	2238      	movs	r2, #56	@ 0x38
 800082e:	4907      	ldr	r1, [pc, #28]	@ (800084c <DigitalOutput_Init+0xa0>)
 8000830:	2002      	movs	r0, #2
 8000832:	f7ff ff4b 	bl	80006cc <Debug_Print>
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	2400019c 	.word	0x2400019c
 8000844:	2400035c 	.word	0x2400035c
 8000848:	08009d3c 	.word	0x08009d3c
 800084c:	08009b18 	.word	0x08009b18

08000850 <DigitalOutput_Set>:
 * @param  outputNum: Output number (0-63)
 * @param  state: Output state (0 or 1)
 * @retval None
 */
void DigitalOutput_Set(uint8_t outputNum, uint8_t state)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b084      	sub	sp, #16
 8000854:	af00      	add	r7, sp, #0
 8000856:	4603      	mov	r3, r0
 8000858:	460a      	mov	r2, r1
 800085a:	71fb      	strb	r3, [r7, #7]
 800085c:	4613      	mov	r3, r2
 800085e:	71bb      	strb	r3, [r7, #6]
    if (outputNum < NUM_OUTPUT_PINS && outputNum < NUM_DIGITAL_OUTPUTS) {
 8000860:	79fb      	ldrb	r3, [r7, #7]
 8000862:	2b37      	cmp	r3, #55	@ 0x37
 8000864:	d820      	bhi.n	80008a8 <DigitalOutput_Set+0x58>
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	2b37      	cmp	r3, #55	@ 0x37
 800086a:	d81d      	bhi.n	80008a8 <DigitalOutput_Set+0x58>
        GPIO_PinState pinState = state ? GPIO_PIN_SET : GPIO_PIN_RESET;
 800086c:	79bb      	ldrb	r3, [r7, #6]
 800086e:	2b00      	cmp	r3, #0
 8000870:	bf14      	ite	ne
 8000872:	2301      	movne	r3, #1
 8000874:	2300      	moveq	r3, #0
 8000876:	b2db      	uxtb	r3, r3
 8000878:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(digitalOutputs[outputNum].port, 
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	4a0c      	ldr	r2, [pc, #48]	@ (80008b0 <DigitalOutput_Set+0x60>)
 800087e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	4a0a      	ldr	r2, [pc, #40]	@ (80008b0 <DigitalOutput_Set+0x60>)
 8000886:	00db      	lsls	r3, r3, #3
 8000888:	4413      	add	r3, r2
 800088a:	889b      	ldrh	r3, [r3, #4]
 800088c:	7bfa      	ldrb	r2, [r7, #15]
 800088e:	4619      	mov	r1, r3
 8000890:	f003 f946 	bl	8003b20 <HAL_GPIO_WritePin>
                         digitalOutputs[outputNum].pin, 
                         pinState);
        
        digitalOutputs[outputNum].currentState = state;
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	4a06      	ldr	r2, [pc, #24]	@ (80008b0 <DigitalOutput_Set+0x60>)
 8000898:	00db      	lsls	r3, r3, #3
 800089a:	4413      	add	r3, r2
 800089c:	79ba      	ldrb	r2, [r7, #6]
 800089e:	719a      	strb	r2, [r3, #6]
        outputStates[outputNum] = state;
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	4904      	ldr	r1, [pc, #16]	@ (80008b4 <DigitalOutput_Set+0x64>)
 80008a4:	79ba      	ldrb	r2, [r7, #6]
 80008a6:	54ca      	strb	r2, [r1, r3]
    }
}
 80008a8:	bf00      	nop
 80008aa:	3710      	adds	r7, #16
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	2400019c 	.word	0x2400019c
 80008b4:	2400035c 	.word	0x2400035c

080008b8 <DigitalOutput_SetAll>:
 * @param  buffer: Buffer containing output states
 * @param  bufferSize: Buffer size
 * @retval None
 */
void DigitalOutput_SetAll(const uint8_t* buffer, uint16_t bufferSize)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
 80008c0:	460b      	mov	r3, r1
 80008c2:	807b      	strh	r3, [r7, #2]
    uint16_t numBytes = (NUM_DIGITAL_OUTPUTS + 7) / 8;
 80008c4:	2307      	movs	r3, #7
 80008c6:	81fb      	strh	r3, [r7, #14]
    
    if (numBytes > bufferSize) {
 80008c8:	89fa      	ldrh	r2, [r7, #14]
 80008ca:	887b      	ldrh	r3, [r7, #2]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	d901      	bls.n	80008d4 <DigitalOutput_SetAll+0x1c>
        numBytes = bufferSize;
 80008d0:	887b      	ldrh	r3, [r7, #2]
 80008d2:	81fb      	strh	r3, [r7, #14]
    }
    
    /* Unpack bits from bytes and set outputs */
    for (uint16_t i = 0; i < NUM_DIGITAL_OUTPUTS && i < (numBytes * 8); i++) {
 80008d4:	2300      	movs	r3, #0
 80008d6:	81bb      	strh	r3, [r7, #12]
 80008d8:	e01a      	b.n	8000910 <DigitalOutput_SetAll+0x58>
        uint8_t state = (buffer[i / 8] >> (i % 8)) & 0x01;
 80008da:	89bb      	ldrh	r3, [r7, #12]
 80008dc:	08db      	lsrs	r3, r3, #3
 80008de:	b29b      	uxth	r3, r3
 80008e0:	461a      	mov	r2, r3
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	4413      	add	r3, r2
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	461a      	mov	r2, r3
 80008ea:	89bb      	ldrh	r3, [r7, #12]
 80008ec:	f003 0307 	and.w	r3, r3, #7
 80008f0:	fa42 f303 	asr.w	r3, r2, r3
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	72fb      	strb	r3, [r7, #11]
        DigitalOutput_Set(i, state);
 80008fc:	89bb      	ldrh	r3, [r7, #12]
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	7afa      	ldrb	r2, [r7, #11]
 8000902:	4611      	mov	r1, r2
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff ffa3 	bl	8000850 <DigitalOutput_Set>
    for (uint16_t i = 0; i < NUM_DIGITAL_OUTPUTS && i < (numBytes * 8); i++) {
 800090a:	89bb      	ldrh	r3, [r7, #12]
 800090c:	3301      	adds	r3, #1
 800090e:	81bb      	strh	r3, [r7, #12]
 8000910:	89bb      	ldrh	r3, [r7, #12]
 8000912:	2b37      	cmp	r3, #55	@ 0x37
 8000914:	d804      	bhi.n	8000920 <DigitalOutput_SetAll+0x68>
 8000916:	89ba      	ldrh	r2, [r7, #12]
 8000918:	89fb      	ldrh	r3, [r7, #14]
 800091a:	00db      	lsls	r3, r3, #3
 800091c:	429a      	cmp	r2, r3
 800091e:	dbdc      	blt.n	80008da <DigitalOutput_SetAll+0x22>
    }
    
    DEBUG_DEBUG("All outputs set");
 8000920:	4903      	ldr	r1, [pc, #12]	@ (8000930 <DigitalOutput_SetAll+0x78>)
 8000922:	2003      	movs	r0, #3
 8000924:	f7ff fed2 	bl	80006cc <Debug_Print>
}
 8000928:	bf00      	nop
 800092a:	3710      	adds	r7, #16
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	08009b48 	.word	0x08009b48

08000934 <DigitalOutput_GetAll>:
 * @param  buffer: Buffer to store output states
 * @param  bufferSize: Buffer size
 * @retval None
 */
void DigitalOutput_GetAll(uint8_t* buffer, uint16_t bufferSize)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	460b      	mov	r3, r1
 800093e:	807b      	strh	r3, [r7, #2]
    uint16_t numBytes = 7;  // 56 outputs = 7 bytes
 8000940:	2307      	movs	r3, #7
 8000942:	81fb      	strh	r3, [r7, #14]
    
    if (numBytes > bufferSize) {
 8000944:	89fa      	ldrh	r2, [r7, #14]
 8000946:	887b      	ldrh	r3, [r7, #2]
 8000948:	429a      	cmp	r2, r3
 800094a:	d901      	bls.n	8000950 <DigitalOutput_GetAll+0x1c>
        numBytes = bufferSize;
 800094c:	887b      	ldrh	r3, [r7, #2]
 800094e:	81fb      	strh	r3, [r7, #14]
    }
    
    memset(buffer, 0, numBytes);
 8000950:	89fb      	ldrh	r3, [r7, #14]
 8000952:	461a      	mov	r2, r3
 8000954:	2100      	movs	r1, #0
 8000956:	6878      	ldr	r0, [r7, #4]
 8000958:	f008 fc1e 	bl	8009198 <memset>
    
    /* Pack bits into bytes (56 outputs) */
    for (uint16_t i = 0; i < NUM_DIGITAL_OUTPUTS && i < (numBytes * 8); i++) {
 800095c:	2300      	movs	r3, #0
 800095e:	81bb      	strh	r3, [r7, #12]
 8000960:	e01d      	b.n	800099e <DigitalOutput_GetAll+0x6a>
        if (outputStates[i]) {
 8000962:	89bb      	ldrh	r3, [r7, #12]
 8000964:	4a14      	ldr	r2, [pc, #80]	@ (80009b8 <DigitalOutput_GetAll+0x84>)
 8000966:	5cd3      	ldrb	r3, [r2, r3]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d015      	beq.n	8000998 <DigitalOutput_GetAll+0x64>
            buffer[i / 8] |= (1 << (i % 8));
 800096c:	89bb      	ldrh	r3, [r7, #12]
 800096e:	08db      	lsrs	r3, r3, #3
 8000970:	b298      	uxth	r0, r3
 8000972:	4602      	mov	r2, r0
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4413      	add	r3, r2
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	b25a      	sxtb	r2, r3
 800097c:	89bb      	ldrh	r3, [r7, #12]
 800097e:	f003 0307 	and.w	r3, r3, #7
 8000982:	2101      	movs	r1, #1
 8000984:	fa01 f303 	lsl.w	r3, r1, r3
 8000988:	b25b      	sxtb	r3, r3
 800098a:	4313      	orrs	r3, r2
 800098c:	b25a      	sxtb	r2, r3
 800098e:	4601      	mov	r1, r0
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	440b      	add	r3, r1
 8000994:	b2d2      	uxtb	r2, r2
 8000996:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < NUM_DIGITAL_OUTPUTS && i < (numBytes * 8); i++) {
 8000998:	89bb      	ldrh	r3, [r7, #12]
 800099a:	3301      	adds	r3, #1
 800099c:	81bb      	strh	r3, [r7, #12]
 800099e:	89bb      	ldrh	r3, [r7, #12]
 80009a0:	2b37      	cmp	r3, #55	@ 0x37
 80009a2:	d804      	bhi.n	80009ae <DigitalOutput_GetAll+0x7a>
 80009a4:	89ba      	ldrh	r2, [r7, #12]
 80009a6:	89fb      	ldrh	r3, [r7, #14]
 80009a8:	00db      	lsls	r3, r3, #3
 80009aa:	429a      	cmp	r2, r3
 80009ac:	dbd9      	blt.n	8000962 <DigitalOutput_GetAll+0x2e>
        }
    }
}
 80009ae:	bf00      	nop
 80009b0:	3710      	adds	r7, #16
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	2400035c 	.word	0x2400035c

080009bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80009c0:	f000 fb4f 	bl	8001062 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009c4:	f001 fbd4 	bl	8002170 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009c8:	f000 f876 	bl	8000ab8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009cc:	f000 f9de 	bl	8000d8c <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80009d0:	f000 f8e0 	bl	8000b94 <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 80009d4:	f000 f942 	bl	8000c5c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80009d8:	f000 f98c 	bl	8000cf4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  
  /* Initialize hierarchical layers */
  Debug_Init();
 80009dc:	f7ff fe66 	bl	80006ac <Debug_Init>
  
  /* Print startup banner */
  Version_GetString(versionString, VERSION_STRING_SIZE);
 80009e0:	2140      	movs	r1, #64	@ 0x40
 80009e2:	482b      	ldr	r0, [pc, #172]	@ (8000a90 <main+0xd4>)
 80009e4:	f001 fb70 	bl	80020c8 <Version_GetString>
  DEBUG_INFO("===========================================");
 80009e8:	492a      	ldr	r1, [pc, #168]	@ (8000a94 <main+0xd8>)
 80009ea:	2002      	movs	r0, #2
 80009ec:	f7ff fe6e 	bl	80006cc <Debug_Print>
  DEBUG_INFO("  %s", versionString);
 80009f0:	4a27      	ldr	r2, [pc, #156]	@ (8000a90 <main+0xd4>)
 80009f2:	4929      	ldr	r1, [pc, #164]	@ (8000a98 <main+0xdc>)
 80009f4:	2002      	movs	r0, #2
 80009f6:	f7ff fe69 	bl	80006cc <Debug_Print>
  DEBUG_INFO("===========================================");
 80009fa:	4926      	ldr	r1, [pc, #152]	@ (8000a94 <main+0xd8>)
 80009fc:	2002      	movs	r0, #2
 80009fe:	f7ff fe65 	bl	80006cc <Debug_Print>
  
  /* Initialize digital output handler */
  DigitalOutput_Init();
 8000a02:	f7ff fed3 	bl	80007ac <DigitalOutput_Init>
  
  /* Initialize RS485 protocol layer */
  RS485_Init(RS485_ADDR_CONTROLLER_OUT);
 8000a06:	2003      	movs	r0, #3
 8000a08:	f000 fb5e 	bl	80010c8 <RS485_Init>
  
  /* Register command handlers */
  RS485_RegisterCommandHandler(CMD_WRITE_DO, HandleWriteDO);
 8000a0c:	4923      	ldr	r1, [pc, #140]	@ (8000a9c <main+0xe0>)
 8000a0e:	2030      	movs	r0, #48	@ 0x30
 8000a10:	f000 fe34 	bl	800167c <RS485_RegisterCommandHandler>
  RS485_RegisterCommandHandler(CMD_READ_DO, HandleReadDO);
 8000a14:	4922      	ldr	r1, [pc, #136]	@ (8000aa0 <main+0xe4>)
 8000a16:	2032      	movs	r0, #50	@ 0x32
 8000a18:	f000 fe30 	bl	800167c <RS485_RegisterCommandHandler>
  
  DEBUG_INFO("System initialization complete");
 8000a1c:	4921      	ldr	r1, [pc, #132]	@ (8000aa4 <main+0xe8>)
 8000a1e:	2002      	movs	r0, #2
 8000a20:	f7ff fe54 	bl	80006cc <Debug_Print>
  DEBUG_INFO("Entering main loop...");
 8000a24:	4920      	ldr	r1, [pc, #128]	@ (8000aa8 <main+0xec>)
 8000a26:	2002      	movs	r0, #2
 8000a28:	f7ff fe50 	bl	80006cc <Debug_Print>
  
  heartbeatTimer = HAL_GetTick();
 8000a2c:	f001 fc26 	bl	800227c <HAL_GetTick>
 8000a30:	4603      	mov	r3, r0
 8000a32:	4a1e      	ldr	r2, [pc, #120]	@ (8000aac <main+0xf0>)
 8000a34:	6013      	str	r3, [r2, #0]
  statusLedTimer = HAL_GetTick();
 8000a36:	f001 fc21 	bl	800227c <HAL_GetTick>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ab0 <main+0xf4>)
 8000a3e:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    
    /* Process RS485 communication */
    RS485_Process();
 8000a40:	f000 fb94 	bl	800116c <RS485_Process>
    
    /* Status LED blink (every 500ms) */
    if (HAL_GetTick() - statusLedTimer >= 500) {
 8000a44:	f001 fc1a 	bl	800227c <HAL_GetTick>
 8000a48:	4602      	mov	r2, r0
 8000a4a:	4b19      	ldr	r3, [pc, #100]	@ (8000ab0 <main+0xf4>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	1ad3      	subs	r3, r2, r3
 8000a50:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a54:	d308      	bcc.n	8000a68 <main+0xac>
      statusLedTimer = HAL_GetTick();
 8000a56:	f001 fc11 	bl	800227c <HAL_GetTick>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	4a14      	ldr	r2, [pc, #80]	@ (8000ab0 <main+0xf4>)
 8000a5e:	6013      	str	r3, [r2, #0]
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_1); // Status LED
 8000a60:	2102      	movs	r1, #2
 8000a62:	4814      	ldr	r0, [pc, #80]	@ (8000ab4 <main+0xf8>)
 8000a64:	f003 f875 	bl	8003b52 <HAL_GPIO_TogglePin>
    }
    
    /* Periodic heartbeat (verbose output disabled) */
    if (HAL_GetTick() - heartbeatTimer >= 10000) {
 8000a68:	f001 fc08 	bl	800227c <HAL_GetTick>
 8000a6c:	4602      	mov	r2, r0
 8000a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000aac <main+0xf0>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	1ad3      	subs	r3, r2, r3
 8000a74:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000a78:	4293      	cmp	r3, r2
 8000a7a:	d904      	bls.n	8000a86 <main+0xca>
      heartbeatTimer = HAL_GetTick();
 8000a7c:	f001 fbfe 	bl	800227c <HAL_GetTick>
 8000a80:	4603      	mov	r3, r0
 8000a82:	4a0a      	ldr	r2, [pc, #40]	@ (8000aac <main+0xf0>)
 8000a84:	6013      	str	r3, [r2, #0]
      // Heartbeat silently tracked
    }
    
    /* Small delay to prevent CPU hogging */
    HAL_Delay(1);
 8000a86:	2001      	movs	r0, #1
 8000a88:	f001 fc04 	bl	8002294 <HAL_Delay>
    RS485_Process();
 8000a8c:	e7d8      	b.n	8000a40 <main+0x84>
 8000a8e:	bf00      	nop
 8000a90:	24000564 	.word	0x24000564
 8000a94:	08009b58 	.word	0x08009b58
 8000a98:	08009b84 	.word	0x08009b84
 8000a9c:	08001009 	.word	0x08001009
 8000aa0:	08001037 	.word	0x08001037
 8000aa4:	08009b8c 	.word	0x08009b8c
 8000aa8:	08009bac 	.word	0x08009bac
 8000aac:	2400055c 	.word	0x2400055c
 8000ab0:	24000560 	.word	0x24000560
 8000ab4:	58020c00 	.word	0x58020c00

08000ab8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b09c      	sub	sp, #112	@ 0x70
 8000abc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000abe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ac2:	224c      	movs	r2, #76	@ 0x4c
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f008 fb66 	bl	8009198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000acc:	1d3b      	adds	r3, r7, #4
 8000ace:	2220      	movs	r2, #32
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f008 fb60 	bl	8009198 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ad8:	2002      	movs	r0, #2
 8000ada:	f003 f855 	bl	8003b88 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ade:	2300      	movs	r3, #0
 8000ae0:	603b      	str	r3, [r7, #0]
 8000ae2:	4b2a      	ldr	r3, [pc, #168]	@ (8000b8c <SystemClock_Config+0xd4>)
 8000ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ae6:	4a29      	ldr	r2, [pc, #164]	@ (8000b8c <SystemClock_Config+0xd4>)
 8000ae8:	f023 0301 	bic.w	r3, r3, #1
 8000aec:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000aee:	4b27      	ldr	r3, [pc, #156]	@ (8000b8c <SystemClock_Config+0xd4>)
 8000af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000af2:	f003 0301 	and.w	r3, r3, #1
 8000af6:	603b      	str	r3, [r7, #0]
 8000af8:	4b25      	ldr	r3, [pc, #148]	@ (8000b90 <SystemClock_Config+0xd8>)
 8000afa:	699b      	ldr	r3, [r3, #24]
 8000afc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b00:	4a23      	ldr	r2, [pc, #140]	@ (8000b90 <SystemClock_Config+0xd8>)
 8000b02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b06:	6193      	str	r3, [r2, #24]
 8000b08:	4b21      	ldr	r3, [pc, #132]	@ (8000b90 <SystemClock_Config+0xd8>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b10:	603b      	str	r3, [r7, #0]
 8000b12:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b14:	bf00      	nop
 8000b16:	4b1e      	ldr	r3, [pc, #120]	@ (8000b90 <SystemClock_Config+0xd8>)
 8000b18:	699b      	ldr	r3, [r3, #24]
 8000b1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b22:	d1f8      	bne.n	8000b16 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000b24:	2303      	movs	r3, #3
 8000b26:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b28:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b32:	2340      	movs	r3, #64	@ 0x40
 8000b34:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b36:	2300      	movs	r3, #0
 8000b38:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f003 f85c 	bl	8003bfc <HAL_RCC_OscConfig>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b4a:	f000 fab6 	bl	80010ba <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b4e:	233f      	movs	r3, #63	@ 0x3f
 8000b50:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b52:	2300      	movs	r3, #0
 8000b54:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b56:	2300      	movs	r3, #0
 8000b58:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b62:	2340      	movs	r3, #64	@ 0x40
 8000b64:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b6a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b70:	1d3b      	adds	r3, r7, #4
 8000b72:	2101      	movs	r1, #1
 8000b74:	4618      	mov	r0, r3
 8000b76:	f003 fc9b 	bl	80044b0 <HAL_RCC_ClockConfig>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000b80:	f000 fa9b 	bl	80010ba <Error_Handler>
  }
}
 8000b84:	bf00      	nop
 8000b86:	3770      	adds	r7, #112	@ 0x70
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	58000400 	.word	0x58000400
 8000b90:	58024800 	.word	0x58024800

08000b94 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000b98:	4b2e      	ldr	r3, [pc, #184]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000b9a:	4a2f      	ldr	r2, [pc, #188]	@ (8000c58 <MX_FDCAN1_Init+0xc4>)
 8000b9c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000b9e:	4b2d      	ldr	r3, [pc, #180]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000baa:	4b2a      	ldr	r3, [pc, #168]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000bb0:	4b28      	ldr	r3, [pc, #160]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000bb6:	4b27      	ldr	r3, [pc, #156]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000bbc:	4b25      	ldr	r3, [pc, #148]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000bbe:	2210      	movs	r2, #16
 8000bc0:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000bc2:	4b24      	ldr	r3, [pc, #144]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000bc8:	4b22      	ldr	r3, [pc, #136]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000bce:	4b21      	ldr	r3, [pc, #132]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000bd4:	4b1f      	ldr	r3, [pc, #124]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000bda:	4b1e      	ldr	r3, [pc, #120]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000bdc:	2201      	movs	r2, #1
 8000bde:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000be0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000be6:	4b1b      	ldr	r3, [pc, #108]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000be8:	2201      	movs	r2, #1
 8000bea:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000bec:	4b19      	ldr	r3, [pc, #100]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000bf2:	4b18      	ldr	r3, [pc, #96]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000bf8:	4b16      	ldr	r3, [pc, #88]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000bfe:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000c04:	4b13      	ldr	r3, [pc, #76]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000c06:	2204      	movs	r2, #4
 8000c08:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000c0a:	4b12      	ldr	r3, [pc, #72]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000c10:	4b10      	ldr	r3, [pc, #64]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000c12:	2204      	movs	r2, #4
 8000c14:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000c16:	4b0f      	ldr	r3, [pc, #60]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000c1e:	2204      	movs	r2, #4
 8000c20:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000c22:	4b0c      	ldr	r3, [pc, #48]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000c28:	4b0a      	ldr	r3, [pc, #40]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000c2e:	4b09      	ldr	r3, [pc, #36]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c34:	4b07      	ldr	r3, [pc, #28]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000c3a:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000c3c:	2204      	movs	r2, #4
 8000c3e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000c40:	4804      	ldr	r0, [pc, #16]	@ (8000c54 <MX_FDCAN1_Init+0xc0>)
 8000c42:	f002 fa59 	bl	80030f8 <HAL_FDCAN_Init>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000c4c:	f000 fa35 	bl	80010ba <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000c50:	bf00      	nop
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	24000394 	.word	0x24000394
 8000c58:	4000a000 	.word	0x4000a000

08000c5c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c60:	4b22      	ldr	r3, [pc, #136]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000c62:	4a23      	ldr	r2, [pc, #140]	@ (8000cf0 <MX_USART1_UART_Init+0x94>)
 8000c64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c66:	4b21      	ldr	r3, [pc, #132]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000c68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c74:	4b1d      	ldr	r3, [pc, #116]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c80:	4b1a      	ldr	r3, [pc, #104]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000c82:	220c      	movs	r2, #12
 8000c84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c86:	4b19      	ldr	r3, [pc, #100]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c8c:	4b17      	ldr	r3, [pc, #92]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c92:	4b16      	ldr	r3, [pc, #88]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c98:	4b14      	ldr	r3, [pc, #80]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c9e:	4b13      	ldr	r3, [pc, #76]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ca4:	4811      	ldr	r0, [pc, #68]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000ca6:	f005 fdbb 	bl	8006820 <HAL_UART_Init>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000cb0:	f000 fa03 	bl	80010ba <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	480d      	ldr	r0, [pc, #52]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000cb8:	f008 f931 	bl	8008f1e <HAL_UARTEx_SetTxFifoThreshold>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000cc2:	f000 f9fa 	bl	80010ba <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	4808      	ldr	r0, [pc, #32]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000cca:	f008 f966 	bl	8008f9a <HAL_UARTEx_SetRxFifoThreshold>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000cd4:	f000 f9f1 	bl	80010ba <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000cd8:	4804      	ldr	r0, [pc, #16]	@ (8000cec <MX_USART1_UART_Init+0x90>)
 8000cda:	f008 f8e7 	bl	8008eac <HAL_UARTEx_DisableFifoMode>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000ce4:	f000 f9e9 	bl	80010ba <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ce8:	bf00      	nop
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	24000434 	.word	0x24000434
 8000cf0:	40011000 	.word	0x40011000

08000cf4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cf8:	4b22      	ldr	r3, [pc, #136]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000cfa:	4a23      	ldr	r2, [pc, #140]	@ (8000d88 <MX_USART2_UART_Init+0x94>)
 8000cfc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cfe:	4b21      	ldr	r3, [pc, #132]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d06:	4b1f      	ldr	r3, [pc, #124]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d12:	4b1c      	ldr	r3, [pc, #112]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d18:	4b1a      	ldr	r3, [pc, #104]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d1a:	220c      	movs	r2, #12
 8000d1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d1e:	4b19      	ldr	r3, [pc, #100]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d24:	4b17      	ldr	r3, [pc, #92]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d2a:	4b16      	ldr	r3, [pc, #88]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d30:	4b14      	ldr	r3, [pc, #80]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d36:	4b13      	ldr	r3, [pc, #76]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d3c:	4811      	ldr	r0, [pc, #68]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d3e:	f005 fd6f 	bl	8006820 <HAL_UART_Init>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000d48:	f000 f9b7 	bl	80010ba <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	480d      	ldr	r0, [pc, #52]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d50:	f008 f8e5 	bl	8008f1e <HAL_UARTEx_SetTxFifoThreshold>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000d5a:	f000 f9ae 	bl	80010ba <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d5e:	2100      	movs	r1, #0
 8000d60:	4808      	ldr	r0, [pc, #32]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d62:	f008 f91a 	bl	8008f9a <HAL_UARTEx_SetRxFifoThreshold>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000d6c:	f000 f9a5 	bl	80010ba <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000d70:	4804      	ldr	r0, [pc, #16]	@ (8000d84 <MX_USART2_UART_Init+0x90>)
 8000d72:	f008 f89b 	bl	8008eac <HAL_UARTEx_DisableFifoMode>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000d7c:	f000 f99d 	bl	80010ba <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	240004c8 	.word	0x240004c8
 8000d88:	40004400 	.word	0x40004400

08000d8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b08e      	sub	sp, #56	@ 0x38
 8000d90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d96:	2200      	movs	r2, #0
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	605a      	str	r2, [r3, #4]
 8000d9c:	609a      	str	r2, [r3, #8]
 8000d9e:	60da      	str	r2, [r3, #12]
 8000da0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000da2:	4b91      	ldr	r3, [pc, #580]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000da4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da8:	4a8f      	ldr	r2, [pc, #572]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000daa:	f043 0304 	orr.w	r3, r3, #4
 8000dae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000db2:	4b8d      	ldr	r3, [pc, #564]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000db4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000db8:	f003 0304 	and.w	r3, r3, #4
 8000dbc:	623b      	str	r3, [r7, #32]
 8000dbe:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dc0:	4b89      	ldr	r3, [pc, #548]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000dc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc6:	4a88      	ldr	r2, [pc, #544]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000dc8:	f043 0320 	orr.w	r3, r3, #32
 8000dcc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dd0:	4b85      	ldr	r3, [pc, #532]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000dd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd6:	f003 0320 	and.w	r3, r3, #32
 8000dda:	61fb      	str	r3, [r7, #28]
 8000ddc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dde:	4b82      	ldr	r3, [pc, #520]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000de0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de4:	4a80      	ldr	r2, [pc, #512]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000de6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dee:	4b7e      	ldr	r3, [pc, #504]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000df0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000df8:	61bb      	str	r3, [r7, #24]
 8000dfa:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfc:	4b7a      	ldr	r3, [pc, #488]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000dfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e02:	4a79      	ldr	r2, [pc, #484]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e04:	f043 0301 	orr.w	r3, r3, #1
 8000e08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e0c:	4b76      	ldr	r3, [pc, #472]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	617b      	str	r3, [r7, #20]
 8000e18:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e1a:	4b73      	ldr	r3, [pc, #460]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e20:	4a71      	ldr	r2, [pc, #452]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e22:	f043 0302 	orr.w	r3, r3, #2
 8000e26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e2a:	4b6f      	ldr	r3, [pc, #444]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e30:	f003 0302 	and.w	r3, r3, #2
 8000e34:	613b      	str	r3, [r7, #16]
 8000e36:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e38:	4b6b      	ldr	r3, [pc, #428]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e3e:	4a6a      	ldr	r2, [pc, #424]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e40:	f043 0310 	orr.w	r3, r3, #16
 8000e44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e48:	4b67      	ldr	r3, [pc, #412]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e4e:	f003 0310 	and.w	r3, r3, #16
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e56:	4b64      	ldr	r3, [pc, #400]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e5c:	4a62      	ldr	r2, [pc, #392]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e5e:	f043 0308 	orr.w	r3, r3, #8
 8000e62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e66:	4b60      	ldr	r3, [pc, #384]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e6c:	f003 0308 	and.w	r3, r3, #8
 8000e70:	60bb      	str	r3, [r7, #8]
 8000e72:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e74:	4b5c      	ldr	r3, [pc, #368]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e7a:	4a5b      	ldr	r2, [pc, #364]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e84:	4b58      	ldr	r3, [pc, #352]	@ (8000fe8 <MX_GPIO_Init+0x25c>)
 8000e86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e8e:	607b      	str	r3, [r7, #4]
 8000e90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, MCU_DO0_Pin|MCU_DO1_Pin|MCU_DO2_Pin|MCU_DO3_Pin
 8000e92:	2200      	movs	r2, #0
 8000e94:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8000e98:	4854      	ldr	r0, [pc, #336]	@ (8000fec <MX_GPIO_Init+0x260>)
 8000e9a:	f002 fe41 	bl	8003b20 <HAL_GPIO_WritePin>
                          |MCU_DO4_Pin|MCU_DO5_Pin|MCU_DO6_Pin|MCU_DO7_Pin
                          |MCU_DO8_Pin|MCU_DO9_Pin|MCU_DO10_Pin|MCU_DO28_Pin
                          |MCU_DO29_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MCU_DO11_Pin|MCU_DO12_Pin|MCU_DO13_Pin|MCU_DO14_Pin
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8000ea4:	4852      	ldr	r0, [pc, #328]	@ (8000ff0 <MX_GPIO_Init+0x264>)
 8000ea6:	f002 fe3b 	bl	8003b20 <HAL_GPIO_WritePin>
                          |MCU_DO23_Pin|MCU_DO24_Pin|MCU_DO50_Pin|MCU_DO51_Pin
                          |MCU_DO52_Pin|MCU_DO53_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MCU_DO15_Pin|MCU_DO16_Pin|MCU_DO17_Pin|MCU_DO18_Pin
 8000eaa:	2200      	movs	r2, #0
 8000eac:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8000eb0:	4850      	ldr	r0, [pc, #320]	@ (8000ff4 <MX_GPIO_Init+0x268>)
 8000eb2:	f002 fe35 	bl	8003b20 <HAL_GPIO_WritePin>
                          |MCU_DO19_Pin|MCU_DO20_Pin|MCU_DO21_Pin|MCU_DO22_Pin
                          |MCU_DO54_Pin|MCU_DO55_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MCU_DO25_Pin|MCU_DO26_Pin|MCU_DO27_Pin|MCU_DO31_Pin
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f643 4107 	movw	r1, #15367	@ 0x3c07
 8000ebc:	484e      	ldr	r0, [pc, #312]	@ (8000ff8 <MX_GPIO_Init+0x26c>)
 8000ebe:	f002 fe2f 	bl	8003b20 <HAL_GPIO_WritePin>
                          |MCU_DO32_Pin|MCU_DO33_Pin|MCU_DO34_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_DO30_GPIO_Port, MCU_DO30_Pin, GPIO_PIN_RESET);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ec8:	484c      	ldr	r0, [pc, #304]	@ (8000ffc <MX_GPIO_Init+0x270>)
 8000eca:	f002 fe29 	bl	8003b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MCU_DO35_Pin|MCU_DO36_Pin|MCU_DO37_Pin|MCU_DO38_Pin
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f64f 7116 	movw	r1, #65302	@ 0xff16
 8000ed4:	484a      	ldr	r0, [pc, #296]	@ (8001000 <MX_GPIO_Init+0x274>)
 8000ed6:	f002 fe23 	bl	8003b20 <HAL_GPIO_WritePin>
                          |MCU_DO39_Pin|MCU_DO40_Pin|MCU_DO41_Pin|MCU_DO42_Pin
                          |LED_RUN_OUT_Pin|LED_ERR_OUT_Pin|RS485_COM_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MCU_DO43_Pin|MCU_DO44_Pin|MCU_DO45_Pin|MCU_DO46_Pin
 8000eda:	2200      	movs	r2, #0
 8000edc:	f44f 71fe 	mov.w	r1, #508	@ 0x1fc
 8000ee0:	4848      	ldr	r0, [pc, #288]	@ (8001004 <MX_GPIO_Init+0x278>)
 8000ee2:	f002 fe1d 	bl	8003b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MCU_DO0_Pin MCU_DO1_Pin MCU_DO2_Pin MCU_DO3_Pin
                           MCU_DO4_Pin MCU_DO5_Pin MCU_DO6_Pin MCU_DO7_Pin
                           MCU_DO8_Pin MCU_DO9_Pin MCU_DO10_Pin MCU_DO28_Pin
                           MCU_DO29_Pin */
  GPIO_InitStruct.Pin = MCU_DO0_Pin|MCU_DO1_Pin|MCU_DO2_Pin|MCU_DO3_Pin
 8000ee6:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000eea:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO4_Pin|MCU_DO5_Pin|MCU_DO6_Pin|MCU_DO7_Pin
                          |MCU_DO8_Pin|MCU_DO9_Pin|MCU_DO10_Pin|MCU_DO28_Pin
                          |MCU_DO29_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eec:	2301      	movs	r3, #1
 8000eee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ef8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000efc:	4619      	mov	r1, r3
 8000efe:	483b      	ldr	r0, [pc, #236]	@ (8000fec <MX_GPIO_Init+0x260>)
 8000f00:	f002 fc5e 	bl	80037c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO11_Pin MCU_DO12_Pin MCU_DO13_Pin MCU_DO14_Pin
                           MCU_DO23_Pin MCU_DO24_Pin MCU_DO50_Pin MCU_DO51_Pin
                           MCU_DO52_Pin MCU_DO53_Pin */
  GPIO_InitStruct.Pin = MCU_DO11_Pin|MCU_DO12_Pin|MCU_DO13_Pin|MCU_DO14_Pin
 8000f04:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8000f08:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO23_Pin|MCU_DO24_Pin|MCU_DO50_Pin|MCU_DO51_Pin
                          |MCU_DO52_Pin|MCU_DO53_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f12:	2300      	movs	r3, #0
 8000f14:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4834      	ldr	r0, [pc, #208]	@ (8000ff0 <MX_GPIO_Init+0x264>)
 8000f1e:	f002 fc4f 	bl	80037c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO15_Pin MCU_DO16_Pin MCU_DO17_Pin MCU_DO18_Pin
                           MCU_DO19_Pin MCU_DO20_Pin MCU_DO21_Pin MCU_DO22_Pin
                           MCU_DO54_Pin MCU_DO55_Pin */
  GPIO_InitStruct.Pin = MCU_DO15_Pin|MCU_DO16_Pin|MCU_DO17_Pin|MCU_DO18_Pin
 8000f22:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8000f26:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO19_Pin|MCU_DO20_Pin|MCU_DO21_Pin|MCU_DO22_Pin
                          |MCU_DO54_Pin|MCU_DO55_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f30:	2300      	movs	r3, #0
 8000f32:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f38:	4619      	mov	r1, r3
 8000f3a:	482e      	ldr	r0, [pc, #184]	@ (8000ff4 <MX_GPIO_Init+0x268>)
 8000f3c:	f002 fc40 	bl	80037c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO25_Pin MCU_DO26_Pin MCU_DO27_Pin MCU_DO31_Pin
                           MCU_DO32_Pin MCU_DO33_Pin MCU_DO34_Pin */
  GPIO_InitStruct.Pin = MCU_DO25_Pin|MCU_DO26_Pin|MCU_DO27_Pin|MCU_DO31_Pin
 8000f40:	f643 4307 	movw	r3, #15367	@ 0x3c07
 8000f44:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO32_Pin|MCU_DO33_Pin|MCU_DO34_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f46:	2301      	movs	r3, #1
 8000f48:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f56:	4619      	mov	r1, r3
 8000f58:	4827      	ldr	r0, [pc, #156]	@ (8000ff8 <MX_GPIO_Init+0x26c>)
 8000f5a:	f002 fc31 	bl	80037c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_DO30_Pin */
  GPIO_InitStruct.Pin = MCU_DO30_Pin;
 8000f5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f64:	2301      	movs	r3, #1
 8000f66:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(MCU_DO30_GPIO_Port, &GPIO_InitStruct);
 8000f70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f74:	4619      	mov	r1, r3
 8000f76:	4821      	ldr	r0, [pc, #132]	@ (8000ffc <MX_GPIO_Init+0x270>)
 8000f78:	f002 fc22 	bl	80037c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO35_Pin MCU_DO36_Pin MCU_DO37_Pin MCU_DO38_Pin
                           MCU_DO39_Pin MCU_DO40_Pin MCU_DO41_Pin MCU_DO42_Pin
                           LED_RUN_OUT_Pin LED_ERR_OUT_Pin RS485_COM_OUT_Pin */
  GPIO_InitStruct.Pin = MCU_DO35_Pin|MCU_DO36_Pin|MCU_DO37_Pin|MCU_DO38_Pin
 8000f7c:	f64f 7316 	movw	r3, #65302	@ 0xff16
 8000f80:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO39_Pin|MCU_DO40_Pin|MCU_DO41_Pin|MCU_DO42_Pin
                          |LED_RUN_OUT_Pin|LED_ERR_OUT_Pin|RS485_COM_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f82:	2301      	movs	r3, #1
 8000f84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f86:	2300      	movs	r3, #0
 8000f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f92:	4619      	mov	r1, r3
 8000f94:	481a      	ldr	r0, [pc, #104]	@ (8001000 <MX_GPIO_Init+0x274>)
 8000f96:	f002 fc13 	bl	80037c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO43_Pin MCU_DO44_Pin MCU_DO45_Pin MCU_DO46_Pin
                           MCU_DO47_Pin MCU_DO48_Pin MCU_DO49_Pin */
  GPIO_InitStruct.Pin = MCU_DO43_Pin|MCU_DO44_Pin|MCU_DO45_Pin|MCU_DO46_Pin
 8000f9a:	f44f 73fe 	mov.w	r3, #508	@ 0x1fc
 8000f9e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO47_Pin|MCU_DO48_Pin|MCU_DO49_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4814      	ldr	r0, [pc, #80]	@ (8001004 <MX_GPIO_Init+0x278>)
 8000fb4:	f002 fc04 	bl	80037c0 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_CLOSE);
 8000fb8:	2100      	movs	r1, #0
 8000fba:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000fbe:	f001 f999 	bl	80022f4 <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8000fc8:	f001 f994 	bl	80022f4 <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 8000fcc:	2100      	movs	r1, #0
 8000fce:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8000fd2:	f001 f98f 	bl	80022f4 <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_CLOSE);
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8000fdc:	f001 f98a 	bl	80022f4 <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fe0:	bf00      	nop
 8000fe2:	3738      	adds	r7, #56	@ 0x38
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	58024400 	.word	0x58024400
 8000fec:	58021400 	.word	0x58021400
 8000ff0:	58020800 	.word	0x58020800
 8000ff4:	58020000 	.word	0x58020000
 8000ff8:	58020400 	.word	0x58020400
 8000ffc:	58021000 	.word	0x58021000
 8001000:	58020c00 	.word	0x58020c00
 8001004:	58021800 	.word	0x58021800

08001008 <HandleWriteDO>:
 * @brief  Handle Write Digital Output command
 * @param  packet: Received packet
 * @retval None
 */
void HandleWriteDO(const RS485_Packet_t* packet)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
    /* Set outputs from received data */
    DigitalOutput_SetAll(packet->data, packet->length);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	1d5a      	adds	r2, r3, #5
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	791b      	ldrb	r3, [r3, #4]
 8001018:	4619      	mov	r1, r3
 800101a:	4610      	mov	r0, r2
 800101c:	f7ff fc4c 	bl	80008b8 <DigitalOutput_SetAll>
    
    /* Send confirmation response */
    RS485_SendResponse(packet->srcAddr, CMD_DO_RESPONSE, NULL, 0);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	7898      	ldrb	r0, [r3, #2]
 8001024:	2300      	movs	r3, #0
 8001026:	2200      	movs	r2, #0
 8001028:	2131      	movs	r1, #49	@ 0x31
 800102a:	f000 faf5 	bl	8001618 <RS485_SendResponse>
}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}

08001036 <HandleReadDO>:
 * @brief  Handle Read Digital Output command
 * @param  packet: Received packet
 * @retval None
 */
void HandleReadDO(const RS485_Packet_t* packet)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	b084      	sub	sp, #16
 800103a:	af00      	add	r7, sp, #0
 800103c:	6078      	str	r0, [r7, #4]
    uint8_t outputData[7]; // 56 outputs = 7 bytes
    DigitalOutput_GetAll(outputData, sizeof(outputData));
 800103e:	f107 0308 	add.w	r3, r7, #8
 8001042:	2107      	movs	r1, #7
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff fc75 	bl	8000934 <DigitalOutput_GetAll>
    
    RS485_SendResponse(packet->srcAddr, CMD_DO_RESPONSE, outputData, sizeof(outputData));
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	7898      	ldrb	r0, [r3, #2]
 800104e:	f107 0208 	add.w	r2, r7, #8
 8001052:	2307      	movs	r3, #7
 8001054:	2131      	movs	r1, #49	@ 0x31
 8001056:	f000 fadf 	bl	8001618 <RS485_SendResponse>
}
 800105a:	bf00      	nop
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b084      	sub	sp, #16
 8001066:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001068:	463b      	mov	r3, r7
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001074:	f001 fa64 	bl	8002540 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001078:	2301      	movs	r3, #1
 800107a:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800107c:	2300      	movs	r3, #0
 800107e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001080:	2300      	movs	r3, #0
 8001082:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001084:	231f      	movs	r3, #31
 8001086:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001088:	2387      	movs	r3, #135	@ 0x87
 800108a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800108c:	2300      	movs	r3, #0
 800108e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001090:	2300      	movs	r3, #0
 8001092:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001094:	2301      	movs	r3, #1
 8001096:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001098:	2301      	movs	r3, #1
 800109a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800109c:	2300      	movs	r3, #0
 800109e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80010a0:	2300      	movs	r3, #0
 80010a2:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80010a4:	463b      	mov	r3, r7
 80010a6:	4618      	mov	r0, r3
 80010a8:	f001 fa82 	bl	80025b0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80010ac:	2004      	movs	r0, #4
 80010ae:	f001 fa5f 	bl	8002570 <HAL_MPU_Enable>

}
 80010b2:	bf00      	nop
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010ba:	b480      	push	{r7}
 80010bc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010be:	b672      	cpsid	i
}
 80010c0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c2:	bf00      	nop
 80010c4:	e7fd      	b.n	80010c2 <Error_Handler+0x8>
	...

080010c8 <RS485_Init>:
 * @brief  Initialize RS485 protocol
 * @param  myAddr: This MCU's address
 * @retval None
 */
void RS485_Init(uint8_t myAddr)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
    myAddress = myAddr;
 80010d2:	4a1b      	ldr	r2, [pc, #108]	@ (8001140 <RS485_Init+0x78>)
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	7013      	strb	r3, [r2, #0]
    rxIndex = 0;
 80010d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001144 <RS485_Init+0x7c>)
 80010da:	2200      	movs	r2, #0
 80010dc:	801a      	strh	r2, [r3, #0]
    memset(&status, 0, sizeof(status));
 80010de:	2214      	movs	r2, #20
 80010e0:	2100      	movs	r1, #0
 80010e2:	4819      	ldr	r0, [pc, #100]	@ (8001148 <RS485_Init+0x80>)
 80010e4:	f008 f858 	bl	8009198 <memset>
    
    status.mcuId = myAddress;
 80010e8:	4b15      	ldr	r3, [pc, #84]	@ (8001140 <RS485_Init+0x78>)
 80010ea:	781a      	ldrb	r2, [r3, #0]
 80010ec:	4b16      	ldr	r3, [pc, #88]	@ (8001148 <RS485_Init+0x80>)
 80010ee:	701a      	strb	r2, [r3, #0]
    status.health = 100;
 80010f0:	4b15      	ldr	r3, [pc, #84]	@ (8001148 <RS485_Init+0x80>)
 80010f2:	2264      	movs	r2, #100	@ 0x64
 80010f4:	705a      	strb	r2, [r3, #1]
    
    /* Initialize RS485 direction pin (PD4) to RX mode (LOW) */
    HAL_GPIO_WritePin(RS485_COM_OUT_GPIO_Port, RS485_COM_OUT_Pin, GPIO_PIN_RESET);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2110      	movs	r1, #16
 80010fa:	4814      	ldr	r0, [pc, #80]	@ (800114c <RS485_Init+0x84>)
 80010fc:	f002 fd10 	bl	8003b20 <HAL_GPIO_WritePin>
    
    /* Register default command handlers */
    RS485_RegisterCommandHandler(CMD_PING, RS485_HandlePing);
 8001100:	4913      	ldr	r1, [pc, #76]	@ (8001150 <RS485_Init+0x88>)
 8001102:	2001      	movs	r0, #1
 8001104:	f000 faba 	bl	800167c <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_VERSION, RS485_HandleGetVersion);
 8001108:	4912      	ldr	r1, [pc, #72]	@ (8001154 <RS485_Init+0x8c>)
 800110a:	2003      	movs	r0, #3
 800110c:	f000 fab6 	bl	800167c <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_HEARTBEAT, RS485_HandleHeartbeat);
 8001110:	4911      	ldr	r1, [pc, #68]	@ (8001158 <RS485_Init+0x90>)
 8001112:	2005      	movs	r0, #5
 8001114:	f000 fab2 	bl	800167c <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_STATUS, RS485_HandleGetStatus);
 8001118:	4910      	ldr	r1, [pc, #64]	@ (800115c <RS485_Init+0x94>)
 800111a:	2010      	movs	r0, #16
 800111c:	f000 faae 	bl	800167c <RS485_RegisterCommandHandler>
    
    /* Start receiving in interrupt mode */
    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001120:	2201      	movs	r2, #1
 8001122:	490f      	ldr	r1, [pc, #60]	@ (8001160 <RS485_Init+0x98>)
 8001124:	480f      	ldr	r0, [pc, #60]	@ (8001164 <RS485_Init+0x9c>)
 8001126:	f005 fc59 	bl	80069dc <HAL_UART_Receive_IT>
    
    DEBUG_INFO("RS485 Protocol initialized, Address: 0x%02X", myAddress);
 800112a:	4b05      	ldr	r3, [pc, #20]	@ (8001140 <RS485_Init+0x78>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	461a      	mov	r2, r3
 8001130:	490d      	ldr	r1, [pc, #52]	@ (8001168 <RS485_Init+0xa0>)
 8001132:	2002      	movs	r0, #2
 8001134:	f7ff faca 	bl	80006cc <Debug_Print>
}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	24000018 	.word	0x24000018
 8001144:	240007a4 	.word	0x240007a4
 8001148:	240007a8 	.word	0x240007a8
 800114c:	58020c00 	.word	0x58020c00
 8001150:	08001989 	.word	0x08001989
 8001154:	080019c1 	.word	0x080019c1
 8001158:	08001a09 	.word	0x08001a09
 800115c:	08001a3d 	.word	0x08001a3d
 8001160:	240005a4 	.word	0x240005a4
 8001164:	240004c8 	.word	0x240004c8
 8001168:	08009bc4 	.word	0x08009bc4

0800116c <RS485_Process>:
/**
 * @brief  Process RS485 communication (call in main loop)
 * @retval None
 */
void RS485_Process(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
    /* Update uptime */
    status.uptime = HAL_GetTick() / 1000;
 8001170:	f001 f884 	bl	800227c <HAL_GetTick>
 8001174:	4603      	mov	r3, r0
 8001176:	4a04      	ldr	r2, [pc, #16]	@ (8001188 <RS485_Process+0x1c>)
 8001178:	fba2 2303 	umull	r2, r3, r2, r3
 800117c:	099b      	lsrs	r3, r3, #6
 800117e:	4a03      	ldr	r2, [pc, #12]	@ (800118c <RS485_Process+0x20>)
 8001180:	6053      	str	r3, [r2, #4]
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	10624dd3 	.word	0x10624dd3
 800118c:	240007a8 	.word	0x240007a8

08001190 <RS485_SendPacket>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendPacket(uint8_t destAddr, RS485_Command_t cmd, 
                                   const uint8_t* data, uint8_t length)
{
 8001190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001194:	b0cf      	sub	sp, #316	@ 0x13c
 8001196:	af02      	add	r7, sp, #8
 8001198:	4606      	mov	r6, r0
 800119a:	4608      	mov	r0, r1
 800119c:	f507 7198 	add.w	r1, r7, #304	@ 0x130
 80011a0:	f5a1 7194 	sub.w	r1, r1, #296	@ 0x128
 80011a4:	600a      	str	r2, [r1, #0]
 80011a6:	4619      	mov	r1, r3
 80011a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011ac:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80011b0:	4632      	mov	r2, r6
 80011b2:	701a      	strb	r2, [r3, #0]
 80011b4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011b8:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 80011bc:	4602      	mov	r2, r0
 80011be:	701a      	strb	r2, [r3, #0]
 80011c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011c4:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80011c8:	460a      	mov	r2, r1
 80011ca:	701a      	strb	r2, [r3, #0]
 80011cc:	466b      	mov	r3, sp
 80011ce:	461e      	mov	r6, r3
    if (length > 250) {
 80011d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011d4:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	2bfa      	cmp	r3, #250	@ 0xfa
 80011dc:	d901      	bls.n	80011e2 <RS485_SendPacket+0x52>
        return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e204      	b.n	80015ec <RS485_SendPacket+0x45c>
    }
    
    RS485_Packet_t packet;
    packet.startByte = RS485_START_BYTE;
 80011e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011e6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80011ea:	22aa      	movs	r2, #170	@ 0xaa
 80011ec:	701a      	strb	r2, [r3, #0]
    packet.destAddr = destAddr;
 80011ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011f2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80011f6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80011fa:	f2a2 1221 	subw	r2, r2, #289	@ 0x121
 80011fe:	7812      	ldrb	r2, [r2, #0]
 8001200:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = myAddress;
 8001202:	4bc9      	ldr	r3, [pc, #804]	@ (8001528 <RS485_SendPacket+0x398>)
 8001204:	781a      	ldrb	r2, [r3, #0]
 8001206:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800120a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800120e:	709a      	strb	r2, [r3, #2]
    packet.command = cmd;
 8001210:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001214:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001218:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800121c:	f5a2 7291 	sub.w	r2, r2, #290	@ 0x122
 8001220:	7812      	ldrb	r2, [r2, #0]
 8001222:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 8001224:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001228:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800122c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8001230:	f2a2 1223 	subw	r2, r2, #291	@ 0x123
 8001234:	7812      	ldrb	r2, [r2, #0]
 8001236:	711a      	strb	r2, [r3, #4]
    
    if (length > 0 && data != NULL) {
 8001238:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800123c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d016      	beq.n	8001274 <RS485_SendPacket+0xe4>
 8001246:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800124a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d00f      	beq.n	8001274 <RS485_SendPacket+0xe4>
        memcpy(packet.data, data, length);
 8001254:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001258:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800125c:	7819      	ldrb	r1, [r3, #0]
 800125e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001262:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001266:	f107 0218 	add.w	r2, r7, #24
 800126a:	1d50      	adds	r0, r2, #5
 800126c:	460a      	mov	r2, r1
 800126e:	6819      	ldr	r1, [r3, #0]
 8001270:	f007 ffc6 	bl	8009200 <memcpy>
    }
    
    /* Calculate CRC over header and data */
    uint8_t crcBuffer[5 + length];
 8001274:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001278:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	1d59      	adds	r1, r3, #5
 8001280:	1e4b      	subs	r3, r1, #1
 8001282:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001286:	460a      	mov	r2, r1
 8001288:	2300      	movs	r3, #0
 800128a:	603a      	str	r2, [r7, #0]
 800128c:	607b      	str	r3, [r7, #4]
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	f04f 0300 	mov.w	r3, #0
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	00c3      	lsls	r3, r0, #3
 800129a:	6838      	ldr	r0, [r7, #0]
 800129c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80012a0:	6838      	ldr	r0, [r7, #0]
 80012a2:	00c2      	lsls	r2, r0, #3
 80012a4:	460a      	mov	r2, r1
 80012a6:	2300      	movs	r3, #0
 80012a8:	4692      	mov	sl, r2
 80012aa:	469b      	mov	fp, r3
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	f04f 0300 	mov.w	r3, #0
 80012b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80012b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80012bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80012c0:	460b      	mov	r3, r1
 80012c2:	3307      	adds	r3, #7
 80012c4:	08db      	lsrs	r3, r3, #3
 80012c6:	00db      	lsls	r3, r3, #3
 80012c8:	ebad 0d03 	sub.w	sp, sp, r3
 80012cc:	ab02      	add	r3, sp, #8
 80012ce:	3300      	adds	r3, #0
 80012d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    crcBuffer[0] = packet.destAddr;
 80012d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012d8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80012dc:	785a      	ldrb	r2, [r3, #1]
 80012de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80012e2:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = packet.srcAddr;
 80012e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012e8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80012ec:	789a      	ldrb	r2, [r3, #2]
 80012ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80012f2:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = packet.command;
 80012f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012f8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80012fc:	78da      	ldrb	r2, [r3, #3]
 80012fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001302:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = packet.length;
 8001304:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001308:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800130c:	791a      	ldrb	r2, [r3, #4]
 800130e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001312:	70da      	strb	r2, [r3, #3]
    memcpy(&crcBuffer[4], packet.data, length);
 8001314:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001318:	1d18      	adds	r0, r3, #4
 800131a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800131e:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001322:	781a      	ldrb	r2, [r3, #0]
 8001324:	f107 0318 	add.w	r3, r7, #24
 8001328:	3305      	adds	r3, #5
 800132a:	4619      	mov	r1, r3
 800132c:	f007 ff68 	bl	8009200 <memcpy>
    
    packet.checksum = RS485_CalculateCRC(crcBuffer, 4 + length);
 8001330:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001334:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b29b      	uxth	r3, r3
 800133c:	3304      	adds	r3, #4
 800133e:	b29b      	uxth	r3, r3
 8001340:	4619      	mov	r1, r3
 8001342:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8001346:	f000 f9ad 	bl	80016a4 <RS485_CalculateCRC>
 800134a:	4603      	mov	r3, r0
 800134c:	461a      	mov	r2, r3
 800134e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001352:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001356:	f8a3 20ff 	strh.w	r2, [r3, #255]	@ 0xff
    packet.endByte = RS485_END_BYTE;
 800135a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800135e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001362:	2255      	movs	r2, #85	@ 0x55
 8001364:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    
    /* Build packet buffer manually (to avoid struct padding issues) */
    uint16_t packetSize = 5 + length + 2 + 1; // header + data + crc + end
 8001368:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800136c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	b29b      	uxth	r3, r3
 8001374:	3308      	adds	r3, #8
 8001376:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
    uint8_t txBuffer[packetSize];
 800137a:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 800137e:	460b      	mov	r3, r1
 8001380:	3b01      	subs	r3, #1
 8001382:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001386:	b28b      	uxth	r3, r1
 8001388:	2200      	movs	r2, #0
 800138a:	4698      	mov	r8, r3
 800138c:	4691      	mov	r9, r2
 800138e:	f04f 0200 	mov.w	r2, #0
 8001392:	f04f 0300 	mov.w	r3, #0
 8001396:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800139a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800139e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80013a2:	b28b      	uxth	r3, r1
 80013a4:	2200      	movs	r2, #0
 80013a6:	461c      	mov	r4, r3
 80013a8:	4615      	mov	r5, r2
 80013aa:	f04f 0200 	mov.w	r2, #0
 80013ae:	f04f 0300 	mov.w	r3, #0
 80013b2:	00eb      	lsls	r3, r5, #3
 80013b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80013b8:	00e2      	lsls	r2, r4, #3
 80013ba:	460b      	mov	r3, r1
 80013bc:	3307      	adds	r3, #7
 80013be:	08db      	lsrs	r3, r3, #3
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	ebad 0d03 	sub.w	sp, sp, r3
 80013c6:	ab02      	add	r3, sp, #8
 80013c8:	3300      	adds	r3, #0
 80013ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    
    txBuffer[0] = RS485_START_BYTE;
 80013ce:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80013d2:	22aa      	movs	r2, #170	@ 0xaa
 80013d4:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = packet.destAddr;
 80013d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013da:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013de:	785a      	ldrb	r2, [r3, #1]
 80013e0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80013e4:	705a      	strb	r2, [r3, #1]
    txBuffer[2] = packet.srcAddr;
 80013e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013ea:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013ee:	789a      	ldrb	r2, [r3, #2]
 80013f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80013f4:	709a      	strb	r2, [r3, #2]
    txBuffer[3] = packet.command;
 80013f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013fa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013fe:	78da      	ldrb	r2, [r3, #3]
 8001400:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001404:	70da      	strb	r2, [r3, #3]
    txBuffer[4] = packet.length;
 8001406:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800140a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800140e:	791a      	ldrb	r2, [r3, #4]
 8001410:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001414:	711a      	strb	r2, [r3, #4]
    if (length > 0) {
 8001416:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800141a:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d00d      	beq.n	8001440 <RS485_SendPacket+0x2b0>
        memcpy(&txBuffer[5], packet.data, length);
 8001424:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001428:	1d58      	adds	r0, r3, #5
 800142a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800142e:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001432:	781a      	ldrb	r2, [r3, #0]
 8001434:	f107 0318 	add.w	r3, r7, #24
 8001438:	3305      	adds	r3, #5
 800143a:	4619      	mov	r1, r3
 800143c:	f007 fee0 	bl	8009200 <memcpy>
    }
    txBuffer[5 + length] = packet.checksum & 0xFF;         // CRC low byte
 8001440:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001444:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001448:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 800144c:	b29a      	uxth	r2, r3
 800144e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001452:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	3305      	adds	r3, #5
 800145a:	b2d1      	uxtb	r1, r2
 800145c:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001460:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 1] = (packet.checksum >> 8) & 0xFF; // CRC high byte
 8001462:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001466:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800146a:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 800146e:	b29b      	uxth	r3, r3
 8001470:	0a1b      	lsrs	r3, r3, #8
 8001472:	b29a      	uxth	r2, r3
 8001474:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001478:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	3306      	adds	r3, #6
 8001480:	b2d1      	uxtb	r1, r2
 8001482:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001486:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 2] = RS485_END_BYTE;
 8001488:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800148c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	3307      	adds	r3, #7
 8001494:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001498:	2155      	movs	r1, #85	@ 0x55
 800149a:	54d1      	strb	r1, [r2, r3]
    // DEBUG_INFO("TX Buffer (%d bytes): %02X %02X %02X %02X %02X %02X %02X %02X", 
    //            packetSize, txBuffer[0], txBuffer[1], txBuffer[2], txBuffer[3],
    //            txBuffer[4], txBuffer[5], txBuffer[6], txBuffer[7]);
    
    /* Set TX in progress flag */
    txInProgress = 1;
 800149c:	4b23      	ldr	r3, [pc, #140]	@ (800152c <RS485_SendPacket+0x39c>)
 800149e:	2201      	movs	r2, #1
 80014a0:	701a      	strb	r2, [r3, #0]
    
    /* Disable UART RX interrupt during TX to prevent conflicts */
    __HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);
 80014a2:	4b23      	ldr	r3, [pc, #140]	@ (8001530 <RS485_SendPacket+0x3a0>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	4b21      	ldr	r3, [pc, #132]	@ (8001530 <RS485_SendPacket+0x3a0>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f022 0220 	bic.w	r2, r2, #32
 80014b0:	601a      	str	r2, [r3, #0]
    
    /* Enable RS485 transmitter (PD4 = HIGH) */
    // DEBUG_INFO("Setting PD4 HIGH (TX mode)");
    HAL_GPIO_WritePin(RS485_COM_OUT_GPIO_Port, RS485_COM_OUT_Pin, GPIO_PIN_SET);
 80014b2:	2201      	movs	r2, #1
 80014b4:	2110      	movs	r1, #16
 80014b6:	481f      	ldr	r0, [pc, #124]	@ (8001534 <RS485_SendPacket+0x3a4>)
 80014b8:	f002 fb32 	bl	8003b20 <HAL_GPIO_WritePin>
    // GPIO_PinState pin_state = HAL_GPIO_ReadPin(RS485_COM_OUT_GPIO_Port, RS485_COM_OUT_Pin);
    // DEBUG_INFO("PD4 state after SET: %d", pin_state);
    
    /* Small delay for transceiver switching - busy wait instead of HAL_Delay */
    /* At 480MHz, this gives ~1ms delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 80014bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014c0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	e00b      	b.n	80014e2 <RS485_SendPacket+0x352>
        __NOP();
 80014ca:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 80014cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014d0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	1c5a      	adds	r2, r3, #1
 80014d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014dc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014e6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a12      	ldr	r2, [pc, #72]	@ (8001538 <RS485_SendPacket+0x3a8>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d9eb      	bls.n	80014ca <RS485_SendPacket+0x33a>
    }
    
    /* Transmit packet */
    HAL_StatusTypeDef result = HAL_UART_Transmit(&huart2, txBuffer, 
 80014f2:	f8b7 2126 	ldrh.w	r2, [r7, #294]	@ 0x126
 80014f6:	2364      	movs	r3, #100	@ 0x64
 80014f8:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 80014fc:	480c      	ldr	r0, [pc, #48]	@ (8001530 <RS485_SendPacket+0x3a0>)
 80014fe:	f005 f9df 	bl	80068c0 <HAL_UART_Transmit>
 8001502:	4603      	mov	r3, r0
 8001504:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
                                                  packetSize, RS485_TIMEOUT_MS);
    
    /* Wait for transmission complete */
    while(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC) == RESET);
 8001508:	bf00      	nop
 800150a:	4b09      	ldr	r3, [pc, #36]	@ (8001530 <RS485_SendPacket+0x3a0>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	69db      	ldr	r3, [r3, #28]
 8001510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001514:	2b40      	cmp	r3, #64	@ 0x40
 8001516:	d1f8      	bne.n	800150a <RS485_SendPacket+0x37a>
    // DEBUG_INFO("UART TX complete");
    
    /* Small delay before switching back - busy wait instead of HAL_Delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 8001518:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800151c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	e016      	b.n	8001554 <RS485_SendPacket+0x3c4>
 8001526:	bf00      	nop
 8001528:	24000018 	.word	0x24000018
 800152c:	240007bc 	.word	0x240007bc
 8001530:	240004c8 	.word	0x240004c8
 8001534:	58020c00 	.word	0x58020c00
 8001538:	0003a97f 	.word	0x0003a97f
        __NOP();
 800153c:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 800153e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001542:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	1c5a      	adds	r2, r3, #1
 800154a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800154e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001558:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a27      	ldr	r2, [pc, #156]	@ (80015fc <RS485_SendPacket+0x46c>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d9eb      	bls.n	800153c <RS485_SendPacket+0x3ac>
    }
    
    /* Switch back to receive mode (PD4 = LOW) */
    // DEBUG_INFO("Setting PD4 LOW (RX mode)");
    HAL_GPIO_WritePin(RS485_COM_OUT_GPIO_Port, RS485_COM_OUT_Pin, GPIO_PIN_RESET);
 8001564:	2200      	movs	r2, #0
 8001566:	2110      	movs	r1, #16
 8001568:	4825      	ldr	r0, [pc, #148]	@ (8001600 <RS485_SendPacket+0x470>)
 800156a:	f002 fad9 	bl	8003b20 <HAL_GPIO_WritePin>
    // pin_state = HAL_GPIO_ReadPin(RS485_COM_OUT_GPIO_Port, RS485_COM_OUT_Pin);
    // DEBUG_INFO("PD4 state after RESET: %d", pin_state);
    
    /* Re-enable UART RX interrupt */
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 800156e:	4b25      	ldr	r3, [pc, #148]	@ (8001604 <RS485_SendPacket+0x474>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	4b23      	ldr	r3, [pc, #140]	@ (8001604 <RS485_SendPacket+0x474>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f042 0220 	orr.w	r2, r2, #32
 800157c:	601a      	str	r2, [r3, #0]
    
    /* Clear TX in progress flag */
    txInProgress = 0;
 800157e:	4b22      	ldr	r3, [pc, #136]	@ (8001608 <RS485_SendPacket+0x478>)
 8001580:	2200      	movs	r2, #0
 8001582:	701a      	strb	r2, [r3, #0]
    
    if (result == HAL_OK) {
 8001584:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001588:	2b00      	cmp	r3, #0
 800158a:	d11a      	bne.n	80015c2 <RS485_SendPacket+0x432>
        status.txPacketCount++;
 800158c:	4b1f      	ldr	r3, [pc, #124]	@ (800160c <RS485_SendPacket+0x47c>)
 800158e:	691b      	ldr	r3, [r3, #16]
 8001590:	3301      	adds	r3, #1
 8001592:	4a1e      	ldr	r2, [pc, #120]	@ (800160c <RS485_SendPacket+0x47c>)
 8001594:	6113      	str	r3, [r2, #16]
        DEBUG_DEBUG("TX: Addr=0x%02X Cmd=0x%02X Len=%d", destAddr, cmd, length);
 8001596:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800159a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800159e:	781a      	ldrb	r2, [r3, #0]
 80015a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80015a4:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 80015a8:	7819      	ldrb	r1, [r3, #0]
 80015aa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80015ae:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	9300      	str	r3, [sp, #0]
 80015b6:	460b      	mov	r3, r1
 80015b8:	4915      	ldr	r1, [pc, #84]	@ (8001610 <RS485_SendPacket+0x480>)
 80015ba:	2003      	movs	r0, #3
 80015bc:	f7ff f886 	bl	80006cc <Debug_Print>
 80015c0:	e012      	b.n	80015e8 <RS485_SendPacket+0x458>
    } else {
        status.errorCount++;
 80015c2:	4b12      	ldr	r3, [pc, #72]	@ (800160c <RS485_SendPacket+0x47c>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	3301      	adds	r3, #1
 80015c8:	4a10      	ldr	r2, [pc, #64]	@ (800160c <RS485_SendPacket+0x47c>)
 80015ca:	6093      	str	r3, [r2, #8]
        DEBUG_ERROR("TX Failed: Addr=0x%02X Cmd=0x%02X", destAddr, cmd);
 80015cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80015d0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80015d4:	781a      	ldrb	r2, [r3, #0]
 80015d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80015da:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	490c      	ldr	r1, [pc, #48]	@ (8001614 <RS485_SendPacket+0x484>)
 80015e2:	2000      	movs	r0, #0
 80015e4:	f7ff f872 	bl	80006cc <Debug_Print>
    }
    
    return result;
 80015e8:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 80015ec:	46b5      	mov	sp, r6
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 80015f4:	46bd      	mov	sp, r7
 80015f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80015fa:	bf00      	nop
 80015fc:	0003a97f 	.word	0x0003a97f
 8001600:	58020c00 	.word	0x58020c00
 8001604:	240004c8 	.word	0x240004c8
 8001608:	240007bc 	.word	0x240007bc
 800160c:	240007a8 	.word	0x240007a8
 8001610:	08009bf0 	.word	0x08009bf0
 8001614:	08009c14 	.word	0x08009c14

08001618 <RS485_SendResponse>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendResponse(uint8_t destAddr, RS485_Command_t cmd, 
                                     const uint8_t* data, uint8_t length)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	603a      	str	r2, [r7, #0]
 8001620:	461a      	mov	r2, r3
 8001622:	4603      	mov	r3, r0
 8001624:	71fb      	strb	r3, [r7, #7]
 8001626:	460b      	mov	r3, r1
 8001628:	71bb      	strb	r3, [r7, #6]
 800162a:	4613      	mov	r3, r2
 800162c:	717b      	strb	r3, [r7, #5]
    return RS485_SendPacket(destAddr, cmd, data, length);
 800162e:	797b      	ldrb	r3, [r7, #5]
 8001630:	79b9      	ldrb	r1, [r7, #6]
 8001632:	79f8      	ldrb	r0, [r7, #7]
 8001634:	683a      	ldr	r2, [r7, #0]
 8001636:	f7ff fdab 	bl	8001190 <RS485_SendPacket>
 800163a:	4603      	mov	r3, r0
}
 800163c:	4618      	mov	r0, r3
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <RS485_SendError>:
 * @param  destAddr: Destination address
 * @param  error: Error code
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendError(uint8_t destAddr, RS485_Error_t error)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	460a      	mov	r2, r1
 800164e:	71fb      	strb	r3, [r7, #7]
 8001650:	4613      	mov	r3, r2
 8001652:	71bb      	strb	r3, [r7, #6]
    uint8_t errorData[2];
    errorData[0] = error;
 8001654:	79bb      	ldrb	r3, [r7, #6]
 8001656:	733b      	strb	r3, [r7, #12]
    errorData[1] = myAddress;
 8001658:	4b07      	ldr	r3, [pc, #28]	@ (8001678 <RS485_SendError+0x34>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	737b      	strb	r3, [r7, #13]
    
    return RS485_SendPacket(destAddr, CMD_ERROR_RESPONSE, errorData, 2);
 800165e:	f107 020c 	add.w	r2, r7, #12
 8001662:	79f8      	ldrb	r0, [r7, #7]
 8001664:	2302      	movs	r3, #2
 8001666:	21ff      	movs	r1, #255	@ 0xff
 8001668:	f7ff fd92 	bl	8001190 <RS485_SendPacket>
 800166c:	4603      	mov	r3, r0
}
 800166e:	4618      	mov	r0, r3
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	24000018 	.word	0x24000018

0800167c <RS485_RegisterCommandHandler>:
 * @param  handler: Handler function
 * @retval None
 */
void RS485_RegisterCommandHandler(RS485_Command_t cmd, 
                                  void (*handler)(const RS485_Packet_t* packet))
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	6039      	str	r1, [r7, #0]
 8001686:	71fb      	strb	r3, [r7, #7]
    commandHandlers[cmd] = handler;
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	4905      	ldr	r1, [pc, #20]	@ (80016a0 <RS485_RegisterCommandHandler+0x24>)
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	240007c0 	.word	0x240007c0

080016a4 <RS485_CalculateCRC>:
 * @param  data: Data buffer
 * @param  length: Data length
 * @retval CRC16 value
 */
uint16_t RS485_CalculateCRC(const uint8_t* data, uint16_t length)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	460b      	mov	r3, r1
 80016ae:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80016b0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80016b4:	81fb      	strh	r3, [r7, #14]
    
    for (uint16_t i = 0; i < length; i++) {
 80016b6:	2300      	movs	r3, #0
 80016b8:	81bb      	strh	r3, [r7, #12]
 80016ba:	e022      	b.n	8001702 <RS485_CalculateCRC+0x5e>
        crc ^= data[i];
 80016bc:	89bb      	ldrh	r3, [r7, #12]
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	4413      	add	r3, r2
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	461a      	mov	r2, r3
 80016c6:	89fb      	ldrh	r3, [r7, #14]
 80016c8:	4053      	eors	r3, r2
 80016ca:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80016cc:	2300      	movs	r3, #0
 80016ce:	72fb      	strb	r3, [r7, #11]
 80016d0:	e011      	b.n	80016f6 <RS485_CalculateCRC+0x52>
            if (crc & 0x0001) {
 80016d2:	89fb      	ldrh	r3, [r7, #14]
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d006      	beq.n	80016ea <RS485_CalculateCRC+0x46>
                crc = (crc >> 1) ^ 0xA001;
 80016dc:	89fb      	ldrh	r3, [r7, #14]
 80016de:	085b      	lsrs	r3, r3, #1
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001718 <RS485_CalculateCRC+0x74>)
 80016e4:	4053      	eors	r3, r2
 80016e6:	81fb      	strh	r3, [r7, #14]
 80016e8:	e002      	b.n	80016f0 <RS485_CalculateCRC+0x4c>
            } else {
                crc >>= 1;
 80016ea:	89fb      	ldrh	r3, [r7, #14]
 80016ec:	085b      	lsrs	r3, r3, #1
 80016ee:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80016f0:	7afb      	ldrb	r3, [r7, #11]
 80016f2:	3301      	adds	r3, #1
 80016f4:	72fb      	strb	r3, [r7, #11]
 80016f6:	7afb      	ldrb	r3, [r7, #11]
 80016f8:	2b07      	cmp	r3, #7
 80016fa:	d9ea      	bls.n	80016d2 <RS485_CalculateCRC+0x2e>
    for (uint16_t i = 0; i < length; i++) {
 80016fc:	89bb      	ldrh	r3, [r7, #12]
 80016fe:	3301      	adds	r3, #1
 8001700:	81bb      	strh	r3, [r7, #12]
 8001702:	89ba      	ldrh	r2, [r7, #12]
 8001704:	887b      	ldrh	r3, [r7, #2]
 8001706:	429a      	cmp	r2, r3
 8001708:	d3d8      	bcc.n	80016bc <RS485_CalculateCRC+0x18>
            }
        }
    }
    
    return crc;
 800170a:	89fb      	ldrh	r3, [r7, #14]
}
 800170c:	4618      	mov	r0, r3
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	ffffa001 	.word	0xffffa001

0800171c <RS485_ProcessPacket>:
 * @brief  Process received packet (from raw buffer)
 * @param  buffer: Raw packet buffer
 * @retval None
 */
static void RS485_ProcessPacket(const uint8_t* buffer)
{
 800171c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001720:	b0c9      	sub	sp, #292	@ 0x124
 8001722:	af00      	add	r7, sp, #0
 8001724:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001728:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800172c:	6018      	str	r0, [r3, #0]
 800172e:	466b      	mov	r3, sp
 8001730:	461e      	mov	r6, r3
    /* Parse packet manually to handle variable length data */
    uint8_t destAddr = buffer[1];
 8001732:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001736:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	3301      	adds	r3, #1
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    uint8_t srcAddr = buffer[2];
 8001744:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001748:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	3302      	adds	r3, #2
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    uint8_t command = buffer[3];
 8001756:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800175a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	3303      	adds	r3, #3
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
    uint8_t length = buffer[4];
 8001768:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800176c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	3304      	adds	r3, #4
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
    const uint8_t* data = &buffer[5];
 800177a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800177e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	3305      	adds	r3, #5
 8001786:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    
    /* CRC is at position 5 + length (2 bytes, little endian) */
    uint16_t receivedCRC = buffer[5 + length] | (buffer[5 + length + 1] << 8);
 800178a:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 800178e:	3305      	adds	r3, #5
 8001790:	461a      	mov	r2, r3
 8001792:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001796:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4413      	add	r3, r2
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	b21a      	sxth	r2, r3
 80017a2:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80017a6:	3306      	adds	r3, #6
 80017a8:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80017ac:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 80017b0:	6809      	ldr	r1, [r1, #0]
 80017b2:	440b      	add	r3, r1
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	b21b      	sxth	r3, r3
 80017b8:	021b      	lsls	r3, r3, #8
 80017ba:	b21b      	sxth	r3, r3
 80017bc:	4313      	orrs	r3, r2
 80017be:	b21b      	sxth	r3, r3
 80017c0:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    // DEBUG_INFO("Parsing: dest=0x%02X src=0x%02X cmd=0x%02X len=%d", 
    //            destAddr, srcAddr, command, length);
    // DEBUG_INFO("Received CRC: 0x%04X", receivedCRC);
    
    /* Verify checksum */
    uint8_t crcBuffer[4 + length];
 80017c4:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80017c8:	1d19      	adds	r1, r3, #4
 80017ca:	1e4b      	subs	r3, r1, #1
 80017cc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80017d0:	460a      	mov	r2, r1
 80017d2:	2300      	movs	r3, #0
 80017d4:	4690      	mov	r8, r2
 80017d6:	4699      	mov	r9, r3
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	f04f 0300 	mov.w	r3, #0
 80017e0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80017e4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80017e8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80017ec:	460a      	mov	r2, r1
 80017ee:	2300      	movs	r3, #0
 80017f0:	4614      	mov	r4, r2
 80017f2:	461d      	mov	r5, r3
 80017f4:	f04f 0200 	mov.w	r2, #0
 80017f8:	f04f 0300 	mov.w	r3, #0
 80017fc:	00eb      	lsls	r3, r5, #3
 80017fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001802:	00e2      	lsls	r2, r4, #3
 8001804:	460b      	mov	r3, r1
 8001806:	3307      	adds	r3, #7
 8001808:	08db      	lsrs	r3, r3, #3
 800180a:	00db      	lsls	r3, r3, #3
 800180c:	ebad 0d03 	sub.w	sp, sp, r3
 8001810:	466b      	mov	r3, sp
 8001812:	3300      	adds	r3, #0
 8001814:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    crcBuffer[0] = destAddr;
 8001818:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800181c:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001820:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = srcAddr;
 8001822:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001826:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 800182a:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = command;
 800182c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001830:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8001834:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = length;
 8001836:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800183a:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 800183e:	70da      	strb	r2, [r3, #3]
    if (length > 0) {
 8001840:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001844:	2b00      	cmp	r3, #0
 8001846:	d009      	beq.n	800185c <RS485_ProcessPacket+0x140>
        memcpy(&crcBuffer[4], data, length);
 8001848:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800184c:	3304      	adds	r3, #4
 800184e:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001852:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 8001856:	4618      	mov	r0, r3
 8001858:	f007 fcd2 	bl	8009200 <memcpy>
    }
    
    uint16_t calculatedCRC = RS485_CalculateCRC(crcBuffer, 4 + length);
 800185c:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001860:	b29b      	uxth	r3, r3
 8001862:	3304      	adds	r3, #4
 8001864:	b29b      	uxth	r3, r3
 8001866:	4619      	mov	r1, r3
 8001868:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 800186c:	f7ff ff1a 	bl	80016a4 <RS485_CalculateCRC>
 8001870:	4603      	mov	r3, r0
 8001872:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
    // DEBUG_INFO("Calculated CRC: 0x%04X", calculatedCRC);
    
    if (calculatedCRC != receivedCRC) {
 8001876:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 800187a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800187e:	429a      	cmp	r2, r3
 8001880:	d013      	beq.n	80018aa <RS485_ProcessPacket+0x18e>
        DEBUG_ERROR("CRC Error: Expected 0x%04X, Got 0x%04X", 
 8001882:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 8001886:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800188a:	493a      	ldr	r1, [pc, #232]	@ (8001974 <RS485_ProcessPacket+0x258>)
 800188c:	2000      	movs	r0, #0
 800188e:	f7fe ff1d 	bl	80006cc <Debug_Print>
                   calculatedCRC, receivedCRC);
        status.errorCount++;
 8001892:	4b39      	ldr	r3, [pc, #228]	@ (8001978 <RS485_ProcessPacket+0x25c>)
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	3301      	adds	r3, #1
 8001898:	4a37      	ldr	r2, [pc, #220]	@ (8001978 <RS485_ProcessPacket+0x25c>)
 800189a:	6093      	str	r3, [r2, #8]
        RS485_SendError(srcAddr, RS485_ERR_INVALID_CHECKSUM);
 800189c:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80018a0:	2101      	movs	r1, #1
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fece 	bl	8001644 <RS485_SendError>
        return;
 80018a8:	e05d      	b.n	8001966 <RS485_ProcessPacket+0x24a>
    }
    
    // DEBUG_INFO("CRC OK!");
    
    /* Check if packet is for us */
    if (destAddr != myAddress && destAddr != RS485_ADDR_BROADCAST) {
 80018aa:	4b34      	ldr	r3, [pc, #208]	@ (800197c <RS485_ProcessPacket+0x260>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d003      	beq.n	80018be <RS485_ProcessPacket+0x1a2>
 80018b6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d152      	bne.n	8001964 <RS485_ProcessPacket+0x248>
        // Not for us - ignore silently
        return; // Not for us
    }
    
    status.rxPacketCount++;
 80018be:	4b2e      	ldr	r3, [pc, #184]	@ (8001978 <RS485_ProcessPacket+0x25c>)
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	3301      	adds	r3, #1
 80018c4:	4a2c      	ldr	r2, [pc, #176]	@ (8001978 <RS485_ProcessPacket+0x25c>)
 80018c6:	60d3      	str	r3, [r2, #12]
    // DEBUG_INFO("RX: From=0x%02X Cmd=0x%02X Len=%d", srcAddr, command, length);
    
    /* Build packet structure for handler */
    RS485_Packet_t packet;
    packet.destAddr = destAddr;
 80018c8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80018cc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80018d0:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 80018d4:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = srcAddr;
 80018d6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80018da:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80018de:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 80018e2:	709a      	strb	r2, [r3, #2]
    packet.command = command;
 80018e4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80018e8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80018ec:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80018f0:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 80018f2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80018f6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80018fa:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 80018fe:	711a      	strb	r2, [r3, #4]
    if (length > 0 && length <= 250) {
 8001900:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001904:	2b00      	cmp	r3, #0
 8001906:	d00d      	beq.n	8001924 <RS485_ProcessPacket+0x208>
 8001908:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 800190c:	2bfa      	cmp	r3, #250	@ 0xfa
 800190e:	d809      	bhi.n	8001924 <RS485_ProcessPacket+0x208>
        memcpy(packet.data, data, length);
 8001910:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001914:	f107 0308 	add.w	r3, r7, #8
 8001918:	3305      	adds	r3, #5
 800191a:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 800191e:	4618      	mov	r0, r3
 8001920:	f007 fc6e 	bl	8009200 <memcpy>
    }
    
    /* Call command handler if registered */
    if (commandHandlers[command] != NULL) {
 8001924:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001928:	4a15      	ldr	r2, [pc, #84]	@ (8001980 <RS485_ProcessPacket+0x264>)
 800192a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d009      	beq.n	8001946 <RS485_ProcessPacket+0x22a>
        // DEBUG_INFO("Calling handler for cmd=0x%02X", command);
        commandHandlers[command](&packet);
 8001932:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001936:	4a12      	ldr	r2, [pc, #72]	@ (8001980 <RS485_ProcessPacket+0x264>)
 8001938:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800193c:	f107 0208 	add.w	r2, r7, #8
 8001940:	4610      	mov	r0, r2
 8001942:	4798      	blx	r3
 8001944:	e00c      	b.n	8001960 <RS485_ProcessPacket+0x244>
    } else {
        DEBUG_WARNING("Unhandled command: 0x%02X", command);
 8001946:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 800194a:	461a      	mov	r2, r3
 800194c:	490d      	ldr	r1, [pc, #52]	@ (8001984 <RS485_ProcessPacket+0x268>)
 800194e:	2001      	movs	r0, #1
 8001950:	f7fe febc 	bl	80006cc <Debug_Print>
        RS485_SendError(srcAddr, RS485_ERR_INVALID_COMMAND);
 8001954:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8001958:	2103      	movs	r1, #3
 800195a:	4618      	mov	r0, r3
 800195c:	f7ff fe72 	bl	8001644 <RS485_SendError>
 8001960:	46b5      	mov	sp, r6
 8001962:	e001      	b.n	8001968 <RS485_ProcessPacket+0x24c>
        return; // Not for us
 8001964:	bf00      	nop
        return;
 8001966:	46b5      	mov	sp, r6
    }
}
 8001968:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 800196c:	46bd      	mov	sp, r7
 800196e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001972:	bf00      	nop
 8001974:	08009c38 	.word	0x08009c38
 8001978:	240007a8 	.word	0x240007a8
 800197c:	24000018 	.word	0x24000018
 8001980:	240007c0 	.word	0x240007c0
 8001984:	08009c60 	.word	0x08009c60

08001988 <RS485_HandlePing>:
 * @brief  Handle PING command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandlePing(const RS485_Packet_t* packet)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
    // DEBUG_INFO("PING received from 0x%02X", packet->srcAddr);
    // DEBUG_INFO("Sending PING response...");
    HAL_StatusTypeDef result = RS485_SendResponse(packet->srcAddr, CMD_PING_RESPONSE, NULL, 0);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	7898      	ldrb	r0, [r3, #2]
 8001994:	2300      	movs	r3, #0
 8001996:	2200      	movs	r2, #0
 8001998:	2102      	movs	r1, #2
 800199a:	f7ff fe3d 	bl	8001618 <RS485_SendResponse>
 800199e:	4603      	mov	r3, r0
 80019a0:	73fb      	strb	r3, [r7, #15]
    if (result == HAL_OK) {
 80019a2:	7bfb      	ldrb	r3, [r7, #15]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d005      	beq.n	80019b4 <RS485_HandlePing+0x2c>
        // DEBUG_INFO("PING response sent OK!");
    } else {
        DEBUG_ERROR("PING response FAILED! Error=%d", result);
 80019a8:	7bfb      	ldrb	r3, [r7, #15]
 80019aa:	461a      	mov	r2, r3
 80019ac:	4903      	ldr	r1, [pc, #12]	@ (80019bc <RS485_HandlePing+0x34>)
 80019ae:	2000      	movs	r0, #0
 80019b0:	f7fe fe8c 	bl	80006cc <Debug_Print>
    }
}
 80019b4:	bf00      	nop
 80019b6:	3710      	adds	r7, #16
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	08009c7c 	.word	0x08009c7c

080019c0 <RS485_HandleGetVersion>:
 * @brief  Handle GET_VERSION command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetVersion(const RS485_Packet_t* packet)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
    uint8_t versionData[8];
    versionData[0] = FW_VERSION_MAJOR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	723b      	strb	r3, [r7, #8]
    versionData[1] = FW_VERSION_MINOR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	727b      	strb	r3, [r7, #9]
    versionData[2] = FW_VERSION_PATCH;
 80019d0:	2300      	movs	r3, #0
 80019d2:	72bb      	strb	r3, [r7, #10]
    versionData[3] = FW_BUILD_NUMBER;
 80019d4:	2302      	movs	r3, #2
 80019d6:	72fb      	strb	r3, [r7, #11]
    versionData[4] = myAddress;
 80019d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001a04 <RS485_HandleGetVersion+0x44>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	733b      	strb	r3, [r7, #12]
    versionData[5] = 0; // Reserved
 80019de:	2300      	movs	r3, #0
 80019e0:	737b      	strb	r3, [r7, #13]
    versionData[6] = 0; // Reserved
 80019e2:	2300      	movs	r3, #0
 80019e4:	73bb      	strb	r3, [r7, #14]
    versionData[7] = 0; // Reserved
 80019e6:	2300      	movs	r3, #0
 80019e8:	73fb      	strb	r3, [r7, #15]
    
    RS485_SendResponse(packet->srcAddr, CMD_VERSION_RESPONSE, versionData, 8);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	7898      	ldrb	r0, [r3, #2]
 80019ee:	f107 0208 	add.w	r2, r7, #8
 80019f2:	2308      	movs	r3, #8
 80019f4:	2104      	movs	r1, #4
 80019f6:	f7ff fe0f 	bl	8001618 <RS485_SendResponse>
}
 80019fa:	bf00      	nop
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	24000018 	.word	0x24000018

08001a08 <RS485_HandleHeartbeat>:
 * @brief  Handle HEARTBEAT command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleHeartbeat(const RS485_Packet_t* packet)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
    uint8_t heartbeatData[2];
    heartbeatData[0] = myAddress;
 8001a10:	4b08      	ldr	r3, [pc, #32]	@ (8001a34 <RS485_HandleHeartbeat+0x2c>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	733b      	strb	r3, [r7, #12]
    heartbeatData[1] = status.health;
 8001a16:	4b08      	ldr	r3, [pc, #32]	@ (8001a38 <RS485_HandleHeartbeat+0x30>)
 8001a18:	785b      	ldrb	r3, [r3, #1]
 8001a1a:	737b      	strb	r3, [r7, #13]
    
    RS485_SendResponse(packet->srcAddr, CMD_HEARTBEAT_RESPONSE, heartbeatData, 2);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	7898      	ldrb	r0, [r3, #2]
 8001a20:	f107 020c 	add.w	r2, r7, #12
 8001a24:	2302      	movs	r3, #2
 8001a26:	2106      	movs	r1, #6
 8001a28:	f7ff fdf6 	bl	8001618 <RS485_SendResponse>
}
 8001a2c:	bf00      	nop
 8001a2e:	3710      	adds	r7, #16
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	24000018 	.word	0x24000018
 8001a38:	240007a8 	.word	0x240007a8

08001a3c <RS485_HandleGetStatus>:
 * @brief  Handle GET_STATUS command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetStatus(const RS485_Packet_t* packet)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
    uint8_t statusData[16];
    statusData[0] = status.mcuId;
 8001a44:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <RS485_HandleGetStatus+0x4c>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	723b      	strb	r3, [r7, #8]
    statusData[1] = status.health;
 8001a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a88 <RS485_HandleGetStatus+0x4c>)
 8001a4c:	785b      	ldrb	r3, [r3, #1]
 8001a4e:	727b      	strb	r3, [r7, #9]
    memcpy(&statusData[2], &status.uptime, 4);
 8001a50:	4b0d      	ldr	r3, [pc, #52]	@ (8001a88 <RS485_HandleGetStatus+0x4c>)
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f8c7 300a 	str.w	r3, [r7, #10]
    memcpy(&statusData[6], &status.errorCount, 4);
 8001a58:	4b0b      	ldr	r3, [pc, #44]	@ (8001a88 <RS485_HandleGetStatus+0x4c>)
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f8c7 300e 	str.w	r3, [r7, #14]
    memcpy(&statusData[10], &status.rxPacketCount, 4);
 8001a60:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <RS485_HandleGetStatus+0x4c>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	f8c7 3012 	str.w	r3, [r7, #18]
    memcpy(&statusData[14], &status.txPacketCount, 2);
 8001a68:	4b07      	ldr	r3, [pc, #28]	@ (8001a88 <RS485_HandleGetStatus+0x4c>)
 8001a6a:	8a1b      	ldrh	r3, [r3, #16]
 8001a6c:	82fb      	strh	r3, [r7, #22]
    
    RS485_SendResponse(packet->srcAddr, CMD_STATUS_RESPONSE, statusData, 16);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	7898      	ldrb	r0, [r3, #2]
 8001a72:	f107 0208 	add.w	r2, r7, #8
 8001a76:	2310      	movs	r3, #16
 8001a78:	2111      	movs	r1, #17
 8001a7a:	f7ff fdcd 	bl	8001618 <RS485_SendResponse>
}
 8001a7e:	bf00      	nop
 8001a80:	3718      	adds	r7, #24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	240007a8 	.word	0x240007a8

08001a8c <HAL_UART_RxCpltCallback>:
 * @brief  UART Receive Complete Callback
 * @param  huart: UART handle
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a0d      	ldr	r2, [pc, #52]	@ (8001ad0 <HAL_UART_RxCpltCallback+0x44>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d114      	bne.n	8001ac8 <HAL_UART_RxCpltCallback+0x3c>
        /* Ignore RX during TX (loopback prevention) */
        if (txInProgress) {
 8001a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad4 <HAL_UART_RxCpltCallback+0x48>)
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d005      	beq.n	8001ab4 <HAL_UART_RxCpltCallback+0x28>
            // RX ignored during TX (no debug in interrupt!)
            HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	490b      	ldr	r1, [pc, #44]	@ (8001ad8 <HAL_UART_RxCpltCallback+0x4c>)
 8001aac:	480b      	ldr	r0, [pc, #44]	@ (8001adc <HAL_UART_RxCpltCallback+0x50>)
 8001aae:	f004 ff95 	bl	80069dc <HAL_UART_Receive_IT>
            return;
 8001ab2:	e009      	b.n	8001ac8 <HAL_UART_RxCpltCallback+0x3c>
        }
        
        // Process received byte (no debug in interrupt!)
        RS485_ProcessReceivedByte(rxBuffer[0]);
 8001ab4:	4b08      	ldr	r3, [pc, #32]	@ (8001ad8 <HAL_UART_RxCpltCallback+0x4c>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f000 f811 	bl	8001ae0 <RS485_ProcessReceivedByte>
        HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001abe:	2201      	movs	r2, #1
 8001ac0:	4905      	ldr	r1, [pc, #20]	@ (8001ad8 <HAL_UART_RxCpltCallback+0x4c>)
 8001ac2:	4806      	ldr	r0, [pc, #24]	@ (8001adc <HAL_UART_RxCpltCallback+0x50>)
 8001ac4:	f004 ff8a 	bl	80069dc <HAL_UART_Receive_IT>
    }
}
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40004400 	.word	0x40004400
 8001ad4:	240007bc 	.word	0x240007bc
 8001ad8:	240005a4 	.word	0x240005a4
 8001adc:	240004c8 	.word	0x240004c8

08001ae0 <RS485_ProcessReceivedByte>:
 * @brief  Process received byte
 * @param  byte: Received byte
 * @retval None
 */
static void RS485_ProcessReceivedByte(uint8_t byte)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
    static uint16_t packetIndex = 0;
    static uint8_t expectedLength = 0;
    static uint32_t lastByteTime = 0;
    
    /* Reset parser if no byte received for >500ms (inter-packet timeout) */
    uint32_t now = HAL_GetTick();
 8001aea:	f000 fbc7 	bl	800227c <HAL_GetTick>
 8001aee:	60f8      	str	r0, [r7, #12]
    if (now - lastByteTime > 500 && packetIndex > 0) {
 8001af0:	4b30      	ldr	r3, [pc, #192]	@ (8001bb4 <RS485_ProcessReceivedByte+0xd4>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	68fa      	ldr	r2, [r7, #12]
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001afc:	d909      	bls.n	8001b12 <RS485_ProcessReceivedByte+0x32>
 8001afe:	4b2e      	ldr	r3, [pc, #184]	@ (8001bb8 <RS485_ProcessReceivedByte+0xd8>)
 8001b00:	881b      	ldrh	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d005      	beq.n	8001b12 <RS485_ProcessReceivedByte+0x32>
        // Timeout - reset parser (no debug in interrupt!)
        packetIndex = 0;
 8001b06:	4b2c      	ldr	r3, [pc, #176]	@ (8001bb8 <RS485_ProcessReceivedByte+0xd8>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001b0c:	4b2b      	ldr	r3, [pc, #172]	@ (8001bbc <RS485_ProcessReceivedByte+0xdc>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	701a      	strb	r2, [r3, #0]
    }
    lastByteTime = now;
 8001b12:	4a28      	ldr	r2, [pc, #160]	@ (8001bb4 <RS485_ProcessReceivedByte+0xd4>)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	6013      	str	r3, [r2, #0]
    
    if (packetIndex == 0 && byte != RS485_START_BYTE) {
 8001b18:	4b27      	ldr	r3, [pc, #156]	@ (8001bb8 <RS485_ProcessReceivedByte+0xd8>)
 8001b1a:	881b      	ldrh	r3, [r3, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d102      	bne.n	8001b26 <RS485_ProcessReceivedByte+0x46>
 8001b20:	79fb      	ldrb	r3, [r7, #7]
 8001b22:	2baa      	cmp	r3, #170	@ 0xaa
 8001b24:	d142      	bne.n	8001bac <RS485_ProcessReceivedByte+0xcc>
        // Waiting for START byte (no debug in interrupt!)
        return; // Wait for start byte
    }
    
    packetBuffer[packetIndex++] = byte;
 8001b26:	4b24      	ldr	r3, [pc, #144]	@ (8001bb8 <RS485_ProcessReceivedByte+0xd8>)
 8001b28:	881b      	ldrh	r3, [r3, #0]
 8001b2a:	1c5a      	adds	r2, r3, #1
 8001b2c:	b291      	uxth	r1, r2
 8001b2e:	4a22      	ldr	r2, [pc, #136]	@ (8001bb8 <RS485_ProcessReceivedByte+0xd8>)
 8001b30:	8011      	strh	r1, [r2, #0]
 8001b32:	4619      	mov	r1, r3
 8001b34:	4a22      	ldr	r2, [pc, #136]	@ (8001bc0 <RS485_ProcessReceivedByte+0xe0>)
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	5453      	strb	r3, [r2, r1]
    // Packet byte stored (no debug in interrupt!)
    
    /* Get expected length from packet header */
    if (packetIndex == 5) {
 8001b3a:	4b1f      	ldr	r3, [pc, #124]	@ (8001bb8 <RS485_ProcessReceivedByte+0xd8>)
 8001b3c:	881b      	ldrh	r3, [r3, #0]
 8001b3e:	2b05      	cmp	r3, #5
 8001b40:	d103      	bne.n	8001b4a <RS485_ProcessReceivedByte+0x6a>
        expectedLength = packetBuffer[4]; // Length field
 8001b42:	4b1f      	ldr	r3, [pc, #124]	@ (8001bc0 <RS485_ProcessReceivedByte+0xe0>)
 8001b44:	791a      	ldrb	r2, [r3, #4]
 8001b46:	4b1d      	ldr	r3, [pc, #116]	@ (8001bbc <RS485_ProcessReceivedByte+0xdc>)
 8001b48:	701a      	strb	r2, [r3, #0]
    }
    
    /* Check if we have complete packet */
    if (packetIndex >= 8 && packetIndex >= (5 + expectedLength + 3)) {
 8001b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb8 <RS485_ProcessReceivedByte+0xd8>)
 8001b4c:	881b      	ldrh	r3, [r3, #0]
 8001b4e:	2b07      	cmp	r3, #7
 8001b50:	d91c      	bls.n	8001b8c <RS485_ProcessReceivedByte+0xac>
 8001b52:	4b1a      	ldr	r3, [pc, #104]	@ (8001bbc <RS485_ProcessReceivedByte+0xdc>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	3307      	adds	r3, #7
 8001b58:	4a17      	ldr	r2, [pc, #92]	@ (8001bb8 <RS485_ProcessReceivedByte+0xd8>)
 8001b5a:	8812      	ldrh	r2, [r2, #0]
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	da15      	bge.n	8001b8c <RS485_ProcessReceivedByte+0xac>
        // Packet complete (no debug in interrupt!)
        /* Verify end byte */
        if (packetBuffer[packetIndex - 1] == RS485_END_BYTE) {
 8001b60:	4b15      	ldr	r3, [pc, #84]	@ (8001bb8 <RS485_ProcessReceivedByte+0xd8>)
 8001b62:	881b      	ldrh	r3, [r3, #0]
 8001b64:	3b01      	subs	r3, #1
 8001b66:	4a16      	ldr	r2, [pc, #88]	@ (8001bc0 <RS485_ProcessReceivedByte+0xe0>)
 8001b68:	5cd3      	ldrb	r3, [r2, r3]
 8001b6a:	2b55      	cmp	r3, #85	@ 0x55
 8001b6c:	d103      	bne.n	8001b76 <RS485_ProcessReceivedByte+0x96>
            // Valid packet - process it (no debug in interrupt!)
            RS485_ProcessPacket(packetBuffer);
 8001b6e:	4814      	ldr	r0, [pc, #80]	@ (8001bc0 <RS485_ProcessReceivedByte+0xe0>)
 8001b70:	f7ff fdd4 	bl	800171c <RS485_ProcessPacket>
 8001b74:	e004      	b.n	8001b80 <RS485_ProcessReceivedByte+0xa0>
        } else {
            // Invalid end byte (no debug in interrupt!)
            status.errorCount++;
 8001b76:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <RS485_ProcessReceivedByte+0xe4>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	4a11      	ldr	r2, [pc, #68]	@ (8001bc4 <RS485_ProcessReceivedByte+0xe4>)
 8001b7e:	6093      	str	r3, [r2, #8]
        }
        packetIndex = 0;
 8001b80:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb8 <RS485_ProcessReceivedByte+0xd8>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001b86:	4b0d      	ldr	r3, [pc, #52]	@ (8001bbc <RS485_ProcessReceivedByte+0xdc>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	701a      	strb	r2, [r3, #0]
    }
    
    /* Prevent buffer overflow */
    if (packetIndex >= RS485_MAX_PACKET_SIZE) {
 8001b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb8 <RS485_ProcessReceivedByte+0xd8>)
 8001b8e:	881b      	ldrh	r3, [r3, #0]
 8001b90:	2bff      	cmp	r3, #255	@ 0xff
 8001b92:	d90c      	bls.n	8001bae <RS485_ProcessReceivedByte+0xce>
        packetIndex = 0;
 8001b94:	4b08      	ldr	r3, [pc, #32]	@ (8001bb8 <RS485_ProcessReceivedByte+0xd8>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001b9a:	4b08      	ldr	r3, [pc, #32]	@ (8001bbc <RS485_ProcessReceivedByte+0xdc>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	701a      	strb	r2, [r3, #0]
        // Buffer overflow (no debug in interrupt!)
        status.errorCount++;
 8001ba0:	4b08      	ldr	r3, [pc, #32]	@ (8001bc4 <RS485_ProcessReceivedByte+0xe4>)
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	4a07      	ldr	r2, [pc, #28]	@ (8001bc4 <RS485_ProcessReceivedByte+0xe4>)
 8001ba8:	6093      	str	r3, [r2, #8]
 8001baa:	e000      	b.n	8001bae <RS485_ProcessReceivedByte+0xce>
        return; // Wait for start byte
 8001bac:	bf00      	nop
    }
}
 8001bae:	3710      	adds	r7, #16
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	24000bc0 	.word	0x24000bc0
 8001bb8:	24000bc4 	.word	0x24000bc4
 8001bbc:	24000bc6 	.word	0x24000bc6
 8001bc0:	24000bc8 	.word	0x24000bc8
 8001bc4:	240007a8 	.word	0x240007a8

08001bc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bce:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf8 <HAL_MspInit+0x30>)
 8001bd0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001bd4:	4a08      	ldr	r2, [pc, #32]	@ (8001bf8 <HAL_MspInit+0x30>)
 8001bd6:	f043 0302 	orr.w	r3, r3, #2
 8001bda:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001bde:	4b06      	ldr	r3, [pc, #24]	@ (8001bf8 <HAL_MspInit+0x30>)
 8001be0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001be4:	f003 0302 	and.w	r3, r3, #2
 8001be8:	607b      	str	r3, [r7, #4]
 8001bea:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	58024400 	.word	0x58024400

08001bfc <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b0ba      	sub	sp, #232	@ 0xe8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c14:	f107 0310 	add.w	r3, r7, #16
 8001c18:	22c0      	movs	r2, #192	@ 0xc0
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f007 fabb 	bl	8009198 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a27      	ldr	r2, [pc, #156]	@ (8001cc4 <HAL_FDCAN_MspInit+0xc8>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d146      	bne.n	8001cba <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001c2c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c30:	f04f 0300 	mov.w	r3, #0
 8001c34:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c3e:	f107 0310 	add.w	r3, r7, #16
 8001c42:	4618      	mov	r0, r3
 8001c44:	f002 ffc0 	bl	8004bc8 <HAL_RCCEx_PeriphCLKConfig>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8001c4e:	f7ff fa34 	bl	80010ba <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001c52:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc8 <HAL_FDCAN_MspInit+0xcc>)
 8001c54:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001c58:	4a1b      	ldr	r2, [pc, #108]	@ (8001cc8 <HAL_FDCAN_MspInit+0xcc>)
 8001c5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c5e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001c62:	4b19      	ldr	r3, [pc, #100]	@ (8001cc8 <HAL_FDCAN_MspInit+0xcc>)
 8001c64:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c6c:	60fb      	str	r3, [r7, #12]
 8001c6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c70:	4b15      	ldr	r3, [pc, #84]	@ (8001cc8 <HAL_FDCAN_MspInit+0xcc>)
 8001c72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c76:	4a14      	ldr	r2, [pc, #80]	@ (8001cc8 <HAL_FDCAN_MspInit+0xcc>)
 8001c78:	f043 0301 	orr.w	r3, r3, #1
 8001c7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c80:	4b11      	ldr	r3, [pc, #68]	@ (8001cc8 <HAL_FDCAN_MspInit+0xcc>)
 8001c82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001c8e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001c92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c96:	2302      	movs	r3, #2
 8001c98:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001ca8:	2309      	movs	r3, #9
 8001caa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cae:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4805      	ldr	r0, [pc, #20]	@ (8001ccc <HAL_FDCAN_MspInit+0xd0>)
 8001cb6:	f001 fd83 	bl	80037c0 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001cba:	bf00      	nop
 8001cbc:	37e8      	adds	r7, #232	@ 0xe8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	4000a000 	.word	0x4000a000
 8001cc8:	58024400 	.word	0x58024400
 8001ccc:	58020000 	.word	0x58020000

08001cd0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b0bc      	sub	sp, #240	@ 0xf0
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	605a      	str	r2, [r3, #4]
 8001ce2:	609a      	str	r2, [r3, #8]
 8001ce4:	60da      	str	r2, [r3, #12]
 8001ce6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ce8:	f107 0318 	add.w	r3, r7, #24
 8001cec:	22c0      	movs	r2, #192	@ 0xc0
 8001cee:	2100      	movs	r1, #0
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f007 fa51 	bl	8009198 <memset>
  if(huart->Instance==USART1)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a55      	ldr	r2, [pc, #340]	@ (8001e50 <HAL_UART_MspInit+0x180>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d14f      	bne.n	8001da0 <HAL_UART_MspInit+0xd0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d00:	f04f 0201 	mov.w	r2, #1
 8001d04:	f04f 0300 	mov.w	r3, #0
 8001d08:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d12:	f107 0318 	add.w	r3, r7, #24
 8001d16:	4618      	mov	r0, r3
 8001d18:	f002 ff56 	bl	8004bc8 <HAL_RCCEx_PeriphCLKConfig>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001d22:	f7ff f9ca 	bl	80010ba <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d26:	4b4b      	ldr	r3, [pc, #300]	@ (8001e54 <HAL_UART_MspInit+0x184>)
 8001d28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d2c:	4a49      	ldr	r2, [pc, #292]	@ (8001e54 <HAL_UART_MspInit+0x184>)
 8001d2e:	f043 0310 	orr.w	r3, r3, #16
 8001d32:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d36:	4b47      	ldr	r3, [pc, #284]	@ (8001e54 <HAL_UART_MspInit+0x184>)
 8001d38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d3c:	f003 0310 	and.w	r3, r3, #16
 8001d40:	617b      	str	r3, [r7, #20]
 8001d42:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d44:	4b43      	ldr	r3, [pc, #268]	@ (8001e54 <HAL_UART_MspInit+0x184>)
 8001d46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d4a:	4a42      	ldr	r2, [pc, #264]	@ (8001e54 <HAL_UART_MspInit+0x184>)
 8001d4c:	f043 0302 	orr.w	r3, r3, #2
 8001d50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d54:	4b3f      	ldr	r3, [pc, #252]	@ (8001e54 <HAL_UART_MspInit+0x184>)
 8001d56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	613b      	str	r3, [r7, #16]
 8001d60:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001d62:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001d66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	2300      	movs	r3, #0
 8001d78:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001d7c:	2304      	movs	r3, #4
 8001d7e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d82:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d86:	4619      	mov	r1, r3
 8001d88:	4833      	ldr	r0, [pc, #204]	@ (8001e58 <HAL_UART_MspInit+0x188>)
 8001d8a:	f001 fd19 	bl	80037c0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001d8e:	2200      	movs	r2, #0
 8001d90:	2100      	movs	r1, #0
 8001d92:	2025      	movs	r0, #37	@ 0x25
 8001d94:	f000 fb9f 	bl	80024d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d98:	2025      	movs	r0, #37	@ 0x25
 8001d9a:	f000 fbb6 	bl	800250a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d9e:	e052      	b.n	8001e46 <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART2)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a2d      	ldr	r2, [pc, #180]	@ (8001e5c <HAL_UART_MspInit+0x18c>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d14d      	bne.n	8001e46 <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001daa:	f04f 0202 	mov.w	r2, #2
 8001dae:	f04f 0300 	mov.w	r3, #0
 8001db2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001db6:	2300      	movs	r3, #0
 8001db8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dbc:	f107 0318 	add.w	r3, r7, #24
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f002 ff01 	bl	8004bc8 <HAL_RCCEx_PeriphCLKConfig>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <HAL_UART_MspInit+0x100>
      Error_Handler();
 8001dcc:	f7ff f975 	bl	80010ba <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dd0:	4b20      	ldr	r3, [pc, #128]	@ (8001e54 <HAL_UART_MspInit+0x184>)
 8001dd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8001e54 <HAL_UART_MspInit+0x184>)
 8001dd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ddc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001de0:	4b1c      	ldr	r3, [pc, #112]	@ (8001e54 <HAL_UART_MspInit+0x184>)
 8001de2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dee:	4b19      	ldr	r3, [pc, #100]	@ (8001e54 <HAL_UART_MspInit+0x184>)
 8001df0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001df4:	4a17      	ldr	r2, [pc, #92]	@ (8001e54 <HAL_UART_MspInit+0x184>)
 8001df6:	f043 0308 	orr.w	r3, r3, #8
 8001dfa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001dfe:	4b15      	ldr	r3, [pc, #84]	@ (8001e54 <HAL_UART_MspInit+0x184>)
 8001e00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e04:	f003 0308 	and.w	r3, r3, #8
 8001e08:	60bb      	str	r3, [r7, #8]
 8001e0a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS485_TX_OUT_Pin|RS485_RX_OUT_Pin;
 8001e0c:	2360      	movs	r3, #96	@ 0x60
 8001e0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e12:	2302      	movs	r3, #2
 8001e14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e24:	2307      	movs	r3, #7
 8001e26:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e2a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001e2e:	4619      	mov	r1, r3
 8001e30:	480b      	ldr	r0, [pc, #44]	@ (8001e60 <HAL_UART_MspInit+0x190>)
 8001e32:	f001 fcc5 	bl	80037c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001e36:	2200      	movs	r2, #0
 8001e38:	2105      	movs	r1, #5
 8001e3a:	2026      	movs	r0, #38	@ 0x26
 8001e3c:	f000 fb4b 	bl	80024d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e40:	2026      	movs	r0, #38	@ 0x26
 8001e42:	f000 fb62 	bl	800250a <HAL_NVIC_EnableIRQ>
}
 8001e46:	bf00      	nop
 8001e48:	37f0      	adds	r7, #240	@ 0xf0
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	40011000 	.word	0x40011000
 8001e54:	58024400 	.word	0x58024400
 8001e58:	58020400 	.word	0x58020400
 8001e5c:	40004400 	.word	0x40004400
 8001e60:	58020c00 	.word	0x58020c00

08001e64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e68:	bf00      	nop
 8001e6a:	e7fd      	b.n	8001e68 <NMI_Handler+0x4>

08001e6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e70:	bf00      	nop
 8001e72:	e7fd      	b.n	8001e70 <HardFault_Handler+0x4>

08001e74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <MemManage_Handler+0x4>

08001e7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e80:	bf00      	nop
 8001e82:	e7fd      	b.n	8001e80 <BusFault_Handler+0x4>

08001e84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e88:	bf00      	nop
 8001e8a:	e7fd      	b.n	8001e88 <UsageFault_Handler+0x4>

08001e8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e90:	bf00      	nop
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr

08001e9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e9e:	bf00      	nop
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eac:	bf00      	nop
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr

08001eb6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eba:	f000 f9cb 	bl	8002254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
	...

08001ec4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ec8:	4802      	ldr	r0, [pc, #8]	@ (8001ed4 <USART1_IRQHandler+0x10>)
 8001eca:	f004 fdd3 	bl	8006a74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	24000434 	.word	0x24000434

08001ed8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001edc:	4802      	ldr	r0, [pc, #8]	@ (8001ee8 <USART2_IRQHandler+0x10>)
 8001ede:	f004 fdc9 	bl	8006a74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	240004c8 	.word	0x240004c8

08001eec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ef4:	4a14      	ldr	r2, [pc, #80]	@ (8001f48 <_sbrk+0x5c>)
 8001ef6:	4b15      	ldr	r3, [pc, #84]	@ (8001f4c <_sbrk+0x60>)
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f00:	4b13      	ldr	r3, [pc, #76]	@ (8001f50 <_sbrk+0x64>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d102      	bne.n	8001f0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f08:	4b11      	ldr	r3, [pc, #68]	@ (8001f50 <_sbrk+0x64>)
 8001f0a:	4a12      	ldr	r2, [pc, #72]	@ (8001f54 <_sbrk+0x68>)
 8001f0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f0e:	4b10      	ldr	r3, [pc, #64]	@ (8001f50 <_sbrk+0x64>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4413      	add	r3, r2
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d207      	bcs.n	8001f2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f1c:	f007 f944 	bl	80091a8 <__errno>
 8001f20:	4603      	mov	r3, r0
 8001f22:	220c      	movs	r2, #12
 8001f24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f26:	f04f 33ff 	mov.w	r3, #4294967295
 8001f2a:	e009      	b.n	8001f40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f2c:	4b08      	ldr	r3, [pc, #32]	@ (8001f50 <_sbrk+0x64>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f32:	4b07      	ldr	r3, [pc, #28]	@ (8001f50 <_sbrk+0x64>)
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4413      	add	r3, r2
 8001f3a:	4a05      	ldr	r2, [pc, #20]	@ (8001f50 <_sbrk+0x64>)
 8001f3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	24080000 	.word	0x24080000
 8001f4c:	00000400 	.word	0x00000400
 8001f50:	24000cc8 	.word	0x24000cc8
 8001f54:	24000e18 	.word	0x24000e18

08001f58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001f5c:	4b43      	ldr	r3, [pc, #268]	@ (800206c <SystemInit+0x114>)
 8001f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f62:	4a42      	ldr	r2, [pc, #264]	@ (800206c <SystemInit+0x114>)
 8001f64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001f6c:	4b40      	ldr	r3, [pc, #256]	@ (8002070 <SystemInit+0x118>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 030f 	and.w	r3, r3, #15
 8001f74:	2b06      	cmp	r3, #6
 8001f76:	d807      	bhi.n	8001f88 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001f78:	4b3d      	ldr	r3, [pc, #244]	@ (8002070 <SystemInit+0x118>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f023 030f 	bic.w	r3, r3, #15
 8001f80:	4a3b      	ldr	r2, [pc, #236]	@ (8002070 <SystemInit+0x118>)
 8001f82:	f043 0307 	orr.w	r3, r3, #7
 8001f86:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001f88:	4b3a      	ldr	r3, [pc, #232]	@ (8002074 <SystemInit+0x11c>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a39      	ldr	r2, [pc, #228]	@ (8002074 <SystemInit+0x11c>)
 8001f8e:	f043 0301 	orr.w	r3, r3, #1
 8001f92:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001f94:	4b37      	ldr	r3, [pc, #220]	@ (8002074 <SystemInit+0x11c>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001f9a:	4b36      	ldr	r3, [pc, #216]	@ (8002074 <SystemInit+0x11c>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	4935      	ldr	r1, [pc, #212]	@ (8002074 <SystemInit+0x11c>)
 8001fa0:	4b35      	ldr	r3, [pc, #212]	@ (8002078 <SystemInit+0x120>)
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001fa6:	4b32      	ldr	r3, [pc, #200]	@ (8002070 <SystemInit+0x118>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0308 	and.w	r3, r3, #8
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d007      	beq.n	8001fc2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001fb2:	4b2f      	ldr	r3, [pc, #188]	@ (8002070 <SystemInit+0x118>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f023 030f 	bic.w	r3, r3, #15
 8001fba:	4a2d      	ldr	r2, [pc, #180]	@ (8002070 <SystemInit+0x118>)
 8001fbc:	f043 0307 	orr.w	r3, r3, #7
 8001fc0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001fc2:	4b2c      	ldr	r3, [pc, #176]	@ (8002074 <SystemInit+0x11c>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001fc8:	4b2a      	ldr	r3, [pc, #168]	@ (8002074 <SystemInit+0x11c>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001fce:	4b29      	ldr	r3, [pc, #164]	@ (8002074 <SystemInit+0x11c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001fd4:	4b27      	ldr	r3, [pc, #156]	@ (8002074 <SystemInit+0x11c>)
 8001fd6:	4a29      	ldr	r2, [pc, #164]	@ (800207c <SystemInit+0x124>)
 8001fd8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001fda:	4b26      	ldr	r3, [pc, #152]	@ (8002074 <SystemInit+0x11c>)
 8001fdc:	4a28      	ldr	r2, [pc, #160]	@ (8002080 <SystemInit+0x128>)
 8001fde:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001fe0:	4b24      	ldr	r3, [pc, #144]	@ (8002074 <SystemInit+0x11c>)
 8001fe2:	4a28      	ldr	r2, [pc, #160]	@ (8002084 <SystemInit+0x12c>)
 8001fe4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001fe6:	4b23      	ldr	r3, [pc, #140]	@ (8002074 <SystemInit+0x11c>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001fec:	4b21      	ldr	r3, [pc, #132]	@ (8002074 <SystemInit+0x11c>)
 8001fee:	4a25      	ldr	r2, [pc, #148]	@ (8002084 <SystemInit+0x12c>)
 8001ff0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001ff2:	4b20      	ldr	r3, [pc, #128]	@ (8002074 <SystemInit+0x11c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001ff8:	4b1e      	ldr	r3, [pc, #120]	@ (8002074 <SystemInit+0x11c>)
 8001ffa:	4a22      	ldr	r2, [pc, #136]	@ (8002084 <SystemInit+0x12c>)
 8001ffc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001ffe:	4b1d      	ldr	r3, [pc, #116]	@ (8002074 <SystemInit+0x11c>)
 8002000:	2200      	movs	r2, #0
 8002002:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002004:	4b1b      	ldr	r3, [pc, #108]	@ (8002074 <SystemInit+0x11c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a1a      	ldr	r2, [pc, #104]	@ (8002074 <SystemInit+0x11c>)
 800200a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800200e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002010:	4b18      	ldr	r3, [pc, #96]	@ (8002074 <SystemInit+0x11c>)
 8002012:	2200      	movs	r2, #0
 8002014:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002016:	4b1c      	ldr	r3, [pc, #112]	@ (8002088 <SystemInit+0x130>)
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	4b1c      	ldr	r3, [pc, #112]	@ (800208c <SystemInit+0x134>)
 800201c:	4013      	ands	r3, r2
 800201e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002022:	d202      	bcs.n	800202a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002024:	4b1a      	ldr	r3, [pc, #104]	@ (8002090 <SystemInit+0x138>)
 8002026:	2201      	movs	r2, #1
 8002028:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800202a:	4b12      	ldr	r3, [pc, #72]	@ (8002074 <SystemInit+0x11c>)
 800202c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002030:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d113      	bne.n	8002060 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002038:	4b0e      	ldr	r3, [pc, #56]	@ (8002074 <SystemInit+0x11c>)
 800203a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800203e:	4a0d      	ldr	r2, [pc, #52]	@ (8002074 <SystemInit+0x11c>)
 8002040:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002044:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002048:	4b12      	ldr	r3, [pc, #72]	@ (8002094 <SystemInit+0x13c>)
 800204a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800204e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002050:	4b08      	ldr	r3, [pc, #32]	@ (8002074 <SystemInit+0x11c>)
 8002052:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002056:	4a07      	ldr	r2, [pc, #28]	@ (8002074 <SystemInit+0x11c>)
 8002058:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800205c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002060:	bf00      	nop
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	e000ed00 	.word	0xe000ed00
 8002070:	52002000 	.word	0x52002000
 8002074:	58024400 	.word	0x58024400
 8002078:	eaf6ed7f 	.word	0xeaf6ed7f
 800207c:	02020200 	.word	0x02020200
 8002080:	01ff0000 	.word	0x01ff0000
 8002084:	01010280 	.word	0x01010280
 8002088:	5c001000 	.word	0x5c001000
 800208c:	ffff0000 	.word	0xffff0000
 8002090:	51008108 	.word	0x51008108
 8002094:	52004000 	.word	0x52004000

08002098 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800209c:	4b09      	ldr	r3, [pc, #36]	@ (80020c4 <ExitRun0Mode+0x2c>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	4a08      	ldr	r2, [pc, #32]	@ (80020c4 <ExitRun0Mode+0x2c>)
 80020a2:	f043 0302 	orr.w	r3, r3, #2
 80020a6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80020a8:	bf00      	nop
 80020aa:	4b06      	ldr	r3, [pc, #24]	@ (80020c4 <ExitRun0Mode+0x2c>)
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d0f9      	beq.n	80020aa <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80020b6:	bf00      	nop
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	58024800 	.word	0x58024800

080020c8 <Version_GetString>:
 * @param  buffer: Buffer to store version string
 * @param  size: Buffer size
 * @retval None
 */
void Version_GetString(char* buffer, uint32_t size)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08a      	sub	sp, #40	@ 0x28
 80020cc:	af08      	add	r7, sp, #32
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
    snprintf(buffer, size, "%s v%d.%d.%d.%d HW:%s Built: %s %s",
 80020d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002104 <Version_GetString+0x3c>)
 80020d4:	9306      	str	r3, [sp, #24]
 80020d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002108 <Version_GetString+0x40>)
 80020d8:	9305      	str	r3, [sp, #20]
 80020da:	4b0c      	ldr	r3, [pc, #48]	@ (800210c <Version_GetString+0x44>)
 80020dc:	9304      	str	r3, [sp, #16]
 80020de:	2302      	movs	r3, #2
 80020e0:	9303      	str	r3, [sp, #12]
 80020e2:	2300      	movs	r3, #0
 80020e4:	9302      	str	r3, [sp, #8]
 80020e6:	2301      	movs	r3, #1
 80020e8:	9301      	str	r3, [sp, #4]
 80020ea:	2301      	movs	r3, #1
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	4b08      	ldr	r3, [pc, #32]	@ (8002110 <Version_GetString+0x48>)
 80020f0:	4a08      	ldr	r2, [pc, #32]	@ (8002114 <Version_GetString+0x4c>)
 80020f2:	6839      	ldr	r1, [r7, #0]
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f006 ffdd 	bl	80090b4 <sniprintf>
             FW_VERSION_PATCH,
             FW_BUILD_NUMBER,
             HW_VERSION,
             BUILD_DATE,
             BUILD_TIME);
}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	08009cd0 	.word	0x08009cd0
 8002108:	08009cdc 	.word	0x08009cdc
 800210c:	08009ce8 	.word	0x08009ce8
 8002110:	08009c9c 	.word	0x08009c9c
 8002114:	08009cac 	.word	0x08009cac

08002118 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002118:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002154 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800211c:	f7ff ffbc 	bl	8002098 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002120:	f7ff ff1a 	bl	8001f58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002124:	480c      	ldr	r0, [pc, #48]	@ (8002158 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002126:	490d      	ldr	r1, [pc, #52]	@ (800215c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002128:	4a0d      	ldr	r2, [pc, #52]	@ (8002160 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800212a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800212c:	e002      	b.n	8002134 <LoopCopyDataInit>

0800212e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800212e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002130:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002132:	3304      	adds	r3, #4

08002134 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002134:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002136:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002138:	d3f9      	bcc.n	800212e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800213a:	4a0a      	ldr	r2, [pc, #40]	@ (8002164 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800213c:	4c0a      	ldr	r4, [pc, #40]	@ (8002168 <LoopFillZerobss+0x22>)
  movs r3, #0
 800213e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002140:	e001      	b.n	8002146 <LoopFillZerobss>

08002142 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002142:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002144:	3204      	adds	r2, #4

08002146 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002146:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002148:	d3fb      	bcc.n	8002142 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800214a:	f007 f833 	bl	80091b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800214e:	f7fe fc35 	bl	80009bc <main>
  bx  lr
 8002152:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002154:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002158:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800215c:	2400007c 	.word	0x2400007c
  ldr r2, =_sidata
 8002160:	08009f78 	.word	0x08009f78
  ldr r2, =_sbss
 8002164:	2400007c 	.word	0x2400007c
  ldr r4, =_ebss
 8002168:	24000e18 	.word	0x24000e18

0800216c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800216c:	e7fe      	b.n	800216c <ADC3_IRQHandler>
	...

08002170 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002176:	2003      	movs	r0, #3
 8002178:	f000 f9a2 	bl	80024c0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800217c:	f002 fb4e 	bl	800481c <HAL_RCC_GetSysClockFreq>
 8002180:	4602      	mov	r2, r0
 8002182:	4b15      	ldr	r3, [pc, #84]	@ (80021d8 <HAL_Init+0x68>)
 8002184:	699b      	ldr	r3, [r3, #24]
 8002186:	0a1b      	lsrs	r3, r3, #8
 8002188:	f003 030f 	and.w	r3, r3, #15
 800218c:	4913      	ldr	r1, [pc, #76]	@ (80021dc <HAL_Init+0x6c>)
 800218e:	5ccb      	ldrb	r3, [r1, r3]
 8002190:	f003 031f 	and.w	r3, r3, #31
 8002194:	fa22 f303 	lsr.w	r3, r2, r3
 8002198:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800219a:	4b0f      	ldr	r3, [pc, #60]	@ (80021d8 <HAL_Init+0x68>)
 800219c:	699b      	ldr	r3, [r3, #24]
 800219e:	f003 030f 	and.w	r3, r3, #15
 80021a2:	4a0e      	ldr	r2, [pc, #56]	@ (80021dc <HAL_Init+0x6c>)
 80021a4:	5cd3      	ldrb	r3, [r2, r3]
 80021a6:	f003 031f 	and.w	r3, r3, #31
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	fa22 f303 	lsr.w	r3, r2, r3
 80021b0:	4a0b      	ldr	r2, [pc, #44]	@ (80021e0 <HAL_Init+0x70>)
 80021b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80021b4:	4a0b      	ldr	r2, [pc, #44]	@ (80021e4 <HAL_Init+0x74>)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021ba:	200f      	movs	r0, #15
 80021bc:	f000 f814 	bl	80021e8 <HAL_InitTick>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e002      	b.n	80021d0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80021ca:	f7ff fcfd 	bl	8001bc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021ce:	2300      	movs	r3, #0
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3708      	adds	r7, #8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	58024400 	.word	0x58024400
 80021dc:	08009efc 	.word	0x08009efc
 80021e0:	24000020 	.word	0x24000020
 80021e4:	2400001c 	.word	0x2400001c

080021e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80021f0:	4b15      	ldr	r3, [pc, #84]	@ (8002248 <HAL_InitTick+0x60>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d101      	bne.n	80021fc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e021      	b.n	8002240 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80021fc:	4b13      	ldr	r3, [pc, #76]	@ (800224c <HAL_InitTick+0x64>)
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	4b11      	ldr	r3, [pc, #68]	@ (8002248 <HAL_InitTick+0x60>)
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	4619      	mov	r1, r3
 8002206:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800220a:	fbb3 f3f1 	udiv	r3, r3, r1
 800220e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002212:	4618      	mov	r0, r3
 8002214:	f000 f987 	bl	8002526 <HAL_SYSTICK_Config>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e00e      	b.n	8002240 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2b0f      	cmp	r3, #15
 8002226:	d80a      	bhi.n	800223e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002228:	2200      	movs	r2, #0
 800222a:	6879      	ldr	r1, [r7, #4]
 800222c:	f04f 30ff 	mov.w	r0, #4294967295
 8002230:	f000 f951 	bl	80024d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002234:	4a06      	ldr	r2, [pc, #24]	@ (8002250 <HAL_InitTick+0x68>)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800223a:	2300      	movs	r3, #0
 800223c:	e000      	b.n	8002240 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
}
 8002240:	4618      	mov	r0, r3
 8002242:	3708      	adds	r7, #8
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	24000028 	.word	0x24000028
 800224c:	2400001c 	.word	0x2400001c
 8002250:	24000024 	.word	0x24000024

08002254 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002258:	4b06      	ldr	r3, [pc, #24]	@ (8002274 <HAL_IncTick+0x20>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	461a      	mov	r2, r3
 800225e:	4b06      	ldr	r3, [pc, #24]	@ (8002278 <HAL_IncTick+0x24>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4413      	add	r3, r2
 8002264:	4a04      	ldr	r2, [pc, #16]	@ (8002278 <HAL_IncTick+0x24>)
 8002266:	6013      	str	r3, [r2, #0]
}
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	24000028 	.word	0x24000028
 8002278:	24000ccc 	.word	0x24000ccc

0800227c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  return uwTick;
 8002280:	4b03      	ldr	r3, [pc, #12]	@ (8002290 <HAL_GetTick+0x14>)
 8002282:	681b      	ldr	r3, [r3, #0]
}
 8002284:	4618      	mov	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	24000ccc 	.word	0x24000ccc

08002294 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800229c:	f7ff ffee 	bl	800227c <HAL_GetTick>
 80022a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ac:	d005      	beq.n	80022ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022ae:	4b0a      	ldr	r3, [pc, #40]	@ (80022d8 <HAL_Delay+0x44>)
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	461a      	mov	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	4413      	add	r3, r2
 80022b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022ba:	bf00      	nop
 80022bc:	f7ff ffde 	bl	800227c <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d8f7      	bhi.n	80022bc <HAL_Delay+0x28>
  {
  }
}
 80022cc:	bf00      	nop
 80022ce:	bf00      	nop
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	24000028 	.word	0x24000028

080022dc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80022e0:	4b03      	ldr	r3, [pc, #12]	@ (80022f0 <HAL_GetREVID+0x14>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	0c1b      	lsrs	r3, r3, #16
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr
 80022f0:	5c001000 	.word	0x5c001000

080022f4 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80022fe:	4b07      	ldr	r3, [pc, #28]	@ (800231c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002300:	685a      	ldr	r2, [r3, #4]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	43db      	mvns	r3, r3
 8002306:	401a      	ands	r2, r3
 8002308:	4904      	ldr	r1, [pc, #16]	@ (800231c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	4313      	orrs	r3, r2
 800230e:	604b      	str	r3, [r1, #4]
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	58000400 	.word	0x58000400

08002320 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f003 0307 	and.w	r3, r3, #7
 800232e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002330:	4b0b      	ldr	r3, [pc, #44]	@ (8002360 <__NVIC_SetPriorityGrouping+0x40>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002336:	68ba      	ldr	r2, [r7, #8]
 8002338:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800233c:	4013      	ands	r3, r2
 800233e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002348:	4b06      	ldr	r3, [pc, #24]	@ (8002364 <__NVIC_SetPriorityGrouping+0x44>)
 800234a:	4313      	orrs	r3, r2
 800234c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800234e:	4a04      	ldr	r2, [pc, #16]	@ (8002360 <__NVIC_SetPriorityGrouping+0x40>)
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	60d3      	str	r3, [r2, #12]
}
 8002354:	bf00      	nop
 8002356:	3714      	adds	r7, #20
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr
 8002360:	e000ed00 	.word	0xe000ed00
 8002364:	05fa0000 	.word	0x05fa0000

08002368 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800236c:	4b04      	ldr	r3, [pc, #16]	@ (8002380 <__NVIC_GetPriorityGrouping+0x18>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	0a1b      	lsrs	r3, r3, #8
 8002372:	f003 0307 	and.w	r3, r3, #7
}
 8002376:	4618      	mov	r0, r3
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr
 8002380:	e000ed00 	.word	0xe000ed00

08002384 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800238e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002392:	2b00      	cmp	r3, #0
 8002394:	db0b      	blt.n	80023ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002396:	88fb      	ldrh	r3, [r7, #6]
 8002398:	f003 021f 	and.w	r2, r3, #31
 800239c:	4907      	ldr	r1, [pc, #28]	@ (80023bc <__NVIC_EnableIRQ+0x38>)
 800239e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023a2:	095b      	lsrs	r3, r3, #5
 80023a4:	2001      	movs	r0, #1
 80023a6:	fa00 f202 	lsl.w	r2, r0, r2
 80023aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023ae:	bf00      	nop
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	e000e100 	.word	0xe000e100

080023c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	6039      	str	r1, [r7, #0]
 80023ca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80023cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	db0a      	blt.n	80023ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	b2da      	uxtb	r2, r3
 80023d8:	490c      	ldr	r1, [pc, #48]	@ (800240c <__NVIC_SetPriority+0x4c>)
 80023da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023de:	0112      	lsls	r2, r2, #4
 80023e0:	b2d2      	uxtb	r2, r2
 80023e2:	440b      	add	r3, r1
 80023e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023e8:	e00a      	b.n	8002400 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	4908      	ldr	r1, [pc, #32]	@ (8002410 <__NVIC_SetPriority+0x50>)
 80023f0:	88fb      	ldrh	r3, [r7, #6]
 80023f2:	f003 030f 	and.w	r3, r3, #15
 80023f6:	3b04      	subs	r3, #4
 80023f8:	0112      	lsls	r2, r2, #4
 80023fa:	b2d2      	uxtb	r2, r2
 80023fc:	440b      	add	r3, r1
 80023fe:	761a      	strb	r2, [r3, #24]
}
 8002400:	bf00      	nop
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr
 800240c:	e000e100 	.word	0xe000e100
 8002410:	e000ed00 	.word	0xe000ed00

08002414 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002414:	b480      	push	{r7}
 8002416:	b089      	sub	sp, #36	@ 0x24
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	f003 0307 	and.w	r3, r3, #7
 8002426:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	f1c3 0307 	rsb	r3, r3, #7
 800242e:	2b04      	cmp	r3, #4
 8002430:	bf28      	it	cs
 8002432:	2304      	movcs	r3, #4
 8002434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	3304      	adds	r3, #4
 800243a:	2b06      	cmp	r3, #6
 800243c:	d902      	bls.n	8002444 <NVIC_EncodePriority+0x30>
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	3b03      	subs	r3, #3
 8002442:	e000      	b.n	8002446 <NVIC_EncodePriority+0x32>
 8002444:	2300      	movs	r3, #0
 8002446:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002448:	f04f 32ff 	mov.w	r2, #4294967295
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	43da      	mvns	r2, r3
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	401a      	ands	r2, r3
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800245c:	f04f 31ff 	mov.w	r1, #4294967295
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	fa01 f303 	lsl.w	r3, r1, r3
 8002466:	43d9      	mvns	r1, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800246c:	4313      	orrs	r3, r2
         );
}
 800246e:	4618      	mov	r0, r3
 8002470:	3724      	adds	r7, #36	@ 0x24
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
	...

0800247c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	3b01      	subs	r3, #1
 8002488:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800248c:	d301      	bcc.n	8002492 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800248e:	2301      	movs	r3, #1
 8002490:	e00f      	b.n	80024b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002492:	4a0a      	ldr	r2, [pc, #40]	@ (80024bc <SysTick_Config+0x40>)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	3b01      	subs	r3, #1
 8002498:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800249a:	210f      	movs	r1, #15
 800249c:	f04f 30ff 	mov.w	r0, #4294967295
 80024a0:	f7ff ff8e 	bl	80023c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024a4:	4b05      	ldr	r3, [pc, #20]	@ (80024bc <SysTick_Config+0x40>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024aa:	4b04      	ldr	r3, [pc, #16]	@ (80024bc <SysTick_Config+0x40>)
 80024ac:	2207      	movs	r2, #7
 80024ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	e000e010 	.word	0xe000e010

080024c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f7ff ff29 	bl	8002320 <__NVIC_SetPriorityGrouping>
}
 80024ce:	bf00      	nop
 80024d0:	3708      	adds	r7, #8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	b086      	sub	sp, #24
 80024da:	af00      	add	r7, sp, #0
 80024dc:	4603      	mov	r3, r0
 80024de:	60b9      	str	r1, [r7, #8]
 80024e0:	607a      	str	r2, [r7, #4]
 80024e2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80024e4:	f7ff ff40 	bl	8002368 <__NVIC_GetPriorityGrouping>
 80024e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	68b9      	ldr	r1, [r7, #8]
 80024ee:	6978      	ldr	r0, [r7, #20]
 80024f0:	f7ff ff90 	bl	8002414 <NVIC_EncodePriority>
 80024f4:	4602      	mov	r2, r0
 80024f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80024fa:	4611      	mov	r1, r2
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff ff5f 	bl	80023c0 <__NVIC_SetPriority>
}
 8002502:	bf00      	nop
 8002504:	3718      	adds	r7, #24
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b082      	sub	sp, #8
 800250e:	af00      	add	r7, sp, #0
 8002510:	4603      	mov	r3, r0
 8002512:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002514:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff ff33 	bl	8002384 <__NVIC_EnableIRQ>
}
 800251e:	bf00      	nop
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}

08002526 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b082      	sub	sp, #8
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f7ff ffa4 	bl	800247c <SysTick_Config>
 8002534:	4603      	mov	r3, r0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
	...

08002540 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002544:	f3bf 8f5f 	dmb	sy
}
 8002548:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800254a:	4b07      	ldr	r3, [pc, #28]	@ (8002568 <HAL_MPU_Disable+0x28>)
 800254c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254e:	4a06      	ldr	r2, [pc, #24]	@ (8002568 <HAL_MPU_Disable+0x28>)
 8002550:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002554:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002556:	4b05      	ldr	r3, [pc, #20]	@ (800256c <HAL_MPU_Disable+0x2c>)
 8002558:	2200      	movs	r2, #0
 800255a:	605a      	str	r2, [r3, #4]
}
 800255c:	bf00      	nop
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	e000ed00 	.word	0xe000ed00
 800256c:	e000ed90 	.word	0xe000ed90

08002570 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002578:	4a0b      	ldr	r2, [pc, #44]	@ (80025a8 <HAL_MPU_Enable+0x38>)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002582:	4b0a      	ldr	r3, [pc, #40]	@ (80025ac <HAL_MPU_Enable+0x3c>)
 8002584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002586:	4a09      	ldr	r2, [pc, #36]	@ (80025ac <HAL_MPU_Enable+0x3c>)
 8002588:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800258c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800258e:	f3bf 8f4f 	dsb	sy
}
 8002592:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002594:	f3bf 8f6f 	isb	sy
}
 8002598:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800259a:	bf00      	nop
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	e000ed90 	.word	0xe000ed90
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	785a      	ldrb	r2, [r3, #1]
 80025bc:	4b1b      	ldr	r3, [pc, #108]	@ (800262c <HAL_MPU_ConfigRegion+0x7c>)
 80025be:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80025c0:	4b1a      	ldr	r3, [pc, #104]	@ (800262c <HAL_MPU_ConfigRegion+0x7c>)
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	4a19      	ldr	r2, [pc, #100]	@ (800262c <HAL_MPU_ConfigRegion+0x7c>)
 80025c6:	f023 0301 	bic.w	r3, r3, #1
 80025ca:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80025cc:	4a17      	ldr	r2, [pc, #92]	@ (800262c <HAL_MPU_ConfigRegion+0x7c>)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	7b1b      	ldrb	r3, [r3, #12]
 80025d8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	7adb      	ldrb	r3, [r3, #11]
 80025de:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80025e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	7a9b      	ldrb	r3, [r3, #10]
 80025e6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80025e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	7b5b      	ldrb	r3, [r3, #13]
 80025ee:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80025f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	7b9b      	ldrb	r3, [r3, #14]
 80025f6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80025f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	7bdb      	ldrb	r3, [r3, #15]
 80025fe:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002600:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	7a5b      	ldrb	r3, [r3, #9]
 8002606:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002608:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	7a1b      	ldrb	r3, [r3, #8]
 800260e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002610:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	7812      	ldrb	r2, [r2, #0]
 8002616:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002618:	4a04      	ldr	r2, [pc, #16]	@ (800262c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800261a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800261c:	6113      	str	r3, [r2, #16]
}
 800261e:	bf00      	nop
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	e000ed90 	.word	0xe000ed90

08002630 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002638:	f7ff fe20 	bl	800227c <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d101      	bne.n	8002648 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e2dc      	b.n	8002c02 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800264e:	b2db      	uxtb	r3, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d008      	beq.n	8002666 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2280      	movs	r2, #128	@ 0x80
 8002658:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e2cd      	b.n	8002c02 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a76      	ldr	r2, [pc, #472]	@ (8002844 <HAL_DMA_Abort+0x214>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d04a      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a74      	ldr	r2, [pc, #464]	@ (8002848 <HAL_DMA_Abort+0x218>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d045      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a73      	ldr	r2, [pc, #460]	@ (800284c <HAL_DMA_Abort+0x21c>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d040      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a71      	ldr	r2, [pc, #452]	@ (8002850 <HAL_DMA_Abort+0x220>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d03b      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a70      	ldr	r2, [pc, #448]	@ (8002854 <HAL_DMA_Abort+0x224>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d036      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a6e      	ldr	r2, [pc, #440]	@ (8002858 <HAL_DMA_Abort+0x228>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d031      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a6d      	ldr	r2, [pc, #436]	@ (800285c <HAL_DMA_Abort+0x22c>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d02c      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a6b      	ldr	r2, [pc, #428]	@ (8002860 <HAL_DMA_Abort+0x230>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d027      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a6a      	ldr	r2, [pc, #424]	@ (8002864 <HAL_DMA_Abort+0x234>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d022      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a68      	ldr	r2, [pc, #416]	@ (8002868 <HAL_DMA_Abort+0x238>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d01d      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a67      	ldr	r2, [pc, #412]	@ (800286c <HAL_DMA_Abort+0x23c>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d018      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a65      	ldr	r2, [pc, #404]	@ (8002870 <HAL_DMA_Abort+0x240>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d013      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a64      	ldr	r2, [pc, #400]	@ (8002874 <HAL_DMA_Abort+0x244>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d00e      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a62      	ldr	r2, [pc, #392]	@ (8002878 <HAL_DMA_Abort+0x248>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d009      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a61      	ldr	r2, [pc, #388]	@ (800287c <HAL_DMA_Abort+0x24c>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d004      	beq.n	8002706 <HAL_DMA_Abort+0xd6>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a5f      	ldr	r2, [pc, #380]	@ (8002880 <HAL_DMA_Abort+0x250>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d101      	bne.n	800270a <HAL_DMA_Abort+0xda>
 8002706:	2301      	movs	r3, #1
 8002708:	e000      	b.n	800270c <HAL_DMA_Abort+0xdc>
 800270a:	2300      	movs	r3, #0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d013      	beq.n	8002738 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 021e 	bic.w	r2, r2, #30
 800271e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	695a      	ldr	r2, [r3, #20]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800272e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	617b      	str	r3, [r7, #20]
 8002736:	e00a      	b.n	800274e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f022 020e 	bic.w	r2, r2, #14
 8002746:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a3c      	ldr	r2, [pc, #240]	@ (8002844 <HAL_DMA_Abort+0x214>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d072      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a3a      	ldr	r2, [pc, #232]	@ (8002848 <HAL_DMA_Abort+0x218>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d06d      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a39      	ldr	r2, [pc, #228]	@ (800284c <HAL_DMA_Abort+0x21c>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d068      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a37      	ldr	r2, [pc, #220]	@ (8002850 <HAL_DMA_Abort+0x220>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d063      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a36      	ldr	r2, [pc, #216]	@ (8002854 <HAL_DMA_Abort+0x224>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d05e      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a34      	ldr	r2, [pc, #208]	@ (8002858 <HAL_DMA_Abort+0x228>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d059      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a33      	ldr	r2, [pc, #204]	@ (800285c <HAL_DMA_Abort+0x22c>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d054      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a31      	ldr	r2, [pc, #196]	@ (8002860 <HAL_DMA_Abort+0x230>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d04f      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a30      	ldr	r2, [pc, #192]	@ (8002864 <HAL_DMA_Abort+0x234>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d04a      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a2e      	ldr	r2, [pc, #184]	@ (8002868 <HAL_DMA_Abort+0x238>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d045      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a2d      	ldr	r2, [pc, #180]	@ (800286c <HAL_DMA_Abort+0x23c>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d040      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002870 <HAL_DMA_Abort+0x240>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d03b      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a2a      	ldr	r2, [pc, #168]	@ (8002874 <HAL_DMA_Abort+0x244>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d036      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a28      	ldr	r2, [pc, #160]	@ (8002878 <HAL_DMA_Abort+0x248>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d031      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a27      	ldr	r2, [pc, #156]	@ (800287c <HAL_DMA_Abort+0x24c>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d02c      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a25      	ldr	r2, [pc, #148]	@ (8002880 <HAL_DMA_Abort+0x250>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d027      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a24      	ldr	r2, [pc, #144]	@ (8002884 <HAL_DMA_Abort+0x254>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d022      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a22      	ldr	r2, [pc, #136]	@ (8002888 <HAL_DMA_Abort+0x258>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d01d      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a21      	ldr	r2, [pc, #132]	@ (800288c <HAL_DMA_Abort+0x25c>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d018      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a1f      	ldr	r2, [pc, #124]	@ (8002890 <HAL_DMA_Abort+0x260>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d013      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a1e      	ldr	r2, [pc, #120]	@ (8002894 <HAL_DMA_Abort+0x264>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d00e      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a1c      	ldr	r2, [pc, #112]	@ (8002898 <HAL_DMA_Abort+0x268>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d009      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a1b      	ldr	r2, [pc, #108]	@ (800289c <HAL_DMA_Abort+0x26c>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d004      	beq.n	800283e <HAL_DMA_Abort+0x20e>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a19      	ldr	r2, [pc, #100]	@ (80028a0 <HAL_DMA_Abort+0x270>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d132      	bne.n	80028a4 <HAL_DMA_Abort+0x274>
 800283e:	2301      	movs	r3, #1
 8002840:	e031      	b.n	80028a6 <HAL_DMA_Abort+0x276>
 8002842:	bf00      	nop
 8002844:	40020010 	.word	0x40020010
 8002848:	40020028 	.word	0x40020028
 800284c:	40020040 	.word	0x40020040
 8002850:	40020058 	.word	0x40020058
 8002854:	40020070 	.word	0x40020070
 8002858:	40020088 	.word	0x40020088
 800285c:	400200a0 	.word	0x400200a0
 8002860:	400200b8 	.word	0x400200b8
 8002864:	40020410 	.word	0x40020410
 8002868:	40020428 	.word	0x40020428
 800286c:	40020440 	.word	0x40020440
 8002870:	40020458 	.word	0x40020458
 8002874:	40020470 	.word	0x40020470
 8002878:	40020488 	.word	0x40020488
 800287c:	400204a0 	.word	0x400204a0
 8002880:	400204b8 	.word	0x400204b8
 8002884:	58025408 	.word	0x58025408
 8002888:	5802541c 	.word	0x5802541c
 800288c:	58025430 	.word	0x58025430
 8002890:	58025444 	.word	0x58025444
 8002894:	58025458 	.word	0x58025458
 8002898:	5802546c 	.word	0x5802546c
 800289c:	58025480 	.word	0x58025480
 80028a0:	58025494 	.word	0x58025494
 80028a4:	2300      	movs	r3, #0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d007      	beq.n	80028ba <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a6d      	ldr	r2, [pc, #436]	@ (8002a74 <HAL_DMA_Abort+0x444>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d04a      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a6b      	ldr	r2, [pc, #428]	@ (8002a78 <HAL_DMA_Abort+0x448>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d045      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a6a      	ldr	r2, [pc, #424]	@ (8002a7c <HAL_DMA_Abort+0x44c>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d040      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a68      	ldr	r2, [pc, #416]	@ (8002a80 <HAL_DMA_Abort+0x450>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d03b      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a67      	ldr	r2, [pc, #412]	@ (8002a84 <HAL_DMA_Abort+0x454>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d036      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a65      	ldr	r2, [pc, #404]	@ (8002a88 <HAL_DMA_Abort+0x458>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d031      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a64      	ldr	r2, [pc, #400]	@ (8002a8c <HAL_DMA_Abort+0x45c>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d02c      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a62      	ldr	r2, [pc, #392]	@ (8002a90 <HAL_DMA_Abort+0x460>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d027      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a61      	ldr	r2, [pc, #388]	@ (8002a94 <HAL_DMA_Abort+0x464>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d022      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a5f      	ldr	r2, [pc, #380]	@ (8002a98 <HAL_DMA_Abort+0x468>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d01d      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a5e      	ldr	r2, [pc, #376]	@ (8002a9c <HAL_DMA_Abort+0x46c>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d018      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a5c      	ldr	r2, [pc, #368]	@ (8002aa0 <HAL_DMA_Abort+0x470>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d013      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a5b      	ldr	r2, [pc, #364]	@ (8002aa4 <HAL_DMA_Abort+0x474>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d00e      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a59      	ldr	r2, [pc, #356]	@ (8002aa8 <HAL_DMA_Abort+0x478>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d009      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a58      	ldr	r2, [pc, #352]	@ (8002aac <HAL_DMA_Abort+0x47c>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d004      	beq.n	800295a <HAL_DMA_Abort+0x32a>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a56      	ldr	r2, [pc, #344]	@ (8002ab0 <HAL_DMA_Abort+0x480>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d108      	bne.n	800296c <HAL_DMA_Abort+0x33c>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 0201 	bic.w	r2, r2, #1
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	e007      	b.n	800297c <HAL_DMA_Abort+0x34c>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0201 	bic.w	r2, r2, #1
 800297a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800297c:	e013      	b.n	80029a6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800297e:	f7ff fc7d 	bl	800227c <HAL_GetTick>
 8002982:	4602      	mov	r2, r0
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	2b05      	cmp	r3, #5
 800298a:	d90c      	bls.n	80029a6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2220      	movs	r2, #32
 8002990:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2203      	movs	r2, #3
 8002996:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e12d      	b.n	8002c02 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1e5      	bne.n	800297e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a2f      	ldr	r2, [pc, #188]	@ (8002a74 <HAL_DMA_Abort+0x444>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d04a      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a2d      	ldr	r2, [pc, #180]	@ (8002a78 <HAL_DMA_Abort+0x448>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d045      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a2c      	ldr	r2, [pc, #176]	@ (8002a7c <HAL_DMA_Abort+0x44c>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d040      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a2a      	ldr	r2, [pc, #168]	@ (8002a80 <HAL_DMA_Abort+0x450>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d03b      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a29      	ldr	r2, [pc, #164]	@ (8002a84 <HAL_DMA_Abort+0x454>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d036      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a27      	ldr	r2, [pc, #156]	@ (8002a88 <HAL_DMA_Abort+0x458>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d031      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a26      	ldr	r2, [pc, #152]	@ (8002a8c <HAL_DMA_Abort+0x45c>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d02c      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a24      	ldr	r2, [pc, #144]	@ (8002a90 <HAL_DMA_Abort+0x460>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d027      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a23      	ldr	r2, [pc, #140]	@ (8002a94 <HAL_DMA_Abort+0x464>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d022      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a21      	ldr	r2, [pc, #132]	@ (8002a98 <HAL_DMA_Abort+0x468>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d01d      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a20      	ldr	r2, [pc, #128]	@ (8002a9c <HAL_DMA_Abort+0x46c>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d018      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a1e      	ldr	r2, [pc, #120]	@ (8002aa0 <HAL_DMA_Abort+0x470>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d013      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a1d      	ldr	r2, [pc, #116]	@ (8002aa4 <HAL_DMA_Abort+0x474>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d00e      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a1b      	ldr	r2, [pc, #108]	@ (8002aa8 <HAL_DMA_Abort+0x478>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d009      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a1a      	ldr	r2, [pc, #104]	@ (8002aac <HAL_DMA_Abort+0x47c>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d004      	beq.n	8002a52 <HAL_DMA_Abort+0x422>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a18      	ldr	r2, [pc, #96]	@ (8002ab0 <HAL_DMA_Abort+0x480>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d101      	bne.n	8002a56 <HAL_DMA_Abort+0x426>
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <HAL_DMA_Abort+0x428>
 8002a56:	2300      	movs	r3, #0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d02b      	beq.n	8002ab4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a60:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a66:	f003 031f 	and.w	r3, r3, #31
 8002a6a:	223f      	movs	r2, #63	@ 0x3f
 8002a6c:	409a      	lsls	r2, r3
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	609a      	str	r2, [r3, #8]
 8002a72:	e02a      	b.n	8002aca <HAL_DMA_Abort+0x49a>
 8002a74:	40020010 	.word	0x40020010
 8002a78:	40020028 	.word	0x40020028
 8002a7c:	40020040 	.word	0x40020040
 8002a80:	40020058 	.word	0x40020058
 8002a84:	40020070 	.word	0x40020070
 8002a88:	40020088 	.word	0x40020088
 8002a8c:	400200a0 	.word	0x400200a0
 8002a90:	400200b8 	.word	0x400200b8
 8002a94:	40020410 	.word	0x40020410
 8002a98:	40020428 	.word	0x40020428
 8002a9c:	40020440 	.word	0x40020440
 8002aa0:	40020458 	.word	0x40020458
 8002aa4:	40020470 	.word	0x40020470
 8002aa8:	40020488 	.word	0x40020488
 8002aac:	400204a0 	.word	0x400204a0
 8002ab0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002abe:	f003 031f 	and.w	r3, r3, #31
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	409a      	lsls	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a4f      	ldr	r2, [pc, #316]	@ (8002c0c <HAL_DMA_Abort+0x5dc>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d072      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a4d      	ldr	r2, [pc, #308]	@ (8002c10 <HAL_DMA_Abort+0x5e0>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d06d      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a4c      	ldr	r2, [pc, #304]	@ (8002c14 <HAL_DMA_Abort+0x5e4>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d068      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a4a      	ldr	r2, [pc, #296]	@ (8002c18 <HAL_DMA_Abort+0x5e8>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d063      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a49      	ldr	r2, [pc, #292]	@ (8002c1c <HAL_DMA_Abort+0x5ec>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d05e      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a47      	ldr	r2, [pc, #284]	@ (8002c20 <HAL_DMA_Abort+0x5f0>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d059      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a46      	ldr	r2, [pc, #280]	@ (8002c24 <HAL_DMA_Abort+0x5f4>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d054      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a44      	ldr	r2, [pc, #272]	@ (8002c28 <HAL_DMA_Abort+0x5f8>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d04f      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a43      	ldr	r2, [pc, #268]	@ (8002c2c <HAL_DMA_Abort+0x5fc>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d04a      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a41      	ldr	r2, [pc, #260]	@ (8002c30 <HAL_DMA_Abort+0x600>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d045      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a40      	ldr	r2, [pc, #256]	@ (8002c34 <HAL_DMA_Abort+0x604>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d040      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a3e      	ldr	r2, [pc, #248]	@ (8002c38 <HAL_DMA_Abort+0x608>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d03b      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a3d      	ldr	r2, [pc, #244]	@ (8002c3c <HAL_DMA_Abort+0x60c>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d036      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a3b      	ldr	r2, [pc, #236]	@ (8002c40 <HAL_DMA_Abort+0x610>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d031      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a3a      	ldr	r2, [pc, #232]	@ (8002c44 <HAL_DMA_Abort+0x614>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d02c      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a38      	ldr	r2, [pc, #224]	@ (8002c48 <HAL_DMA_Abort+0x618>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d027      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a37      	ldr	r2, [pc, #220]	@ (8002c4c <HAL_DMA_Abort+0x61c>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d022      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a35      	ldr	r2, [pc, #212]	@ (8002c50 <HAL_DMA_Abort+0x620>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d01d      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a34      	ldr	r2, [pc, #208]	@ (8002c54 <HAL_DMA_Abort+0x624>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d018      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a32      	ldr	r2, [pc, #200]	@ (8002c58 <HAL_DMA_Abort+0x628>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d013      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a31      	ldr	r2, [pc, #196]	@ (8002c5c <HAL_DMA_Abort+0x62c>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d00e      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a2f      	ldr	r2, [pc, #188]	@ (8002c60 <HAL_DMA_Abort+0x630>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d009      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a2e      	ldr	r2, [pc, #184]	@ (8002c64 <HAL_DMA_Abort+0x634>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d004      	beq.n	8002bba <HAL_DMA_Abort+0x58a>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a2c      	ldr	r2, [pc, #176]	@ (8002c68 <HAL_DMA_Abort+0x638>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d101      	bne.n	8002bbe <HAL_DMA_Abort+0x58e>
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e000      	b.n	8002bc0 <HAL_DMA_Abort+0x590>
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d015      	beq.n	8002bf0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002bcc:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00c      	beq.n	8002bf0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002be0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002be4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002bee:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3718      	adds	r7, #24
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	40020010 	.word	0x40020010
 8002c10:	40020028 	.word	0x40020028
 8002c14:	40020040 	.word	0x40020040
 8002c18:	40020058 	.word	0x40020058
 8002c1c:	40020070 	.word	0x40020070
 8002c20:	40020088 	.word	0x40020088
 8002c24:	400200a0 	.word	0x400200a0
 8002c28:	400200b8 	.word	0x400200b8
 8002c2c:	40020410 	.word	0x40020410
 8002c30:	40020428 	.word	0x40020428
 8002c34:	40020440 	.word	0x40020440
 8002c38:	40020458 	.word	0x40020458
 8002c3c:	40020470 	.word	0x40020470
 8002c40:	40020488 	.word	0x40020488
 8002c44:	400204a0 	.word	0x400204a0
 8002c48:	400204b8 	.word	0x400204b8
 8002c4c:	58025408 	.word	0x58025408
 8002c50:	5802541c 	.word	0x5802541c
 8002c54:	58025430 	.word	0x58025430
 8002c58:	58025444 	.word	0x58025444
 8002c5c:	58025458 	.word	0x58025458
 8002c60:	5802546c 	.word	0x5802546c
 8002c64:	58025480 	.word	0x58025480
 8002c68:	58025494 	.word	0x58025494

08002c6c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d101      	bne.n	8002c7e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e237      	b.n	80030ee <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d004      	beq.n	8002c94 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2280      	movs	r2, #128	@ 0x80
 8002c8e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e22c      	b.n	80030ee <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a5c      	ldr	r2, [pc, #368]	@ (8002e0c <HAL_DMA_Abort_IT+0x1a0>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d04a      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a5b      	ldr	r2, [pc, #364]	@ (8002e10 <HAL_DMA_Abort_IT+0x1a4>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d045      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a59      	ldr	r2, [pc, #356]	@ (8002e14 <HAL_DMA_Abort_IT+0x1a8>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d040      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a58      	ldr	r2, [pc, #352]	@ (8002e18 <HAL_DMA_Abort_IT+0x1ac>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d03b      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a56      	ldr	r2, [pc, #344]	@ (8002e1c <HAL_DMA_Abort_IT+0x1b0>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d036      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a55      	ldr	r2, [pc, #340]	@ (8002e20 <HAL_DMA_Abort_IT+0x1b4>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d031      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a53      	ldr	r2, [pc, #332]	@ (8002e24 <HAL_DMA_Abort_IT+0x1b8>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d02c      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a52      	ldr	r2, [pc, #328]	@ (8002e28 <HAL_DMA_Abort_IT+0x1bc>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d027      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a50      	ldr	r2, [pc, #320]	@ (8002e2c <HAL_DMA_Abort_IT+0x1c0>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d022      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a4f      	ldr	r2, [pc, #316]	@ (8002e30 <HAL_DMA_Abort_IT+0x1c4>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d01d      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a4d      	ldr	r2, [pc, #308]	@ (8002e34 <HAL_DMA_Abort_IT+0x1c8>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d018      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a4c      	ldr	r2, [pc, #304]	@ (8002e38 <HAL_DMA_Abort_IT+0x1cc>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d013      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a4a      	ldr	r2, [pc, #296]	@ (8002e3c <HAL_DMA_Abort_IT+0x1d0>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d00e      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a49      	ldr	r2, [pc, #292]	@ (8002e40 <HAL_DMA_Abort_IT+0x1d4>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d009      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a47      	ldr	r2, [pc, #284]	@ (8002e44 <HAL_DMA_Abort_IT+0x1d8>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d004      	beq.n	8002d34 <HAL_DMA_Abort_IT+0xc8>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a46      	ldr	r2, [pc, #280]	@ (8002e48 <HAL_DMA_Abort_IT+0x1dc>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d101      	bne.n	8002d38 <HAL_DMA_Abort_IT+0xcc>
 8002d34:	2301      	movs	r3, #1
 8002d36:	e000      	b.n	8002d3a <HAL_DMA_Abort_IT+0xce>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f000 8086 	beq.w	8002e4c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2204      	movs	r2, #4
 8002d44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a2f      	ldr	r2, [pc, #188]	@ (8002e0c <HAL_DMA_Abort_IT+0x1a0>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d04a      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a2e      	ldr	r2, [pc, #184]	@ (8002e10 <HAL_DMA_Abort_IT+0x1a4>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d045      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a2c      	ldr	r2, [pc, #176]	@ (8002e14 <HAL_DMA_Abort_IT+0x1a8>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d040      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a2b      	ldr	r2, [pc, #172]	@ (8002e18 <HAL_DMA_Abort_IT+0x1ac>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d03b      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a29      	ldr	r2, [pc, #164]	@ (8002e1c <HAL_DMA_Abort_IT+0x1b0>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d036      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a28      	ldr	r2, [pc, #160]	@ (8002e20 <HAL_DMA_Abort_IT+0x1b4>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d031      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a26      	ldr	r2, [pc, #152]	@ (8002e24 <HAL_DMA_Abort_IT+0x1b8>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d02c      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a25      	ldr	r2, [pc, #148]	@ (8002e28 <HAL_DMA_Abort_IT+0x1bc>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d027      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a23      	ldr	r2, [pc, #140]	@ (8002e2c <HAL_DMA_Abort_IT+0x1c0>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d022      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a22      	ldr	r2, [pc, #136]	@ (8002e30 <HAL_DMA_Abort_IT+0x1c4>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d01d      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a20      	ldr	r2, [pc, #128]	@ (8002e34 <HAL_DMA_Abort_IT+0x1c8>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d018      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a1f      	ldr	r2, [pc, #124]	@ (8002e38 <HAL_DMA_Abort_IT+0x1cc>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d013      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e3c <HAL_DMA_Abort_IT+0x1d0>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d00e      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a1c      	ldr	r2, [pc, #112]	@ (8002e40 <HAL_DMA_Abort_IT+0x1d4>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d009      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a1a      	ldr	r2, [pc, #104]	@ (8002e44 <HAL_DMA_Abort_IT+0x1d8>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d004      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x17c>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a19      	ldr	r2, [pc, #100]	@ (8002e48 <HAL_DMA_Abort_IT+0x1dc>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d108      	bne.n	8002dfa <HAL_DMA_Abort_IT+0x18e>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 0201 	bic.w	r2, r2, #1
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	e178      	b.n	80030ec <HAL_DMA_Abort_IT+0x480>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f022 0201 	bic.w	r2, r2, #1
 8002e08:	601a      	str	r2, [r3, #0]
 8002e0a:	e16f      	b.n	80030ec <HAL_DMA_Abort_IT+0x480>
 8002e0c:	40020010 	.word	0x40020010
 8002e10:	40020028 	.word	0x40020028
 8002e14:	40020040 	.word	0x40020040
 8002e18:	40020058 	.word	0x40020058
 8002e1c:	40020070 	.word	0x40020070
 8002e20:	40020088 	.word	0x40020088
 8002e24:	400200a0 	.word	0x400200a0
 8002e28:	400200b8 	.word	0x400200b8
 8002e2c:	40020410 	.word	0x40020410
 8002e30:	40020428 	.word	0x40020428
 8002e34:	40020440 	.word	0x40020440
 8002e38:	40020458 	.word	0x40020458
 8002e3c:	40020470 	.word	0x40020470
 8002e40:	40020488 	.word	0x40020488
 8002e44:	400204a0 	.word	0x400204a0
 8002e48:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f022 020e 	bic.w	r2, r2, #14
 8002e5a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a6c      	ldr	r2, [pc, #432]	@ (8003014 <HAL_DMA_Abort_IT+0x3a8>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d04a      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a6b      	ldr	r2, [pc, #428]	@ (8003018 <HAL_DMA_Abort_IT+0x3ac>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d045      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a69      	ldr	r2, [pc, #420]	@ (800301c <HAL_DMA_Abort_IT+0x3b0>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d040      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a68      	ldr	r2, [pc, #416]	@ (8003020 <HAL_DMA_Abort_IT+0x3b4>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d03b      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a66      	ldr	r2, [pc, #408]	@ (8003024 <HAL_DMA_Abort_IT+0x3b8>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d036      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a65      	ldr	r2, [pc, #404]	@ (8003028 <HAL_DMA_Abort_IT+0x3bc>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d031      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a63      	ldr	r2, [pc, #396]	@ (800302c <HAL_DMA_Abort_IT+0x3c0>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d02c      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a62      	ldr	r2, [pc, #392]	@ (8003030 <HAL_DMA_Abort_IT+0x3c4>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d027      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a60      	ldr	r2, [pc, #384]	@ (8003034 <HAL_DMA_Abort_IT+0x3c8>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d022      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a5f      	ldr	r2, [pc, #380]	@ (8003038 <HAL_DMA_Abort_IT+0x3cc>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d01d      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a5d      	ldr	r2, [pc, #372]	@ (800303c <HAL_DMA_Abort_IT+0x3d0>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d018      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a5c      	ldr	r2, [pc, #368]	@ (8003040 <HAL_DMA_Abort_IT+0x3d4>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d013      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a5a      	ldr	r2, [pc, #360]	@ (8003044 <HAL_DMA_Abort_IT+0x3d8>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d00e      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a59      	ldr	r2, [pc, #356]	@ (8003048 <HAL_DMA_Abort_IT+0x3dc>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d009      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a57      	ldr	r2, [pc, #348]	@ (800304c <HAL_DMA_Abort_IT+0x3e0>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d004      	beq.n	8002efc <HAL_DMA_Abort_IT+0x290>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a56      	ldr	r2, [pc, #344]	@ (8003050 <HAL_DMA_Abort_IT+0x3e4>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d108      	bne.n	8002f0e <HAL_DMA_Abort_IT+0x2a2>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f022 0201 	bic.w	r2, r2, #1
 8002f0a:	601a      	str	r2, [r3, #0]
 8002f0c:	e007      	b.n	8002f1e <HAL_DMA_Abort_IT+0x2b2>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f022 0201 	bic.w	r2, r2, #1
 8002f1c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a3c      	ldr	r2, [pc, #240]	@ (8003014 <HAL_DMA_Abort_IT+0x3a8>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d072      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a3a      	ldr	r2, [pc, #232]	@ (8003018 <HAL_DMA_Abort_IT+0x3ac>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d06d      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a39      	ldr	r2, [pc, #228]	@ (800301c <HAL_DMA_Abort_IT+0x3b0>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d068      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a37      	ldr	r2, [pc, #220]	@ (8003020 <HAL_DMA_Abort_IT+0x3b4>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d063      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a36      	ldr	r2, [pc, #216]	@ (8003024 <HAL_DMA_Abort_IT+0x3b8>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d05e      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a34      	ldr	r2, [pc, #208]	@ (8003028 <HAL_DMA_Abort_IT+0x3bc>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d059      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a33      	ldr	r2, [pc, #204]	@ (800302c <HAL_DMA_Abort_IT+0x3c0>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d054      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a31      	ldr	r2, [pc, #196]	@ (8003030 <HAL_DMA_Abort_IT+0x3c4>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d04f      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a30      	ldr	r2, [pc, #192]	@ (8003034 <HAL_DMA_Abort_IT+0x3c8>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d04a      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a2e      	ldr	r2, [pc, #184]	@ (8003038 <HAL_DMA_Abort_IT+0x3cc>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d045      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a2d      	ldr	r2, [pc, #180]	@ (800303c <HAL_DMA_Abort_IT+0x3d0>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d040      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a2b      	ldr	r2, [pc, #172]	@ (8003040 <HAL_DMA_Abort_IT+0x3d4>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d03b      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a2a      	ldr	r2, [pc, #168]	@ (8003044 <HAL_DMA_Abort_IT+0x3d8>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d036      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a28      	ldr	r2, [pc, #160]	@ (8003048 <HAL_DMA_Abort_IT+0x3dc>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d031      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a27      	ldr	r2, [pc, #156]	@ (800304c <HAL_DMA_Abort_IT+0x3e0>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d02c      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a25      	ldr	r2, [pc, #148]	@ (8003050 <HAL_DMA_Abort_IT+0x3e4>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d027      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a24      	ldr	r2, [pc, #144]	@ (8003054 <HAL_DMA_Abort_IT+0x3e8>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d022      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a22      	ldr	r2, [pc, #136]	@ (8003058 <HAL_DMA_Abort_IT+0x3ec>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d01d      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a21      	ldr	r2, [pc, #132]	@ (800305c <HAL_DMA_Abort_IT+0x3f0>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d018      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a1f      	ldr	r2, [pc, #124]	@ (8003060 <HAL_DMA_Abort_IT+0x3f4>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d013      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a1e      	ldr	r2, [pc, #120]	@ (8003064 <HAL_DMA_Abort_IT+0x3f8>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d00e      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a1c      	ldr	r2, [pc, #112]	@ (8003068 <HAL_DMA_Abort_IT+0x3fc>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d009      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a1b      	ldr	r2, [pc, #108]	@ (800306c <HAL_DMA_Abort_IT+0x400>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d004      	beq.n	800300e <HAL_DMA_Abort_IT+0x3a2>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a19      	ldr	r2, [pc, #100]	@ (8003070 <HAL_DMA_Abort_IT+0x404>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d132      	bne.n	8003074 <HAL_DMA_Abort_IT+0x408>
 800300e:	2301      	movs	r3, #1
 8003010:	e031      	b.n	8003076 <HAL_DMA_Abort_IT+0x40a>
 8003012:	bf00      	nop
 8003014:	40020010 	.word	0x40020010
 8003018:	40020028 	.word	0x40020028
 800301c:	40020040 	.word	0x40020040
 8003020:	40020058 	.word	0x40020058
 8003024:	40020070 	.word	0x40020070
 8003028:	40020088 	.word	0x40020088
 800302c:	400200a0 	.word	0x400200a0
 8003030:	400200b8 	.word	0x400200b8
 8003034:	40020410 	.word	0x40020410
 8003038:	40020428 	.word	0x40020428
 800303c:	40020440 	.word	0x40020440
 8003040:	40020458 	.word	0x40020458
 8003044:	40020470 	.word	0x40020470
 8003048:	40020488 	.word	0x40020488
 800304c:	400204a0 	.word	0x400204a0
 8003050:	400204b8 	.word	0x400204b8
 8003054:	58025408 	.word	0x58025408
 8003058:	5802541c 	.word	0x5802541c
 800305c:	58025430 	.word	0x58025430
 8003060:	58025444 	.word	0x58025444
 8003064:	58025458 	.word	0x58025458
 8003068:	5802546c 	.word	0x5802546c
 800306c:	58025480 	.word	0x58025480
 8003070:	58025494 	.word	0x58025494
 8003074:	2300      	movs	r3, #0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d028      	beq.n	80030cc <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003084:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003088:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800308e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003094:	f003 031f 	and.w	r3, r3, #31
 8003098:	2201      	movs	r2, #1
 800309a:	409a      	lsls	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80030a8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00c      	beq.n	80030cc <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030c0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80030ca:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d003      	beq.n	80030ec <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80030ec:	2300      	movs	r3, #0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3710      	adds	r7, #16
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop

080030f8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b098      	sub	sp, #96	@ 0x60
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8003100:	4a84      	ldr	r2, [pc, #528]	@ (8003314 <HAL_FDCAN_Init+0x21c>)
 8003102:	f107 030c 	add.w	r3, r7, #12
 8003106:	4611      	mov	r1, r2
 8003108:	224c      	movs	r2, #76	@ 0x4c
 800310a:	4618      	mov	r0, r3
 800310c:	f006 f878 	bl	8009200 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d101      	bne.n	800311a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e1c6      	b.n	80034a8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a7e      	ldr	r2, [pc, #504]	@ (8003318 <HAL_FDCAN_Init+0x220>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d106      	bne.n	8003132 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800312c:	461a      	mov	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d106      	bne.n	800314c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f7fe fd58 	bl	8001bfc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	699a      	ldr	r2, [r3, #24]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f022 0210 	bic.w	r2, r2, #16
 800315a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800315c:	f7ff f88e 	bl	800227c <HAL_GetTick>
 8003160:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003162:	e014      	b.n	800318e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003164:	f7ff f88a 	bl	800227c <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	2b0a      	cmp	r3, #10
 8003170:	d90d      	bls.n	800318e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003178:	f043 0201 	orr.w	r2, r3, #1
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2203      	movs	r2, #3
 8003186:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e18c      	b.n	80034a8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	699b      	ldr	r3, [r3, #24]
 8003194:	f003 0308 	and.w	r3, r3, #8
 8003198:	2b08      	cmp	r3, #8
 800319a:	d0e3      	beq.n	8003164 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	699a      	ldr	r2, [r3, #24]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f042 0201 	orr.w	r2, r2, #1
 80031aa:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031ac:	f7ff f866 	bl	800227c <HAL_GetTick>
 80031b0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80031b2:	e014      	b.n	80031de <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80031b4:	f7ff f862 	bl	800227c <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b0a      	cmp	r3, #10
 80031c0:	d90d      	bls.n	80031de <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031c8:	f043 0201 	orr.w	r2, r3, #1
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2203      	movs	r2, #3
 80031d6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e164      	b.n	80034a8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	f003 0301 	and.w	r3, r3, #1
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d0e3      	beq.n	80031b4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	699a      	ldr	r2, [r3, #24]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f042 0202 	orr.w	r2, r2, #2
 80031fa:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	7c1b      	ldrb	r3, [r3, #16]
 8003200:	2b01      	cmp	r3, #1
 8003202:	d108      	bne.n	8003216 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	699a      	ldr	r2, [r3, #24]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003212:	619a      	str	r2, [r3, #24]
 8003214:	e007      	b.n	8003226 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	699a      	ldr	r2, [r3, #24]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003224:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	7c5b      	ldrb	r3, [r3, #17]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d108      	bne.n	8003240 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	699a      	ldr	r2, [r3, #24]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800323c:	619a      	str	r2, [r3, #24]
 800323e:	e007      	b.n	8003250 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	699a      	ldr	r2, [r3, #24]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800324e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	7c9b      	ldrb	r3, [r3, #18]
 8003254:	2b01      	cmp	r3, #1
 8003256:	d108      	bne.n	800326a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	699a      	ldr	r2, [r3, #24]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003266:	619a      	str	r2, [r3, #24]
 8003268:	e007      	b.n	800327a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	699a      	ldr	r2, [r3, #24]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003278:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	689a      	ldr	r2, [r3, #8]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	430a      	orrs	r2, r1
 800328e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	699a      	ldr	r2, [r3, #24]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800329e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	691a      	ldr	r2, [r3, #16]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f022 0210 	bic.w	r2, r2, #16
 80032ae:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d108      	bne.n	80032ca <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	699a      	ldr	r2, [r3, #24]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f042 0204 	orr.w	r2, r2, #4
 80032c6:	619a      	str	r2, [r3, #24]
 80032c8:	e030      	b.n	800332c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d02c      	beq.n	800332c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	2b02      	cmp	r3, #2
 80032d8:	d020      	beq.n	800331c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	699a      	ldr	r2, [r3, #24]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80032e8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	691a      	ldr	r2, [r3, #16]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f042 0210 	orr.w	r2, r2, #16
 80032f8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	2b03      	cmp	r3, #3
 8003300:	d114      	bne.n	800332c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	699a      	ldr	r2, [r3, #24]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f042 0220 	orr.w	r2, r2, #32
 8003310:	619a      	str	r2, [r3, #24]
 8003312:	e00b      	b.n	800332c <HAL_FDCAN_Init+0x234>
 8003314:	08009cf0 	.word	0x08009cf0
 8003318:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	699a      	ldr	r2, [r3, #24]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f042 0220 	orr.w	r2, r2, #32
 800332a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	3b01      	subs	r3, #1
 8003332:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	69db      	ldr	r3, [r3, #28]
 8003338:	3b01      	subs	r3, #1
 800333a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800333c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003344:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	695b      	ldr	r3, [r3, #20]
 800334c:	3b01      	subs	r3, #1
 800334e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003354:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003356:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003360:	d115      	bne.n	800338e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003366:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800336c:	3b01      	subs	r3, #1
 800336e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003370:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003376:	3b01      	subs	r3, #1
 8003378:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800337a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003382:	3b01      	subs	r3, #1
 8003384:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800338a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800338c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003392:	2b00      	cmp	r3, #0
 8003394:	d00a      	beq.n	80033ac <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033b4:	4413      	add	r3, r2
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d011      	beq.n	80033de <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80033c2:	f023 0107 	bic.w	r1, r3, #7
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	3360      	adds	r3, #96	@ 0x60
 80033ce:	443b      	add	r3, r7
 80033d0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d011      	beq.n	800340a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80033ee:	f023 0107 	bic.w	r1, r3, #7
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	3360      	adds	r3, #96	@ 0x60
 80033fa:	443b      	add	r3, r7
 80033fc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	430a      	orrs	r2, r1
 8003406:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800340e:	2b00      	cmp	r3, #0
 8003410:	d012      	beq.n	8003438 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800341a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	3360      	adds	r3, #96	@ 0x60
 8003426:	443b      	add	r3, r7
 8003428:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800342c:	011a      	lsls	r2, r3, #4
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	430a      	orrs	r2, r1
 8003434:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800343c:	2b00      	cmp	r3, #0
 800343e:	d012      	beq.n	8003466 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003448:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	3360      	adds	r3, #96	@ 0x60
 8003454:	443b      	add	r3, r7
 8003456:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800345a:	021a      	lsls	r2, r3, #8
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	430a      	orrs	r2, r1
 8003462:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a11      	ldr	r2, [pc, #68]	@ (80034b0 <HAL_FDCAN_Init+0x3b8>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d107      	bne.n	8003480 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	689a      	ldr	r2, [r3, #8]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f022 0203 	bic.w	r2, r2, #3
 800347e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f000 f80b 	bl	80034b4 <FDCAN_CalcultateRamBlockAddresses>
 800349e:	4603      	mov	r3, r0
 80034a0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80034a4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3760      	adds	r7, #96	@ 0x60
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	4000a000 	.word	0x4000a000

080034b4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b085      	sub	sp, #20
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034c0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80034ca:	4ba7      	ldr	r3, [pc, #668]	@ (8003768 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80034cc:	4013      	ands	r3, r2
 80034ce:	68ba      	ldr	r2, [r7, #8]
 80034d0:	0091      	lsls	r1, r2, #2
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	6812      	ldr	r2, [r2, #0]
 80034d6:	430b      	orrs	r3, r1
 80034d8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034e4:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ec:	041a      	lsls	r2, r3, #16
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	430a      	orrs	r2, r1
 80034f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034fc:	68ba      	ldr	r2, [r7, #8]
 80034fe:	4413      	add	r3, r2
 8003500:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800350a:	4b97      	ldr	r3, [pc, #604]	@ (8003768 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800350c:	4013      	ands	r3, r2
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	0091      	lsls	r1, r2, #2
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6812      	ldr	r2, [r2, #0]
 8003516:	430b      	orrs	r3, r1
 8003518:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003524:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800352c:	041a      	lsls	r2, r3, #16
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	430a      	orrs	r2, r1
 8003534:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	4413      	add	r3, r2
 8003542:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800354c:	4b86      	ldr	r3, [pc, #536]	@ (8003768 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800354e:	4013      	ands	r3, r2
 8003550:	68ba      	ldr	r2, [r7, #8]
 8003552:	0091      	lsls	r1, r2, #2
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	6812      	ldr	r2, [r2, #0]
 8003558:	430b      	orrs	r3, r1
 800355a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003566:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356e:	041a      	lsls	r2, r3, #16
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	430a      	orrs	r2, r1
 8003576:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003582:	fb02 f303 	mul.w	r3, r2, r3
 8003586:	68ba      	ldr	r2, [r7, #8]
 8003588:	4413      	add	r3, r2
 800358a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003594:	4b74      	ldr	r3, [pc, #464]	@ (8003768 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003596:	4013      	ands	r3, r2
 8003598:	68ba      	ldr	r2, [r7, #8]
 800359a:	0091      	lsls	r1, r2, #2
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	6812      	ldr	r2, [r2, #0]
 80035a0:	430b      	orrs	r3, r1
 80035a2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80035ae:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035b6:	041a      	lsls	r2, r3, #16
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	430a      	orrs	r2, r1
 80035be:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80035ca:	fb02 f303 	mul.w	r3, r2, r3
 80035ce:	68ba      	ldr	r2, [r7, #8]
 80035d0:	4413      	add	r3, r2
 80035d2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80035dc:	4b62      	ldr	r3, [pc, #392]	@ (8003768 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80035de:	4013      	ands	r3, r2
 80035e0:	68ba      	ldr	r2, [r7, #8]
 80035e2:	0091      	lsls	r1, r2, #2
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	6812      	ldr	r2, [r2, #0]
 80035e8:	430b      	orrs	r3, r1
 80035ea:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80035f6:	fb02 f303 	mul.w	r3, r2, r3
 80035fa:	68ba      	ldr	r2, [r7, #8]
 80035fc:	4413      	add	r3, r2
 80035fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003608:	4b57      	ldr	r3, [pc, #348]	@ (8003768 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800360a:	4013      	ands	r3, r2
 800360c:	68ba      	ldr	r2, [r7, #8]
 800360e:	0091      	lsls	r1, r2, #2
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	6812      	ldr	r2, [r2, #0]
 8003614:	430b      	orrs	r3, r1
 8003616:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003622:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800362a:	041a      	lsls	r2, r3, #16
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	430a      	orrs	r2, r1
 8003632:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	68ba      	ldr	r2, [r7, #8]
 800363e:	4413      	add	r3, r2
 8003640:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800364a:	4b47      	ldr	r3, [pc, #284]	@ (8003768 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800364c:	4013      	ands	r3, r2
 800364e:	68ba      	ldr	r2, [r7, #8]
 8003650:	0091      	lsls	r1, r2, #2
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	6812      	ldr	r2, [r2, #0]
 8003656:	430b      	orrs	r3, r1
 8003658:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003664:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800366c:	041a      	lsls	r2, r3, #16
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	430a      	orrs	r2, r1
 8003674:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003680:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003688:	061a      	lsls	r2, r3, #24
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	430a      	orrs	r2, r1
 8003690:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003698:	4b34      	ldr	r3, [pc, #208]	@ (800376c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800369a:	4413      	add	r3, r2
 800369c:	009a      	lsls	r2, r3, #2
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	441a      	add	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ba:	00db      	lsls	r3, r3, #3
 80036bc:	441a      	add	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ca:	6879      	ldr	r1, [r7, #4]
 80036cc:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80036ce:	fb01 f303 	mul.w	r3, r1, r3
 80036d2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80036d4:	441a      	add	r2, r3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036e2:	6879      	ldr	r1, [r7, #4]
 80036e4:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80036e6:	fb01 f303 	mul.w	r3, r1, r3
 80036ea:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80036ec:	441a      	add	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036fa:	6879      	ldr	r1, [r7, #4]
 80036fc:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80036fe:	fb01 f303 	mul.w	r3, r1, r3
 8003702:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003704:	441a      	add	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003716:	00db      	lsls	r3, r3, #3
 8003718:	441a      	add	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800372a:	6879      	ldr	r1, [r7, #4]
 800372c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800372e:	fb01 f303 	mul.w	r3, r1, r3
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	441a      	add	r2, r3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003746:	6879      	ldr	r1, [r7, #4]
 8003748:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800374a:	fb01 f303 	mul.w	r3, r1, r3
 800374e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003750:	441a      	add	r2, r3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800375e:	4a04      	ldr	r2, [pc, #16]	@ (8003770 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d915      	bls.n	8003790 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003764:	e006      	b.n	8003774 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8003766:	bf00      	nop
 8003768:	ffff0003 	.word	0xffff0003
 800376c:	10002b00 	.word	0x10002b00
 8003770:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800377a:	f043 0220 	orr.w	r2, r3, #32
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2203      	movs	r2, #3
 8003788:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e010      	b.n	80037b2 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003794:	60fb      	str	r3, [r7, #12]
 8003796:	e005      	b.n	80037a4 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2200      	movs	r2, #0
 800379c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	3304      	adds	r3, #4
 80037a2:	60fb      	str	r3, [r7, #12]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037aa:	68fa      	ldr	r2, [r7, #12]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d3f3      	bcc.n	8003798 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3714      	adds	r7, #20
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop

080037c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b089      	sub	sp, #36	@ 0x24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80037ca:	2300      	movs	r3, #0
 80037cc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80037ce:	4b89      	ldr	r3, [pc, #548]	@ (80039f4 <HAL_GPIO_Init+0x234>)
 80037d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80037d2:	e194      	b.n	8003afe <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	2101      	movs	r1, #1
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	fa01 f303 	lsl.w	r3, r1, r3
 80037e0:	4013      	ands	r3, r2
 80037e2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f000 8186 	beq.w	8003af8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f003 0303 	and.w	r3, r3, #3
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d005      	beq.n	8003804 <HAL_GPIO_Init+0x44>
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f003 0303 	and.w	r3, r3, #3
 8003800:	2b02      	cmp	r3, #2
 8003802:	d130      	bne.n	8003866 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	005b      	lsls	r3, r3, #1
 800380e:	2203      	movs	r2, #3
 8003810:	fa02 f303 	lsl.w	r3, r2, r3
 8003814:	43db      	mvns	r3, r3
 8003816:	69ba      	ldr	r2, [r7, #24]
 8003818:	4013      	ands	r3, r2
 800381a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	68da      	ldr	r2, [r3, #12]
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	005b      	lsls	r3, r3, #1
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	4313      	orrs	r3, r2
 800382c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800383a:	2201      	movs	r2, #1
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	43db      	mvns	r3, r3
 8003844:	69ba      	ldr	r2, [r7, #24]
 8003846:	4013      	ands	r3, r2
 8003848:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	091b      	lsrs	r3, r3, #4
 8003850:	f003 0201 	and.w	r2, r3, #1
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	fa02 f303 	lsl.w	r3, r2, r3
 800385a:	69ba      	ldr	r2, [r7, #24]
 800385c:	4313      	orrs	r3, r2
 800385e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f003 0303 	and.w	r3, r3, #3
 800386e:	2b03      	cmp	r3, #3
 8003870:	d017      	beq.n	80038a2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	005b      	lsls	r3, r3, #1
 800387c:	2203      	movs	r2, #3
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	43db      	mvns	r3, r3
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	4013      	ands	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	689a      	ldr	r2, [r3, #8]
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	005b      	lsls	r3, r3, #1
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	69ba      	ldr	r2, [r7, #24]
 8003898:	4313      	orrs	r3, r2
 800389a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	69ba      	ldr	r2, [r7, #24]
 80038a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f003 0303 	and.w	r3, r3, #3
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d123      	bne.n	80038f6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	08da      	lsrs	r2, r3, #3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	3208      	adds	r2, #8
 80038b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	f003 0307 	and.w	r3, r3, #7
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	220f      	movs	r2, #15
 80038c6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ca:	43db      	mvns	r3, r3
 80038cc:	69ba      	ldr	r2, [r7, #24]
 80038ce:	4013      	ands	r3, r2
 80038d0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	691a      	ldr	r2, [r3, #16]
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	f003 0307 	and.w	r3, r3, #7
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	08da      	lsrs	r2, r3, #3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	3208      	adds	r2, #8
 80038f0:	69b9      	ldr	r1, [r7, #24]
 80038f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	005b      	lsls	r3, r3, #1
 8003900:	2203      	movs	r2, #3
 8003902:	fa02 f303 	lsl.w	r3, r2, r3
 8003906:	43db      	mvns	r3, r3
 8003908:	69ba      	ldr	r2, [r7, #24]
 800390a:	4013      	ands	r3, r2
 800390c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f003 0203 	and.w	r2, r3, #3
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	005b      	lsls	r3, r3, #1
 800391a:	fa02 f303 	lsl.w	r3, r2, r3
 800391e:	69ba      	ldr	r2, [r7, #24]
 8003920:	4313      	orrs	r3, r2
 8003922:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003932:	2b00      	cmp	r3, #0
 8003934:	f000 80e0 	beq.w	8003af8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003938:	4b2f      	ldr	r3, [pc, #188]	@ (80039f8 <HAL_GPIO_Init+0x238>)
 800393a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800393e:	4a2e      	ldr	r2, [pc, #184]	@ (80039f8 <HAL_GPIO_Init+0x238>)
 8003940:	f043 0302 	orr.w	r3, r3, #2
 8003944:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003948:	4b2b      	ldr	r3, [pc, #172]	@ (80039f8 <HAL_GPIO_Init+0x238>)
 800394a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	60fb      	str	r3, [r7, #12]
 8003954:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003956:	4a29      	ldr	r2, [pc, #164]	@ (80039fc <HAL_GPIO_Init+0x23c>)
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	089b      	lsrs	r3, r3, #2
 800395c:	3302      	adds	r3, #2
 800395e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003962:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	f003 0303 	and.w	r3, r3, #3
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	220f      	movs	r2, #15
 800396e:	fa02 f303 	lsl.w	r3, r2, r3
 8003972:	43db      	mvns	r3, r3
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	4013      	ands	r3, r2
 8003978:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a20      	ldr	r2, [pc, #128]	@ (8003a00 <HAL_GPIO_Init+0x240>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d052      	beq.n	8003a28 <HAL_GPIO_Init+0x268>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a1f      	ldr	r2, [pc, #124]	@ (8003a04 <HAL_GPIO_Init+0x244>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d031      	beq.n	80039ee <HAL_GPIO_Init+0x22e>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a1e      	ldr	r2, [pc, #120]	@ (8003a08 <HAL_GPIO_Init+0x248>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d02b      	beq.n	80039ea <HAL_GPIO_Init+0x22a>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a1d      	ldr	r2, [pc, #116]	@ (8003a0c <HAL_GPIO_Init+0x24c>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d025      	beq.n	80039e6 <HAL_GPIO_Init+0x226>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a1c      	ldr	r2, [pc, #112]	@ (8003a10 <HAL_GPIO_Init+0x250>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d01f      	beq.n	80039e2 <HAL_GPIO_Init+0x222>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a1b      	ldr	r2, [pc, #108]	@ (8003a14 <HAL_GPIO_Init+0x254>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d019      	beq.n	80039de <HAL_GPIO_Init+0x21e>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a1a      	ldr	r2, [pc, #104]	@ (8003a18 <HAL_GPIO_Init+0x258>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d013      	beq.n	80039da <HAL_GPIO_Init+0x21a>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a19      	ldr	r2, [pc, #100]	@ (8003a1c <HAL_GPIO_Init+0x25c>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d00d      	beq.n	80039d6 <HAL_GPIO_Init+0x216>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a18      	ldr	r2, [pc, #96]	@ (8003a20 <HAL_GPIO_Init+0x260>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d007      	beq.n	80039d2 <HAL_GPIO_Init+0x212>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a17      	ldr	r2, [pc, #92]	@ (8003a24 <HAL_GPIO_Init+0x264>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d101      	bne.n	80039ce <HAL_GPIO_Init+0x20e>
 80039ca:	2309      	movs	r3, #9
 80039cc:	e02d      	b.n	8003a2a <HAL_GPIO_Init+0x26a>
 80039ce:	230a      	movs	r3, #10
 80039d0:	e02b      	b.n	8003a2a <HAL_GPIO_Init+0x26a>
 80039d2:	2308      	movs	r3, #8
 80039d4:	e029      	b.n	8003a2a <HAL_GPIO_Init+0x26a>
 80039d6:	2307      	movs	r3, #7
 80039d8:	e027      	b.n	8003a2a <HAL_GPIO_Init+0x26a>
 80039da:	2306      	movs	r3, #6
 80039dc:	e025      	b.n	8003a2a <HAL_GPIO_Init+0x26a>
 80039de:	2305      	movs	r3, #5
 80039e0:	e023      	b.n	8003a2a <HAL_GPIO_Init+0x26a>
 80039e2:	2304      	movs	r3, #4
 80039e4:	e021      	b.n	8003a2a <HAL_GPIO_Init+0x26a>
 80039e6:	2303      	movs	r3, #3
 80039e8:	e01f      	b.n	8003a2a <HAL_GPIO_Init+0x26a>
 80039ea:	2302      	movs	r3, #2
 80039ec:	e01d      	b.n	8003a2a <HAL_GPIO_Init+0x26a>
 80039ee:	2301      	movs	r3, #1
 80039f0:	e01b      	b.n	8003a2a <HAL_GPIO_Init+0x26a>
 80039f2:	bf00      	nop
 80039f4:	58000080 	.word	0x58000080
 80039f8:	58024400 	.word	0x58024400
 80039fc:	58000400 	.word	0x58000400
 8003a00:	58020000 	.word	0x58020000
 8003a04:	58020400 	.word	0x58020400
 8003a08:	58020800 	.word	0x58020800
 8003a0c:	58020c00 	.word	0x58020c00
 8003a10:	58021000 	.word	0x58021000
 8003a14:	58021400 	.word	0x58021400
 8003a18:	58021800 	.word	0x58021800
 8003a1c:	58021c00 	.word	0x58021c00
 8003a20:	58022000 	.word	0x58022000
 8003a24:	58022400 	.word	0x58022400
 8003a28:	2300      	movs	r3, #0
 8003a2a:	69fa      	ldr	r2, [r7, #28]
 8003a2c:	f002 0203 	and.w	r2, r2, #3
 8003a30:	0092      	lsls	r2, r2, #2
 8003a32:	4093      	lsls	r3, r2
 8003a34:	69ba      	ldr	r2, [r7, #24]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a3a:	4938      	ldr	r1, [pc, #224]	@ (8003b1c <HAL_GPIO_Init+0x35c>)
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	089b      	lsrs	r3, r3, #2
 8003a40:	3302      	adds	r3, #2
 8003a42:	69ba      	ldr	r2, [r7, #24]
 8003a44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	43db      	mvns	r3, r3
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4013      	ands	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d003      	beq.n	8003a6e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003a6e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003a76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	43db      	mvns	r3, r3
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	4013      	ands	r3, r2
 8003a86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d003      	beq.n	8003a9c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003a9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	43db      	mvns	r3, r3
 8003aae:	69ba      	ldr	r2, [r7, #24]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d003      	beq.n	8003ac8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	69ba      	ldr	r2, [r7, #24]
 8003acc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	43db      	mvns	r3, r3
 8003ad8:	69ba      	ldr	r2, [r7, #24]
 8003ada:	4013      	ands	r3, r2
 8003adc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d003      	beq.n	8003af2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003aea:	69ba      	ldr	r2, [r7, #24]
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	3301      	adds	r3, #1
 8003afc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	fa22 f303 	lsr.w	r3, r2, r3
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	f47f ae63 	bne.w	80037d4 <HAL_GPIO_Init+0x14>
  }
}
 8003b0e:	bf00      	nop
 8003b10:	bf00      	nop
 8003b12:	3724      	adds	r7, #36	@ 0x24
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr
 8003b1c:	58000400 	.word	0x58000400

08003b20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	460b      	mov	r3, r1
 8003b2a:	807b      	strh	r3, [r7, #2]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b30:	787b      	ldrb	r3, [r7, #1]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d003      	beq.n	8003b3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b36:	887a      	ldrh	r2, [r7, #2]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003b3c:	e003      	b.n	8003b46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003b3e:	887b      	ldrh	r3, [r7, #2]
 8003b40:	041a      	lsls	r2, r3, #16
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	619a      	str	r2, [r3, #24]
}
 8003b46:	bf00      	nop
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr

08003b52 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b52:	b480      	push	{r7}
 8003b54:	b085      	sub	sp, #20
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
 8003b5a:	460b      	mov	r3, r1
 8003b5c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b64:	887a      	ldrh	r2, [r7, #2]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	4013      	ands	r3, r2
 8003b6a:	041a      	lsls	r2, r3, #16
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	43d9      	mvns	r1, r3
 8003b70:	887b      	ldrh	r3, [r7, #2]
 8003b72:	400b      	ands	r3, r1
 8003b74:	431a      	orrs	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	619a      	str	r2, [r3, #24]
}
 8003b7a:	bf00      	nop
 8003b7c:	3714      	adds	r7, #20
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr
	...

08003b88 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003b90:	4b19      	ldr	r3, [pc, #100]	@ (8003bf8 <HAL_PWREx_ConfigSupply+0x70>)
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	f003 0304 	and.w	r3, r3, #4
 8003b98:	2b04      	cmp	r3, #4
 8003b9a:	d00a      	beq.n	8003bb2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003b9c:	4b16      	ldr	r3, [pc, #88]	@ (8003bf8 <HAL_PWREx_ConfigSupply+0x70>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d001      	beq.n	8003bae <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e01f      	b.n	8003bee <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	e01d      	b.n	8003bee <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003bb2:	4b11      	ldr	r3, [pc, #68]	@ (8003bf8 <HAL_PWREx_ConfigSupply+0x70>)
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	f023 0207 	bic.w	r2, r3, #7
 8003bba:	490f      	ldr	r1, [pc, #60]	@ (8003bf8 <HAL_PWREx_ConfigSupply+0x70>)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003bc2:	f7fe fb5b 	bl	800227c <HAL_GetTick>
 8003bc6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003bc8:	e009      	b.n	8003bde <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003bca:	f7fe fb57 	bl	800227c <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003bd8:	d901      	bls.n	8003bde <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e007      	b.n	8003bee <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003bde:	4b06      	ldr	r3, [pc, #24]	@ (8003bf8 <HAL_PWREx_ConfigSupply+0x70>)
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003be6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bea:	d1ee      	bne.n	8003bca <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3710      	adds	r7, #16
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	58024800 	.word	0x58024800

08003bfc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b08c      	sub	sp, #48	@ 0x30
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d102      	bne.n	8003c10 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	f000 bc48 	b.w	80044a0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 8088 	beq.w	8003d2e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c1e:	4b99      	ldr	r3, [pc, #612]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003c28:	4b96      	ldr	r3, [pc, #600]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c30:	2b10      	cmp	r3, #16
 8003c32:	d007      	beq.n	8003c44 <HAL_RCC_OscConfig+0x48>
 8003c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c36:	2b18      	cmp	r3, #24
 8003c38:	d111      	bne.n	8003c5e <HAL_RCC_OscConfig+0x62>
 8003c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c3c:	f003 0303 	and.w	r3, r3, #3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d10c      	bne.n	8003c5e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c44:	4b8f      	ldr	r3, [pc, #572]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d06d      	beq.n	8003d2c <HAL_RCC_OscConfig+0x130>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d169      	bne.n	8003d2c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	f000 bc21 	b.w	80044a0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c66:	d106      	bne.n	8003c76 <HAL_RCC_OscConfig+0x7a>
 8003c68:	4b86      	ldr	r3, [pc, #536]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a85      	ldr	r2, [pc, #532]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003c6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c72:	6013      	str	r3, [r2, #0]
 8003c74:	e02e      	b.n	8003cd4 <HAL_RCC_OscConfig+0xd8>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d10c      	bne.n	8003c98 <HAL_RCC_OscConfig+0x9c>
 8003c7e:	4b81      	ldr	r3, [pc, #516]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a80      	ldr	r2, [pc, #512]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003c84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c88:	6013      	str	r3, [r2, #0]
 8003c8a:	4b7e      	ldr	r3, [pc, #504]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a7d      	ldr	r2, [pc, #500]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003c90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c94:	6013      	str	r3, [r2, #0]
 8003c96:	e01d      	b.n	8003cd4 <HAL_RCC_OscConfig+0xd8>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ca0:	d10c      	bne.n	8003cbc <HAL_RCC_OscConfig+0xc0>
 8003ca2:	4b78      	ldr	r3, [pc, #480]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a77      	ldr	r2, [pc, #476]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003ca8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cac:	6013      	str	r3, [r2, #0]
 8003cae:	4b75      	ldr	r3, [pc, #468]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a74      	ldr	r2, [pc, #464]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cb8:	6013      	str	r3, [r2, #0]
 8003cba:	e00b      	b.n	8003cd4 <HAL_RCC_OscConfig+0xd8>
 8003cbc:	4b71      	ldr	r3, [pc, #452]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a70      	ldr	r2, [pc, #448]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003cc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cc6:	6013      	str	r3, [r2, #0]
 8003cc8:	4b6e      	ldr	r3, [pc, #440]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a6d      	ldr	r2, [pc, #436]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003cce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003cd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d013      	beq.n	8003d04 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cdc:	f7fe face 	bl	800227c <HAL_GetTick>
 8003ce0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003ce2:	e008      	b.n	8003cf6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ce4:	f7fe faca 	bl	800227c <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b64      	cmp	r3, #100	@ 0x64
 8003cf0:	d901      	bls.n	8003cf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e3d4      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003cf6:	4b63      	ldr	r3, [pc, #396]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d0f0      	beq.n	8003ce4 <HAL_RCC_OscConfig+0xe8>
 8003d02:	e014      	b.n	8003d2e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d04:	f7fe faba 	bl	800227c <HAL_GetTick>
 8003d08:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003d0a:	e008      	b.n	8003d1e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d0c:	f7fe fab6 	bl	800227c <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b64      	cmp	r3, #100	@ 0x64
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e3c0      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003d1e:	4b59      	ldr	r3, [pc, #356]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1f0      	bne.n	8003d0c <HAL_RCC_OscConfig+0x110>
 8003d2a:	e000      	b.n	8003d2e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f000 80ca 	beq.w	8003ed0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d3c:	4b51      	ldr	r3, [pc, #324]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d44:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003d46:	4b4f      	ldr	r3, [pc, #316]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d4a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003d4c:	6a3b      	ldr	r3, [r7, #32]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d007      	beq.n	8003d62 <HAL_RCC_OscConfig+0x166>
 8003d52:	6a3b      	ldr	r3, [r7, #32]
 8003d54:	2b18      	cmp	r3, #24
 8003d56:	d156      	bne.n	8003e06 <HAL_RCC_OscConfig+0x20a>
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	f003 0303 	and.w	r3, r3, #3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d151      	bne.n	8003e06 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d62:	4b48      	ldr	r3, [pc, #288]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0304 	and.w	r3, r3, #4
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d005      	beq.n	8003d7a <HAL_RCC_OscConfig+0x17e>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d101      	bne.n	8003d7a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e392      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003d7a:	4b42      	ldr	r3, [pc, #264]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f023 0219 	bic.w	r2, r3, #25
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	493f      	ldr	r1, [pc, #252]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d8c:	f7fe fa76 	bl	800227c <HAL_GetTick>
 8003d90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d92:	e008      	b.n	8003da6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d94:	f7fe fa72 	bl	800227c <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d901      	bls.n	8003da6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e37c      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003da6:	4b37      	ldr	r3, [pc, #220]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0304 	and.w	r3, r3, #4
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d0f0      	beq.n	8003d94 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003db2:	f7fe fa93 	bl	80022dc <HAL_GetREVID>
 8003db6:	4603      	mov	r3, r0
 8003db8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d817      	bhi.n	8003df0 <HAL_RCC_OscConfig+0x1f4>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	691b      	ldr	r3, [r3, #16]
 8003dc4:	2b40      	cmp	r3, #64	@ 0x40
 8003dc6:	d108      	bne.n	8003dda <HAL_RCC_OscConfig+0x1de>
 8003dc8:	4b2e      	ldr	r3, [pc, #184]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003dd0:	4a2c      	ldr	r2, [pc, #176]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003dd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dd6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dd8:	e07a      	b.n	8003ed0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dda:	4b2a      	ldr	r3, [pc, #168]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	031b      	lsls	r3, r3, #12
 8003de8:	4926      	ldr	r1, [pc, #152]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dee:	e06f      	b.n	8003ed0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003df0:	4b24      	ldr	r3, [pc, #144]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	061b      	lsls	r3, r3, #24
 8003dfe:	4921      	ldr	r1, [pc, #132]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003e00:	4313      	orrs	r3, r2
 8003e02:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e04:	e064      	b.n	8003ed0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d047      	beq.n	8003e9e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003e0e:	4b1d      	ldr	r3, [pc, #116]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f023 0219 	bic.w	r2, r3, #25
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	491a      	ldr	r1, [pc, #104]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e20:	f7fe fa2c 	bl	800227c <HAL_GetTick>
 8003e24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e26:	e008      	b.n	8003e3a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e28:	f7fe fa28 	bl	800227c <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d901      	bls.n	8003e3a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e332      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e3a:	4b12      	ldr	r3, [pc, #72]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0304 	and.w	r3, r3, #4
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d0f0      	beq.n	8003e28 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e46:	f7fe fa49 	bl	80022dc <HAL_GetREVID>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d819      	bhi.n	8003e88 <HAL_RCC_OscConfig+0x28c>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	2b40      	cmp	r3, #64	@ 0x40
 8003e5a:	d108      	bne.n	8003e6e <HAL_RCC_OscConfig+0x272>
 8003e5c:	4b09      	ldr	r3, [pc, #36]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003e64:	4a07      	ldr	r2, [pc, #28]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003e66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e6a:	6053      	str	r3, [r2, #4]
 8003e6c:	e030      	b.n	8003ed0 <HAL_RCC_OscConfig+0x2d4>
 8003e6e:	4b05      	ldr	r3, [pc, #20]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	031b      	lsls	r3, r3, #12
 8003e7c:	4901      	ldr	r1, [pc, #4]	@ (8003e84 <HAL_RCC_OscConfig+0x288>)
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	604b      	str	r3, [r1, #4]
 8003e82:	e025      	b.n	8003ed0 <HAL_RCC_OscConfig+0x2d4>
 8003e84:	58024400 	.word	0x58024400
 8003e88:	4b9a      	ldr	r3, [pc, #616]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	061b      	lsls	r3, r3, #24
 8003e96:	4997      	ldr	r1, [pc, #604]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	604b      	str	r3, [r1, #4]
 8003e9c:	e018      	b.n	8003ed0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e9e:	4b95      	ldr	r3, [pc, #596]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a94      	ldr	r2, [pc, #592]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003ea4:	f023 0301 	bic.w	r3, r3, #1
 8003ea8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eaa:	f7fe f9e7 	bl	800227c <HAL_GetTick>
 8003eae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003eb0:	e008      	b.n	8003ec4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eb2:	f7fe f9e3 	bl	800227c <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d901      	bls.n	8003ec4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e2ed      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003ec4:	4b8b      	ldr	r3, [pc, #556]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0304 	and.w	r3, r3, #4
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d1f0      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0310 	and.w	r3, r3, #16
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	f000 80a9 	beq.w	8004030 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ede:	4b85      	ldr	r3, [pc, #532]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ee6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003ee8:	4b82      	ldr	r3, [pc, #520]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eec:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d007      	beq.n	8003f04 <HAL_RCC_OscConfig+0x308>
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	2b18      	cmp	r3, #24
 8003ef8:	d13a      	bne.n	8003f70 <HAL_RCC_OscConfig+0x374>
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	f003 0303 	and.w	r3, r3, #3
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d135      	bne.n	8003f70 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003f04:	4b7b      	ldr	r3, [pc, #492]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d005      	beq.n	8003f1c <HAL_RCC_OscConfig+0x320>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	69db      	ldr	r3, [r3, #28]
 8003f14:	2b80      	cmp	r3, #128	@ 0x80
 8003f16:	d001      	beq.n	8003f1c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e2c1      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003f1c:	f7fe f9de 	bl	80022dc <HAL_GetREVID>
 8003f20:	4603      	mov	r3, r0
 8003f22:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d817      	bhi.n	8003f5a <HAL_RCC_OscConfig+0x35e>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	2b20      	cmp	r3, #32
 8003f30:	d108      	bne.n	8003f44 <HAL_RCC_OscConfig+0x348>
 8003f32:	4b70      	ldr	r3, [pc, #448]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003f3a:	4a6e      	ldr	r2, [pc, #440]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003f3c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003f40:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003f42:	e075      	b.n	8004030 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003f44:	4b6b      	ldr	r3, [pc, #428]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a1b      	ldr	r3, [r3, #32]
 8003f50:	069b      	lsls	r3, r3, #26
 8003f52:	4968      	ldr	r1, [pc, #416]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003f58:	e06a      	b.n	8004030 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003f5a:	4b66      	ldr	r3, [pc, #408]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a1b      	ldr	r3, [r3, #32]
 8003f66:	061b      	lsls	r3, r3, #24
 8003f68:	4962      	ldr	r1, [pc, #392]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003f6e:	e05f      	b.n	8004030 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	69db      	ldr	r3, [r3, #28]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d042      	beq.n	8003ffe <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003f78:	4b5e      	ldr	r3, [pc, #376]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a5d      	ldr	r2, [pc, #372]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003f7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f84:	f7fe f97a 	bl	800227c <HAL_GetTick>
 8003f88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003f8a:	e008      	b.n	8003f9e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003f8c:	f7fe f976 	bl	800227c <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e280      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003f9e:	4b55      	ldr	r3, [pc, #340]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d0f0      	beq.n	8003f8c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003faa:	f7fe f997 	bl	80022dc <HAL_GetREVID>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d817      	bhi.n	8003fe8 <HAL_RCC_OscConfig+0x3ec>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a1b      	ldr	r3, [r3, #32]
 8003fbc:	2b20      	cmp	r3, #32
 8003fbe:	d108      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x3d6>
 8003fc0:	4b4c      	ldr	r3, [pc, #304]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003fc8:	4a4a      	ldr	r2, [pc, #296]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003fca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003fce:	6053      	str	r3, [r2, #4]
 8003fd0:	e02e      	b.n	8004030 <HAL_RCC_OscConfig+0x434>
 8003fd2:	4b48      	ldr	r3, [pc, #288]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	069b      	lsls	r3, r3, #26
 8003fe0:	4944      	ldr	r1, [pc, #272]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	604b      	str	r3, [r1, #4]
 8003fe6:	e023      	b.n	8004030 <HAL_RCC_OscConfig+0x434>
 8003fe8:	4b42      	ldr	r3, [pc, #264]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	061b      	lsls	r3, r3, #24
 8003ff6:	493f      	ldr	r1, [pc, #252]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	60cb      	str	r3, [r1, #12]
 8003ffc:	e018      	b.n	8004030 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003ffe:	4b3d      	ldr	r3, [pc, #244]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a3c      	ldr	r2, [pc, #240]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8004004:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004008:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800400a:	f7fe f937 	bl	800227c <HAL_GetTick>
 800400e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004010:	e008      	b.n	8004024 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004012:	f7fe f933 	bl	800227c <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	2b02      	cmp	r3, #2
 800401e:	d901      	bls.n	8004024 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e23d      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004024:	4b33      	ldr	r3, [pc, #204]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800402c:	2b00      	cmp	r3, #0
 800402e:	d1f0      	bne.n	8004012 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0308 	and.w	r3, r3, #8
 8004038:	2b00      	cmp	r3, #0
 800403a:	d036      	beq.n	80040aa <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d019      	beq.n	8004078 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004044:	4b2b      	ldr	r3, [pc, #172]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 8004046:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004048:	4a2a      	ldr	r2, [pc, #168]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 800404a:	f043 0301 	orr.w	r3, r3, #1
 800404e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004050:	f7fe f914 	bl	800227c <HAL_GetTick>
 8004054:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004056:	e008      	b.n	800406a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004058:	f7fe f910 	bl	800227c <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	2b02      	cmp	r3, #2
 8004064:	d901      	bls.n	800406a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e21a      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800406a:	4b22      	ldr	r3, [pc, #136]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 800406c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	2b00      	cmp	r3, #0
 8004074:	d0f0      	beq.n	8004058 <HAL_RCC_OscConfig+0x45c>
 8004076:	e018      	b.n	80040aa <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004078:	4b1e      	ldr	r3, [pc, #120]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 800407a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800407c:	4a1d      	ldr	r2, [pc, #116]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 800407e:	f023 0301 	bic.w	r3, r3, #1
 8004082:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004084:	f7fe f8fa 	bl	800227c <HAL_GetTick>
 8004088:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800408a:	e008      	b.n	800409e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800408c:	f7fe f8f6 	bl	800227c <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b02      	cmp	r3, #2
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e200      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800409e:	4b15      	ldr	r3, [pc, #84]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 80040a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d1f0      	bne.n	800408c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0320 	and.w	r3, r3, #32
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d039      	beq.n	800412a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d01c      	beq.n	80040f8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80040be:	4b0d      	ldr	r3, [pc, #52]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a0c      	ldr	r2, [pc, #48]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 80040c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80040c8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80040ca:	f7fe f8d7 	bl	800227c <HAL_GetTick>
 80040ce:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80040d0:	e008      	b.n	80040e4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040d2:	f7fe f8d3 	bl	800227c <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e1dd      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80040e4:	4b03      	ldr	r3, [pc, #12]	@ (80040f4 <HAL_RCC_OscConfig+0x4f8>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d0f0      	beq.n	80040d2 <HAL_RCC_OscConfig+0x4d6>
 80040f0:	e01b      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
 80040f2:	bf00      	nop
 80040f4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80040f8:	4b9b      	ldr	r3, [pc, #620]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a9a      	ldr	r2, [pc, #616]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80040fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004102:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004104:	f7fe f8ba 	bl	800227c <HAL_GetTick>
 8004108:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800410c:	f7fe f8b6 	bl	800227c <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b02      	cmp	r3, #2
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e1c0      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800411e:	4b92      	ldr	r3, [pc, #584]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1f0      	bne.n	800410c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0304 	and.w	r3, r3, #4
 8004132:	2b00      	cmp	r3, #0
 8004134:	f000 8081 	beq.w	800423a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004138:	4b8c      	ldr	r3, [pc, #560]	@ (800436c <HAL_RCC_OscConfig+0x770>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a8b      	ldr	r2, [pc, #556]	@ (800436c <HAL_RCC_OscConfig+0x770>)
 800413e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004142:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004144:	f7fe f89a 	bl	800227c <HAL_GetTick>
 8004148:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800414c:	f7fe f896 	bl	800227c <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b64      	cmp	r3, #100	@ 0x64
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e1a0      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800415e:	4b83      	ldr	r3, [pc, #524]	@ (800436c <HAL_RCC_OscConfig+0x770>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004166:	2b00      	cmp	r3, #0
 8004168:	d0f0      	beq.n	800414c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d106      	bne.n	8004180 <HAL_RCC_OscConfig+0x584>
 8004172:	4b7d      	ldr	r3, [pc, #500]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004176:	4a7c      	ldr	r2, [pc, #496]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004178:	f043 0301 	orr.w	r3, r3, #1
 800417c:	6713      	str	r3, [r2, #112]	@ 0x70
 800417e:	e02d      	b.n	80041dc <HAL_RCC_OscConfig+0x5e0>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d10c      	bne.n	80041a2 <HAL_RCC_OscConfig+0x5a6>
 8004188:	4b77      	ldr	r3, [pc, #476]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 800418a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800418c:	4a76      	ldr	r2, [pc, #472]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 800418e:	f023 0301 	bic.w	r3, r3, #1
 8004192:	6713      	str	r3, [r2, #112]	@ 0x70
 8004194:	4b74      	ldr	r3, [pc, #464]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004196:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004198:	4a73      	ldr	r2, [pc, #460]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 800419a:	f023 0304 	bic.w	r3, r3, #4
 800419e:	6713      	str	r3, [r2, #112]	@ 0x70
 80041a0:	e01c      	b.n	80041dc <HAL_RCC_OscConfig+0x5e0>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	2b05      	cmp	r3, #5
 80041a8:	d10c      	bne.n	80041c4 <HAL_RCC_OscConfig+0x5c8>
 80041aa:	4b6f      	ldr	r3, [pc, #444]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80041ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ae:	4a6e      	ldr	r2, [pc, #440]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80041b0:	f043 0304 	orr.w	r3, r3, #4
 80041b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80041b6:	4b6c      	ldr	r3, [pc, #432]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80041b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ba:	4a6b      	ldr	r2, [pc, #428]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80041bc:	f043 0301 	orr.w	r3, r3, #1
 80041c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80041c2:	e00b      	b.n	80041dc <HAL_RCC_OscConfig+0x5e0>
 80041c4:	4b68      	ldr	r3, [pc, #416]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80041c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c8:	4a67      	ldr	r2, [pc, #412]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80041ca:	f023 0301 	bic.w	r3, r3, #1
 80041ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80041d0:	4b65      	ldr	r3, [pc, #404]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80041d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041d4:	4a64      	ldr	r2, [pc, #400]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80041d6:	f023 0304 	bic.w	r3, r3, #4
 80041da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d015      	beq.n	8004210 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041e4:	f7fe f84a 	bl	800227c <HAL_GetTick>
 80041e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80041ea:	e00a      	b.n	8004202 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041ec:	f7fe f846 	bl	800227c <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d901      	bls.n	8004202 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e14e      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004202:	4b59      	ldr	r3, [pc, #356]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d0ee      	beq.n	80041ec <HAL_RCC_OscConfig+0x5f0>
 800420e:	e014      	b.n	800423a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004210:	f7fe f834 	bl	800227c <HAL_GetTick>
 8004214:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004216:	e00a      	b.n	800422e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004218:	f7fe f830 	bl	800227c <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004226:	4293      	cmp	r3, r2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e138      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800422e:	4b4e      	ldr	r3, [pc, #312]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1ee      	bne.n	8004218 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423e:	2b00      	cmp	r3, #0
 8004240:	f000 812d 	beq.w	800449e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004244:	4b48      	ldr	r3, [pc, #288]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004246:	691b      	ldr	r3, [r3, #16]
 8004248:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800424c:	2b18      	cmp	r3, #24
 800424e:	f000 80bd 	beq.w	80043cc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004256:	2b02      	cmp	r3, #2
 8004258:	f040 809e 	bne.w	8004398 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800425c:	4b42      	ldr	r3, [pc, #264]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a41      	ldr	r2, [pc, #260]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004262:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004266:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004268:	f7fe f808 	bl	800227c <HAL_GetTick>
 800426c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800426e:	e008      	b.n	8004282 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004270:	f7fe f804 	bl	800227c <HAL_GetTick>
 8004274:	4602      	mov	r2, r0
 8004276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	2b02      	cmp	r3, #2
 800427c:	d901      	bls.n	8004282 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e10e      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004282:	4b39      	ldr	r3, [pc, #228]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1f0      	bne.n	8004270 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800428e:	4b36      	ldr	r3, [pc, #216]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004290:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004292:	4b37      	ldr	r3, [pc, #220]	@ (8004370 <HAL_RCC_OscConfig+0x774>)
 8004294:	4013      	ands	r3, r2
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800429e:	0112      	lsls	r2, r2, #4
 80042a0:	430a      	orrs	r2, r1
 80042a2:	4931      	ldr	r1, [pc, #196]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	628b      	str	r3, [r1, #40]	@ 0x28
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ac:	3b01      	subs	r3, #1
 80042ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042b6:	3b01      	subs	r3, #1
 80042b8:	025b      	lsls	r3, r3, #9
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	431a      	orrs	r2, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c2:	3b01      	subs	r3, #1
 80042c4:	041b      	lsls	r3, r3, #16
 80042c6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80042ca:	431a      	orrs	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042d0:	3b01      	subs	r3, #1
 80042d2:	061b      	lsls	r3, r3, #24
 80042d4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80042d8:	4923      	ldr	r1, [pc, #140]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80042de:	4b22      	ldr	r3, [pc, #136]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80042e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e2:	4a21      	ldr	r2, [pc, #132]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80042e4:	f023 0301 	bic.w	r3, r3, #1
 80042e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80042ea:	4b1f      	ldr	r3, [pc, #124]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80042ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042ee:	4b21      	ldr	r3, [pc, #132]	@ (8004374 <HAL_RCC_OscConfig+0x778>)
 80042f0:	4013      	ands	r3, r2
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80042f6:	00d2      	lsls	r2, r2, #3
 80042f8:	491b      	ldr	r1, [pc, #108]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80042fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004302:	f023 020c 	bic.w	r2, r3, #12
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430a:	4917      	ldr	r1, [pc, #92]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 800430c:	4313      	orrs	r3, r2
 800430e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004310:	4b15      	ldr	r3, [pc, #84]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004314:	f023 0202 	bic.w	r2, r3, #2
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800431c:	4912      	ldr	r1, [pc, #72]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 800431e:	4313      	orrs	r3, r2
 8004320:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004322:	4b11      	ldr	r3, [pc, #68]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004326:	4a10      	ldr	r2, [pc, #64]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004328:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800432c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800432e:	4b0e      	ldr	r3, [pc, #56]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004332:	4a0d      	ldr	r2, [pc, #52]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004334:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004338:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800433a:	4b0b      	ldr	r3, [pc, #44]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 800433c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800433e:	4a0a      	ldr	r2, [pc, #40]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004340:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004344:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004346:	4b08      	ldr	r3, [pc, #32]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434a:	4a07      	ldr	r2, [pc, #28]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 800434c:	f043 0301 	orr.w	r3, r3, #1
 8004350:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004352:	4b05      	ldr	r3, [pc, #20]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a04      	ldr	r2, [pc, #16]	@ (8004368 <HAL_RCC_OscConfig+0x76c>)
 8004358:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800435c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800435e:	f7fd ff8d 	bl	800227c <HAL_GetTick>
 8004362:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004364:	e011      	b.n	800438a <HAL_RCC_OscConfig+0x78e>
 8004366:	bf00      	nop
 8004368:	58024400 	.word	0x58024400
 800436c:	58024800 	.word	0x58024800
 8004370:	fffffc0c 	.word	0xfffffc0c
 8004374:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004378:	f7fd ff80 	bl	800227c <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	2b02      	cmp	r3, #2
 8004384:	d901      	bls.n	800438a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	e08a      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800438a:	4b47      	ldr	r3, [pc, #284]	@ (80044a8 <HAL_RCC_OscConfig+0x8ac>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d0f0      	beq.n	8004378 <HAL_RCC_OscConfig+0x77c>
 8004396:	e082      	b.n	800449e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004398:	4b43      	ldr	r3, [pc, #268]	@ (80044a8 <HAL_RCC_OscConfig+0x8ac>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a42      	ldr	r2, [pc, #264]	@ (80044a8 <HAL_RCC_OscConfig+0x8ac>)
 800439e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a4:	f7fd ff6a 	bl	800227c <HAL_GetTick>
 80043a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ac:	f7fd ff66 	bl	800227c <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e070      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80043be:	4b3a      	ldr	r3, [pc, #232]	@ (80044a8 <HAL_RCC_OscConfig+0x8ac>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d1f0      	bne.n	80043ac <HAL_RCC_OscConfig+0x7b0>
 80043ca:	e068      	b.n	800449e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80043cc:	4b36      	ldr	r3, [pc, #216]	@ (80044a8 <HAL_RCC_OscConfig+0x8ac>)
 80043ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80043d2:	4b35      	ldr	r3, [pc, #212]	@ (80044a8 <HAL_RCC_OscConfig+0x8ac>)
 80043d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d031      	beq.n	8004444 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	f003 0203 	and.w	r2, r3, #3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d12a      	bne.n	8004444 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	091b      	lsrs	r3, r3, #4
 80043f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d122      	bne.n	8004444 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004408:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800440a:	429a      	cmp	r2, r3
 800440c:	d11a      	bne.n	8004444 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	0a5b      	lsrs	r3, r3, #9
 8004412:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800441a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800441c:	429a      	cmp	r2, r3
 800441e:	d111      	bne.n	8004444 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	0c1b      	lsrs	r3, r3, #16
 8004424:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800442c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800442e:	429a      	cmp	r2, r3
 8004430:	d108      	bne.n	8004444 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	0e1b      	lsrs	r3, r3, #24
 8004436:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800443e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004440:	429a      	cmp	r2, r3
 8004442:	d001      	beq.n	8004448 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e02b      	b.n	80044a0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004448:	4b17      	ldr	r3, [pc, #92]	@ (80044a8 <HAL_RCC_OscConfig+0x8ac>)
 800444a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800444c:	08db      	lsrs	r3, r3, #3
 800444e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004452:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004458:	693a      	ldr	r2, [r7, #16]
 800445a:	429a      	cmp	r2, r3
 800445c:	d01f      	beq.n	800449e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800445e:	4b12      	ldr	r3, [pc, #72]	@ (80044a8 <HAL_RCC_OscConfig+0x8ac>)
 8004460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004462:	4a11      	ldr	r2, [pc, #68]	@ (80044a8 <HAL_RCC_OscConfig+0x8ac>)
 8004464:	f023 0301 	bic.w	r3, r3, #1
 8004468:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800446a:	f7fd ff07 	bl	800227c <HAL_GetTick>
 800446e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004470:	bf00      	nop
 8004472:	f7fd ff03 	bl	800227c <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447a:	4293      	cmp	r3, r2
 800447c:	d0f9      	beq.n	8004472 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800447e:	4b0a      	ldr	r3, [pc, #40]	@ (80044a8 <HAL_RCC_OscConfig+0x8ac>)
 8004480:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004482:	4b0a      	ldr	r3, [pc, #40]	@ (80044ac <HAL_RCC_OscConfig+0x8b0>)
 8004484:	4013      	ands	r3, r2
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800448a:	00d2      	lsls	r2, r2, #3
 800448c:	4906      	ldr	r1, [pc, #24]	@ (80044a8 <HAL_RCC_OscConfig+0x8ac>)
 800448e:	4313      	orrs	r3, r2
 8004490:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004492:	4b05      	ldr	r3, [pc, #20]	@ (80044a8 <HAL_RCC_OscConfig+0x8ac>)
 8004494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004496:	4a04      	ldr	r2, [pc, #16]	@ (80044a8 <HAL_RCC_OscConfig+0x8ac>)
 8004498:	f043 0301 	orr.w	r3, r3, #1
 800449c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3730      	adds	r7, #48	@ 0x30
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	58024400 	.word	0x58024400
 80044ac:	ffff0007 	.word	0xffff0007

080044b0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b086      	sub	sp, #24
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d101      	bne.n	80044c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e19c      	b.n	80047fe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044c4:	4b8a      	ldr	r3, [pc, #552]	@ (80046f0 <HAL_RCC_ClockConfig+0x240>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 030f 	and.w	r3, r3, #15
 80044cc:	683a      	ldr	r2, [r7, #0]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d910      	bls.n	80044f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044d2:	4b87      	ldr	r3, [pc, #540]	@ (80046f0 <HAL_RCC_ClockConfig+0x240>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f023 020f 	bic.w	r2, r3, #15
 80044da:	4985      	ldr	r1, [pc, #532]	@ (80046f0 <HAL_RCC_ClockConfig+0x240>)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	4313      	orrs	r3, r2
 80044e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044e2:	4b83      	ldr	r3, [pc, #524]	@ (80046f0 <HAL_RCC_ClockConfig+0x240>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 030f 	and.w	r3, r3, #15
 80044ea:	683a      	ldr	r2, [r7, #0]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d001      	beq.n	80044f4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e184      	b.n	80047fe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0304 	and.w	r3, r3, #4
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d010      	beq.n	8004522 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	691a      	ldr	r2, [r3, #16]
 8004504:	4b7b      	ldr	r3, [pc, #492]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 8004506:	699b      	ldr	r3, [r3, #24]
 8004508:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800450c:	429a      	cmp	r2, r3
 800450e:	d908      	bls.n	8004522 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004510:	4b78      	ldr	r3, [pc, #480]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	4975      	ldr	r1, [pc, #468]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 800451e:	4313      	orrs	r3, r2
 8004520:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0308 	and.w	r3, r3, #8
 800452a:	2b00      	cmp	r3, #0
 800452c:	d010      	beq.n	8004550 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	695a      	ldr	r2, [r3, #20]
 8004532:	4b70      	ldr	r3, [pc, #448]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800453a:	429a      	cmp	r2, r3
 800453c:	d908      	bls.n	8004550 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800453e:	4b6d      	ldr	r3, [pc, #436]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 8004540:	69db      	ldr	r3, [r3, #28]
 8004542:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	695b      	ldr	r3, [r3, #20]
 800454a:	496a      	ldr	r1, [pc, #424]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 800454c:	4313      	orrs	r3, r2
 800454e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0310 	and.w	r3, r3, #16
 8004558:	2b00      	cmp	r3, #0
 800455a:	d010      	beq.n	800457e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	699a      	ldr	r2, [r3, #24]
 8004560:	4b64      	ldr	r3, [pc, #400]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 8004562:	69db      	ldr	r3, [r3, #28]
 8004564:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004568:	429a      	cmp	r2, r3
 800456a:	d908      	bls.n	800457e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800456c:	4b61      	ldr	r3, [pc, #388]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 800456e:	69db      	ldr	r3, [r3, #28]
 8004570:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	699b      	ldr	r3, [r3, #24]
 8004578:	495e      	ldr	r1, [pc, #376]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 800457a:	4313      	orrs	r3, r2
 800457c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0320 	and.w	r3, r3, #32
 8004586:	2b00      	cmp	r3, #0
 8004588:	d010      	beq.n	80045ac <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	69da      	ldr	r2, [r3, #28]
 800458e:	4b59      	ldr	r3, [pc, #356]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 8004590:	6a1b      	ldr	r3, [r3, #32]
 8004592:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004596:	429a      	cmp	r2, r3
 8004598:	d908      	bls.n	80045ac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800459a:	4b56      	ldr	r3, [pc, #344]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 800459c:	6a1b      	ldr	r3, [r3, #32]
 800459e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	69db      	ldr	r3, [r3, #28]
 80045a6:	4953      	ldr	r1, [pc, #332]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0302 	and.w	r3, r3, #2
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d010      	beq.n	80045da <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	68da      	ldr	r2, [r3, #12]
 80045bc:	4b4d      	ldr	r3, [pc, #308]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	f003 030f 	and.w	r3, r3, #15
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d908      	bls.n	80045da <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045c8:	4b4a      	ldr	r3, [pc, #296]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	f023 020f 	bic.w	r2, r3, #15
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	4947      	ldr	r1, [pc, #284]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0301 	and.w	r3, r3, #1
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d055      	beq.n	8004692 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80045e6:	4b43      	ldr	r3, [pc, #268]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 80045e8:	699b      	ldr	r3, [r3, #24]
 80045ea:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	4940      	ldr	r1, [pc, #256]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d107      	bne.n	8004610 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004600:	4b3c      	ldr	r3, [pc, #240]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004608:	2b00      	cmp	r3, #0
 800460a:	d121      	bne.n	8004650 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e0f6      	b.n	80047fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	2b03      	cmp	r3, #3
 8004616:	d107      	bne.n	8004628 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004618:	4b36      	ldr	r3, [pc, #216]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004620:	2b00      	cmp	r3, #0
 8004622:	d115      	bne.n	8004650 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e0ea      	b.n	80047fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	2b01      	cmp	r3, #1
 800462e:	d107      	bne.n	8004640 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004630:	4b30      	ldr	r3, [pc, #192]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004638:	2b00      	cmp	r3, #0
 800463a:	d109      	bne.n	8004650 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e0de      	b.n	80047fe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004640:	4b2c      	ldr	r3, [pc, #176]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0304 	and.w	r3, r3, #4
 8004648:	2b00      	cmp	r3, #0
 800464a:	d101      	bne.n	8004650 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e0d6      	b.n	80047fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004650:	4b28      	ldr	r3, [pc, #160]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 8004652:	691b      	ldr	r3, [r3, #16]
 8004654:	f023 0207 	bic.w	r2, r3, #7
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	4925      	ldr	r1, [pc, #148]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 800465e:	4313      	orrs	r3, r2
 8004660:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004662:	f7fd fe0b 	bl	800227c <HAL_GetTick>
 8004666:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004668:	e00a      	b.n	8004680 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800466a:	f7fd fe07 	bl	800227c <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004678:	4293      	cmp	r3, r2
 800467a:	d901      	bls.n	8004680 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e0be      	b.n	80047fe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004680:	4b1c      	ldr	r3, [pc, #112]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	00db      	lsls	r3, r3, #3
 800468e:	429a      	cmp	r2, r3
 8004690:	d1eb      	bne.n	800466a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0302 	and.w	r3, r3, #2
 800469a:	2b00      	cmp	r3, #0
 800469c:	d010      	beq.n	80046c0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	68da      	ldr	r2, [r3, #12]
 80046a2:	4b14      	ldr	r3, [pc, #80]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	f003 030f 	and.w	r3, r3, #15
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d208      	bcs.n	80046c0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046ae:	4b11      	ldr	r3, [pc, #68]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	f023 020f 	bic.w	r2, r3, #15
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	490e      	ldr	r1, [pc, #56]	@ (80046f4 <HAL_RCC_ClockConfig+0x244>)
 80046bc:	4313      	orrs	r3, r2
 80046be:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046c0:	4b0b      	ldr	r3, [pc, #44]	@ (80046f0 <HAL_RCC_ClockConfig+0x240>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 030f 	and.w	r3, r3, #15
 80046c8:	683a      	ldr	r2, [r7, #0]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d214      	bcs.n	80046f8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ce:	4b08      	ldr	r3, [pc, #32]	@ (80046f0 <HAL_RCC_ClockConfig+0x240>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f023 020f 	bic.w	r2, r3, #15
 80046d6:	4906      	ldr	r1, [pc, #24]	@ (80046f0 <HAL_RCC_ClockConfig+0x240>)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	4313      	orrs	r3, r2
 80046dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046de:	4b04      	ldr	r3, [pc, #16]	@ (80046f0 <HAL_RCC_ClockConfig+0x240>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 030f 	and.w	r3, r3, #15
 80046e6:	683a      	ldr	r2, [r7, #0]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d005      	beq.n	80046f8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e086      	b.n	80047fe <HAL_RCC_ClockConfig+0x34e>
 80046f0:	52002000 	.word	0x52002000
 80046f4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0304 	and.w	r3, r3, #4
 8004700:	2b00      	cmp	r3, #0
 8004702:	d010      	beq.n	8004726 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	691a      	ldr	r2, [r3, #16]
 8004708:	4b3f      	ldr	r3, [pc, #252]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004710:	429a      	cmp	r2, r3
 8004712:	d208      	bcs.n	8004726 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004714:	4b3c      	ldr	r3, [pc, #240]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 8004716:	699b      	ldr	r3, [r3, #24]
 8004718:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	4939      	ldr	r1, [pc, #228]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 8004722:	4313      	orrs	r3, r2
 8004724:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0308 	and.w	r3, r3, #8
 800472e:	2b00      	cmp	r3, #0
 8004730:	d010      	beq.n	8004754 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	695a      	ldr	r2, [r3, #20]
 8004736:	4b34      	ldr	r3, [pc, #208]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 8004738:	69db      	ldr	r3, [r3, #28]
 800473a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800473e:	429a      	cmp	r2, r3
 8004740:	d208      	bcs.n	8004754 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004742:	4b31      	ldr	r3, [pc, #196]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 8004744:	69db      	ldr	r3, [r3, #28]
 8004746:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	695b      	ldr	r3, [r3, #20]
 800474e:	492e      	ldr	r1, [pc, #184]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 8004750:	4313      	orrs	r3, r2
 8004752:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 0310 	and.w	r3, r3, #16
 800475c:	2b00      	cmp	r3, #0
 800475e:	d010      	beq.n	8004782 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	699a      	ldr	r2, [r3, #24]
 8004764:	4b28      	ldr	r3, [pc, #160]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 8004766:	69db      	ldr	r3, [r3, #28]
 8004768:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800476c:	429a      	cmp	r2, r3
 800476e:	d208      	bcs.n	8004782 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004770:	4b25      	ldr	r3, [pc, #148]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 8004772:	69db      	ldr	r3, [r3, #28]
 8004774:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	4922      	ldr	r1, [pc, #136]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 800477e:	4313      	orrs	r3, r2
 8004780:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0320 	and.w	r3, r3, #32
 800478a:	2b00      	cmp	r3, #0
 800478c:	d010      	beq.n	80047b0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	69da      	ldr	r2, [r3, #28]
 8004792:	4b1d      	ldr	r3, [pc, #116]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800479a:	429a      	cmp	r2, r3
 800479c:	d208      	bcs.n	80047b0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800479e:	4b1a      	ldr	r3, [pc, #104]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	69db      	ldr	r3, [r3, #28]
 80047aa:	4917      	ldr	r1, [pc, #92]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80047b0:	f000 f834 	bl	800481c <HAL_RCC_GetSysClockFreq>
 80047b4:	4602      	mov	r2, r0
 80047b6:	4b14      	ldr	r3, [pc, #80]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	0a1b      	lsrs	r3, r3, #8
 80047bc:	f003 030f 	and.w	r3, r3, #15
 80047c0:	4912      	ldr	r1, [pc, #72]	@ (800480c <HAL_RCC_ClockConfig+0x35c>)
 80047c2:	5ccb      	ldrb	r3, [r1, r3]
 80047c4:	f003 031f 	and.w	r3, r3, #31
 80047c8:	fa22 f303 	lsr.w	r3, r2, r3
 80047cc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80047ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004808 <HAL_RCC_ClockConfig+0x358>)
 80047d0:	699b      	ldr	r3, [r3, #24]
 80047d2:	f003 030f 	and.w	r3, r3, #15
 80047d6:	4a0d      	ldr	r2, [pc, #52]	@ (800480c <HAL_RCC_ClockConfig+0x35c>)
 80047d8:	5cd3      	ldrb	r3, [r2, r3]
 80047da:	f003 031f 	and.w	r3, r3, #31
 80047de:	693a      	ldr	r2, [r7, #16]
 80047e0:	fa22 f303 	lsr.w	r3, r2, r3
 80047e4:	4a0a      	ldr	r2, [pc, #40]	@ (8004810 <HAL_RCC_ClockConfig+0x360>)
 80047e6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80047e8:	4a0a      	ldr	r2, [pc, #40]	@ (8004814 <HAL_RCC_ClockConfig+0x364>)
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80047ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004818 <HAL_RCC_ClockConfig+0x368>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7fd fcf8 	bl	80021e8 <HAL_InitTick>
 80047f8:	4603      	mov	r3, r0
 80047fa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80047fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3718      	adds	r7, #24
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	58024400 	.word	0x58024400
 800480c:	08009efc 	.word	0x08009efc
 8004810:	24000020 	.word	0x24000020
 8004814:	2400001c 	.word	0x2400001c
 8004818:	24000024 	.word	0x24000024

0800481c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800481c:	b480      	push	{r7}
 800481e:	b089      	sub	sp, #36	@ 0x24
 8004820:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004822:	4bb3      	ldr	r3, [pc, #716]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800482a:	2b18      	cmp	r3, #24
 800482c:	f200 8155 	bhi.w	8004ada <HAL_RCC_GetSysClockFreq+0x2be>
 8004830:	a201      	add	r2, pc, #4	@ (adr r2, 8004838 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004836:	bf00      	nop
 8004838:	0800489d 	.word	0x0800489d
 800483c:	08004adb 	.word	0x08004adb
 8004840:	08004adb 	.word	0x08004adb
 8004844:	08004adb 	.word	0x08004adb
 8004848:	08004adb 	.word	0x08004adb
 800484c:	08004adb 	.word	0x08004adb
 8004850:	08004adb 	.word	0x08004adb
 8004854:	08004adb 	.word	0x08004adb
 8004858:	080048c3 	.word	0x080048c3
 800485c:	08004adb 	.word	0x08004adb
 8004860:	08004adb 	.word	0x08004adb
 8004864:	08004adb 	.word	0x08004adb
 8004868:	08004adb 	.word	0x08004adb
 800486c:	08004adb 	.word	0x08004adb
 8004870:	08004adb 	.word	0x08004adb
 8004874:	08004adb 	.word	0x08004adb
 8004878:	080048c9 	.word	0x080048c9
 800487c:	08004adb 	.word	0x08004adb
 8004880:	08004adb 	.word	0x08004adb
 8004884:	08004adb 	.word	0x08004adb
 8004888:	08004adb 	.word	0x08004adb
 800488c:	08004adb 	.word	0x08004adb
 8004890:	08004adb 	.word	0x08004adb
 8004894:	08004adb 	.word	0x08004adb
 8004898:	080048cf 	.word	0x080048cf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800489c:	4b94      	ldr	r3, [pc, #592]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0320 	and.w	r3, r3, #32
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d009      	beq.n	80048bc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80048a8:	4b91      	ldr	r3, [pc, #580]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	08db      	lsrs	r3, r3, #3
 80048ae:	f003 0303 	and.w	r3, r3, #3
 80048b2:	4a90      	ldr	r2, [pc, #576]	@ (8004af4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80048b4:	fa22 f303 	lsr.w	r3, r2, r3
 80048b8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80048ba:	e111      	b.n	8004ae0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80048bc:	4b8d      	ldr	r3, [pc, #564]	@ (8004af4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80048be:	61bb      	str	r3, [r7, #24]
      break;
 80048c0:	e10e      	b.n	8004ae0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80048c2:	4b8d      	ldr	r3, [pc, #564]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80048c4:	61bb      	str	r3, [r7, #24]
      break;
 80048c6:	e10b      	b.n	8004ae0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80048c8:	4b8c      	ldr	r3, [pc, #560]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x2e0>)
 80048ca:	61bb      	str	r3, [r7, #24]
      break;
 80048cc:	e108      	b.n	8004ae0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80048ce:	4b88      	ldr	r3, [pc, #544]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048d2:	f003 0303 	and.w	r3, r3, #3
 80048d6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80048d8:	4b85      	ldr	r3, [pc, #532]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048dc:	091b      	lsrs	r3, r3, #4
 80048de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048e2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80048e4:	4b82      	ldr	r3, [pc, #520]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e8:	f003 0301 	and.w	r3, r3, #1
 80048ec:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80048ee:	4b80      	ldr	r3, [pc, #512]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048f2:	08db      	lsrs	r3, r3, #3
 80048f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80048f8:	68fa      	ldr	r2, [r7, #12]
 80048fa:	fb02 f303 	mul.w	r3, r2, r3
 80048fe:	ee07 3a90 	vmov	s15, r3
 8004902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004906:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	2b00      	cmp	r3, #0
 800490e:	f000 80e1 	beq.w	8004ad4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	2b02      	cmp	r3, #2
 8004916:	f000 8083 	beq.w	8004a20 <HAL_RCC_GetSysClockFreq+0x204>
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	2b02      	cmp	r3, #2
 800491e:	f200 80a1 	bhi.w	8004a64 <HAL_RCC_GetSysClockFreq+0x248>
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d003      	beq.n	8004930 <HAL_RCC_GetSysClockFreq+0x114>
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d056      	beq.n	80049dc <HAL_RCC_GetSysClockFreq+0x1c0>
 800492e:	e099      	b.n	8004a64 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004930:	4b6f      	ldr	r3, [pc, #444]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0320 	and.w	r3, r3, #32
 8004938:	2b00      	cmp	r3, #0
 800493a:	d02d      	beq.n	8004998 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800493c:	4b6c      	ldr	r3, [pc, #432]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	08db      	lsrs	r3, r3, #3
 8004942:	f003 0303 	and.w	r3, r3, #3
 8004946:	4a6b      	ldr	r2, [pc, #428]	@ (8004af4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004948:	fa22 f303 	lsr.w	r3, r2, r3
 800494c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	ee07 3a90 	vmov	s15, r3
 8004954:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	ee07 3a90 	vmov	s15, r3
 800495e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004966:	4b62      	ldr	r3, [pc, #392]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800496a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800496e:	ee07 3a90 	vmov	s15, r3
 8004972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004976:	ed97 6a02 	vldr	s12, [r7, #8]
 800497a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004b00 <HAL_RCC_GetSysClockFreq+0x2e4>
 800497e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004986:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800498a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800498e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004992:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004996:	e087      	b.n	8004aa8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	ee07 3a90 	vmov	s15, r3
 800499e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049a2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004b04 <HAL_RCC_GetSysClockFreq+0x2e8>
 80049a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049aa:	4b51      	ldr	r3, [pc, #324]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049b2:	ee07 3a90 	vmov	s15, r3
 80049b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80049be:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004b00 <HAL_RCC_GetSysClockFreq+0x2e4>
 80049c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80049da:	e065      	b.n	8004aa8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	ee07 3a90 	vmov	s15, r3
 80049e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049e6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004b08 <HAL_RCC_GetSysClockFreq+0x2ec>
 80049ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049ee:	4b40      	ldr	r3, [pc, #256]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049f6:	ee07 3a90 	vmov	s15, r3
 80049fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a02:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004b00 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004a06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a1a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004a1e:	e043      	b.n	8004aa8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	ee07 3a90 	vmov	s15, r3
 8004a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a2a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004b0c <HAL_RCC_GetSysClockFreq+0x2f0>
 8004a2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a32:	4b2f      	ldr	r3, [pc, #188]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a3a:	ee07 3a90 	vmov	s15, r3
 8004a3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a42:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a46:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004b00 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004a4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a5e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004a62:	e021      	b.n	8004aa8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	ee07 3a90 	vmov	s15, r3
 8004a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a6e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004b08 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004a72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a76:	4b1e      	ldr	r3, [pc, #120]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a7e:	ee07 3a90 	vmov	s15, r3
 8004a82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a86:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a8a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004b00 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004a8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aa2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004aa6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004aa8:	4b11      	ldr	r3, [pc, #68]	@ (8004af0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aac:	0a5b      	lsrs	r3, r3, #9
 8004aae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	ee07 3a90 	vmov	s15, r3
 8004abc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ac0:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ac4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ac8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004acc:	ee17 3a90 	vmov	r3, s15
 8004ad0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004ad2:	e005      	b.n	8004ae0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	61bb      	str	r3, [r7, #24]
      break;
 8004ad8:	e002      	b.n	8004ae0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004ada:	4b07      	ldr	r3, [pc, #28]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004adc:	61bb      	str	r3, [r7, #24]
      break;
 8004ade:	bf00      	nop
  }

  return sysclockfreq;
 8004ae0:	69bb      	ldr	r3, [r7, #24]
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3724      	adds	r7, #36	@ 0x24
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop
 8004af0:	58024400 	.word	0x58024400
 8004af4:	03d09000 	.word	0x03d09000
 8004af8:	003d0900 	.word	0x003d0900
 8004afc:	017d7840 	.word	0x017d7840
 8004b00:	46000000 	.word	0x46000000
 8004b04:	4c742400 	.word	0x4c742400
 8004b08:	4a742400 	.word	0x4a742400
 8004b0c:	4bbebc20 	.word	0x4bbebc20

08004b10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004b16:	f7ff fe81 	bl	800481c <HAL_RCC_GetSysClockFreq>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	4b10      	ldr	r3, [pc, #64]	@ (8004b60 <HAL_RCC_GetHCLKFreq+0x50>)
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	0a1b      	lsrs	r3, r3, #8
 8004b22:	f003 030f 	and.w	r3, r3, #15
 8004b26:	490f      	ldr	r1, [pc, #60]	@ (8004b64 <HAL_RCC_GetHCLKFreq+0x54>)
 8004b28:	5ccb      	ldrb	r3, [r1, r3]
 8004b2a:	f003 031f 	and.w	r3, r3, #31
 8004b2e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b32:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b34:	4b0a      	ldr	r3, [pc, #40]	@ (8004b60 <HAL_RCC_GetHCLKFreq+0x50>)
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	f003 030f 	and.w	r3, r3, #15
 8004b3c:	4a09      	ldr	r2, [pc, #36]	@ (8004b64 <HAL_RCC_GetHCLKFreq+0x54>)
 8004b3e:	5cd3      	ldrb	r3, [r2, r3]
 8004b40:	f003 031f 	and.w	r3, r3, #31
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	fa22 f303 	lsr.w	r3, r2, r3
 8004b4a:	4a07      	ldr	r2, [pc, #28]	@ (8004b68 <HAL_RCC_GetHCLKFreq+0x58>)
 8004b4c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004b4e:	4a07      	ldr	r2, [pc, #28]	@ (8004b6c <HAL_RCC_GetHCLKFreq+0x5c>)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004b54:	4b04      	ldr	r3, [pc, #16]	@ (8004b68 <HAL_RCC_GetHCLKFreq+0x58>)
 8004b56:	681b      	ldr	r3, [r3, #0]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3708      	adds	r7, #8
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	58024400 	.word	0x58024400
 8004b64:	08009efc 	.word	0x08009efc
 8004b68:	24000020 	.word	0x24000020
 8004b6c:	2400001c 	.word	0x2400001c

08004b70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004b74:	f7ff ffcc 	bl	8004b10 <HAL_RCC_GetHCLKFreq>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	4b06      	ldr	r3, [pc, #24]	@ (8004b94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b7c:	69db      	ldr	r3, [r3, #28]
 8004b7e:	091b      	lsrs	r3, r3, #4
 8004b80:	f003 0307 	and.w	r3, r3, #7
 8004b84:	4904      	ldr	r1, [pc, #16]	@ (8004b98 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b86:	5ccb      	ldrb	r3, [r1, r3]
 8004b88:	f003 031f 	and.w	r3, r3, #31
 8004b8c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	58024400 	.word	0x58024400
 8004b98:	08009efc 	.word	0x08009efc

08004b9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004ba0:	f7ff ffb6 	bl	8004b10 <HAL_RCC_GetHCLKFreq>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	4b06      	ldr	r3, [pc, #24]	@ (8004bc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ba8:	69db      	ldr	r3, [r3, #28]
 8004baa:	0a1b      	lsrs	r3, r3, #8
 8004bac:	f003 0307 	and.w	r3, r3, #7
 8004bb0:	4904      	ldr	r1, [pc, #16]	@ (8004bc4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004bb2:	5ccb      	ldrb	r3, [r1, r3]
 8004bb4:	f003 031f 	and.w	r3, r3, #31
 8004bb8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	58024400 	.word	0x58024400
 8004bc4:	08009efc 	.word	0x08009efc

08004bc8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bcc:	b0ca      	sub	sp, #296	@ 0x128
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bda:	2300      	movs	r3, #0
 8004bdc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004be8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004bec:	2500      	movs	r5, #0
 8004bee:	ea54 0305 	orrs.w	r3, r4, r5
 8004bf2:	d049      	beq.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bfa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bfe:	d02f      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004c00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004c04:	d828      	bhi.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004c06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c0a:	d01a      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004c0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c10:	d822      	bhi.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d003      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004c16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c1a:	d007      	beq.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004c1c:	e01c      	b.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c1e:	4bb8      	ldr	r3, [pc, #736]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c22:	4ab7      	ldr	r2, [pc, #732]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004c2a:	e01a      	b.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c30:	3308      	adds	r3, #8
 8004c32:	2102      	movs	r1, #2
 8004c34:	4618      	mov	r0, r3
 8004c36:	f001 fc8f 	bl	8006558 <RCCEx_PLL2_Config>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004c40:	e00f      	b.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c46:	3328      	adds	r3, #40	@ 0x28
 8004c48:	2102      	movs	r1, #2
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f001 fd36 	bl	80066bc <RCCEx_PLL3_Config>
 8004c50:	4603      	mov	r3, r0
 8004c52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004c56:	e004      	b.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c5e:	e000      	b.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004c60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10a      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004c6a:	4ba5      	ldr	r3, [pc, #660]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c6e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c76:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c78:	4aa1      	ldr	r2, [pc, #644]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c7a:	430b      	orrs	r3, r1
 8004c7c:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c7e:	e003      	b.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c90:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004c94:	f04f 0900 	mov.w	r9, #0
 8004c98:	ea58 0309 	orrs.w	r3, r8, r9
 8004c9c:	d047      	beq.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ca4:	2b04      	cmp	r3, #4
 8004ca6:	d82a      	bhi.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cae:	bf00      	nop
 8004cb0:	08004cc5 	.word	0x08004cc5
 8004cb4:	08004cd3 	.word	0x08004cd3
 8004cb8:	08004ce9 	.word	0x08004ce9
 8004cbc:	08004d07 	.word	0x08004d07
 8004cc0:	08004d07 	.word	0x08004d07
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cc4:	4b8e      	ldr	r3, [pc, #568]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc8:	4a8d      	ldr	r2, [pc, #564]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cd0:	e01a      	b.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd6:	3308      	adds	r3, #8
 8004cd8:	2100      	movs	r1, #0
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f001 fc3c 	bl	8006558 <RCCEx_PLL2_Config>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ce6:	e00f      	b.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cec:	3328      	adds	r3, #40	@ 0x28
 8004cee:	2100      	movs	r1, #0
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f001 fce3 	bl	80066bc <RCCEx_PLL3_Config>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cfc:	e004      	b.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d04:	e000      	b.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004d06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d10a      	bne.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d10:	4b7b      	ldr	r3, [pc, #492]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d14:	f023 0107 	bic.w	r1, r3, #7
 8004d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d1e:	4a78      	ldr	r2, [pc, #480]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d20:	430b      	orrs	r3, r1
 8004d22:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d24:	e003      	b.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004d2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d36:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004d3a:	f04f 0b00 	mov.w	fp, #0
 8004d3e:	ea5a 030b 	orrs.w	r3, sl, fp
 8004d42:	d04c      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d4e:	d030      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004d50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d54:	d829      	bhi.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004d56:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d58:	d02d      	beq.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004d5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d5c:	d825      	bhi.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004d5e:	2b80      	cmp	r3, #128	@ 0x80
 8004d60:	d018      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004d62:	2b80      	cmp	r3, #128	@ 0x80
 8004d64:	d821      	bhi.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d002      	beq.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004d6a:	2b40      	cmp	r3, #64	@ 0x40
 8004d6c:	d007      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004d6e:	e01c      	b.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d70:	4b63      	ldr	r3, [pc, #396]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d74:	4a62      	ldr	r2, [pc, #392]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004d7c:	e01c      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d82:	3308      	adds	r3, #8
 8004d84:	2100      	movs	r1, #0
 8004d86:	4618      	mov	r0, r3
 8004d88:	f001 fbe6 	bl	8006558 <RCCEx_PLL2_Config>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004d92:	e011      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d98:	3328      	adds	r3, #40	@ 0x28
 8004d9a:	2100      	movs	r1, #0
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f001 fc8d 	bl	80066bc <RCCEx_PLL3_Config>
 8004da2:	4603      	mov	r3, r0
 8004da4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004da8:	e006      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004db0:	e002      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004db2:	bf00      	nop
 8004db4:	e000      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004db6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004db8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10a      	bne.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004dc0:	4b4f      	ldr	r3, [pc, #316]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dc4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dce:	4a4c      	ldr	r2, [pc, #304]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dd0:	430b      	orrs	r3, r1
 8004dd2:	6513      	str	r3, [r2, #80]	@ 0x50
 8004dd4:	e003      	b.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004dea:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004dee:	2300      	movs	r3, #0
 8004df0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004df4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004df8:	460b      	mov	r3, r1
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	d053      	beq.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e02:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004e06:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e0a:	d035      	beq.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004e0c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e10:	d82e      	bhi.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004e12:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004e16:	d031      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004e18:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004e1c:	d828      	bhi.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004e1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e22:	d01a      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004e24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e28:	d822      	bhi.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d003      	beq.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004e2e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e32:	d007      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004e34:	e01c      	b.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e36:	4b32      	ldr	r3, [pc, #200]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e3a:	4a31      	ldr	r2, [pc, #196]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e42:	e01c      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e48:	3308      	adds	r3, #8
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f001 fb83 	bl	8006558 <RCCEx_PLL2_Config>
 8004e52:	4603      	mov	r3, r0
 8004e54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004e58:	e011      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e5e:	3328      	adds	r3, #40	@ 0x28
 8004e60:	2100      	movs	r1, #0
 8004e62:	4618      	mov	r0, r3
 8004e64:	f001 fc2a 	bl	80066bc <RCCEx_PLL3_Config>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e6e:	e006      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e76:	e002      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004e78:	bf00      	nop
 8004e7a:	e000      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004e7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d10b      	bne.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004e86:	4b1e      	ldr	r3, [pc, #120]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e8a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e92:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004e96:	4a1a      	ldr	r2, [pc, #104]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e98:	430b      	orrs	r3, r1
 8004e9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e9c:	e003      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ea2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eae:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004eb2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004ebc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	d056      	beq.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004ece:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ed2:	d038      	beq.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004ed4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ed8:	d831      	bhi.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004eda:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ede:	d034      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004ee0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ee4:	d82b      	bhi.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004ee6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004eea:	d01d      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004eec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ef0:	d825      	bhi.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d006      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004ef6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004efa:	d00a      	beq.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004efc:	e01f      	b.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004efe:	bf00      	nop
 8004f00:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f04:	4ba2      	ldr	r3, [pc, #648]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f08:	4aa1      	ldr	r2, [pc, #644]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f10:	e01c      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f16:	3308      	adds	r3, #8
 8004f18:	2100      	movs	r1, #0
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f001 fb1c 	bl	8006558 <RCCEx_PLL2_Config>
 8004f20:	4603      	mov	r3, r0
 8004f22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004f26:	e011      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f2c:	3328      	adds	r3, #40	@ 0x28
 8004f2e:	2100      	movs	r1, #0
 8004f30:	4618      	mov	r0, r3
 8004f32:	f001 fbc3 	bl	80066bc <RCCEx_PLL3_Config>
 8004f36:	4603      	mov	r3, r0
 8004f38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f3c:	e006      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f44:	e002      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004f46:	bf00      	nop
 8004f48:	e000      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004f4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d10b      	bne.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004f54:	4b8e      	ldr	r3, [pc, #568]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f58:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f60:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004f64:	4a8a      	ldr	r2, [pc, #552]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f66:	430b      	orrs	r3, r1
 8004f68:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f6a:	e003      	b.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004f80:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004f84:	2300      	movs	r3, #0
 8004f86:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004f8a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004f8e:	460b      	mov	r3, r1
 8004f90:	4313      	orrs	r3, r2
 8004f92:	d03a      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f9a:	2b30      	cmp	r3, #48	@ 0x30
 8004f9c:	d01f      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004f9e:	2b30      	cmp	r3, #48	@ 0x30
 8004fa0:	d819      	bhi.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004fa2:	2b20      	cmp	r3, #32
 8004fa4:	d00c      	beq.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004fa6:	2b20      	cmp	r3, #32
 8004fa8:	d815      	bhi.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d019      	beq.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004fae:	2b10      	cmp	r3, #16
 8004fb0:	d111      	bne.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fb2:	4b77      	ldr	r3, [pc, #476]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb6:	4a76      	ldr	r2, [pc, #472]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004fbe:	e011      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc4:	3308      	adds	r3, #8
 8004fc6:	2102      	movs	r1, #2
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f001 fac5 	bl	8006558 <RCCEx_PLL2_Config>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004fd4:	e006      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fdc:	e002      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004fde:	bf00      	nop
 8004fe0:	e000      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004fe2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fe4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d10a      	bne.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004fec:	4b68      	ldr	r3, [pc, #416]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ff0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ffa:	4a65      	ldr	r2, [pc, #404]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ffc:	430b      	orrs	r3, r1
 8004ffe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005000:	e003      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005002:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005006:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800500a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800500e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005012:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005016:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800501a:	2300      	movs	r3, #0
 800501c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005020:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005024:	460b      	mov	r3, r1
 8005026:	4313      	orrs	r3, r2
 8005028:	d051      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800502a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800502e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005030:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005034:	d035      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005036:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800503a:	d82e      	bhi.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800503c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005040:	d031      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005042:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005046:	d828      	bhi.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005048:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800504c:	d01a      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800504e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005052:	d822      	bhi.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005054:	2b00      	cmp	r3, #0
 8005056:	d003      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005058:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800505c:	d007      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800505e:	e01c      	b.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005060:	4b4b      	ldr	r3, [pc, #300]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005064:	4a4a      	ldr	r2, [pc, #296]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005066:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800506a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800506c:	e01c      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800506e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005072:	3308      	adds	r3, #8
 8005074:	2100      	movs	r1, #0
 8005076:	4618      	mov	r0, r3
 8005078:	f001 fa6e 	bl	8006558 <RCCEx_PLL2_Config>
 800507c:	4603      	mov	r3, r0
 800507e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005082:	e011      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005088:	3328      	adds	r3, #40	@ 0x28
 800508a:	2100      	movs	r1, #0
 800508c:	4618      	mov	r0, r3
 800508e:	f001 fb15 	bl	80066bc <RCCEx_PLL3_Config>
 8005092:	4603      	mov	r3, r0
 8005094:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005098:	e006      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050a0:	e002      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80050a2:	bf00      	nop
 80050a4:	e000      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80050a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d10a      	bne.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80050b0:	4b37      	ldr	r3, [pc, #220]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050b4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80050b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050be:	4a34      	ldr	r2, [pc, #208]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050c0:	430b      	orrs	r3, r1
 80050c2:	6513      	str	r3, [r2, #80]	@ 0x50
 80050c4:	e003      	b.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80050ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80050da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80050de:	2300      	movs	r3, #0
 80050e0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80050e4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80050e8:	460b      	mov	r3, r1
 80050ea:	4313      	orrs	r3, r2
 80050ec:	d056      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80050ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050f8:	d033      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80050fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050fe:	d82c      	bhi.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005100:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005104:	d02f      	beq.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005106:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800510a:	d826      	bhi.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800510c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005110:	d02b      	beq.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005112:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005116:	d820      	bhi.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005118:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800511c:	d012      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800511e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005122:	d81a      	bhi.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005124:	2b00      	cmp	r3, #0
 8005126:	d022      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005128:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800512c:	d115      	bne.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800512e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005132:	3308      	adds	r3, #8
 8005134:	2101      	movs	r1, #1
 8005136:	4618      	mov	r0, r3
 8005138:	f001 fa0e 	bl	8006558 <RCCEx_PLL2_Config>
 800513c:	4603      	mov	r3, r0
 800513e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005142:	e015      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005148:	3328      	adds	r3, #40	@ 0x28
 800514a:	2101      	movs	r1, #1
 800514c:	4618      	mov	r0, r3
 800514e:	f001 fab5 	bl	80066bc <RCCEx_PLL3_Config>
 8005152:	4603      	mov	r3, r0
 8005154:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005158:	e00a      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005160:	e006      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005162:	bf00      	nop
 8005164:	e004      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005166:	bf00      	nop
 8005168:	e002      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800516a:	bf00      	nop
 800516c:	e000      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800516e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005170:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005174:	2b00      	cmp	r3, #0
 8005176:	d10d      	bne.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005178:	4b05      	ldr	r3, [pc, #20]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800517a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800517c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005184:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005186:	4a02      	ldr	r2, [pc, #8]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005188:	430b      	orrs	r3, r1
 800518a:	6513      	str	r3, [r2, #80]	@ 0x50
 800518c:	e006      	b.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800518e:	bf00      	nop
 8005190:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005194:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005198:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800519c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80051a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80051ac:	2300      	movs	r3, #0
 80051ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80051b2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80051b6:	460b      	mov	r3, r1
 80051b8:	4313      	orrs	r3, r2
 80051ba:	d055      	beq.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80051bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051c8:	d033      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80051ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051ce:	d82c      	bhi.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80051d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051d4:	d02f      	beq.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80051d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051da:	d826      	bhi.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80051dc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80051e0:	d02b      	beq.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x672>
 80051e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80051e6:	d820      	bhi.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80051e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051ec:	d012      	beq.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80051ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051f2:	d81a      	bhi.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d022      	beq.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x676>
 80051f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051fc:	d115      	bne.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005202:	3308      	adds	r3, #8
 8005204:	2101      	movs	r1, #1
 8005206:	4618      	mov	r0, r3
 8005208:	f001 f9a6 	bl	8006558 <RCCEx_PLL2_Config>
 800520c:	4603      	mov	r3, r0
 800520e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005212:	e015      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005218:	3328      	adds	r3, #40	@ 0x28
 800521a:	2101      	movs	r1, #1
 800521c:	4618      	mov	r0, r3
 800521e:	f001 fa4d 	bl	80066bc <RCCEx_PLL3_Config>
 8005222:	4603      	mov	r3, r0
 8005224:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005228:	e00a      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005230:	e006      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005232:	bf00      	nop
 8005234:	e004      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005236:	bf00      	nop
 8005238:	e002      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800523a:	bf00      	nop
 800523c:	e000      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800523e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005240:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10b      	bne.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005248:	4ba3      	ldr	r3, [pc, #652]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800524a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800524c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005254:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005258:	4a9f      	ldr	r2, [pc, #636]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800525a:	430b      	orrs	r3, r1
 800525c:	6593      	str	r3, [r2, #88]	@ 0x58
 800525e:	e003      	b.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005260:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005264:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800526c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005270:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005274:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005278:	2300      	movs	r3, #0
 800527a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800527e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005282:	460b      	mov	r3, r1
 8005284:	4313      	orrs	r3, r2
 8005286:	d037      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800528c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800528e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005292:	d00e      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005294:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005298:	d816      	bhi.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800529a:	2b00      	cmp	r3, #0
 800529c:	d018      	beq.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800529e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052a2:	d111      	bne.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052a4:	4b8c      	ldr	r3, [pc, #560]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a8:	4a8b      	ldr	r2, [pc, #556]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80052b0:	e00f      	b.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80052b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b6:	3308      	adds	r3, #8
 80052b8:	2101      	movs	r1, #1
 80052ba:	4618      	mov	r0, r3
 80052bc:	f001 f94c 	bl	8006558 <RCCEx_PLL2_Config>
 80052c0:	4603      	mov	r3, r0
 80052c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80052c6:	e004      	b.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052ce:	e000      	b.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80052d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d10a      	bne.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80052da:	4b7f      	ldr	r3, [pc, #508]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052de:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80052e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052e8:	4a7b      	ldr	r2, [pc, #492]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052ea:	430b      	orrs	r3, r1
 80052ec:	6513      	str	r3, [r2, #80]	@ 0x50
 80052ee:	e003      	b.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80052f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005300:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005304:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005308:	2300      	movs	r3, #0
 800530a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800530e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005312:	460b      	mov	r3, r1
 8005314:	4313      	orrs	r3, r2
 8005316:	d039      	beq.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800531c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800531e:	2b03      	cmp	r3, #3
 8005320:	d81c      	bhi.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005322:	a201      	add	r2, pc, #4	@ (adr r2, 8005328 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005328:	08005365 	.word	0x08005365
 800532c:	08005339 	.word	0x08005339
 8005330:	08005347 	.word	0x08005347
 8005334:	08005365 	.word	0x08005365
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005338:	4b67      	ldr	r3, [pc, #412]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800533a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800533c:	4a66      	ldr	r2, [pc, #408]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800533e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005342:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005344:	e00f      	b.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800534a:	3308      	adds	r3, #8
 800534c:	2102      	movs	r1, #2
 800534e:	4618      	mov	r0, r3
 8005350:	f001 f902 	bl	8006558 <RCCEx_PLL2_Config>
 8005354:	4603      	mov	r3, r0
 8005356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800535a:	e004      	b.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005362:	e000      	b.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005364:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005366:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800536a:	2b00      	cmp	r3, #0
 800536c:	d10a      	bne.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800536e:	4b5a      	ldr	r3, [pc, #360]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005372:	f023 0103 	bic.w	r1, r3, #3
 8005376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800537a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800537c:	4a56      	ldr	r2, [pc, #344]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800537e:	430b      	orrs	r3, r1
 8005380:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005382:	e003      	b.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005384:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005388:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800538c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005394:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005398:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800539c:	2300      	movs	r3, #0
 800539e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80053a2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80053a6:	460b      	mov	r3, r1
 80053a8:	4313      	orrs	r3, r2
 80053aa:	f000 809f 	beq.w	80054ec <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053ae:	4b4b      	ldr	r3, [pc, #300]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a4a      	ldr	r2, [pc, #296]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80053b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053b8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80053ba:	f7fc ff5f 	bl	800227c <HAL_GetTick>
 80053be:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053c2:	e00b      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053c4:	f7fc ff5a 	bl	800227c <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80053ce:	1ad3      	subs	r3, r2, r3
 80053d0:	2b64      	cmp	r3, #100	@ 0x64
 80053d2:	d903      	bls.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80053d4:	2303      	movs	r3, #3
 80053d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053da:	e005      	b.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053dc:	4b3f      	ldr	r3, [pc, #252]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d0ed      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80053e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d179      	bne.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80053f0:	4b39      	ldr	r3, [pc, #228]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053f2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80053f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80053fc:	4053      	eors	r3, r2
 80053fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005402:	2b00      	cmp	r3, #0
 8005404:	d015      	beq.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005406:	4b34      	ldr	r3, [pc, #208]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800540a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800540e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005412:	4b31      	ldr	r3, [pc, #196]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005416:	4a30      	ldr	r2, [pc, #192]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005418:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800541c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800541e:	4b2e      	ldr	r3, [pc, #184]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005422:	4a2d      	ldr	r2, [pc, #180]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005424:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005428:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800542a:	4a2b      	ldr	r2, [pc, #172]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800542c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005430:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005436:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800543a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800543e:	d118      	bne.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005440:	f7fc ff1c 	bl	800227c <HAL_GetTick>
 8005444:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005448:	e00d      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800544a:	f7fc ff17 	bl	800227c <HAL_GetTick>
 800544e:	4602      	mov	r2, r0
 8005450:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005454:	1ad2      	subs	r2, r2, r3
 8005456:	f241 3388 	movw	r3, #5000	@ 0x1388
 800545a:	429a      	cmp	r2, r3
 800545c:	d903      	bls.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005464:	e005      	b.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005466:	4b1c      	ldr	r3, [pc, #112]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	2b00      	cmp	r3, #0
 8005470:	d0eb      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005472:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005476:	2b00      	cmp	r3, #0
 8005478:	d129      	bne.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800547a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800547e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005482:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005486:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800548a:	d10e      	bne.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800548c:	4b12      	ldr	r3, [pc, #72]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800548e:	691b      	ldr	r3, [r3, #16]
 8005490:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005498:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800549c:	091a      	lsrs	r2, r3, #4
 800549e:	4b10      	ldr	r3, [pc, #64]	@ (80054e0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80054a0:	4013      	ands	r3, r2
 80054a2:	4a0d      	ldr	r2, [pc, #52]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054a4:	430b      	orrs	r3, r1
 80054a6:	6113      	str	r3, [r2, #16]
 80054a8:	e005      	b.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80054aa:	4b0b      	ldr	r3, [pc, #44]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054ac:	691b      	ldr	r3, [r3, #16]
 80054ae:	4a0a      	ldr	r2, [pc, #40]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054b0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80054b4:	6113      	str	r3, [r2, #16]
 80054b6:	4b08      	ldr	r3, [pc, #32]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054b8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80054ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054be:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80054c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054c6:	4a04      	ldr	r2, [pc, #16]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054c8:	430b      	orrs	r3, r1
 80054ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80054cc:	e00e      	b.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80054ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80054d6:	e009      	b.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x924>
 80054d8:	58024400 	.word	0x58024400
 80054dc:	58024800 	.word	0x58024800
 80054e0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80054ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f4:	f002 0301 	and.w	r3, r2, #1
 80054f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80054fc:	2300      	movs	r3, #0
 80054fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005502:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005506:	460b      	mov	r3, r1
 8005508:	4313      	orrs	r3, r2
 800550a:	f000 8089 	beq.w	8005620 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800550e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005512:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005514:	2b28      	cmp	r3, #40	@ 0x28
 8005516:	d86b      	bhi.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005518:	a201      	add	r2, pc, #4	@ (adr r2, 8005520 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800551a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800551e:	bf00      	nop
 8005520:	080055f9 	.word	0x080055f9
 8005524:	080055f1 	.word	0x080055f1
 8005528:	080055f1 	.word	0x080055f1
 800552c:	080055f1 	.word	0x080055f1
 8005530:	080055f1 	.word	0x080055f1
 8005534:	080055f1 	.word	0x080055f1
 8005538:	080055f1 	.word	0x080055f1
 800553c:	080055f1 	.word	0x080055f1
 8005540:	080055c5 	.word	0x080055c5
 8005544:	080055f1 	.word	0x080055f1
 8005548:	080055f1 	.word	0x080055f1
 800554c:	080055f1 	.word	0x080055f1
 8005550:	080055f1 	.word	0x080055f1
 8005554:	080055f1 	.word	0x080055f1
 8005558:	080055f1 	.word	0x080055f1
 800555c:	080055f1 	.word	0x080055f1
 8005560:	080055db 	.word	0x080055db
 8005564:	080055f1 	.word	0x080055f1
 8005568:	080055f1 	.word	0x080055f1
 800556c:	080055f1 	.word	0x080055f1
 8005570:	080055f1 	.word	0x080055f1
 8005574:	080055f1 	.word	0x080055f1
 8005578:	080055f1 	.word	0x080055f1
 800557c:	080055f1 	.word	0x080055f1
 8005580:	080055f9 	.word	0x080055f9
 8005584:	080055f1 	.word	0x080055f1
 8005588:	080055f1 	.word	0x080055f1
 800558c:	080055f1 	.word	0x080055f1
 8005590:	080055f1 	.word	0x080055f1
 8005594:	080055f1 	.word	0x080055f1
 8005598:	080055f1 	.word	0x080055f1
 800559c:	080055f1 	.word	0x080055f1
 80055a0:	080055f9 	.word	0x080055f9
 80055a4:	080055f1 	.word	0x080055f1
 80055a8:	080055f1 	.word	0x080055f1
 80055ac:	080055f1 	.word	0x080055f1
 80055b0:	080055f1 	.word	0x080055f1
 80055b4:	080055f1 	.word	0x080055f1
 80055b8:	080055f1 	.word	0x080055f1
 80055bc:	080055f1 	.word	0x080055f1
 80055c0:	080055f9 	.word	0x080055f9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80055c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055c8:	3308      	adds	r3, #8
 80055ca:	2101      	movs	r1, #1
 80055cc:	4618      	mov	r0, r3
 80055ce:	f000 ffc3 	bl	8006558 <RCCEx_PLL2_Config>
 80055d2:	4603      	mov	r3, r0
 80055d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80055d8:	e00f      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055de:	3328      	adds	r3, #40	@ 0x28
 80055e0:	2101      	movs	r1, #1
 80055e2:	4618      	mov	r0, r3
 80055e4:	f001 f86a 	bl	80066bc <RCCEx_PLL3_Config>
 80055e8:	4603      	mov	r3, r0
 80055ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80055ee:	e004      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055f6:	e000      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80055f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d10a      	bne.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005602:	4bbf      	ldr	r3, [pc, #764]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005606:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800560a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800560e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005610:	4abb      	ldr	r2, [pc, #748]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005612:	430b      	orrs	r3, r1
 8005614:	6553      	str	r3, [r2, #84]	@ 0x54
 8005616:	e003      	b.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005618:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800561c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005628:	f002 0302 	and.w	r3, r2, #2
 800562c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005630:	2300      	movs	r3, #0
 8005632:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005636:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800563a:	460b      	mov	r3, r1
 800563c:	4313      	orrs	r3, r2
 800563e:	d041      	beq.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005644:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005646:	2b05      	cmp	r3, #5
 8005648:	d824      	bhi.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800564a:	a201      	add	r2, pc, #4	@ (adr r2, 8005650 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800564c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005650:	0800569d 	.word	0x0800569d
 8005654:	08005669 	.word	0x08005669
 8005658:	0800567f 	.word	0x0800567f
 800565c:	0800569d 	.word	0x0800569d
 8005660:	0800569d 	.word	0x0800569d
 8005664:	0800569d 	.word	0x0800569d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800566c:	3308      	adds	r3, #8
 800566e:	2101      	movs	r1, #1
 8005670:	4618      	mov	r0, r3
 8005672:	f000 ff71 	bl	8006558 <RCCEx_PLL2_Config>
 8005676:	4603      	mov	r3, r0
 8005678:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800567c:	e00f      	b.n	800569e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800567e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005682:	3328      	adds	r3, #40	@ 0x28
 8005684:	2101      	movs	r1, #1
 8005686:	4618      	mov	r0, r3
 8005688:	f001 f818 	bl	80066bc <RCCEx_PLL3_Config>
 800568c:	4603      	mov	r3, r0
 800568e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005692:	e004      	b.n	800569e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800569a:	e000      	b.n	800569e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800569c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800569e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d10a      	bne.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80056a6:	4b96      	ldr	r3, [pc, #600]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80056a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056aa:	f023 0107 	bic.w	r1, r3, #7
 80056ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80056b4:	4a92      	ldr	r2, [pc, #584]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80056b6:	430b      	orrs	r3, r1
 80056b8:	6553      	str	r3, [r2, #84]	@ 0x54
 80056ba:	e003      	b.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80056c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056cc:	f002 0304 	and.w	r3, r2, #4
 80056d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056d4:	2300      	movs	r3, #0
 80056d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056da:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80056de:	460b      	mov	r3, r1
 80056e0:	4313      	orrs	r3, r2
 80056e2:	d044      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80056e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80056ec:	2b05      	cmp	r3, #5
 80056ee:	d825      	bhi.n	800573c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80056f0:	a201      	add	r2, pc, #4	@ (adr r2, 80056f8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80056f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f6:	bf00      	nop
 80056f8:	08005745 	.word	0x08005745
 80056fc:	08005711 	.word	0x08005711
 8005700:	08005727 	.word	0x08005727
 8005704:	08005745 	.word	0x08005745
 8005708:	08005745 	.word	0x08005745
 800570c:	08005745 	.word	0x08005745
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005714:	3308      	adds	r3, #8
 8005716:	2101      	movs	r1, #1
 8005718:	4618      	mov	r0, r3
 800571a:	f000 ff1d 	bl	8006558 <RCCEx_PLL2_Config>
 800571e:	4603      	mov	r3, r0
 8005720:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005724:	e00f      	b.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800572a:	3328      	adds	r3, #40	@ 0x28
 800572c:	2101      	movs	r1, #1
 800572e:	4618      	mov	r0, r3
 8005730:	f000 ffc4 	bl	80066bc <RCCEx_PLL3_Config>
 8005734:	4603      	mov	r3, r0
 8005736:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800573a:	e004      	b.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005742:	e000      	b.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005744:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005746:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800574a:	2b00      	cmp	r3, #0
 800574c:	d10b      	bne.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800574e:	4b6c      	ldr	r3, [pc, #432]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005752:	f023 0107 	bic.w	r1, r3, #7
 8005756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800575a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800575e:	4a68      	ldr	r2, [pc, #416]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005760:	430b      	orrs	r3, r1
 8005762:	6593      	str	r3, [r2, #88]	@ 0x58
 8005764:	e003      	b.n	800576e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005766:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800576a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800576e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005776:	f002 0320 	and.w	r3, r2, #32
 800577a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800577e:	2300      	movs	r3, #0
 8005780:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005784:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005788:	460b      	mov	r3, r1
 800578a:	4313      	orrs	r3, r2
 800578c:	d055      	beq.n	800583a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800578e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005796:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800579a:	d033      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800579c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057a0:	d82c      	bhi.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80057a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057a6:	d02f      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80057a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057ac:	d826      	bhi.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80057ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80057b2:	d02b      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80057b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80057b8:	d820      	bhi.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80057ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057be:	d012      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80057c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057c4:	d81a      	bhi.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d022      	beq.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80057ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057ce:	d115      	bne.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80057d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d4:	3308      	adds	r3, #8
 80057d6:	2100      	movs	r1, #0
 80057d8:	4618      	mov	r0, r3
 80057da:	f000 febd 	bl	8006558 <RCCEx_PLL2_Config>
 80057de:	4603      	mov	r3, r0
 80057e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80057e4:	e015      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80057e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ea:	3328      	adds	r3, #40	@ 0x28
 80057ec:	2102      	movs	r1, #2
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 ff64 	bl	80066bc <RCCEx_PLL3_Config>
 80057f4:	4603      	mov	r3, r0
 80057f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80057fa:	e00a      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005802:	e006      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005804:	bf00      	nop
 8005806:	e004      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005808:	bf00      	nop
 800580a:	e002      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800580c:	bf00      	nop
 800580e:	e000      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005810:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005812:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005816:	2b00      	cmp	r3, #0
 8005818:	d10b      	bne.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800581a:	4b39      	ldr	r3, [pc, #228]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800581c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800581e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800582a:	4a35      	ldr	r2, [pc, #212]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800582c:	430b      	orrs	r3, r1
 800582e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005830:	e003      	b.n	800583a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005832:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005836:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800583a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800583e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005842:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005846:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800584a:	2300      	movs	r3, #0
 800584c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005850:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005854:	460b      	mov	r3, r1
 8005856:	4313      	orrs	r3, r2
 8005858:	d058      	beq.n	800590c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800585a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800585e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005862:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005866:	d033      	beq.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005868:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800586c:	d82c      	bhi.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800586e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005872:	d02f      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005874:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005878:	d826      	bhi.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800587a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800587e:	d02b      	beq.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005880:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005884:	d820      	bhi.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005886:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800588a:	d012      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800588c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005890:	d81a      	bhi.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005892:	2b00      	cmp	r3, #0
 8005894:	d022      	beq.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005896:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800589a:	d115      	bne.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800589c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058a0:	3308      	adds	r3, #8
 80058a2:	2100      	movs	r1, #0
 80058a4:	4618      	mov	r0, r3
 80058a6:	f000 fe57 	bl	8006558 <RCCEx_PLL2_Config>
 80058aa:	4603      	mov	r3, r0
 80058ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80058b0:	e015      	b.n	80058de <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80058b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b6:	3328      	adds	r3, #40	@ 0x28
 80058b8:	2102      	movs	r1, #2
 80058ba:	4618      	mov	r0, r3
 80058bc:	f000 fefe 	bl	80066bc <RCCEx_PLL3_Config>
 80058c0:	4603      	mov	r3, r0
 80058c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80058c6:	e00a      	b.n	80058de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058ce:	e006      	b.n	80058de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80058d0:	bf00      	nop
 80058d2:	e004      	b.n	80058de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80058d4:	bf00      	nop
 80058d6:	e002      	b.n	80058de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80058d8:	bf00      	nop
 80058da:	e000      	b.n	80058de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80058dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d10e      	bne.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80058e6:	4b06      	ldr	r3, [pc, #24]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ea:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80058ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80058f6:	4a02      	ldr	r2, [pc, #8]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058f8:	430b      	orrs	r3, r1
 80058fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80058fc:	e006      	b.n	800590c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80058fe:	bf00      	nop
 8005900:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005904:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005908:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800590c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005914:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005918:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800591c:	2300      	movs	r3, #0
 800591e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005922:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005926:	460b      	mov	r3, r1
 8005928:	4313      	orrs	r3, r2
 800592a:	d055      	beq.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800592c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005930:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005934:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005938:	d033      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800593a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800593e:	d82c      	bhi.n	800599a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005940:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005944:	d02f      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005946:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800594a:	d826      	bhi.n	800599a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800594c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005950:	d02b      	beq.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005952:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005956:	d820      	bhi.n	800599a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005958:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800595c:	d012      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800595e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005962:	d81a      	bhi.n	800599a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005964:	2b00      	cmp	r3, #0
 8005966:	d022      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005968:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800596c:	d115      	bne.n	800599a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800596e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005972:	3308      	adds	r3, #8
 8005974:	2100      	movs	r1, #0
 8005976:	4618      	mov	r0, r3
 8005978:	f000 fdee 	bl	8006558 <RCCEx_PLL2_Config>
 800597c:	4603      	mov	r3, r0
 800597e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005982:	e015      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005988:	3328      	adds	r3, #40	@ 0x28
 800598a:	2102      	movs	r1, #2
 800598c:	4618      	mov	r0, r3
 800598e:	f000 fe95 	bl	80066bc <RCCEx_PLL3_Config>
 8005992:	4603      	mov	r3, r0
 8005994:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005998:	e00a      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059a0:	e006      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80059a2:	bf00      	nop
 80059a4:	e004      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80059a6:	bf00      	nop
 80059a8:	e002      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80059aa:	bf00      	nop
 80059ac:	e000      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80059ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d10b      	bne.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80059b8:	4ba1      	ldr	r3, [pc, #644]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059bc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80059c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80059c8:	4a9d      	ldr	r2, [pc, #628]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059ca:	430b      	orrs	r3, r1
 80059cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80059ce:	e003      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80059d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e0:	f002 0308 	and.w	r3, r2, #8
 80059e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80059e8:	2300      	movs	r3, #0
 80059ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80059ee:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80059f2:	460b      	mov	r3, r1
 80059f4:	4313      	orrs	r3, r2
 80059f6:	d01e      	beq.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80059f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a04:	d10c      	bne.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a0a:	3328      	adds	r3, #40	@ 0x28
 8005a0c:	2102      	movs	r1, #2
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f000 fe54 	bl	80066bc <RCCEx_PLL3_Config>
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d002      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005a20:	4b87      	ldr	r3, [pc, #540]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a24:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a30:	4a83      	ldr	r2, [pc, #524]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a32:	430b      	orrs	r3, r1
 8005a34:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a3e:	f002 0310 	and.w	r3, r2, #16
 8005a42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005a46:	2300      	movs	r3, #0
 8005a48:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005a4c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005a50:	460b      	mov	r3, r1
 8005a52:	4313      	orrs	r3, r2
 8005a54:	d01e      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a62:	d10c      	bne.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a68:	3328      	adds	r3, #40	@ 0x28
 8005a6a:	2102      	movs	r1, #2
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f000 fe25 	bl	80066bc <RCCEx_PLL3_Config>
 8005a72:	4603      	mov	r3, r0
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d002      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005a7e:	4b70      	ldr	r3, [pc, #448]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a82:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a8e:	4a6c      	ldr	r2, [pc, #432]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a90:	430b      	orrs	r3, r1
 8005a92:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005aa0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005aaa:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005aae:	460b      	mov	r3, r1
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	d03e      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005abc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ac0:	d022      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005ac2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ac6:	d81b      	bhi.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d003      	beq.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ad0:	d00b      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005ad2:	e015      	b.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ad8:	3308      	adds	r3, #8
 8005ada:	2100      	movs	r1, #0
 8005adc:	4618      	mov	r0, r3
 8005ade:	f000 fd3b 	bl	8006558 <RCCEx_PLL2_Config>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005ae8:	e00f      	b.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aee:	3328      	adds	r3, #40	@ 0x28
 8005af0:	2102      	movs	r1, #2
 8005af2:	4618      	mov	r0, r3
 8005af4:	f000 fde2 	bl	80066bc <RCCEx_PLL3_Config>
 8005af8:	4603      	mov	r3, r0
 8005afa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005afe:	e004      	b.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b06:	e000      	b.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005b08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d10b      	bne.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b12:	4b4b      	ldr	r3, [pc, #300]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b16:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b1e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005b22:	4a47      	ldr	r2, [pc, #284]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b24:	430b      	orrs	r3, r1
 8005b26:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b28:	e003      	b.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b3a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005b3e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b40:	2300      	movs	r3, #0
 8005b42:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005b44:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005b48:	460b      	mov	r3, r1
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	d03b      	beq.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b56:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005b5a:	d01f      	beq.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005b5c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005b60:	d818      	bhi.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005b62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b66:	d003      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005b68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b6c:	d007      	beq.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005b6e:	e011      	b.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b70:	4b33      	ldr	r3, [pc, #204]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b74:	4a32      	ldr	r2, [pc, #200]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005b7c:	e00f      	b.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b82:	3328      	adds	r3, #40	@ 0x28
 8005b84:	2101      	movs	r1, #1
 8005b86:	4618      	mov	r0, r3
 8005b88:	f000 fd98 	bl	80066bc <RCCEx_PLL3_Config>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005b92:	e004      	b.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b9a:	e000      	b.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005b9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d10b      	bne.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ba6:	4b26      	ldr	r3, [pc, #152]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005baa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bb6:	4a22      	ldr	r2, [pc, #136]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bb8:	430b      	orrs	r3, r1
 8005bba:	6553      	str	r3, [r2, #84]	@ 0x54
 8005bbc:	e003      	b.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bce:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005bd2:	673b      	str	r3, [r7, #112]	@ 0x70
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	677b      	str	r3, [r7, #116]	@ 0x74
 8005bd8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005bdc:	460b      	mov	r3, r1
 8005bde:	4313      	orrs	r3, r2
 8005be0:	d034      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005be6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d003      	beq.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005bec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bf0:	d007      	beq.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005bf2:	e011      	b.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bf4:	4b12      	ldr	r3, [pc, #72]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf8:	4a11      	ldr	r2, [pc, #68]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005c00:	e00e      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c06:	3308      	adds	r3, #8
 8005c08:	2102      	movs	r1, #2
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f000 fca4 	bl	8006558 <RCCEx_PLL2_Config>
 8005c10:	4603      	mov	r3, r0
 8005c12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005c16:	e003      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10d      	bne.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005c28:	4b05      	ldr	r3, [pc, #20]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c2c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c36:	4a02      	ldr	r2, [pc, #8]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c38:	430b      	orrs	r3, r1
 8005c3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005c3c:	e006      	b.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005c3e:	bf00      	nop
 8005c40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c54:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005c58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005c5e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005c62:	460b      	mov	r3, r1
 8005c64:	4313      	orrs	r3, r2
 8005c66:	d00c      	beq.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c6c:	3328      	adds	r3, #40	@ 0x28
 8005c6e:	2102      	movs	r1, #2
 8005c70:	4618      	mov	r0, r3
 8005c72:	f000 fd23 	bl	80066bc <RCCEx_PLL3_Config>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d002      	beq.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c8a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005c8e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c90:	2300      	movs	r3, #0
 8005c92:	667b      	str	r3, [r7, #100]	@ 0x64
 8005c94:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005c98:	460b      	mov	r3, r1
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	d038      	beq.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ca6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005caa:	d018      	beq.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005cac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cb0:	d811      	bhi.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005cb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cb6:	d014      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005cb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cbc:	d80b      	bhi.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d011      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005cc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cc6:	d106      	bne.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cc8:	4bc3      	ldr	r3, [pc, #780]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ccc:	4ac2      	ldr	r2, [pc, #776]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005cd4:	e008      	b.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cdc:	e004      	b.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005cde:	bf00      	nop
 8005ce0:	e002      	b.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005ce2:	bf00      	nop
 8005ce4:	e000      	b.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005ce6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ce8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d10b      	bne.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005cf0:	4bb9      	ldr	r3, [pc, #740]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cf4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d00:	4ab5      	ldr	r2, [pc, #724]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d02:	430b      	orrs	r3, r1
 8005d04:	6553      	str	r3, [r2, #84]	@ 0x54
 8005d06:	e003      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d18:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005d1c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d1e:	2300      	movs	r3, #0
 8005d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d22:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005d26:	460b      	mov	r3, r1
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	d009      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005d2c:	4baa      	ldr	r3, [pc, #680]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d30:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d3a:	4aa7      	ldr	r2, [pc, #668]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d3c:	430b      	orrs	r3, r1
 8005d3e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005d40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d48:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005d4c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d4e:	2300      	movs	r3, #0
 8005d50:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d52:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005d56:	460b      	mov	r3, r1
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	d00a      	beq.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005d5c:	4b9e      	ldr	r3, [pc, #632]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d5e:	691b      	ldr	r3, [r3, #16]
 8005d60:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d68:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005d6c:	4a9a      	ldr	r2, [pc, #616]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d6e:	430b      	orrs	r3, r1
 8005d70:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d7a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005d7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d80:	2300      	movs	r3, #0
 8005d82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d84:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005d88:	460b      	mov	r3, r1
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	d009      	beq.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005d8e:	4b92      	ldr	r3, [pc, #584]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d92:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d9c:	4a8e      	ldr	r2, [pc, #568]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d9e:	430b      	orrs	r3, r1
 8005da0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005daa:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005dae:	643b      	str	r3, [r7, #64]	@ 0x40
 8005db0:	2300      	movs	r3, #0
 8005db2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005db4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005db8:	460b      	mov	r3, r1
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	d00e      	beq.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005dbe:	4b86      	ldr	r3, [pc, #536]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	4a85      	ldr	r2, [pc, #532]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005dc4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005dc8:	6113      	str	r3, [r2, #16]
 8005dca:	4b83      	ldr	r3, [pc, #524]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005dcc:	6919      	ldr	r1, [r3, #16]
 8005dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dd2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005dd6:	4a80      	ldr	r2, [pc, #512]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005dd8:	430b      	orrs	r3, r1
 8005dda:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005de8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005dea:	2300      	movs	r3, #0
 8005dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005dee:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005df2:	460b      	mov	r3, r1
 8005df4:	4313      	orrs	r3, r2
 8005df6:	d009      	beq.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005df8:	4b77      	ldr	r3, [pc, #476]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005dfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dfc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e06:	4a74      	ldr	r2, [pc, #464]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e08:	430b      	orrs	r3, r1
 8005e0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e14:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005e18:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e1e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005e22:	460b      	mov	r3, r1
 8005e24:	4313      	orrs	r3, r2
 8005e26:	d00a      	beq.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005e28:	4b6b      	ldr	r3, [pc, #428]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e2c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005e30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e38:	4a67      	ldr	r2, [pc, #412]	@ (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e3a:	430b      	orrs	r3, r1
 8005e3c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e46:	2100      	movs	r1, #0
 8005e48:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e50:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005e54:	460b      	mov	r3, r1
 8005e56:	4313      	orrs	r3, r2
 8005e58:	d011      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e5e:	3308      	adds	r3, #8
 8005e60:	2100      	movs	r1, #0
 8005e62:	4618      	mov	r0, r3
 8005e64:	f000 fb78 	bl	8006558 <RCCEx_PLL2_Config>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005e6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d003      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e86:	2100      	movs	r1, #0
 8005e88:	6239      	str	r1, [r7, #32]
 8005e8a:	f003 0302 	and.w	r3, r3, #2
 8005e8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e90:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005e94:	460b      	mov	r3, r1
 8005e96:	4313      	orrs	r3, r2
 8005e98:	d011      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e9e:	3308      	adds	r3, #8
 8005ea0:	2101      	movs	r1, #1
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f000 fb58 	bl	8006558 <RCCEx_PLL2_Config>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005eae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d003      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec6:	2100      	movs	r1, #0
 8005ec8:	61b9      	str	r1, [r7, #24]
 8005eca:	f003 0304 	and.w	r3, r3, #4
 8005ece:	61fb      	str	r3, [r7, #28]
 8005ed0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	d011      	beq.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ede:	3308      	adds	r3, #8
 8005ee0:	2102      	movs	r1, #2
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f000 fb38 	bl	8006558 <RCCEx_PLL2_Config>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005eee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d003      	beq.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ef6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005efa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f06:	2100      	movs	r1, #0
 8005f08:	6139      	str	r1, [r7, #16]
 8005f0a:	f003 0308 	and.w	r3, r3, #8
 8005f0e:	617b      	str	r3, [r7, #20]
 8005f10:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005f14:	460b      	mov	r3, r1
 8005f16:	4313      	orrs	r3, r2
 8005f18:	d011      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f1e:	3328      	adds	r3, #40	@ 0x28
 8005f20:	2100      	movs	r1, #0
 8005f22:	4618      	mov	r0, r3
 8005f24:	f000 fbca 	bl	80066bc <RCCEx_PLL3_Config>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005f2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d003      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f46:	2100      	movs	r1, #0
 8005f48:	60b9      	str	r1, [r7, #8]
 8005f4a:	f003 0310 	and.w	r3, r3, #16
 8005f4e:	60fb      	str	r3, [r7, #12]
 8005f50:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005f54:	460b      	mov	r3, r1
 8005f56:	4313      	orrs	r3, r2
 8005f58:	d011      	beq.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f5e:	3328      	adds	r3, #40	@ 0x28
 8005f60:	2101      	movs	r1, #1
 8005f62:	4618      	mov	r0, r3
 8005f64:	f000 fbaa 	bl	80066bc <RCCEx_PLL3_Config>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005f6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d003      	beq.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f86:	2100      	movs	r1, #0
 8005f88:	6039      	str	r1, [r7, #0]
 8005f8a:	f003 0320 	and.w	r3, r3, #32
 8005f8e:	607b      	str	r3, [r7, #4]
 8005f90:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005f94:	460b      	mov	r3, r1
 8005f96:	4313      	orrs	r3, r2
 8005f98:	d011      	beq.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f9e:	3328      	adds	r3, #40	@ 0x28
 8005fa0:	2102      	movs	r1, #2
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f000 fb8a 	bl	80066bc <RCCEx_PLL3_Config>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005fae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d003      	beq.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005fbe:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d101      	bne.n	8005fca <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	e000      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fd8:	58024400 	.word	0x58024400

08005fdc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005fe0:	f7fe fd96 	bl	8004b10 <HAL_RCC_GetHCLKFreq>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	4b06      	ldr	r3, [pc, #24]	@ (8006000 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005fe8:	6a1b      	ldr	r3, [r3, #32]
 8005fea:	091b      	lsrs	r3, r3, #4
 8005fec:	f003 0307 	and.w	r3, r3, #7
 8005ff0:	4904      	ldr	r1, [pc, #16]	@ (8006004 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005ff2:	5ccb      	ldrb	r3, [r1, r3]
 8005ff4:	f003 031f 	and.w	r3, r3, #31
 8005ff8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	58024400 	.word	0x58024400
 8006004:	08009efc 	.word	0x08009efc

08006008 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006008:	b480      	push	{r7}
 800600a:	b089      	sub	sp, #36	@ 0x24
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006010:	4ba1      	ldr	r3, [pc, #644]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006014:	f003 0303 	and.w	r3, r3, #3
 8006018:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800601a:	4b9f      	ldr	r3, [pc, #636]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800601c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800601e:	0b1b      	lsrs	r3, r3, #12
 8006020:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006024:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006026:	4b9c      	ldr	r3, [pc, #624]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602a:	091b      	lsrs	r3, r3, #4
 800602c:	f003 0301 	and.w	r3, r3, #1
 8006030:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006032:	4b99      	ldr	r3, [pc, #612]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006036:	08db      	lsrs	r3, r3, #3
 8006038:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800603c:	693a      	ldr	r2, [r7, #16]
 800603e:	fb02 f303 	mul.w	r3, r2, r3
 8006042:	ee07 3a90 	vmov	s15, r3
 8006046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800604a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	2b00      	cmp	r3, #0
 8006052:	f000 8111 	beq.w	8006278 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	2b02      	cmp	r3, #2
 800605a:	f000 8083 	beq.w	8006164 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800605e:	69bb      	ldr	r3, [r7, #24]
 8006060:	2b02      	cmp	r3, #2
 8006062:	f200 80a1 	bhi.w	80061a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006066:	69bb      	ldr	r3, [r7, #24]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d003      	beq.n	8006074 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800606c:	69bb      	ldr	r3, [r7, #24]
 800606e:	2b01      	cmp	r3, #1
 8006070:	d056      	beq.n	8006120 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006072:	e099      	b.n	80061a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006074:	4b88      	ldr	r3, [pc, #544]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 0320 	and.w	r3, r3, #32
 800607c:	2b00      	cmp	r3, #0
 800607e:	d02d      	beq.n	80060dc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006080:	4b85      	ldr	r3, [pc, #532]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	08db      	lsrs	r3, r3, #3
 8006086:	f003 0303 	and.w	r3, r3, #3
 800608a:	4a84      	ldr	r2, [pc, #528]	@ (800629c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800608c:	fa22 f303 	lsr.w	r3, r2, r3
 8006090:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	ee07 3a90 	vmov	s15, r3
 8006098:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	ee07 3a90 	vmov	s15, r3
 80060a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060aa:	4b7b      	ldr	r3, [pc, #492]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060b2:	ee07 3a90 	vmov	s15, r3
 80060b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80060be:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80062a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80060c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060d6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80060da:	e087      	b.n	80061ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	ee07 3a90 	vmov	s15, r3
 80060e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060e6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80062a4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80060ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060ee:	4b6a      	ldr	r3, [pc, #424]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060f6:	ee07 3a90 	vmov	s15, r3
 80060fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006102:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80062a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800610a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800610e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800611a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800611e:	e065      	b.n	80061ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	ee07 3a90 	vmov	s15, r3
 8006126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800612a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800612e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006132:	4b59      	ldr	r3, [pc, #356]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006136:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800613a:	ee07 3a90 	vmov	s15, r3
 800613e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006142:	ed97 6a03 	vldr	s12, [r7, #12]
 8006146:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80062a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800614a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800614e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006152:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006156:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800615a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800615e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006162:	e043      	b.n	80061ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	ee07 3a90 	vmov	s15, r3
 800616a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800616e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006172:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006176:	4b48      	ldr	r3, [pc, #288]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800617a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800617e:	ee07 3a90 	vmov	s15, r3
 8006182:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006186:	ed97 6a03 	vldr	s12, [r7, #12]
 800618a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80062a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800618e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006192:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006196:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800619a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800619e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061a6:	e021      	b.n	80061ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	ee07 3a90 	vmov	s15, r3
 80061ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061b2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80061b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061ba:	4b37      	ldr	r3, [pc, #220]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061c2:	ee07 3a90 	vmov	s15, r3
 80061c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80061ce:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80062a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80061d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061ea:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80061ec:	4b2a      	ldr	r3, [pc, #168]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f0:	0a5b      	lsrs	r3, r3, #9
 80061f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061f6:	ee07 3a90 	vmov	s15, r3
 80061fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006202:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006206:	edd7 6a07 	vldr	s13, [r7, #28]
 800620a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800620e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006212:	ee17 2a90 	vmov	r2, s15
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800621a:	4b1f      	ldr	r3, [pc, #124]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800621c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800621e:	0c1b      	lsrs	r3, r3, #16
 8006220:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006224:	ee07 3a90 	vmov	s15, r3
 8006228:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800622c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006230:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006234:	edd7 6a07 	vldr	s13, [r7, #28]
 8006238:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800623c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006240:	ee17 2a90 	vmov	r2, s15
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006248:	4b13      	ldr	r3, [pc, #76]	@ (8006298 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800624a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800624c:	0e1b      	lsrs	r3, r3, #24
 800624e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006252:	ee07 3a90 	vmov	s15, r3
 8006256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800625a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800625e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006262:	edd7 6a07 	vldr	s13, [r7, #28]
 8006266:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800626a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800626e:	ee17 2a90 	vmov	r2, s15
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006276:	e008      	b.n	800628a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	609a      	str	r2, [r3, #8]
}
 800628a:	bf00      	nop
 800628c:	3724      	adds	r7, #36	@ 0x24
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	58024400 	.word	0x58024400
 800629c:	03d09000 	.word	0x03d09000
 80062a0:	46000000 	.word	0x46000000
 80062a4:	4c742400 	.word	0x4c742400
 80062a8:	4a742400 	.word	0x4a742400
 80062ac:	4bbebc20 	.word	0x4bbebc20

080062b0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b089      	sub	sp, #36	@ 0x24
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80062b8:	4ba1      	ldr	r3, [pc, #644]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062bc:	f003 0303 	and.w	r3, r3, #3
 80062c0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80062c2:	4b9f      	ldr	r3, [pc, #636]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062c6:	0d1b      	lsrs	r3, r3, #20
 80062c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062cc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80062ce:	4b9c      	ldr	r3, [pc, #624]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062d2:	0a1b      	lsrs	r3, r3, #8
 80062d4:	f003 0301 	and.w	r3, r3, #1
 80062d8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80062da:	4b99      	ldr	r3, [pc, #612]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062de:	08db      	lsrs	r3, r3, #3
 80062e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80062e4:	693a      	ldr	r2, [r7, #16]
 80062e6:	fb02 f303 	mul.w	r3, r2, r3
 80062ea:	ee07 3a90 	vmov	s15, r3
 80062ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062f2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	f000 8111 	beq.w	8006520 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80062fe:	69bb      	ldr	r3, [r7, #24]
 8006300:	2b02      	cmp	r3, #2
 8006302:	f000 8083 	beq.w	800640c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	2b02      	cmp	r3, #2
 800630a:	f200 80a1 	bhi.w	8006450 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d003      	beq.n	800631c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	2b01      	cmp	r3, #1
 8006318:	d056      	beq.n	80063c8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800631a:	e099      	b.n	8006450 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800631c:	4b88      	ldr	r3, [pc, #544]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0320 	and.w	r3, r3, #32
 8006324:	2b00      	cmp	r3, #0
 8006326:	d02d      	beq.n	8006384 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006328:	4b85      	ldr	r3, [pc, #532]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	08db      	lsrs	r3, r3, #3
 800632e:	f003 0303 	and.w	r3, r3, #3
 8006332:	4a84      	ldr	r2, [pc, #528]	@ (8006544 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006334:	fa22 f303 	lsr.w	r3, r2, r3
 8006338:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	ee07 3a90 	vmov	s15, r3
 8006340:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	ee07 3a90 	vmov	s15, r3
 800634a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800634e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006352:	4b7b      	ldr	r3, [pc, #492]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006356:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800635a:	ee07 3a90 	vmov	s15, r3
 800635e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006362:	ed97 6a03 	vldr	s12, [r7, #12]
 8006366:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006548 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800636a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800636e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006372:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006376:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800637a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800637e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006382:	e087      	b.n	8006494 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	ee07 3a90 	vmov	s15, r3
 800638a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800638e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800654c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006392:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006396:	4b6a      	ldr	r3, [pc, #424]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800639a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800639e:	ee07 3a90 	vmov	s15, r3
 80063a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80063aa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006548 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80063ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063c6:	e065      	b.n	8006494 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	ee07 3a90 	vmov	s15, r3
 80063ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063d2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80063d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063da:	4b59      	ldr	r3, [pc, #356]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063e2:	ee07 3a90 	vmov	s15, r3
 80063e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80063ee:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006548 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80063f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006402:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006406:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800640a:	e043      	b.n	8006494 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	ee07 3a90 	vmov	s15, r3
 8006412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006416:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800641a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800641e:	4b48      	ldr	r3, [pc, #288]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006422:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006426:	ee07 3a90 	vmov	s15, r3
 800642a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800642e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006432:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006548 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006436:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800643a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800643e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006442:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006446:	ee67 7a27 	vmul.f32	s15, s14, s15
 800644a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800644e:	e021      	b.n	8006494 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	ee07 3a90 	vmov	s15, r3
 8006456:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800645a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800645e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006462:	4b37      	ldr	r3, [pc, #220]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006466:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800646a:	ee07 3a90 	vmov	s15, r3
 800646e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006472:	ed97 6a03 	vldr	s12, [r7, #12]
 8006476:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006548 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800647a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800647e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006482:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006486:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800648a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800648e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006492:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006494:	4b2a      	ldr	r3, [pc, #168]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006498:	0a5b      	lsrs	r3, r3, #9
 800649a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800649e:	ee07 3a90 	vmov	s15, r3
 80064a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80064b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064ba:	ee17 2a90 	vmov	r2, s15
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80064c2:	4b1f      	ldr	r3, [pc, #124]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064c6:	0c1b      	lsrs	r3, r3, #16
 80064c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064cc:	ee07 3a90 	vmov	s15, r3
 80064d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80064e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064e8:	ee17 2a90 	vmov	r2, s15
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80064f0:	4b13      	ldr	r3, [pc, #76]	@ (8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064f4:	0e1b      	lsrs	r3, r3, #24
 80064f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064fa:	ee07 3a90 	vmov	s15, r3
 80064fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006502:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006506:	ee37 7a87 	vadd.f32	s14, s15, s14
 800650a:	edd7 6a07 	vldr	s13, [r7, #28]
 800650e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006512:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006516:	ee17 2a90 	vmov	r2, s15
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800651e:	e008      	b.n	8006532 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	609a      	str	r2, [r3, #8]
}
 8006532:	bf00      	nop
 8006534:	3724      	adds	r7, #36	@ 0x24
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop
 8006540:	58024400 	.word	0x58024400
 8006544:	03d09000 	.word	0x03d09000
 8006548:	46000000 	.word	0x46000000
 800654c:	4c742400 	.word	0x4c742400
 8006550:	4a742400 	.word	0x4a742400
 8006554:	4bbebc20 	.word	0x4bbebc20

08006558 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b084      	sub	sp, #16
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006562:	2300      	movs	r3, #0
 8006564:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006566:	4b53      	ldr	r3, [pc, #332]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 8006568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656a:	f003 0303 	and.w	r3, r3, #3
 800656e:	2b03      	cmp	r3, #3
 8006570:	d101      	bne.n	8006576 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e099      	b.n	80066aa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006576:	4b4f      	ldr	r3, [pc, #316]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a4e      	ldr	r2, [pc, #312]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 800657c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006580:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006582:	f7fb fe7b 	bl	800227c <HAL_GetTick>
 8006586:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006588:	e008      	b.n	800659c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800658a:	f7fb fe77 	bl	800227c <HAL_GetTick>
 800658e:	4602      	mov	r2, r0
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	2b02      	cmp	r3, #2
 8006596:	d901      	bls.n	800659c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006598:	2303      	movs	r3, #3
 800659a:	e086      	b.n	80066aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800659c:	4b45      	ldr	r3, [pc, #276]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d1f0      	bne.n	800658a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80065a8:	4b42      	ldr	r3, [pc, #264]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 80065aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ac:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	031b      	lsls	r3, r3, #12
 80065b6:	493f      	ldr	r1, [pc, #252]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 80065b8:	4313      	orrs	r3, r2
 80065ba:	628b      	str	r3, [r1, #40]	@ 0x28
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	3b01      	subs	r3, #1
 80065c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	3b01      	subs	r3, #1
 80065cc:	025b      	lsls	r3, r3, #9
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	431a      	orrs	r2, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	68db      	ldr	r3, [r3, #12]
 80065d6:	3b01      	subs	r3, #1
 80065d8:	041b      	lsls	r3, r3, #16
 80065da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80065de:	431a      	orrs	r2, r3
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	691b      	ldr	r3, [r3, #16]
 80065e4:	3b01      	subs	r3, #1
 80065e6:	061b      	lsls	r3, r3, #24
 80065e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80065ec:	4931      	ldr	r1, [pc, #196]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 80065ee:	4313      	orrs	r3, r2
 80065f0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80065f2:	4b30      	ldr	r3, [pc, #192]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 80065f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	492d      	ldr	r1, [pc, #180]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 8006600:	4313      	orrs	r3, r2
 8006602:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006604:	4b2b      	ldr	r3, [pc, #172]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 8006606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006608:	f023 0220 	bic.w	r2, r3, #32
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	699b      	ldr	r3, [r3, #24]
 8006610:	4928      	ldr	r1, [pc, #160]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 8006612:	4313      	orrs	r3, r2
 8006614:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006616:	4b27      	ldr	r3, [pc, #156]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 8006618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800661a:	4a26      	ldr	r2, [pc, #152]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 800661c:	f023 0310 	bic.w	r3, r3, #16
 8006620:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006622:	4b24      	ldr	r3, [pc, #144]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 8006624:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006626:	4b24      	ldr	r3, [pc, #144]	@ (80066b8 <RCCEx_PLL2_Config+0x160>)
 8006628:	4013      	ands	r3, r2
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	69d2      	ldr	r2, [r2, #28]
 800662e:	00d2      	lsls	r2, r2, #3
 8006630:	4920      	ldr	r1, [pc, #128]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 8006632:	4313      	orrs	r3, r2
 8006634:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006636:	4b1f      	ldr	r3, [pc, #124]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 8006638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800663a:	4a1e      	ldr	r2, [pc, #120]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 800663c:	f043 0310 	orr.w	r3, r3, #16
 8006640:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d106      	bne.n	8006656 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006648:	4b1a      	ldr	r3, [pc, #104]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 800664a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800664c:	4a19      	ldr	r2, [pc, #100]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 800664e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006652:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006654:	e00f      	b.n	8006676 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d106      	bne.n	800666a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800665c:	4b15      	ldr	r3, [pc, #84]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 800665e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006660:	4a14      	ldr	r2, [pc, #80]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 8006662:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006666:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006668:	e005      	b.n	8006676 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800666a:	4b12      	ldr	r3, [pc, #72]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 800666c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800666e:	4a11      	ldr	r2, [pc, #68]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 8006670:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006674:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006676:	4b0f      	ldr	r3, [pc, #60]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a0e      	ldr	r2, [pc, #56]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 800667c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006680:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006682:	f7fb fdfb 	bl	800227c <HAL_GetTick>
 8006686:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006688:	e008      	b.n	800669c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800668a:	f7fb fdf7 	bl	800227c <HAL_GetTick>
 800668e:	4602      	mov	r2, r0
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	2b02      	cmp	r3, #2
 8006696:	d901      	bls.n	800669c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e006      	b.n	80066aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800669c:	4b05      	ldr	r3, [pc, #20]	@ (80066b4 <RCCEx_PLL2_Config+0x15c>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d0f0      	beq.n	800668a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80066a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3710      	adds	r7, #16
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	58024400 	.word	0x58024400
 80066b8:	ffff0007 	.word	0xffff0007

080066bc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80066c6:	2300      	movs	r3, #0
 80066c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80066ca:	4b53      	ldr	r3, [pc, #332]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 80066cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ce:	f003 0303 	and.w	r3, r3, #3
 80066d2:	2b03      	cmp	r3, #3
 80066d4:	d101      	bne.n	80066da <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	e099      	b.n	800680e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80066da:	4b4f      	ldr	r3, [pc, #316]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a4e      	ldr	r2, [pc, #312]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 80066e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066e6:	f7fb fdc9 	bl	800227c <HAL_GetTick>
 80066ea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80066ec:	e008      	b.n	8006700 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80066ee:	f7fb fdc5 	bl	800227c <HAL_GetTick>
 80066f2:	4602      	mov	r2, r0
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d901      	bls.n	8006700 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e086      	b.n	800680e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006700:	4b45      	ldr	r3, [pc, #276]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006708:	2b00      	cmp	r3, #0
 800670a:	d1f0      	bne.n	80066ee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800670c:	4b42      	ldr	r3, [pc, #264]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 800670e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006710:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	051b      	lsls	r3, r3, #20
 800671a:	493f      	ldr	r1, [pc, #252]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 800671c:	4313      	orrs	r3, r2
 800671e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	3b01      	subs	r3, #1
 8006726:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	3b01      	subs	r3, #1
 8006730:	025b      	lsls	r3, r3, #9
 8006732:	b29b      	uxth	r3, r3
 8006734:	431a      	orrs	r2, r3
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	3b01      	subs	r3, #1
 800673c:	041b      	lsls	r3, r3, #16
 800673e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006742:	431a      	orrs	r2, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	691b      	ldr	r3, [r3, #16]
 8006748:	3b01      	subs	r3, #1
 800674a:	061b      	lsls	r3, r3, #24
 800674c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006750:	4931      	ldr	r1, [pc, #196]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 8006752:	4313      	orrs	r3, r2
 8006754:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006756:	4b30      	ldr	r3, [pc, #192]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 8006758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800675a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	695b      	ldr	r3, [r3, #20]
 8006762:	492d      	ldr	r1, [pc, #180]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 8006764:	4313      	orrs	r3, r2
 8006766:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006768:	4b2b      	ldr	r3, [pc, #172]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 800676a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800676c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	699b      	ldr	r3, [r3, #24]
 8006774:	4928      	ldr	r1, [pc, #160]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 8006776:	4313      	orrs	r3, r2
 8006778:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800677a:	4b27      	ldr	r3, [pc, #156]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 800677c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677e:	4a26      	ldr	r2, [pc, #152]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 8006780:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006784:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006786:	4b24      	ldr	r3, [pc, #144]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 8006788:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800678a:	4b24      	ldr	r3, [pc, #144]	@ (800681c <RCCEx_PLL3_Config+0x160>)
 800678c:	4013      	ands	r3, r2
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	69d2      	ldr	r2, [r2, #28]
 8006792:	00d2      	lsls	r2, r2, #3
 8006794:	4920      	ldr	r1, [pc, #128]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 8006796:	4313      	orrs	r3, r2
 8006798:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800679a:	4b1f      	ldr	r3, [pc, #124]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 800679c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800679e:	4a1e      	ldr	r2, [pc, #120]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 80067a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d106      	bne.n	80067ba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80067ac:	4b1a      	ldr	r3, [pc, #104]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 80067ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067b0:	4a19      	ldr	r2, [pc, #100]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 80067b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80067b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80067b8:	e00f      	b.n	80067da <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	2b01      	cmp	r3, #1
 80067be:	d106      	bne.n	80067ce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80067c0:	4b15      	ldr	r3, [pc, #84]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 80067c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c4:	4a14      	ldr	r2, [pc, #80]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 80067c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80067ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80067cc:	e005      	b.n	80067da <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80067ce:	4b12      	ldr	r3, [pc, #72]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 80067d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d2:	4a11      	ldr	r2, [pc, #68]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 80067d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80067d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80067da:	4b0f      	ldr	r3, [pc, #60]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a0e      	ldr	r2, [pc, #56]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 80067e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067e6:	f7fb fd49 	bl	800227c <HAL_GetTick>
 80067ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80067ec:	e008      	b.n	8006800 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80067ee:	f7fb fd45 	bl	800227c <HAL_GetTick>
 80067f2:	4602      	mov	r2, r0
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	1ad3      	subs	r3, r2, r3
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	d901      	bls.n	8006800 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80067fc:	2303      	movs	r3, #3
 80067fe:	e006      	b.n	800680e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006800:	4b05      	ldr	r3, [pc, #20]	@ (8006818 <RCCEx_PLL3_Config+0x15c>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006808:	2b00      	cmp	r3, #0
 800680a:	d0f0      	beq.n	80067ee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800680c:	7bfb      	ldrb	r3, [r7, #15]
}
 800680e:	4618      	mov	r0, r3
 8006810:	3710      	adds	r7, #16
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	58024400 	.word	0x58024400
 800681c:	ffff0007 	.word	0xffff0007

08006820 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b082      	sub	sp, #8
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d101      	bne.n	8006832 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e042      	b.n	80068b8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006838:	2b00      	cmp	r3, #0
 800683a:	d106      	bne.n	800684a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f7fb fa43 	bl	8001cd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2224      	movs	r2, #36	@ 0x24
 800684e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f022 0201 	bic.w	r2, r2, #1
 8006860:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006866:	2b00      	cmp	r3, #0
 8006868:	d002      	beq.n	8006870 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f001 fa60 	bl	8007d30 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f000 fcf5 	bl	8007260 <UART_SetConfig>
 8006876:	4603      	mov	r3, r0
 8006878:	2b01      	cmp	r3, #1
 800687a:	d101      	bne.n	8006880 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	e01b      	b.n	80068b8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	685a      	ldr	r2, [r3, #4]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800688e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	689a      	ldr	r2, [r3, #8]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800689e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f042 0201 	orr.w	r2, r2, #1
 80068ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f001 fadf 	bl	8007e74 <UART_CheckIdleState>
 80068b6:	4603      	mov	r3, r0
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3708      	adds	r7, #8
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}

080068c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b08a      	sub	sp, #40	@ 0x28
 80068c4:	af02      	add	r7, sp, #8
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	603b      	str	r3, [r7, #0]
 80068cc:	4613      	mov	r3, r2
 80068ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068d6:	2b20      	cmp	r3, #32
 80068d8:	d17b      	bne.n	80069d2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d002      	beq.n	80068e6 <HAL_UART_Transmit+0x26>
 80068e0:	88fb      	ldrh	r3, [r7, #6]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d101      	bne.n	80068ea <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e074      	b.n	80069d4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2221      	movs	r2, #33	@ 0x21
 80068f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80068fa:	f7fb fcbf 	bl	800227c <HAL_GetTick>
 80068fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	88fa      	ldrh	r2, [r7, #6]
 8006904:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	88fa      	ldrh	r2, [r7, #6]
 800690c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006918:	d108      	bne.n	800692c <HAL_UART_Transmit+0x6c>
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	691b      	ldr	r3, [r3, #16]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d104      	bne.n	800692c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006922:	2300      	movs	r3, #0
 8006924:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	61bb      	str	r3, [r7, #24]
 800692a:	e003      	b.n	8006934 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006930:	2300      	movs	r3, #0
 8006932:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006934:	e030      	b.n	8006998 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	9300      	str	r3, [sp, #0]
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	2200      	movs	r2, #0
 800693e:	2180      	movs	r1, #128	@ 0x80
 8006940:	68f8      	ldr	r0, [r7, #12]
 8006942:	f001 fb41 	bl	8007fc8 <UART_WaitOnFlagUntilTimeout>
 8006946:	4603      	mov	r3, r0
 8006948:	2b00      	cmp	r3, #0
 800694a:	d005      	beq.n	8006958 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2220      	movs	r2, #32
 8006950:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	e03d      	b.n	80069d4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006958:	69fb      	ldr	r3, [r7, #28]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d10b      	bne.n	8006976 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	881b      	ldrh	r3, [r3, #0]
 8006962:	461a      	mov	r2, r3
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800696c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	3302      	adds	r3, #2
 8006972:	61bb      	str	r3, [r7, #24]
 8006974:	e007      	b.n	8006986 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006976:	69fb      	ldr	r3, [r7, #28]
 8006978:	781a      	ldrb	r2, [r3, #0]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006980:	69fb      	ldr	r3, [r7, #28]
 8006982:	3301      	adds	r3, #1
 8006984:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800698c:	b29b      	uxth	r3, r3
 800698e:	3b01      	subs	r3, #1
 8006990:	b29a      	uxth	r2, r3
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800699e:	b29b      	uxth	r3, r3
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d1c8      	bne.n	8006936 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	9300      	str	r3, [sp, #0]
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	2200      	movs	r2, #0
 80069ac:	2140      	movs	r1, #64	@ 0x40
 80069ae:	68f8      	ldr	r0, [r7, #12]
 80069b0:	f001 fb0a 	bl	8007fc8 <UART_WaitOnFlagUntilTimeout>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d005      	beq.n	80069c6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2220      	movs	r2, #32
 80069be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80069c2:	2303      	movs	r3, #3
 80069c4:	e006      	b.n	80069d4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2220      	movs	r2, #32
 80069ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80069ce:	2300      	movs	r3, #0
 80069d0:	e000      	b.n	80069d4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80069d2:	2302      	movs	r3, #2
  }
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	3720      	adds	r7, #32
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}

080069dc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b08a      	sub	sp, #40	@ 0x28
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	60f8      	str	r0, [r7, #12]
 80069e4:	60b9      	str	r1, [r7, #8]
 80069e6:	4613      	mov	r3, r2
 80069e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80069f0:	2b20      	cmp	r3, #32
 80069f2:	d137      	bne.n	8006a64 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d002      	beq.n	8006a00 <HAL_UART_Receive_IT+0x24>
 80069fa:	88fb      	ldrh	r3, [r7, #6]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d101      	bne.n	8006a04 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	e030      	b.n	8006a66 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2200      	movs	r2, #0
 8006a08:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a18      	ldr	r2, [pc, #96]	@ (8006a70 <HAL_UART_Receive_IT+0x94>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d01f      	beq.n	8006a54 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d018      	beq.n	8006a54 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	e853 3f00 	ldrex	r3, [r3]
 8006a2e:	613b      	str	r3, [r7, #16]
   return(result);
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006a36:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a40:	623b      	str	r3, [r7, #32]
 8006a42:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a44:	69f9      	ldr	r1, [r7, #28]
 8006a46:	6a3a      	ldr	r2, [r7, #32]
 8006a48:	e841 2300 	strex	r3, r2, [r1]
 8006a4c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a4e:	69bb      	ldr	r3, [r7, #24]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d1e6      	bne.n	8006a22 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006a54:	88fb      	ldrh	r3, [r7, #6]
 8006a56:	461a      	mov	r2, r3
 8006a58:	68b9      	ldr	r1, [r7, #8]
 8006a5a:	68f8      	ldr	r0, [r7, #12]
 8006a5c:	f001 fb22 	bl	80080a4 <UART_Start_Receive_IT>
 8006a60:	4603      	mov	r3, r0
 8006a62:	e000      	b.n	8006a66 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006a64:	2302      	movs	r3, #2
  }
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3728      	adds	r7, #40	@ 0x28
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	58000c00 	.word	0x58000c00

08006a74 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b0ba      	sub	sp, #232	@ 0xe8
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	69db      	ldr	r3, [r3, #28]
 8006a82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006a9a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006a9e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006aa8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d11b      	bne.n	8006ae8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ab4:	f003 0320 	and.w	r3, r3, #32
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d015      	beq.n	8006ae8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ac0:	f003 0320 	and.w	r3, r3, #32
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d105      	bne.n	8006ad4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006ac8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006acc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d009      	beq.n	8006ae8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	f000 8393 	beq.w	8007204 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	4798      	blx	r3
      }
      return;
 8006ae6:	e38d      	b.n	8007204 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006ae8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	f000 8123 	beq.w	8006d38 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006af2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006af6:	4b8d      	ldr	r3, [pc, #564]	@ (8006d2c <HAL_UART_IRQHandler+0x2b8>)
 8006af8:	4013      	ands	r3, r2
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d106      	bne.n	8006b0c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006afe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006b02:	4b8b      	ldr	r3, [pc, #556]	@ (8006d30 <HAL_UART_IRQHandler+0x2bc>)
 8006b04:	4013      	ands	r3, r2
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	f000 8116 	beq.w	8006d38 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006b0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b10:	f003 0301 	and.w	r3, r3, #1
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d011      	beq.n	8006b3c <HAL_UART_IRQHandler+0xc8>
 8006b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d00b      	beq.n	8006b3c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	2201      	movs	r2, #1
 8006b2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b32:	f043 0201 	orr.w	r2, r3, #1
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b40:	f003 0302 	and.w	r3, r3, #2
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d011      	beq.n	8006b6c <HAL_UART_IRQHandler+0xf8>
 8006b48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b4c:	f003 0301 	and.w	r3, r3, #1
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d00b      	beq.n	8006b6c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	2202      	movs	r2, #2
 8006b5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b62:	f043 0204 	orr.w	r2, r3, #4
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b70:	f003 0304 	and.w	r3, r3, #4
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d011      	beq.n	8006b9c <HAL_UART_IRQHandler+0x128>
 8006b78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b7c:	f003 0301 	and.w	r3, r3, #1
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d00b      	beq.n	8006b9c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2204      	movs	r2, #4
 8006b8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b92:	f043 0202 	orr.w	r2, r3, #2
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ba0:	f003 0308 	and.w	r3, r3, #8
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d017      	beq.n	8006bd8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bac:	f003 0320 	and.w	r3, r3, #32
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d105      	bne.n	8006bc0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006bb4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006bb8:	4b5c      	ldr	r3, [pc, #368]	@ (8006d2c <HAL_UART_IRQHandler+0x2b8>)
 8006bba:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d00b      	beq.n	8006bd8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2208      	movs	r2, #8
 8006bc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bce:	f043 0208 	orr.w	r2, r3, #8
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006bd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d012      	beq.n	8006c0a <HAL_UART_IRQHandler+0x196>
 8006be4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006be8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d00c      	beq.n	8006c0a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006bf8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c00:	f043 0220 	orr.w	r2, r3, #32
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	f000 82f9 	beq.w	8007208 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006c16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c1a:	f003 0320 	and.w	r3, r3, #32
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d013      	beq.n	8006c4a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006c22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c26:	f003 0320 	and.w	r3, r3, #32
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d105      	bne.n	8006c3a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006c2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d007      	beq.n	8006c4a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d003      	beq.n	8006c4a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c50:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c5e:	2b40      	cmp	r3, #64	@ 0x40
 8006c60:	d005      	beq.n	8006c6e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006c62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c66:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d054      	beq.n	8006d18 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f001 fb3a 	bl	80082e8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c7e:	2b40      	cmp	r3, #64	@ 0x40
 8006c80:	d146      	bne.n	8006d10 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	3308      	adds	r3, #8
 8006c88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006c90:	e853 3f00 	ldrex	r3, [r3]
 8006c94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006c98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006c9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ca0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	3308      	adds	r3, #8
 8006caa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006cae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006cb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006cba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006cbe:	e841 2300 	strex	r3, r2, [r1]
 8006cc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006cc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d1d9      	bne.n	8006c82 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d017      	beq.n	8006d08 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cde:	4a15      	ldr	r2, [pc, #84]	@ (8006d34 <HAL_UART_IRQHandler+0x2c0>)
 8006ce0:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ce8:	4618      	mov	r0, r3
 8006cea:	f7fb ffbf 	bl	8002c6c <HAL_DMA_Abort_IT>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d019      	beq.n	8006d28 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006d02:	4610      	mov	r0, r2
 8006d04:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d06:	e00f      	b.n	8006d28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f000 fa93 	bl	8007234 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d0e:	e00b      	b.n	8006d28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f000 fa8f 	bl	8007234 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d16:	e007      	b.n	8006d28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f000 fa8b 	bl	8007234 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006d26:	e26f      	b.n	8007208 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d28:	bf00      	nop
    return;
 8006d2a:	e26d      	b.n	8007208 <HAL_UART_IRQHandler+0x794>
 8006d2c:	10000001 	.word	0x10000001
 8006d30:	04000120 	.word	0x04000120
 8006d34:	080083b5 	.word	0x080083b5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	f040 8203 	bne.w	8007148 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d46:	f003 0310 	and.w	r3, r3, #16
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	f000 81fc 	beq.w	8007148 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d54:	f003 0310 	and.w	r3, r3, #16
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	f000 81f5 	beq.w	8007148 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2210      	movs	r2, #16
 8006d64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d70:	2b40      	cmp	r3, #64	@ 0x40
 8006d72:	f040 816d 	bne.w	8007050 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4aa4      	ldr	r2, [pc, #656]	@ (8007010 <HAL_UART_IRQHandler+0x59c>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d068      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4aa1      	ldr	r2, [pc, #644]	@ (8007014 <HAL_UART_IRQHandler+0x5a0>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d061      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a9f      	ldr	r2, [pc, #636]	@ (8007018 <HAL_UART_IRQHandler+0x5a4>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d05a      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a9c      	ldr	r2, [pc, #624]	@ (800701c <HAL_UART_IRQHandler+0x5a8>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d053      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a9a      	ldr	r2, [pc, #616]	@ (8007020 <HAL_UART_IRQHandler+0x5ac>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d04c      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a97      	ldr	r2, [pc, #604]	@ (8007024 <HAL_UART_IRQHandler+0x5b0>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d045      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a95      	ldr	r2, [pc, #596]	@ (8007028 <HAL_UART_IRQHandler+0x5b4>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d03e      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a92      	ldr	r2, [pc, #584]	@ (800702c <HAL_UART_IRQHandler+0x5b8>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d037      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a90      	ldr	r2, [pc, #576]	@ (8007030 <HAL_UART_IRQHandler+0x5bc>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d030      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a8d      	ldr	r2, [pc, #564]	@ (8007034 <HAL_UART_IRQHandler+0x5c0>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d029      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a8b      	ldr	r2, [pc, #556]	@ (8007038 <HAL_UART_IRQHandler+0x5c4>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d022      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a88      	ldr	r2, [pc, #544]	@ (800703c <HAL_UART_IRQHandler+0x5c8>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d01b      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a86      	ldr	r2, [pc, #536]	@ (8007040 <HAL_UART_IRQHandler+0x5cc>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d014      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a83      	ldr	r2, [pc, #524]	@ (8007044 <HAL_UART_IRQHandler+0x5d0>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d00d      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a81      	ldr	r2, [pc, #516]	@ (8007048 <HAL_UART_IRQHandler+0x5d4>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d006      	beq.n	8006e56 <HAL_UART_IRQHandler+0x3e2>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a7e      	ldr	r2, [pc, #504]	@ (800704c <HAL_UART_IRQHandler+0x5d8>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d106      	bne.n	8006e64 <HAL_UART_IRQHandler+0x3f0>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	e005      	b.n	8006e70 <HAL_UART_IRQHandler+0x3fc>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006e74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	f000 80ad 	beq.w	8006fd8 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006e84:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	f080 80a5 	bcs.w	8006fd8 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006e94:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e9e:	69db      	ldr	r3, [r3, #28]
 8006ea0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ea4:	f000 8087 	beq.w	8006fb6 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006eb4:	e853 3f00 	ldrex	r3, [r3]
 8006eb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006ebc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006ec0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ec4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	461a      	mov	r2, r3
 8006ece:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006ed2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006ed6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eda:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006ede:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006ee2:	e841 2300 	strex	r3, r2, [r1]
 8006ee6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006eea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1da      	bne.n	8006ea8 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	3308      	adds	r3, #8
 8006ef8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006efa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006efc:	e853 3f00 	ldrex	r3, [r3]
 8006f00:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006f02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f04:	f023 0301 	bic.w	r3, r3, #1
 8006f08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	3308      	adds	r3, #8
 8006f12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006f16:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006f1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f1c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006f1e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006f22:	e841 2300 	strex	r3, r2, [r1]
 8006f26:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006f28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d1e1      	bne.n	8006ef2 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	3308      	adds	r3, #8
 8006f34:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f38:	e853 3f00 	ldrex	r3, [r3]
 8006f3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006f3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	3308      	adds	r3, #8
 8006f4e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006f52:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006f54:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f56:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006f58:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006f5a:	e841 2300 	strex	r3, r2, [r1]
 8006f5e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006f60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d1e3      	bne.n	8006f2e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2220      	movs	r2, #32
 8006f6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2200      	movs	r2, #0
 8006f72:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f7c:	e853 3f00 	ldrex	r3, [r3]
 8006f80:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006f82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f84:	f023 0310 	bic.w	r3, r3, #16
 8006f88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	461a      	mov	r2, r3
 8006f92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f96:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006f98:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006f9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006f9e:	e841 2300 	strex	r3, r2, [r1]
 8006fa2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006fa4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d1e4      	bne.n	8006f74 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f7fb fb3d 	bl	8002630 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2202      	movs	r2, #2
 8006fba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	1ad3      	subs	r3, r2, r3
 8006fcc:	b29b      	uxth	r3, r3
 8006fce:	4619      	mov	r1, r3
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f000 f939 	bl	8007248 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006fd6:	e119      	b.n	800720c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006fde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	f040 8112 	bne.w	800720c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fee:	69db      	ldr	r3, [r3, #28]
 8006ff0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ff4:	f040 810a 	bne.w	800720c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007004:	4619      	mov	r1, r3
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 f91e 	bl	8007248 <HAL_UARTEx_RxEventCallback>
      return;
 800700c:	e0fe      	b.n	800720c <HAL_UART_IRQHandler+0x798>
 800700e:	bf00      	nop
 8007010:	40020010 	.word	0x40020010
 8007014:	40020028 	.word	0x40020028
 8007018:	40020040 	.word	0x40020040
 800701c:	40020058 	.word	0x40020058
 8007020:	40020070 	.word	0x40020070
 8007024:	40020088 	.word	0x40020088
 8007028:	400200a0 	.word	0x400200a0
 800702c:	400200b8 	.word	0x400200b8
 8007030:	40020410 	.word	0x40020410
 8007034:	40020428 	.word	0x40020428
 8007038:	40020440 	.word	0x40020440
 800703c:	40020458 	.word	0x40020458
 8007040:	40020470 	.word	0x40020470
 8007044:	40020488 	.word	0x40020488
 8007048:	400204a0 	.word	0x400204a0
 800704c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800705c:	b29b      	uxth	r3, r3
 800705e:	1ad3      	subs	r3, r2, r3
 8007060:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800706a:	b29b      	uxth	r3, r3
 800706c:	2b00      	cmp	r3, #0
 800706e:	f000 80cf 	beq.w	8007210 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8007072:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007076:	2b00      	cmp	r3, #0
 8007078:	f000 80ca 	beq.w	8007210 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007084:	e853 3f00 	ldrex	r3, [r3]
 8007088:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800708a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800708c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007090:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	461a      	mov	r2, r3
 800709a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800709e:	647b      	str	r3, [r7, #68]	@ 0x44
 80070a0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070a6:	e841 2300 	strex	r3, r2, [r1]
 80070aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1e4      	bne.n	800707c <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	3308      	adds	r3, #8
 80070b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070bc:	e853 3f00 	ldrex	r3, [r3]
 80070c0:	623b      	str	r3, [r7, #32]
   return(result);
 80070c2:	6a3a      	ldr	r2, [r7, #32]
 80070c4:	4b55      	ldr	r3, [pc, #340]	@ (800721c <HAL_UART_IRQHandler+0x7a8>)
 80070c6:	4013      	ands	r3, r2
 80070c8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	3308      	adds	r3, #8
 80070d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80070d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80070d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070de:	e841 2300 	strex	r3, r2, [r1]
 80070e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80070e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d1e3      	bne.n	80070b2 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2220      	movs	r2, #32
 80070ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	e853 3f00 	ldrex	r3, [r3]
 800710a:	60fb      	str	r3, [r7, #12]
   return(result);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f023 0310 	bic.w	r3, r3, #16
 8007112:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	461a      	mov	r2, r3
 800711c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007120:	61fb      	str	r3, [r7, #28]
 8007122:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007124:	69b9      	ldr	r1, [r7, #24]
 8007126:	69fa      	ldr	r2, [r7, #28]
 8007128:	e841 2300 	strex	r3, r2, [r1]
 800712c:	617b      	str	r3, [r7, #20]
   return(result);
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d1e4      	bne.n	80070fe <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2202      	movs	r2, #2
 8007138:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800713a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800713e:	4619      	mov	r1, r3
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 f881 	bl	8007248 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007146:	e063      	b.n	8007210 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007148:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800714c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007150:	2b00      	cmp	r3, #0
 8007152:	d00e      	beq.n	8007172 <HAL_UART_IRQHandler+0x6fe>
 8007154:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007158:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800715c:	2b00      	cmp	r3, #0
 800715e:	d008      	beq.n	8007172 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007168:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f001 fe80 	bl	8008e70 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007170:	e051      	b.n	8007216 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007176:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800717a:	2b00      	cmp	r3, #0
 800717c:	d014      	beq.n	80071a8 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800717e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007186:	2b00      	cmp	r3, #0
 8007188:	d105      	bne.n	8007196 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800718a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800718e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007192:	2b00      	cmp	r3, #0
 8007194:	d008      	beq.n	80071a8 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800719a:	2b00      	cmp	r3, #0
 800719c:	d03a      	beq.n	8007214 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	4798      	blx	r3
    }
    return;
 80071a6:	e035      	b.n	8007214 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80071a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d009      	beq.n	80071c8 <HAL_UART_IRQHandler+0x754>
 80071b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d003      	beq.n	80071c8 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f001 f909 	bl	80083d8 <UART_EndTransmit_IT>
    return;
 80071c6:	e026      	b.n	8007216 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80071c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d009      	beq.n	80071e8 <HAL_UART_IRQHandler+0x774>
 80071d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071d8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d003      	beq.n	80071e8 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f001 fe59 	bl	8008e98 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80071e6:	e016      	b.n	8007216 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80071e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d010      	beq.n	8007216 <HAL_UART_IRQHandler+0x7a2>
 80071f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	da0c      	bge.n	8007216 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f001 fe41 	bl	8008e84 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007202:	e008      	b.n	8007216 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007204:	bf00      	nop
 8007206:	e006      	b.n	8007216 <HAL_UART_IRQHandler+0x7a2>
    return;
 8007208:	bf00      	nop
 800720a:	e004      	b.n	8007216 <HAL_UART_IRQHandler+0x7a2>
      return;
 800720c:	bf00      	nop
 800720e:	e002      	b.n	8007216 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007210:	bf00      	nop
 8007212:	e000      	b.n	8007216 <HAL_UART_IRQHandler+0x7a2>
    return;
 8007214:	bf00      	nop
  }
}
 8007216:	37e8      	adds	r7, #232	@ 0xe8
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}
 800721c:	effffffe 	.word	0xeffffffe

08007220 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007220:	b480      	push	{r7}
 8007222:	b083      	sub	sp, #12
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007228:	bf00      	nop
 800722a:	370c      	adds	r7, #12
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr

08007234 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007234:	b480      	push	{r7}
 8007236:	b083      	sub	sp, #12
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800723c:	bf00      	nop
 800723e:	370c      	adds	r7, #12
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr

08007248 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	460b      	mov	r3, r1
 8007252:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007260:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007264:	b092      	sub	sp, #72	@ 0x48
 8007266:	af00      	add	r7, sp, #0
 8007268:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800726a:	2300      	movs	r3, #0
 800726c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	689a      	ldr	r2, [r3, #8]
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	691b      	ldr	r3, [r3, #16]
 8007278:	431a      	orrs	r2, r3
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	695b      	ldr	r3, [r3, #20]
 800727e:	431a      	orrs	r2, r3
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	69db      	ldr	r3, [r3, #28]
 8007284:	4313      	orrs	r3, r2
 8007286:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	4bbe      	ldr	r3, [pc, #760]	@ (8007588 <UART_SetConfig+0x328>)
 8007290:	4013      	ands	r3, r2
 8007292:	697a      	ldr	r2, [r7, #20]
 8007294:	6812      	ldr	r2, [r2, #0]
 8007296:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007298:	430b      	orrs	r3, r1
 800729a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	68da      	ldr	r2, [r3, #12]
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	430a      	orrs	r2, r1
 80072b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	699b      	ldr	r3, [r3, #24]
 80072b6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4ab3      	ldr	r2, [pc, #716]	@ (800758c <UART_SetConfig+0x32c>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d004      	beq.n	80072cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	6a1b      	ldr	r3, [r3, #32]
 80072c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072c8:	4313      	orrs	r3, r2
 80072ca:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	689a      	ldr	r2, [r3, #8]
 80072d2:	4baf      	ldr	r3, [pc, #700]	@ (8007590 <UART_SetConfig+0x330>)
 80072d4:	4013      	ands	r3, r2
 80072d6:	697a      	ldr	r2, [r7, #20]
 80072d8:	6812      	ldr	r2, [r2, #0]
 80072da:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80072dc:	430b      	orrs	r3, r1
 80072de:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072e6:	f023 010f 	bic.w	r1, r3, #15
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	430a      	orrs	r2, r1
 80072f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4aa6      	ldr	r2, [pc, #664]	@ (8007594 <UART_SetConfig+0x334>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d177      	bne.n	80073f0 <UART_SetConfig+0x190>
 8007300:	4ba5      	ldr	r3, [pc, #660]	@ (8007598 <UART_SetConfig+0x338>)
 8007302:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007304:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007308:	2b28      	cmp	r3, #40	@ 0x28
 800730a:	d86d      	bhi.n	80073e8 <UART_SetConfig+0x188>
 800730c:	a201      	add	r2, pc, #4	@ (adr r2, 8007314 <UART_SetConfig+0xb4>)
 800730e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007312:	bf00      	nop
 8007314:	080073b9 	.word	0x080073b9
 8007318:	080073e9 	.word	0x080073e9
 800731c:	080073e9 	.word	0x080073e9
 8007320:	080073e9 	.word	0x080073e9
 8007324:	080073e9 	.word	0x080073e9
 8007328:	080073e9 	.word	0x080073e9
 800732c:	080073e9 	.word	0x080073e9
 8007330:	080073e9 	.word	0x080073e9
 8007334:	080073c1 	.word	0x080073c1
 8007338:	080073e9 	.word	0x080073e9
 800733c:	080073e9 	.word	0x080073e9
 8007340:	080073e9 	.word	0x080073e9
 8007344:	080073e9 	.word	0x080073e9
 8007348:	080073e9 	.word	0x080073e9
 800734c:	080073e9 	.word	0x080073e9
 8007350:	080073e9 	.word	0x080073e9
 8007354:	080073c9 	.word	0x080073c9
 8007358:	080073e9 	.word	0x080073e9
 800735c:	080073e9 	.word	0x080073e9
 8007360:	080073e9 	.word	0x080073e9
 8007364:	080073e9 	.word	0x080073e9
 8007368:	080073e9 	.word	0x080073e9
 800736c:	080073e9 	.word	0x080073e9
 8007370:	080073e9 	.word	0x080073e9
 8007374:	080073d1 	.word	0x080073d1
 8007378:	080073e9 	.word	0x080073e9
 800737c:	080073e9 	.word	0x080073e9
 8007380:	080073e9 	.word	0x080073e9
 8007384:	080073e9 	.word	0x080073e9
 8007388:	080073e9 	.word	0x080073e9
 800738c:	080073e9 	.word	0x080073e9
 8007390:	080073e9 	.word	0x080073e9
 8007394:	080073d9 	.word	0x080073d9
 8007398:	080073e9 	.word	0x080073e9
 800739c:	080073e9 	.word	0x080073e9
 80073a0:	080073e9 	.word	0x080073e9
 80073a4:	080073e9 	.word	0x080073e9
 80073a8:	080073e9 	.word	0x080073e9
 80073ac:	080073e9 	.word	0x080073e9
 80073b0:	080073e9 	.word	0x080073e9
 80073b4:	080073e1 	.word	0x080073e1
 80073b8:	2301      	movs	r3, #1
 80073ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073be:	e222      	b.n	8007806 <UART_SetConfig+0x5a6>
 80073c0:	2304      	movs	r3, #4
 80073c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073c6:	e21e      	b.n	8007806 <UART_SetConfig+0x5a6>
 80073c8:	2308      	movs	r3, #8
 80073ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ce:	e21a      	b.n	8007806 <UART_SetConfig+0x5a6>
 80073d0:	2310      	movs	r3, #16
 80073d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073d6:	e216      	b.n	8007806 <UART_SetConfig+0x5a6>
 80073d8:	2320      	movs	r3, #32
 80073da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073de:	e212      	b.n	8007806 <UART_SetConfig+0x5a6>
 80073e0:	2340      	movs	r3, #64	@ 0x40
 80073e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073e6:	e20e      	b.n	8007806 <UART_SetConfig+0x5a6>
 80073e8:	2380      	movs	r3, #128	@ 0x80
 80073ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ee:	e20a      	b.n	8007806 <UART_SetConfig+0x5a6>
 80073f0:	697b      	ldr	r3, [r7, #20]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a69      	ldr	r2, [pc, #420]	@ (800759c <UART_SetConfig+0x33c>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d130      	bne.n	800745c <UART_SetConfig+0x1fc>
 80073fa:	4b67      	ldr	r3, [pc, #412]	@ (8007598 <UART_SetConfig+0x338>)
 80073fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073fe:	f003 0307 	and.w	r3, r3, #7
 8007402:	2b05      	cmp	r3, #5
 8007404:	d826      	bhi.n	8007454 <UART_SetConfig+0x1f4>
 8007406:	a201      	add	r2, pc, #4	@ (adr r2, 800740c <UART_SetConfig+0x1ac>)
 8007408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800740c:	08007425 	.word	0x08007425
 8007410:	0800742d 	.word	0x0800742d
 8007414:	08007435 	.word	0x08007435
 8007418:	0800743d 	.word	0x0800743d
 800741c:	08007445 	.word	0x08007445
 8007420:	0800744d 	.word	0x0800744d
 8007424:	2300      	movs	r3, #0
 8007426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800742a:	e1ec      	b.n	8007806 <UART_SetConfig+0x5a6>
 800742c:	2304      	movs	r3, #4
 800742e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007432:	e1e8      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007434:	2308      	movs	r3, #8
 8007436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800743a:	e1e4      	b.n	8007806 <UART_SetConfig+0x5a6>
 800743c:	2310      	movs	r3, #16
 800743e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007442:	e1e0      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007444:	2320      	movs	r3, #32
 8007446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800744a:	e1dc      	b.n	8007806 <UART_SetConfig+0x5a6>
 800744c:	2340      	movs	r3, #64	@ 0x40
 800744e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007452:	e1d8      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007454:	2380      	movs	r3, #128	@ 0x80
 8007456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800745a:	e1d4      	b.n	8007806 <UART_SetConfig+0x5a6>
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a4f      	ldr	r2, [pc, #316]	@ (80075a0 <UART_SetConfig+0x340>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d130      	bne.n	80074c8 <UART_SetConfig+0x268>
 8007466:	4b4c      	ldr	r3, [pc, #304]	@ (8007598 <UART_SetConfig+0x338>)
 8007468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800746a:	f003 0307 	and.w	r3, r3, #7
 800746e:	2b05      	cmp	r3, #5
 8007470:	d826      	bhi.n	80074c0 <UART_SetConfig+0x260>
 8007472:	a201      	add	r2, pc, #4	@ (adr r2, 8007478 <UART_SetConfig+0x218>)
 8007474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007478:	08007491 	.word	0x08007491
 800747c:	08007499 	.word	0x08007499
 8007480:	080074a1 	.word	0x080074a1
 8007484:	080074a9 	.word	0x080074a9
 8007488:	080074b1 	.word	0x080074b1
 800748c:	080074b9 	.word	0x080074b9
 8007490:	2300      	movs	r3, #0
 8007492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007496:	e1b6      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007498:	2304      	movs	r3, #4
 800749a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800749e:	e1b2      	b.n	8007806 <UART_SetConfig+0x5a6>
 80074a0:	2308      	movs	r3, #8
 80074a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074a6:	e1ae      	b.n	8007806 <UART_SetConfig+0x5a6>
 80074a8:	2310      	movs	r3, #16
 80074aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074ae:	e1aa      	b.n	8007806 <UART_SetConfig+0x5a6>
 80074b0:	2320      	movs	r3, #32
 80074b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074b6:	e1a6      	b.n	8007806 <UART_SetConfig+0x5a6>
 80074b8:	2340      	movs	r3, #64	@ 0x40
 80074ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074be:	e1a2      	b.n	8007806 <UART_SetConfig+0x5a6>
 80074c0:	2380      	movs	r3, #128	@ 0x80
 80074c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074c6:	e19e      	b.n	8007806 <UART_SetConfig+0x5a6>
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a35      	ldr	r2, [pc, #212]	@ (80075a4 <UART_SetConfig+0x344>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d130      	bne.n	8007534 <UART_SetConfig+0x2d4>
 80074d2:	4b31      	ldr	r3, [pc, #196]	@ (8007598 <UART_SetConfig+0x338>)
 80074d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074d6:	f003 0307 	and.w	r3, r3, #7
 80074da:	2b05      	cmp	r3, #5
 80074dc:	d826      	bhi.n	800752c <UART_SetConfig+0x2cc>
 80074de:	a201      	add	r2, pc, #4	@ (adr r2, 80074e4 <UART_SetConfig+0x284>)
 80074e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074e4:	080074fd 	.word	0x080074fd
 80074e8:	08007505 	.word	0x08007505
 80074ec:	0800750d 	.word	0x0800750d
 80074f0:	08007515 	.word	0x08007515
 80074f4:	0800751d 	.word	0x0800751d
 80074f8:	08007525 	.word	0x08007525
 80074fc:	2300      	movs	r3, #0
 80074fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007502:	e180      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007504:	2304      	movs	r3, #4
 8007506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800750a:	e17c      	b.n	8007806 <UART_SetConfig+0x5a6>
 800750c:	2308      	movs	r3, #8
 800750e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007512:	e178      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007514:	2310      	movs	r3, #16
 8007516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800751a:	e174      	b.n	8007806 <UART_SetConfig+0x5a6>
 800751c:	2320      	movs	r3, #32
 800751e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007522:	e170      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007524:	2340      	movs	r3, #64	@ 0x40
 8007526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800752a:	e16c      	b.n	8007806 <UART_SetConfig+0x5a6>
 800752c:	2380      	movs	r3, #128	@ 0x80
 800752e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007532:	e168      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a1b      	ldr	r2, [pc, #108]	@ (80075a8 <UART_SetConfig+0x348>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d142      	bne.n	80075c4 <UART_SetConfig+0x364>
 800753e:	4b16      	ldr	r3, [pc, #88]	@ (8007598 <UART_SetConfig+0x338>)
 8007540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007542:	f003 0307 	and.w	r3, r3, #7
 8007546:	2b05      	cmp	r3, #5
 8007548:	d838      	bhi.n	80075bc <UART_SetConfig+0x35c>
 800754a:	a201      	add	r2, pc, #4	@ (adr r2, 8007550 <UART_SetConfig+0x2f0>)
 800754c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007550:	08007569 	.word	0x08007569
 8007554:	08007571 	.word	0x08007571
 8007558:	08007579 	.word	0x08007579
 800755c:	08007581 	.word	0x08007581
 8007560:	080075ad 	.word	0x080075ad
 8007564:	080075b5 	.word	0x080075b5
 8007568:	2300      	movs	r3, #0
 800756a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800756e:	e14a      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007570:	2304      	movs	r3, #4
 8007572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007576:	e146      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007578:	2308      	movs	r3, #8
 800757a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800757e:	e142      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007580:	2310      	movs	r3, #16
 8007582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007586:	e13e      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007588:	cfff69f3 	.word	0xcfff69f3
 800758c:	58000c00 	.word	0x58000c00
 8007590:	11fff4ff 	.word	0x11fff4ff
 8007594:	40011000 	.word	0x40011000
 8007598:	58024400 	.word	0x58024400
 800759c:	40004400 	.word	0x40004400
 80075a0:	40004800 	.word	0x40004800
 80075a4:	40004c00 	.word	0x40004c00
 80075a8:	40005000 	.word	0x40005000
 80075ac:	2320      	movs	r3, #32
 80075ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075b2:	e128      	b.n	8007806 <UART_SetConfig+0x5a6>
 80075b4:	2340      	movs	r3, #64	@ 0x40
 80075b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075ba:	e124      	b.n	8007806 <UART_SetConfig+0x5a6>
 80075bc:	2380      	movs	r3, #128	@ 0x80
 80075be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075c2:	e120      	b.n	8007806 <UART_SetConfig+0x5a6>
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4acb      	ldr	r2, [pc, #812]	@ (80078f8 <UART_SetConfig+0x698>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d176      	bne.n	80076bc <UART_SetConfig+0x45c>
 80075ce:	4bcb      	ldr	r3, [pc, #812]	@ (80078fc <UART_SetConfig+0x69c>)
 80075d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80075d6:	2b28      	cmp	r3, #40	@ 0x28
 80075d8:	d86c      	bhi.n	80076b4 <UART_SetConfig+0x454>
 80075da:	a201      	add	r2, pc, #4	@ (adr r2, 80075e0 <UART_SetConfig+0x380>)
 80075dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075e0:	08007685 	.word	0x08007685
 80075e4:	080076b5 	.word	0x080076b5
 80075e8:	080076b5 	.word	0x080076b5
 80075ec:	080076b5 	.word	0x080076b5
 80075f0:	080076b5 	.word	0x080076b5
 80075f4:	080076b5 	.word	0x080076b5
 80075f8:	080076b5 	.word	0x080076b5
 80075fc:	080076b5 	.word	0x080076b5
 8007600:	0800768d 	.word	0x0800768d
 8007604:	080076b5 	.word	0x080076b5
 8007608:	080076b5 	.word	0x080076b5
 800760c:	080076b5 	.word	0x080076b5
 8007610:	080076b5 	.word	0x080076b5
 8007614:	080076b5 	.word	0x080076b5
 8007618:	080076b5 	.word	0x080076b5
 800761c:	080076b5 	.word	0x080076b5
 8007620:	08007695 	.word	0x08007695
 8007624:	080076b5 	.word	0x080076b5
 8007628:	080076b5 	.word	0x080076b5
 800762c:	080076b5 	.word	0x080076b5
 8007630:	080076b5 	.word	0x080076b5
 8007634:	080076b5 	.word	0x080076b5
 8007638:	080076b5 	.word	0x080076b5
 800763c:	080076b5 	.word	0x080076b5
 8007640:	0800769d 	.word	0x0800769d
 8007644:	080076b5 	.word	0x080076b5
 8007648:	080076b5 	.word	0x080076b5
 800764c:	080076b5 	.word	0x080076b5
 8007650:	080076b5 	.word	0x080076b5
 8007654:	080076b5 	.word	0x080076b5
 8007658:	080076b5 	.word	0x080076b5
 800765c:	080076b5 	.word	0x080076b5
 8007660:	080076a5 	.word	0x080076a5
 8007664:	080076b5 	.word	0x080076b5
 8007668:	080076b5 	.word	0x080076b5
 800766c:	080076b5 	.word	0x080076b5
 8007670:	080076b5 	.word	0x080076b5
 8007674:	080076b5 	.word	0x080076b5
 8007678:	080076b5 	.word	0x080076b5
 800767c:	080076b5 	.word	0x080076b5
 8007680:	080076ad 	.word	0x080076ad
 8007684:	2301      	movs	r3, #1
 8007686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800768a:	e0bc      	b.n	8007806 <UART_SetConfig+0x5a6>
 800768c:	2304      	movs	r3, #4
 800768e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007692:	e0b8      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007694:	2308      	movs	r3, #8
 8007696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800769a:	e0b4      	b.n	8007806 <UART_SetConfig+0x5a6>
 800769c:	2310      	movs	r3, #16
 800769e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076a2:	e0b0      	b.n	8007806 <UART_SetConfig+0x5a6>
 80076a4:	2320      	movs	r3, #32
 80076a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076aa:	e0ac      	b.n	8007806 <UART_SetConfig+0x5a6>
 80076ac:	2340      	movs	r3, #64	@ 0x40
 80076ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076b2:	e0a8      	b.n	8007806 <UART_SetConfig+0x5a6>
 80076b4:	2380      	movs	r3, #128	@ 0x80
 80076b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ba:	e0a4      	b.n	8007806 <UART_SetConfig+0x5a6>
 80076bc:	697b      	ldr	r3, [r7, #20]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4a8f      	ldr	r2, [pc, #572]	@ (8007900 <UART_SetConfig+0x6a0>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d130      	bne.n	8007728 <UART_SetConfig+0x4c8>
 80076c6:	4b8d      	ldr	r3, [pc, #564]	@ (80078fc <UART_SetConfig+0x69c>)
 80076c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076ca:	f003 0307 	and.w	r3, r3, #7
 80076ce:	2b05      	cmp	r3, #5
 80076d0:	d826      	bhi.n	8007720 <UART_SetConfig+0x4c0>
 80076d2:	a201      	add	r2, pc, #4	@ (adr r2, 80076d8 <UART_SetConfig+0x478>)
 80076d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076d8:	080076f1 	.word	0x080076f1
 80076dc:	080076f9 	.word	0x080076f9
 80076e0:	08007701 	.word	0x08007701
 80076e4:	08007709 	.word	0x08007709
 80076e8:	08007711 	.word	0x08007711
 80076ec:	08007719 	.word	0x08007719
 80076f0:	2300      	movs	r3, #0
 80076f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076f6:	e086      	b.n	8007806 <UART_SetConfig+0x5a6>
 80076f8:	2304      	movs	r3, #4
 80076fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076fe:	e082      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007700:	2308      	movs	r3, #8
 8007702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007706:	e07e      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007708:	2310      	movs	r3, #16
 800770a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800770e:	e07a      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007710:	2320      	movs	r3, #32
 8007712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007716:	e076      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007718:	2340      	movs	r3, #64	@ 0x40
 800771a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800771e:	e072      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007720:	2380      	movs	r3, #128	@ 0x80
 8007722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007726:	e06e      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a75      	ldr	r2, [pc, #468]	@ (8007904 <UART_SetConfig+0x6a4>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d130      	bne.n	8007794 <UART_SetConfig+0x534>
 8007732:	4b72      	ldr	r3, [pc, #456]	@ (80078fc <UART_SetConfig+0x69c>)
 8007734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007736:	f003 0307 	and.w	r3, r3, #7
 800773a:	2b05      	cmp	r3, #5
 800773c:	d826      	bhi.n	800778c <UART_SetConfig+0x52c>
 800773e:	a201      	add	r2, pc, #4	@ (adr r2, 8007744 <UART_SetConfig+0x4e4>)
 8007740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007744:	0800775d 	.word	0x0800775d
 8007748:	08007765 	.word	0x08007765
 800774c:	0800776d 	.word	0x0800776d
 8007750:	08007775 	.word	0x08007775
 8007754:	0800777d 	.word	0x0800777d
 8007758:	08007785 	.word	0x08007785
 800775c:	2300      	movs	r3, #0
 800775e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007762:	e050      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007764:	2304      	movs	r3, #4
 8007766:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800776a:	e04c      	b.n	8007806 <UART_SetConfig+0x5a6>
 800776c:	2308      	movs	r3, #8
 800776e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007772:	e048      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007774:	2310      	movs	r3, #16
 8007776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800777a:	e044      	b.n	8007806 <UART_SetConfig+0x5a6>
 800777c:	2320      	movs	r3, #32
 800777e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007782:	e040      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007784:	2340      	movs	r3, #64	@ 0x40
 8007786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800778a:	e03c      	b.n	8007806 <UART_SetConfig+0x5a6>
 800778c:	2380      	movs	r3, #128	@ 0x80
 800778e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007792:	e038      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a5b      	ldr	r2, [pc, #364]	@ (8007908 <UART_SetConfig+0x6a8>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d130      	bne.n	8007800 <UART_SetConfig+0x5a0>
 800779e:	4b57      	ldr	r3, [pc, #348]	@ (80078fc <UART_SetConfig+0x69c>)
 80077a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077a2:	f003 0307 	and.w	r3, r3, #7
 80077a6:	2b05      	cmp	r3, #5
 80077a8:	d826      	bhi.n	80077f8 <UART_SetConfig+0x598>
 80077aa:	a201      	add	r2, pc, #4	@ (adr r2, 80077b0 <UART_SetConfig+0x550>)
 80077ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b0:	080077c9 	.word	0x080077c9
 80077b4:	080077d1 	.word	0x080077d1
 80077b8:	080077d9 	.word	0x080077d9
 80077bc:	080077e1 	.word	0x080077e1
 80077c0:	080077e9 	.word	0x080077e9
 80077c4:	080077f1 	.word	0x080077f1
 80077c8:	2302      	movs	r3, #2
 80077ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ce:	e01a      	b.n	8007806 <UART_SetConfig+0x5a6>
 80077d0:	2304      	movs	r3, #4
 80077d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077d6:	e016      	b.n	8007806 <UART_SetConfig+0x5a6>
 80077d8:	2308      	movs	r3, #8
 80077da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077de:	e012      	b.n	8007806 <UART_SetConfig+0x5a6>
 80077e0:	2310      	movs	r3, #16
 80077e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077e6:	e00e      	b.n	8007806 <UART_SetConfig+0x5a6>
 80077e8:	2320      	movs	r3, #32
 80077ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ee:	e00a      	b.n	8007806 <UART_SetConfig+0x5a6>
 80077f0:	2340      	movs	r3, #64	@ 0x40
 80077f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077f6:	e006      	b.n	8007806 <UART_SetConfig+0x5a6>
 80077f8:	2380      	movs	r3, #128	@ 0x80
 80077fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077fe:	e002      	b.n	8007806 <UART_SetConfig+0x5a6>
 8007800:	2380      	movs	r3, #128	@ 0x80
 8007802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4a3f      	ldr	r2, [pc, #252]	@ (8007908 <UART_SetConfig+0x6a8>)
 800780c:	4293      	cmp	r3, r2
 800780e:	f040 80f8 	bne.w	8007a02 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007812:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007816:	2b20      	cmp	r3, #32
 8007818:	dc46      	bgt.n	80078a8 <UART_SetConfig+0x648>
 800781a:	2b02      	cmp	r3, #2
 800781c:	f2c0 8082 	blt.w	8007924 <UART_SetConfig+0x6c4>
 8007820:	3b02      	subs	r3, #2
 8007822:	2b1e      	cmp	r3, #30
 8007824:	d87e      	bhi.n	8007924 <UART_SetConfig+0x6c4>
 8007826:	a201      	add	r2, pc, #4	@ (adr r2, 800782c <UART_SetConfig+0x5cc>)
 8007828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800782c:	080078af 	.word	0x080078af
 8007830:	08007925 	.word	0x08007925
 8007834:	080078b7 	.word	0x080078b7
 8007838:	08007925 	.word	0x08007925
 800783c:	08007925 	.word	0x08007925
 8007840:	08007925 	.word	0x08007925
 8007844:	080078c7 	.word	0x080078c7
 8007848:	08007925 	.word	0x08007925
 800784c:	08007925 	.word	0x08007925
 8007850:	08007925 	.word	0x08007925
 8007854:	08007925 	.word	0x08007925
 8007858:	08007925 	.word	0x08007925
 800785c:	08007925 	.word	0x08007925
 8007860:	08007925 	.word	0x08007925
 8007864:	080078d7 	.word	0x080078d7
 8007868:	08007925 	.word	0x08007925
 800786c:	08007925 	.word	0x08007925
 8007870:	08007925 	.word	0x08007925
 8007874:	08007925 	.word	0x08007925
 8007878:	08007925 	.word	0x08007925
 800787c:	08007925 	.word	0x08007925
 8007880:	08007925 	.word	0x08007925
 8007884:	08007925 	.word	0x08007925
 8007888:	08007925 	.word	0x08007925
 800788c:	08007925 	.word	0x08007925
 8007890:	08007925 	.word	0x08007925
 8007894:	08007925 	.word	0x08007925
 8007898:	08007925 	.word	0x08007925
 800789c:	08007925 	.word	0x08007925
 80078a0:	08007925 	.word	0x08007925
 80078a4:	08007917 	.word	0x08007917
 80078a8:	2b40      	cmp	r3, #64	@ 0x40
 80078aa:	d037      	beq.n	800791c <UART_SetConfig+0x6bc>
 80078ac:	e03a      	b.n	8007924 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80078ae:	f7fe fb95 	bl	8005fdc <HAL_RCCEx_GetD3PCLK1Freq>
 80078b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80078b4:	e03c      	b.n	8007930 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80078ba:	4618      	mov	r0, r3
 80078bc:	f7fe fba4 	bl	8006008 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80078c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078c4:	e034      	b.n	8007930 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80078c6:	f107 0318 	add.w	r3, r7, #24
 80078ca:	4618      	mov	r0, r3
 80078cc:	f7fe fcf0 	bl	80062b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80078d0:	69fb      	ldr	r3, [r7, #28]
 80078d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078d4:	e02c      	b.n	8007930 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078d6:	4b09      	ldr	r3, [pc, #36]	@ (80078fc <UART_SetConfig+0x69c>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f003 0320 	and.w	r3, r3, #32
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d016      	beq.n	8007910 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80078e2:	4b06      	ldr	r3, [pc, #24]	@ (80078fc <UART_SetConfig+0x69c>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	08db      	lsrs	r3, r3, #3
 80078e8:	f003 0303 	and.w	r3, r3, #3
 80078ec:	4a07      	ldr	r2, [pc, #28]	@ (800790c <UART_SetConfig+0x6ac>)
 80078ee:	fa22 f303 	lsr.w	r3, r2, r3
 80078f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80078f4:	e01c      	b.n	8007930 <UART_SetConfig+0x6d0>
 80078f6:	bf00      	nop
 80078f8:	40011400 	.word	0x40011400
 80078fc:	58024400 	.word	0x58024400
 8007900:	40007800 	.word	0x40007800
 8007904:	40007c00 	.word	0x40007c00
 8007908:	58000c00 	.word	0x58000c00
 800790c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007910:	4b9d      	ldr	r3, [pc, #628]	@ (8007b88 <UART_SetConfig+0x928>)
 8007912:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007914:	e00c      	b.n	8007930 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007916:	4b9d      	ldr	r3, [pc, #628]	@ (8007b8c <UART_SetConfig+0x92c>)
 8007918:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800791a:	e009      	b.n	8007930 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800791c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007920:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007922:	e005      	b.n	8007930 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007924:	2300      	movs	r3, #0
 8007926:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800792e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007932:	2b00      	cmp	r3, #0
 8007934:	f000 81de 	beq.w	8007cf4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800793c:	4a94      	ldr	r2, [pc, #592]	@ (8007b90 <UART_SetConfig+0x930>)
 800793e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007942:	461a      	mov	r2, r3
 8007944:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007946:	fbb3 f3f2 	udiv	r3, r3, r2
 800794a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	685a      	ldr	r2, [r3, #4]
 8007950:	4613      	mov	r3, r2
 8007952:	005b      	lsls	r3, r3, #1
 8007954:	4413      	add	r3, r2
 8007956:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007958:	429a      	cmp	r2, r3
 800795a:	d305      	bcc.n	8007968 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007962:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007964:	429a      	cmp	r2, r3
 8007966:	d903      	bls.n	8007970 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007968:	2301      	movs	r3, #1
 800796a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800796e:	e1c1      	b.n	8007cf4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007972:	2200      	movs	r2, #0
 8007974:	60bb      	str	r3, [r7, #8]
 8007976:	60fa      	str	r2, [r7, #12]
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800797c:	4a84      	ldr	r2, [pc, #528]	@ (8007b90 <UART_SetConfig+0x930>)
 800797e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007982:	b29b      	uxth	r3, r3
 8007984:	2200      	movs	r2, #0
 8007986:	603b      	str	r3, [r7, #0]
 8007988:	607a      	str	r2, [r7, #4]
 800798a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800798e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007992:	f7f8 fcf5 	bl	8000380 <__aeabi_uldivmod>
 8007996:	4602      	mov	r2, r0
 8007998:	460b      	mov	r3, r1
 800799a:	4610      	mov	r0, r2
 800799c:	4619      	mov	r1, r3
 800799e:	f04f 0200 	mov.w	r2, #0
 80079a2:	f04f 0300 	mov.w	r3, #0
 80079a6:	020b      	lsls	r3, r1, #8
 80079a8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80079ac:	0202      	lsls	r2, r0, #8
 80079ae:	6979      	ldr	r1, [r7, #20]
 80079b0:	6849      	ldr	r1, [r1, #4]
 80079b2:	0849      	lsrs	r1, r1, #1
 80079b4:	2000      	movs	r0, #0
 80079b6:	460c      	mov	r4, r1
 80079b8:	4605      	mov	r5, r0
 80079ba:	eb12 0804 	adds.w	r8, r2, r4
 80079be:	eb43 0905 	adc.w	r9, r3, r5
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	2200      	movs	r2, #0
 80079c8:	469a      	mov	sl, r3
 80079ca:	4693      	mov	fp, r2
 80079cc:	4652      	mov	r2, sl
 80079ce:	465b      	mov	r3, fp
 80079d0:	4640      	mov	r0, r8
 80079d2:	4649      	mov	r1, r9
 80079d4:	f7f8 fcd4 	bl	8000380 <__aeabi_uldivmod>
 80079d8:	4602      	mov	r2, r0
 80079da:	460b      	mov	r3, r1
 80079dc:	4613      	mov	r3, r2
 80079de:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80079e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079e6:	d308      	bcc.n	80079fa <UART_SetConfig+0x79a>
 80079e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079ee:	d204      	bcs.n	80079fa <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80079f6:	60da      	str	r2, [r3, #12]
 80079f8:	e17c      	b.n	8007cf4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80079fa:	2301      	movs	r3, #1
 80079fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007a00:	e178      	b.n	8007cf4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	69db      	ldr	r3, [r3, #28]
 8007a06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a0a:	f040 80c5 	bne.w	8007b98 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007a0e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007a12:	2b20      	cmp	r3, #32
 8007a14:	dc48      	bgt.n	8007aa8 <UART_SetConfig+0x848>
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	db7b      	blt.n	8007b12 <UART_SetConfig+0x8b2>
 8007a1a:	2b20      	cmp	r3, #32
 8007a1c:	d879      	bhi.n	8007b12 <UART_SetConfig+0x8b2>
 8007a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a24 <UART_SetConfig+0x7c4>)
 8007a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a24:	08007aaf 	.word	0x08007aaf
 8007a28:	08007ab7 	.word	0x08007ab7
 8007a2c:	08007b13 	.word	0x08007b13
 8007a30:	08007b13 	.word	0x08007b13
 8007a34:	08007abf 	.word	0x08007abf
 8007a38:	08007b13 	.word	0x08007b13
 8007a3c:	08007b13 	.word	0x08007b13
 8007a40:	08007b13 	.word	0x08007b13
 8007a44:	08007acf 	.word	0x08007acf
 8007a48:	08007b13 	.word	0x08007b13
 8007a4c:	08007b13 	.word	0x08007b13
 8007a50:	08007b13 	.word	0x08007b13
 8007a54:	08007b13 	.word	0x08007b13
 8007a58:	08007b13 	.word	0x08007b13
 8007a5c:	08007b13 	.word	0x08007b13
 8007a60:	08007b13 	.word	0x08007b13
 8007a64:	08007adf 	.word	0x08007adf
 8007a68:	08007b13 	.word	0x08007b13
 8007a6c:	08007b13 	.word	0x08007b13
 8007a70:	08007b13 	.word	0x08007b13
 8007a74:	08007b13 	.word	0x08007b13
 8007a78:	08007b13 	.word	0x08007b13
 8007a7c:	08007b13 	.word	0x08007b13
 8007a80:	08007b13 	.word	0x08007b13
 8007a84:	08007b13 	.word	0x08007b13
 8007a88:	08007b13 	.word	0x08007b13
 8007a8c:	08007b13 	.word	0x08007b13
 8007a90:	08007b13 	.word	0x08007b13
 8007a94:	08007b13 	.word	0x08007b13
 8007a98:	08007b13 	.word	0x08007b13
 8007a9c:	08007b13 	.word	0x08007b13
 8007aa0:	08007b13 	.word	0x08007b13
 8007aa4:	08007b05 	.word	0x08007b05
 8007aa8:	2b40      	cmp	r3, #64	@ 0x40
 8007aaa:	d02e      	beq.n	8007b0a <UART_SetConfig+0x8aa>
 8007aac:	e031      	b.n	8007b12 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007aae:	f7fd f85f 	bl	8004b70 <HAL_RCC_GetPCLK1Freq>
 8007ab2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007ab4:	e033      	b.n	8007b1e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ab6:	f7fd f871 	bl	8004b9c <HAL_RCC_GetPCLK2Freq>
 8007aba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007abc:	e02f      	b.n	8007b1e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007abe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f7fe faa0 	bl	8006008 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007acc:	e027      	b.n	8007b1e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ace:	f107 0318 	add.w	r3, r7, #24
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f7fe fbec 	bl	80062b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007ad8:	69fb      	ldr	r3, [r7, #28]
 8007ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007adc:	e01f      	b.n	8007b1e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ade:	4b2d      	ldr	r3, [pc, #180]	@ (8007b94 <UART_SetConfig+0x934>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f003 0320 	and.w	r3, r3, #32
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d009      	beq.n	8007afe <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007aea:	4b2a      	ldr	r3, [pc, #168]	@ (8007b94 <UART_SetConfig+0x934>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	08db      	lsrs	r3, r3, #3
 8007af0:	f003 0303 	and.w	r3, r3, #3
 8007af4:	4a24      	ldr	r2, [pc, #144]	@ (8007b88 <UART_SetConfig+0x928>)
 8007af6:	fa22 f303 	lsr.w	r3, r2, r3
 8007afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007afc:	e00f      	b.n	8007b1e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007afe:	4b22      	ldr	r3, [pc, #136]	@ (8007b88 <UART_SetConfig+0x928>)
 8007b00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b02:	e00c      	b.n	8007b1e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007b04:	4b21      	ldr	r3, [pc, #132]	@ (8007b8c <UART_SetConfig+0x92c>)
 8007b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b08:	e009      	b.n	8007b1e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b10:	e005      	b.n	8007b1e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007b12:	2300      	movs	r3, #0
 8007b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007b16:	2301      	movs	r3, #1
 8007b18:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007b1c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	f000 80e7 	beq.w	8007cf4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b2a:	4a19      	ldr	r2, [pc, #100]	@ (8007b90 <UART_SetConfig+0x930>)
 8007b2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b30:	461a      	mov	r2, r3
 8007b32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b34:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b38:	005a      	lsls	r2, r3, #1
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	085b      	lsrs	r3, r3, #1
 8007b40:	441a      	add	r2, r3
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b4a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b4e:	2b0f      	cmp	r3, #15
 8007b50:	d916      	bls.n	8007b80 <UART_SetConfig+0x920>
 8007b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b58:	d212      	bcs.n	8007b80 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	f023 030f 	bic.w	r3, r3, #15
 8007b62:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b66:	085b      	lsrs	r3, r3, #1
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	f003 0307 	and.w	r3, r3, #7
 8007b6e:	b29a      	uxth	r2, r3
 8007b70:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007b72:	4313      	orrs	r3, r2
 8007b74:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007b7c:	60da      	str	r2, [r3, #12]
 8007b7e:	e0b9      	b.n	8007cf4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007b86:	e0b5      	b.n	8007cf4 <UART_SetConfig+0xa94>
 8007b88:	03d09000 	.word	0x03d09000
 8007b8c:	003d0900 	.word	0x003d0900
 8007b90:	08009f0c 	.word	0x08009f0c
 8007b94:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b98:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007b9c:	2b20      	cmp	r3, #32
 8007b9e:	dc49      	bgt.n	8007c34 <UART_SetConfig+0x9d4>
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	db7c      	blt.n	8007c9e <UART_SetConfig+0xa3e>
 8007ba4:	2b20      	cmp	r3, #32
 8007ba6:	d87a      	bhi.n	8007c9e <UART_SetConfig+0xa3e>
 8007ba8:	a201      	add	r2, pc, #4	@ (adr r2, 8007bb0 <UART_SetConfig+0x950>)
 8007baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bae:	bf00      	nop
 8007bb0:	08007c3b 	.word	0x08007c3b
 8007bb4:	08007c43 	.word	0x08007c43
 8007bb8:	08007c9f 	.word	0x08007c9f
 8007bbc:	08007c9f 	.word	0x08007c9f
 8007bc0:	08007c4b 	.word	0x08007c4b
 8007bc4:	08007c9f 	.word	0x08007c9f
 8007bc8:	08007c9f 	.word	0x08007c9f
 8007bcc:	08007c9f 	.word	0x08007c9f
 8007bd0:	08007c5b 	.word	0x08007c5b
 8007bd4:	08007c9f 	.word	0x08007c9f
 8007bd8:	08007c9f 	.word	0x08007c9f
 8007bdc:	08007c9f 	.word	0x08007c9f
 8007be0:	08007c9f 	.word	0x08007c9f
 8007be4:	08007c9f 	.word	0x08007c9f
 8007be8:	08007c9f 	.word	0x08007c9f
 8007bec:	08007c9f 	.word	0x08007c9f
 8007bf0:	08007c6b 	.word	0x08007c6b
 8007bf4:	08007c9f 	.word	0x08007c9f
 8007bf8:	08007c9f 	.word	0x08007c9f
 8007bfc:	08007c9f 	.word	0x08007c9f
 8007c00:	08007c9f 	.word	0x08007c9f
 8007c04:	08007c9f 	.word	0x08007c9f
 8007c08:	08007c9f 	.word	0x08007c9f
 8007c0c:	08007c9f 	.word	0x08007c9f
 8007c10:	08007c9f 	.word	0x08007c9f
 8007c14:	08007c9f 	.word	0x08007c9f
 8007c18:	08007c9f 	.word	0x08007c9f
 8007c1c:	08007c9f 	.word	0x08007c9f
 8007c20:	08007c9f 	.word	0x08007c9f
 8007c24:	08007c9f 	.word	0x08007c9f
 8007c28:	08007c9f 	.word	0x08007c9f
 8007c2c:	08007c9f 	.word	0x08007c9f
 8007c30:	08007c91 	.word	0x08007c91
 8007c34:	2b40      	cmp	r3, #64	@ 0x40
 8007c36:	d02e      	beq.n	8007c96 <UART_SetConfig+0xa36>
 8007c38:	e031      	b.n	8007c9e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c3a:	f7fc ff99 	bl	8004b70 <HAL_RCC_GetPCLK1Freq>
 8007c3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007c40:	e033      	b.n	8007caa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c42:	f7fc ffab 	bl	8004b9c <HAL_RCC_GetPCLK2Freq>
 8007c46:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007c48:	e02f      	b.n	8007caa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f7fe f9da 	bl	8006008 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c58:	e027      	b.n	8007caa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c5a:	f107 0318 	add.w	r3, r7, #24
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f7fe fb26 	bl	80062b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007c64:	69fb      	ldr	r3, [r7, #28]
 8007c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c68:	e01f      	b.n	8007caa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c6a:	4b2d      	ldr	r3, [pc, #180]	@ (8007d20 <UART_SetConfig+0xac0>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f003 0320 	and.w	r3, r3, #32
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d009      	beq.n	8007c8a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007c76:	4b2a      	ldr	r3, [pc, #168]	@ (8007d20 <UART_SetConfig+0xac0>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	08db      	lsrs	r3, r3, #3
 8007c7c:	f003 0303 	and.w	r3, r3, #3
 8007c80:	4a28      	ldr	r2, [pc, #160]	@ (8007d24 <UART_SetConfig+0xac4>)
 8007c82:	fa22 f303 	lsr.w	r3, r2, r3
 8007c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007c88:	e00f      	b.n	8007caa <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007c8a:	4b26      	ldr	r3, [pc, #152]	@ (8007d24 <UART_SetConfig+0xac4>)
 8007c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c8e:	e00c      	b.n	8007caa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007c90:	4b25      	ldr	r3, [pc, #148]	@ (8007d28 <UART_SetConfig+0xac8>)
 8007c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c94:	e009      	b.n	8007caa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c9c:	e005      	b.n	8007caa <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007ca8:	bf00      	nop
    }

    if (pclk != 0U)
 8007caa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d021      	beq.n	8007cf4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8007d2c <UART_SetConfig+0xacc>)
 8007cb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007cba:	461a      	mov	r2, r3
 8007cbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cbe:	fbb3 f2f2 	udiv	r2, r3, r2
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	085b      	lsrs	r3, r3, #1
 8007cc8:	441a      	add	r2, r3
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cd6:	2b0f      	cmp	r3, #15
 8007cd8:	d909      	bls.n	8007cee <UART_SetConfig+0xa8e>
 8007cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ce0:	d205      	bcs.n	8007cee <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ce4:	b29a      	uxth	r2, r3
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	60da      	str	r2, [r3, #12]
 8007cec:	e002      	b.n	8007cf4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	2200      	movs	r2, #0
 8007d08:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007d10:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3748      	adds	r7, #72	@ 0x48
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d1e:	bf00      	nop
 8007d20:	58024400 	.word	0x58024400
 8007d24:	03d09000 	.word	0x03d09000
 8007d28:	003d0900 	.word	0x003d0900
 8007d2c:	08009f0c 	.word	0x08009f0c

08007d30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d3c:	f003 0308 	and.w	r3, r3, #8
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d00a      	beq.n	8007d5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	430a      	orrs	r2, r1
 8007d58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d5e:	f003 0301 	and.w	r3, r3, #1
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d00a      	beq.n	8007d7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	430a      	orrs	r2, r1
 8007d7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d80:	f003 0302 	and.w	r3, r3, #2
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d00a      	beq.n	8007d9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	430a      	orrs	r2, r1
 8007d9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007da2:	f003 0304 	and.w	r3, r3, #4
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d00a      	beq.n	8007dc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	430a      	orrs	r2, r1
 8007dbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dc4:	f003 0310 	and.w	r3, r3, #16
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00a      	beq.n	8007de2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	430a      	orrs	r2, r1
 8007de0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007de6:	f003 0320 	and.w	r3, r3, #32
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d00a      	beq.n	8007e04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	430a      	orrs	r2, r1
 8007e02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d01a      	beq.n	8007e46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	430a      	orrs	r2, r1
 8007e24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e2e:	d10a      	bne.n	8007e46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	430a      	orrs	r2, r1
 8007e44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d00a      	beq.n	8007e68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	430a      	orrs	r2, r1
 8007e66:	605a      	str	r2, [r3, #4]
  }
}
 8007e68:	bf00      	nop
 8007e6a:	370c      	adds	r7, #12
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b098      	sub	sp, #96	@ 0x60
 8007e78:	af02      	add	r7, sp, #8
 8007e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007e84:	f7fa f9fa 	bl	800227c <HAL_GetTick>
 8007e88:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f003 0308 	and.w	r3, r3, #8
 8007e94:	2b08      	cmp	r3, #8
 8007e96:	d12f      	bne.n	8007ef8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e98:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007e9c:	9300      	str	r3, [sp, #0]
 8007e9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 f88e 	bl	8007fc8 <UART_WaitOnFlagUntilTimeout>
 8007eac:	4603      	mov	r3, r0
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d022      	beq.n	8007ef8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eba:	e853 3f00 	ldrex	r3, [r3]
 8007ebe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ec2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ec6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	461a      	mov	r2, r3
 8007ece:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ed0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ed2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ed6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ed8:	e841 2300 	strex	r3, r2, [r1]
 8007edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d1e6      	bne.n	8007eb2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2220      	movs	r2, #32
 8007ee8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ef4:	2303      	movs	r3, #3
 8007ef6:	e063      	b.n	8007fc0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f003 0304 	and.w	r3, r3, #4
 8007f02:	2b04      	cmp	r3, #4
 8007f04:	d149      	bne.n	8007f9a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f06:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007f0a:	9300      	str	r3, [sp, #0]
 8007f0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f0e:	2200      	movs	r2, #0
 8007f10:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f000 f857 	bl	8007fc8 <UART_WaitOnFlagUntilTimeout>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d03c      	beq.n	8007f9a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f28:	e853 3f00 	ldrex	r3, [r3]
 8007f2c:	623b      	str	r3, [r7, #32]
   return(result);
 8007f2e:	6a3b      	ldr	r3, [r7, #32]
 8007f30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f3e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f40:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f46:	e841 2300 	strex	r3, r2, [r1]
 8007f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d1e6      	bne.n	8007f20 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	3308      	adds	r3, #8
 8007f58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	e853 3f00 	ldrex	r3, [r3]
 8007f60:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	f023 0301 	bic.w	r3, r3, #1
 8007f68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	3308      	adds	r3, #8
 8007f70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f72:	61fa      	str	r2, [r7, #28]
 8007f74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f76:	69b9      	ldr	r1, [r7, #24]
 8007f78:	69fa      	ldr	r2, [r7, #28]
 8007f7a:	e841 2300 	strex	r3, r2, [r1]
 8007f7e:	617b      	str	r3, [r7, #20]
   return(result);
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d1e5      	bne.n	8007f52 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2220      	movs	r2, #32
 8007f8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2200      	movs	r2, #0
 8007f92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f96:	2303      	movs	r3, #3
 8007f98:	e012      	b.n	8007fc0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2220      	movs	r2, #32
 8007f9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2220      	movs	r2, #32
 8007fa6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2200      	movs	r2, #0
 8007fae:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007fbe:	2300      	movs	r3, #0
}
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	3758      	adds	r7, #88	@ 0x58
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	bd80      	pop	{r7, pc}

08007fc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b084      	sub	sp, #16
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	603b      	str	r3, [r7, #0]
 8007fd4:	4613      	mov	r3, r2
 8007fd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fd8:	e04f      	b.n	800807a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fda:	69bb      	ldr	r3, [r7, #24]
 8007fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fe0:	d04b      	beq.n	800807a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fe2:	f7fa f94b 	bl	800227c <HAL_GetTick>
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	1ad3      	subs	r3, r2, r3
 8007fec:	69ba      	ldr	r2, [r7, #24]
 8007fee:	429a      	cmp	r2, r3
 8007ff0:	d302      	bcc.n	8007ff8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ff2:	69bb      	ldr	r3, [r7, #24]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d101      	bne.n	8007ffc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ff8:	2303      	movs	r3, #3
 8007ffa:	e04e      	b.n	800809a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f003 0304 	and.w	r3, r3, #4
 8008006:	2b00      	cmp	r3, #0
 8008008:	d037      	beq.n	800807a <UART_WaitOnFlagUntilTimeout+0xb2>
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	2b80      	cmp	r3, #128	@ 0x80
 800800e:	d034      	beq.n	800807a <UART_WaitOnFlagUntilTimeout+0xb2>
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	2b40      	cmp	r3, #64	@ 0x40
 8008014:	d031      	beq.n	800807a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	69db      	ldr	r3, [r3, #28]
 800801c:	f003 0308 	and.w	r3, r3, #8
 8008020:	2b08      	cmp	r3, #8
 8008022:	d110      	bne.n	8008046 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	2208      	movs	r2, #8
 800802a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800802c:	68f8      	ldr	r0, [r7, #12]
 800802e:	f000 f95b 	bl	80082e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2208      	movs	r2, #8
 8008036:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2200      	movs	r2, #0
 800803e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e029      	b.n	800809a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	69db      	ldr	r3, [r3, #28]
 800804c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008050:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008054:	d111      	bne.n	800807a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800805e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008060:	68f8      	ldr	r0, [r7, #12]
 8008062:	f000 f941 	bl	80082e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	2220      	movs	r2, #32
 800806a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2200      	movs	r2, #0
 8008072:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008076:	2303      	movs	r3, #3
 8008078:	e00f      	b.n	800809a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	69da      	ldr	r2, [r3, #28]
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	4013      	ands	r3, r2
 8008084:	68ba      	ldr	r2, [r7, #8]
 8008086:	429a      	cmp	r2, r3
 8008088:	bf0c      	ite	eq
 800808a:	2301      	moveq	r3, #1
 800808c:	2300      	movne	r3, #0
 800808e:	b2db      	uxtb	r3, r3
 8008090:	461a      	mov	r2, r3
 8008092:	79fb      	ldrb	r3, [r7, #7]
 8008094:	429a      	cmp	r2, r3
 8008096:	d0a0      	beq.n	8007fda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008098:	2300      	movs	r3, #0
}
 800809a:	4618      	mov	r0, r3
 800809c:	3710      	adds	r7, #16
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}
	...

080080a4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b0a3      	sub	sp, #140	@ 0x8c
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	60f8      	str	r0, [r7, #12]
 80080ac:	60b9      	str	r1, [r7, #8]
 80080ae:	4613      	mov	r3, r2
 80080b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	68ba      	ldr	r2, [r7, #8]
 80080b6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	88fa      	ldrh	r2, [r7, #6]
 80080bc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	88fa      	ldrh	r2, [r7, #6]
 80080c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2200      	movs	r2, #0
 80080cc:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080d6:	d10e      	bne.n	80080f6 <UART_Start_Receive_IT+0x52>
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	691b      	ldr	r3, [r3, #16]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d105      	bne.n	80080ec <UART_Start_Receive_IT+0x48>
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80080e6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80080ea:	e02d      	b.n	8008148 <UART_Start_Receive_IT+0xa4>
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	22ff      	movs	r2, #255	@ 0xff
 80080f0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80080f4:	e028      	b.n	8008148 <UART_Start_Receive_IT+0xa4>
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	689b      	ldr	r3, [r3, #8]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d10d      	bne.n	800811a <UART_Start_Receive_IT+0x76>
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	691b      	ldr	r3, [r3, #16]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d104      	bne.n	8008110 <UART_Start_Receive_IT+0x6c>
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	22ff      	movs	r2, #255	@ 0xff
 800810a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800810e:	e01b      	b.n	8008148 <UART_Start_Receive_IT+0xa4>
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	227f      	movs	r2, #127	@ 0x7f
 8008114:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008118:	e016      	b.n	8008148 <UART_Start_Receive_IT+0xa4>
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	689b      	ldr	r3, [r3, #8]
 800811e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008122:	d10d      	bne.n	8008140 <UART_Start_Receive_IT+0x9c>
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	691b      	ldr	r3, [r3, #16]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d104      	bne.n	8008136 <UART_Start_Receive_IT+0x92>
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	227f      	movs	r2, #127	@ 0x7f
 8008130:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008134:	e008      	b.n	8008148 <UART_Start_Receive_IT+0xa4>
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	223f      	movs	r2, #63	@ 0x3f
 800813a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800813e:	e003      	b.n	8008148 <UART_Start_Receive_IT+0xa4>
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2200      	movs	r2, #0
 8008144:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2200      	movs	r2, #0
 800814c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2222      	movs	r2, #34	@ 0x22
 8008154:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	3308      	adds	r3, #8
 800815e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008160:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008162:	e853 3f00 	ldrex	r3, [r3]
 8008166:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008168:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800816a:	f043 0301 	orr.w	r3, r3, #1
 800816e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	3308      	adds	r3, #8
 8008178:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800817c:	673a      	str	r2, [r7, #112]	@ 0x70
 800817e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008180:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008182:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008184:	e841 2300 	strex	r3, r2, [r1]
 8008188:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800818a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1e3      	bne.n	8008158 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008194:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008198:	d14f      	bne.n	800823a <UART_Start_Receive_IT+0x196>
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80081a0:	88fa      	ldrh	r2, [r7, #6]
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d349      	bcc.n	800823a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081ae:	d107      	bne.n	80081c0 <UART_Start_Receive_IT+0x11c>
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	691b      	ldr	r3, [r3, #16]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d103      	bne.n	80081c0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	4a47      	ldr	r2, [pc, #284]	@ (80082d8 <UART_Start_Receive_IT+0x234>)
 80081bc:	675a      	str	r2, [r3, #116]	@ 0x74
 80081be:	e002      	b.n	80081c6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	4a46      	ldr	r2, [pc, #280]	@ (80082dc <UART_Start_Receive_IT+0x238>)
 80081c4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	691b      	ldr	r3, [r3, #16]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d01a      	beq.n	8008204 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081d6:	e853 3f00 	ldrex	r3, [r3]
 80081da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80081dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	461a      	mov	r2, r3
 80081ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80081f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80081f2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80081f6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80081f8:	e841 2300 	strex	r3, r2, [r1]
 80081fc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80081fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008200:	2b00      	cmp	r3, #0
 8008202:	d1e4      	bne.n	80081ce <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	3308      	adds	r3, #8
 800820a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800820c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800820e:	e853 3f00 	ldrex	r3, [r3]
 8008212:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008216:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800821a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	3308      	adds	r3, #8
 8008222:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008224:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008226:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008228:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800822a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800822c:	e841 2300 	strex	r3, r2, [r1]
 8008230:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008232:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1e5      	bne.n	8008204 <UART_Start_Receive_IT+0x160>
 8008238:	e046      	b.n	80082c8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	689b      	ldr	r3, [r3, #8]
 800823e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008242:	d107      	bne.n	8008254 <UART_Start_Receive_IT+0x1b0>
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	691b      	ldr	r3, [r3, #16]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d103      	bne.n	8008254 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	4a24      	ldr	r2, [pc, #144]	@ (80082e0 <UART_Start_Receive_IT+0x23c>)
 8008250:	675a      	str	r2, [r3, #116]	@ 0x74
 8008252:	e002      	b.n	800825a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	4a23      	ldr	r2, [pc, #140]	@ (80082e4 <UART_Start_Receive_IT+0x240>)
 8008258:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	691b      	ldr	r3, [r3, #16]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d019      	beq.n	8008296 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800826a:	e853 3f00 	ldrex	r3, [r3]
 800826e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008272:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008276:	677b      	str	r3, [r7, #116]	@ 0x74
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	461a      	mov	r2, r3
 800827e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008280:	637b      	str	r3, [r7, #52]	@ 0x34
 8008282:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008284:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008286:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008288:	e841 2300 	strex	r3, r2, [r1]
 800828c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800828e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008290:	2b00      	cmp	r3, #0
 8008292:	d1e6      	bne.n	8008262 <UART_Start_Receive_IT+0x1be>
 8008294:	e018      	b.n	80082c8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	e853 3f00 	ldrex	r3, [r3]
 80082a2:	613b      	str	r3, [r7, #16]
   return(result);
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	f043 0320 	orr.w	r3, r3, #32
 80082aa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	461a      	mov	r2, r3
 80082b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80082b4:	623b      	str	r3, [r7, #32]
 80082b6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b8:	69f9      	ldr	r1, [r7, #28]
 80082ba:	6a3a      	ldr	r2, [r7, #32]
 80082bc:	e841 2300 	strex	r3, r2, [r1]
 80082c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80082c2:	69bb      	ldr	r3, [r7, #24]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d1e6      	bne.n	8008296 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80082c8:	2300      	movs	r3, #0
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	378c      	adds	r7, #140	@ 0x8c
 80082ce:	46bd      	mov	sp, r7
 80082d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d4:	4770      	bx	lr
 80082d6:	bf00      	nop
 80082d8:	08008b05 	.word	0x08008b05
 80082dc:	080087a1 	.word	0x080087a1
 80082e0:	080085e9 	.word	0x080085e9
 80082e4:	08008431 	.word	0x08008431

080082e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b095      	sub	sp, #84	@ 0x54
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082f8:	e853 3f00 	ldrex	r3, [r3]
 80082fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80082fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008300:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008304:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	461a      	mov	r2, r3
 800830c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800830e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008310:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008312:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008314:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008316:	e841 2300 	strex	r3, r2, [r1]
 800831a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800831c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1e6      	bne.n	80082f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	3308      	adds	r3, #8
 8008328:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800832a:	6a3b      	ldr	r3, [r7, #32]
 800832c:	e853 3f00 	ldrex	r3, [r3]
 8008330:	61fb      	str	r3, [r7, #28]
   return(result);
 8008332:	69fa      	ldr	r2, [r7, #28]
 8008334:	4b1e      	ldr	r3, [pc, #120]	@ (80083b0 <UART_EndRxTransfer+0xc8>)
 8008336:	4013      	ands	r3, r2
 8008338:	64bb      	str	r3, [r7, #72]	@ 0x48
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	3308      	adds	r3, #8
 8008340:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008342:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008344:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008346:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008348:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800834a:	e841 2300 	strex	r3, r2, [r1]
 800834e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008352:	2b00      	cmp	r3, #0
 8008354:	d1e5      	bne.n	8008322 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800835a:	2b01      	cmp	r3, #1
 800835c:	d118      	bne.n	8008390 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	e853 3f00 	ldrex	r3, [r3]
 800836a:	60bb      	str	r3, [r7, #8]
   return(result);
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	f023 0310 	bic.w	r3, r3, #16
 8008372:	647b      	str	r3, [r7, #68]	@ 0x44
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	461a      	mov	r2, r3
 800837a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800837c:	61bb      	str	r3, [r7, #24]
 800837e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008380:	6979      	ldr	r1, [r7, #20]
 8008382:	69ba      	ldr	r2, [r7, #24]
 8008384:	e841 2300 	strex	r3, r2, [r1]
 8008388:	613b      	str	r3, [r7, #16]
   return(result);
 800838a:	693b      	ldr	r3, [r7, #16]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d1e6      	bne.n	800835e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2220      	movs	r2, #32
 8008394:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2200      	movs	r2, #0
 80083a2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80083a4:	bf00      	nop
 80083a6:	3754      	adds	r7, #84	@ 0x54
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr
 80083b0:	effffffe 	.word	0xeffffffe

080083b4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b084      	sub	sp, #16
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2200      	movs	r2, #0
 80083c6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80083ca:	68f8      	ldr	r0, [r7, #12]
 80083cc:	f7fe ff32 	bl	8007234 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083d0:	bf00      	nop
 80083d2:	3710      	adds	r7, #16
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}

080083d8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b088      	sub	sp, #32
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	e853 3f00 	ldrex	r3, [r3]
 80083ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083f4:	61fb      	str	r3, [r7, #28]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	461a      	mov	r2, r3
 80083fc:	69fb      	ldr	r3, [r7, #28]
 80083fe:	61bb      	str	r3, [r7, #24]
 8008400:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008402:	6979      	ldr	r1, [r7, #20]
 8008404:	69ba      	ldr	r2, [r7, #24]
 8008406:	e841 2300 	strex	r3, r2, [r1]
 800840a:	613b      	str	r3, [r7, #16]
   return(result);
 800840c:	693b      	ldr	r3, [r7, #16]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d1e6      	bne.n	80083e0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2220      	movs	r2, #32
 8008416:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f7fe fefd 	bl	8007220 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008426:	bf00      	nop
 8008428:	3720      	adds	r7, #32
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}
	...

08008430 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b09c      	sub	sp, #112	@ 0x70
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800843e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008448:	2b22      	cmp	r3, #34	@ 0x22
 800844a:	f040 80be 	bne.w	80085ca <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008454:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008458:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800845c:	b2d9      	uxtb	r1, r3
 800845e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008462:	b2da      	uxtb	r2, r3
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008468:	400a      	ands	r2, r1
 800846a:	b2d2      	uxtb	r2, r2
 800846c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008472:	1c5a      	adds	r2, r3, #1
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800847e:	b29b      	uxth	r3, r3
 8008480:	3b01      	subs	r3, #1
 8008482:	b29a      	uxth	r2, r3
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008490:	b29b      	uxth	r3, r3
 8008492:	2b00      	cmp	r3, #0
 8008494:	f040 80a1 	bne.w	80085da <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800849e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084a0:	e853 3f00 	ldrex	r3, [r3]
 80084a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80084a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	461a      	mov	r2, r3
 80084b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80084b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80084b8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80084bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80084be:	e841 2300 	strex	r3, r2, [r1]
 80084c2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80084c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1e6      	bne.n	8008498 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	3308      	adds	r3, #8
 80084d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084d4:	e853 3f00 	ldrex	r3, [r3]
 80084d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80084da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084dc:	f023 0301 	bic.w	r3, r3, #1
 80084e0:	667b      	str	r3, [r7, #100]	@ 0x64
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	3308      	adds	r3, #8
 80084e8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80084ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80084ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80084f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084f2:	e841 2300 	strex	r3, r2, [r1]
 80084f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80084f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d1e5      	bne.n	80084ca <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2220      	movs	r2, #32
 8008502:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2200      	movs	r2, #0
 8008510:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a33      	ldr	r2, [pc, #204]	@ (80085e4 <UART_RxISR_8BIT+0x1b4>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d01f      	beq.n	800855c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	685b      	ldr	r3, [r3, #4]
 8008522:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008526:	2b00      	cmp	r3, #0
 8008528:	d018      	beq.n	800855c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008532:	e853 3f00 	ldrex	r3, [r3]
 8008536:	623b      	str	r3, [r7, #32]
   return(result);
 8008538:	6a3b      	ldr	r3, [r7, #32]
 800853a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800853e:	663b      	str	r3, [r7, #96]	@ 0x60
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	461a      	mov	r2, r3
 8008546:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008548:	633b      	str	r3, [r7, #48]	@ 0x30
 800854a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800854c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800854e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008550:	e841 2300 	strex	r3, r2, [r1]
 8008554:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008558:	2b00      	cmp	r3, #0
 800855a:	d1e6      	bne.n	800852a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008560:	2b01      	cmp	r3, #1
 8008562:	d12e      	bne.n	80085c2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2200      	movs	r2, #0
 8008568:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	e853 3f00 	ldrex	r3, [r3]
 8008576:	60fb      	str	r3, [r7, #12]
   return(result);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f023 0310 	bic.w	r3, r3, #16
 800857e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	461a      	mov	r2, r3
 8008586:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008588:	61fb      	str	r3, [r7, #28]
 800858a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858c:	69b9      	ldr	r1, [r7, #24]
 800858e:	69fa      	ldr	r2, [r7, #28]
 8008590:	e841 2300 	strex	r3, r2, [r1]
 8008594:	617b      	str	r3, [r7, #20]
   return(result);
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d1e6      	bne.n	800856a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	69db      	ldr	r3, [r3, #28]
 80085a2:	f003 0310 	and.w	r3, r3, #16
 80085a6:	2b10      	cmp	r3, #16
 80085a8:	d103      	bne.n	80085b2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2210      	movs	r2, #16
 80085b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80085b8:	4619      	mov	r1, r3
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f7fe fe44 	bl	8007248 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80085c0:	e00b      	b.n	80085da <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f7f9 fa62 	bl	8001a8c <HAL_UART_RxCpltCallback>
}
 80085c8:	e007      	b.n	80085da <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	699a      	ldr	r2, [r3, #24]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f042 0208 	orr.w	r2, r2, #8
 80085d8:	619a      	str	r2, [r3, #24]
}
 80085da:	bf00      	nop
 80085dc:	3770      	adds	r7, #112	@ 0x70
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}
 80085e2:	bf00      	nop
 80085e4:	58000c00 	.word	0x58000c00

080085e8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b09c      	sub	sp, #112	@ 0x70
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80085f6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008600:	2b22      	cmp	r3, #34	@ 0x22
 8008602:	f040 80be 	bne.w	8008782 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800860c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008614:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008616:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800861a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800861e:	4013      	ands	r3, r2
 8008620:	b29a      	uxth	r2, r3
 8008622:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008624:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800862a:	1c9a      	adds	r2, r3, #2
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008636:	b29b      	uxth	r3, r3
 8008638:	3b01      	subs	r3, #1
 800863a:	b29a      	uxth	r2, r3
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008648:	b29b      	uxth	r3, r3
 800864a:	2b00      	cmp	r3, #0
 800864c:	f040 80a1 	bne.w	8008792 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008656:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008658:	e853 3f00 	ldrex	r3, [r3]
 800865c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800865e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008660:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008664:	667b      	str	r3, [r7, #100]	@ 0x64
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	461a      	mov	r2, r3
 800866c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800866e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008670:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008672:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008674:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008676:	e841 2300 	strex	r3, r2, [r1]
 800867a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800867c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800867e:	2b00      	cmp	r3, #0
 8008680:	d1e6      	bne.n	8008650 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	3308      	adds	r3, #8
 8008688:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800868a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800868c:	e853 3f00 	ldrex	r3, [r3]
 8008690:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008694:	f023 0301 	bic.w	r3, r3, #1
 8008698:	663b      	str	r3, [r7, #96]	@ 0x60
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	3308      	adds	r3, #8
 80086a0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80086a2:	643a      	str	r2, [r7, #64]	@ 0x40
 80086a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80086a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80086aa:	e841 2300 	strex	r3, r2, [r1]
 80086ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80086b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d1e5      	bne.n	8008682 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2220      	movs	r2, #32
 80086ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2200      	movs	r2, #0
 80086c8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a33      	ldr	r2, [pc, #204]	@ (800879c <UART_RxISR_16BIT+0x1b4>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d01f      	beq.n	8008714 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d018      	beq.n	8008714 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e8:	6a3b      	ldr	r3, [r7, #32]
 80086ea:	e853 3f00 	ldrex	r3, [r3]
 80086ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80086f0:	69fb      	ldr	r3, [r7, #28]
 80086f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80086f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	461a      	mov	r2, r3
 80086fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008700:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008702:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008704:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008706:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008708:	e841 2300 	strex	r3, r2, [r1]
 800870c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800870e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008710:	2b00      	cmp	r3, #0
 8008712:	d1e6      	bne.n	80086e2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008718:	2b01      	cmp	r3, #1
 800871a:	d12e      	bne.n	800877a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2200      	movs	r2, #0
 8008720:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	e853 3f00 	ldrex	r3, [r3]
 800872e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	f023 0310 	bic.w	r3, r3, #16
 8008736:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	461a      	mov	r2, r3
 800873e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008740:	61bb      	str	r3, [r7, #24]
 8008742:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008744:	6979      	ldr	r1, [r7, #20]
 8008746:	69ba      	ldr	r2, [r7, #24]
 8008748:	e841 2300 	strex	r3, r2, [r1]
 800874c:	613b      	str	r3, [r7, #16]
   return(result);
 800874e:	693b      	ldr	r3, [r7, #16]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d1e6      	bne.n	8008722 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	69db      	ldr	r3, [r3, #28]
 800875a:	f003 0310 	and.w	r3, r3, #16
 800875e:	2b10      	cmp	r3, #16
 8008760:	d103      	bne.n	800876a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2210      	movs	r2, #16
 8008768:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008770:	4619      	mov	r1, r3
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f7fe fd68 	bl	8007248 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008778:	e00b      	b.n	8008792 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f7f9 f986 	bl	8001a8c <HAL_UART_RxCpltCallback>
}
 8008780:	e007      	b.n	8008792 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	699a      	ldr	r2, [r3, #24]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f042 0208 	orr.w	r2, r2, #8
 8008790:	619a      	str	r2, [r3, #24]
}
 8008792:	bf00      	nop
 8008794:	3770      	adds	r7, #112	@ 0x70
 8008796:	46bd      	mov	sp, r7
 8008798:	bd80      	pop	{r7, pc}
 800879a:	bf00      	nop
 800879c:	58000c00 	.word	0x58000c00

080087a0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b0ac      	sub	sp, #176	@ 0xb0
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80087ae:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	69db      	ldr	r3, [r3, #28]
 80087b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	689b      	ldr	r3, [r3, #8]
 80087cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087d6:	2b22      	cmp	r3, #34	@ 0x22
 80087d8:	f040 8181 	bne.w	8008ade <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80087e2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80087e6:	e124      	b.n	8008a32 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ee:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80087f2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80087f6:	b2d9      	uxtb	r1, r3
 80087f8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80087fc:	b2da      	uxtb	r2, r3
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008802:	400a      	ands	r2, r1
 8008804:	b2d2      	uxtb	r2, r2
 8008806:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800880c:	1c5a      	adds	r2, r3, #1
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008818:	b29b      	uxth	r3, r3
 800881a:	3b01      	subs	r3, #1
 800881c:	b29a      	uxth	r2, r3
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	69db      	ldr	r3, [r3, #28]
 800882a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800882e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008832:	f003 0307 	and.w	r3, r3, #7
 8008836:	2b00      	cmp	r3, #0
 8008838:	d053      	beq.n	80088e2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800883a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800883e:	f003 0301 	and.w	r3, r3, #1
 8008842:	2b00      	cmp	r3, #0
 8008844:	d011      	beq.n	800886a <UART_RxISR_8BIT_FIFOEN+0xca>
 8008846:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800884a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800884e:	2b00      	cmp	r3, #0
 8008850:	d00b      	beq.n	800886a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	2201      	movs	r2, #1
 8008858:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008860:	f043 0201 	orr.w	r2, r3, #1
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800886a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800886e:	f003 0302 	and.w	r3, r3, #2
 8008872:	2b00      	cmp	r3, #0
 8008874:	d011      	beq.n	800889a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008876:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800887a:	f003 0301 	and.w	r3, r3, #1
 800887e:	2b00      	cmp	r3, #0
 8008880:	d00b      	beq.n	800889a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	2202      	movs	r2, #2
 8008888:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008890:	f043 0204 	orr.w	r2, r3, #4
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800889a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800889e:	f003 0304 	and.w	r3, r3, #4
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d011      	beq.n	80088ca <UART_RxISR_8BIT_FIFOEN+0x12a>
 80088a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80088aa:	f003 0301 	and.w	r3, r3, #1
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d00b      	beq.n	80088ca <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	2204      	movs	r2, #4
 80088b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088c0:	f043 0202 	orr.w	r2, r3, #2
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d006      	beq.n	80088e2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f7fe fcad 	bl	8007234 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2200      	movs	r2, #0
 80088de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088e8:	b29b      	uxth	r3, r3
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	f040 80a1 	bne.w	8008a32 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80088f8:	e853 3f00 	ldrex	r3, [r3]
 80088fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80088fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008900:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008904:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	461a      	mov	r2, r3
 800890e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008912:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008914:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008916:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008918:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800891a:	e841 2300 	strex	r3, r2, [r1]
 800891e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008920:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1e4      	bne.n	80088f0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	3308      	adds	r3, #8
 800892c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800892e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008930:	e853 3f00 	ldrex	r3, [r3]
 8008934:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008936:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008938:	4b6f      	ldr	r3, [pc, #444]	@ (8008af8 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800893a:	4013      	ands	r3, r2
 800893c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	3308      	adds	r3, #8
 8008946:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800894a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800894c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008950:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008952:	e841 2300 	strex	r3, r2, [r1]
 8008956:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008958:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800895a:	2b00      	cmp	r3, #0
 800895c:	d1e3      	bne.n	8008926 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2220      	movs	r2, #32
 8008962:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2200      	movs	r2, #0
 800896a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2200      	movs	r2, #0
 8008970:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a61      	ldr	r2, [pc, #388]	@ (8008afc <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d021      	beq.n	80089c0 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	685b      	ldr	r3, [r3, #4]
 8008982:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008986:	2b00      	cmp	r3, #0
 8008988:	d01a      	beq.n	80089c0 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008990:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008992:	e853 3f00 	ldrex	r3, [r3]
 8008996:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008998:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800899a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800899e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	461a      	mov	r2, r3
 80089a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80089ac:	657b      	str	r3, [r7, #84]	@ 0x54
 80089ae:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089b0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80089b2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80089b4:	e841 2300 	strex	r3, r2, [r1]
 80089b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80089ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d1e4      	bne.n	800898a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d130      	bne.n	8008a2a <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2200      	movs	r2, #0
 80089cc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089d6:	e853 3f00 	ldrex	r3, [r3]
 80089da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80089dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089de:	f023 0310 	bic.w	r3, r3, #16
 80089e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	461a      	mov	r2, r3
 80089ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80089f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80089f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80089f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80089f8:	e841 2300 	strex	r3, r2, [r1]
 80089fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80089fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d1e4      	bne.n	80089ce <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	69db      	ldr	r3, [r3, #28]
 8008a0a:	f003 0310 	and.w	r3, r3, #16
 8008a0e:	2b10      	cmp	r3, #16
 8008a10:	d103      	bne.n	8008a1a <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	2210      	movs	r2, #16
 8008a18:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a20:	4619      	mov	r1, r3
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f7fe fc10 	bl	8007248 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008a28:	e00e      	b.n	8008a48 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f7f9 f82e 	bl	8001a8c <HAL_UART_RxCpltCallback>
        break;
 8008a30:	e00a      	b.n	8008a48 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a32:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d006      	beq.n	8008a48 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8008a3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a3e:	f003 0320 	and.w	r3, r3, #32
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	f47f aed0 	bne.w	80087e8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a4e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008a52:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d049      	beq.n	8008aee <UART_RxISR_8BIT_FIFOEN+0x34e>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008a60:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008a64:	429a      	cmp	r2, r3
 8008a66:	d242      	bcs.n	8008aee <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	3308      	adds	r3, #8
 8008a6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a70:	6a3b      	ldr	r3, [r7, #32]
 8008a72:	e853 3f00 	ldrex	r3, [r3]
 8008a76:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a78:	69fb      	ldr	r3, [r7, #28]
 8008a7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008a7e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	3308      	adds	r3, #8
 8008a88:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008a8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a94:	e841 2300 	strex	r3, r2, [r1]
 8008a98:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d1e3      	bne.n	8008a68 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	4a17      	ldr	r2, [pc, #92]	@ (8008b00 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8008aa4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	e853 3f00 	ldrex	r3, [r3]
 8008ab2:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	f043 0320 	orr.w	r3, r3, #32
 8008aba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008ac8:	61bb      	str	r3, [r7, #24]
 8008aca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008acc:	6979      	ldr	r1, [r7, #20]
 8008ace:	69ba      	ldr	r2, [r7, #24]
 8008ad0:	e841 2300 	strex	r3, r2, [r1]
 8008ad4:	613b      	str	r3, [r7, #16]
   return(result);
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1e4      	bne.n	8008aa6 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008adc:	e007      	b.n	8008aee <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	699a      	ldr	r2, [r3, #24]
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f042 0208 	orr.w	r2, r2, #8
 8008aec:	619a      	str	r2, [r3, #24]
}
 8008aee:	bf00      	nop
 8008af0:	37b0      	adds	r7, #176	@ 0xb0
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bd80      	pop	{r7, pc}
 8008af6:	bf00      	nop
 8008af8:	effffffe 	.word	0xeffffffe
 8008afc:	58000c00 	.word	0x58000c00
 8008b00:	08008431 	.word	0x08008431

08008b04 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b0ae      	sub	sp, #184	@ 0xb8
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008b12:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	69db      	ldr	r3, [r3, #28]
 8008b1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	689b      	ldr	r3, [r3, #8]
 8008b30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b3a:	2b22      	cmp	r3, #34	@ 0x22
 8008b3c:	f040 8185 	bne.w	8008e4a <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008b46:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008b4a:	e128      	b.n	8008d9e <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b52:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008b5e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008b62:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008b66:	4013      	ands	r3, r2
 8008b68:	b29a      	uxth	r2, r3
 8008b6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008b6e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b74:	1c9a      	adds	r2, r3, #2
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008b80:	b29b      	uxth	r3, r3
 8008b82:	3b01      	subs	r3, #1
 8008b84:	b29a      	uxth	r2, r3
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	69db      	ldr	r3, [r3, #28]
 8008b92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008b96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008b9a:	f003 0307 	and.w	r3, r3, #7
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d053      	beq.n	8008c4a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008ba2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ba6:	f003 0301 	and.w	r3, r3, #1
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d011      	beq.n	8008bd2 <UART_RxISR_16BIT_FIFOEN+0xce>
 8008bae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008bb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d00b      	beq.n	8008bd2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	2201      	movs	r2, #1
 8008bc0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bc8:	f043 0201 	orr.w	r2, r3, #1
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008bd2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008bd6:	f003 0302 	and.w	r3, r3, #2
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d011      	beq.n	8008c02 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008bde:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008be2:	f003 0301 	and.w	r3, r3, #1
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d00b      	beq.n	8008c02 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2202      	movs	r2, #2
 8008bf0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bf8:	f043 0204 	orr.w	r2, r3, #4
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008c06:	f003 0304 	and.w	r3, r3, #4
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d011      	beq.n	8008c32 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008c0e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008c12:	f003 0301 	and.w	r3, r3, #1
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d00b      	beq.n	8008c32 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	2204      	movs	r2, #4
 8008c20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c28:	f043 0202 	orr.w	r2, r3, #2
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d006      	beq.n	8008c4a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f7fe faf9 	bl	8007234 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	f040 80a3 	bne.w	8008d9e <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c60:	e853 3f00 	ldrex	r3, [r3]
 8008c64:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008c66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	461a      	mov	r2, r3
 8008c76:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c7a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008c7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c80:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008c82:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008c86:	e841 2300 	strex	r3, r2, [r1]
 8008c8a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008c8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d1e2      	bne.n	8008c58 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	3308      	adds	r3, #8
 8008c98:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c9c:	e853 3f00 	ldrex	r3, [r3]
 8008ca0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008ca2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008ca4:	4b6f      	ldr	r3, [pc, #444]	@ (8008e64 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8008ca6:	4013      	ands	r3, r2
 8008ca8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	3308      	adds	r3, #8
 8008cb2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008cb6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008cb8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008cbc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008cbe:	e841 2300 	strex	r3, r2, [r1]
 8008cc2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008cc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d1e3      	bne.n	8008c92 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2220      	movs	r2, #32
 8008cce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4a61      	ldr	r2, [pc, #388]	@ (8008e68 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d021      	beq.n	8008d2c <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d01a      	beq.n	8008d2c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cfe:	e853 3f00 	ldrex	r3, [r3]
 8008d02:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008d04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d06:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008d0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	461a      	mov	r2, r3
 8008d14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008d18:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008d1a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d1c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008d1e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008d20:	e841 2300 	strex	r3, r2, [r1]
 8008d24:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008d26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d1e4      	bne.n	8008cf6 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d30:	2b01      	cmp	r3, #1
 8008d32:	d130      	bne.n	8008d96 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2200      	movs	r2, #0
 8008d38:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d42:	e853 3f00 	ldrex	r3, [r3]
 8008d46:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d4a:	f023 0310 	bic.w	r3, r3, #16
 8008d4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	461a      	mov	r2, r3
 8008d58:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008d5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d5e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d64:	e841 2300 	strex	r3, r2, [r1]
 8008d68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d1e4      	bne.n	8008d3a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	69db      	ldr	r3, [r3, #28]
 8008d76:	f003 0310 	and.w	r3, r3, #16
 8008d7a:	2b10      	cmp	r3, #16
 8008d7c:	d103      	bne.n	8008d86 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	2210      	movs	r2, #16
 8008d84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008d8c:	4619      	mov	r1, r3
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f7fe fa5a 	bl	8007248 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008d94:	e00e      	b.n	8008db4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f7f8 fe78 	bl	8001a8c <HAL_UART_RxCpltCallback>
        break;
 8008d9c:	e00a      	b.n	8008db4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008d9e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d006      	beq.n	8008db4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8008da6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008daa:	f003 0320 	and.w	r3, r3, #32
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	f47f aecc 	bne.w	8008b4c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008dba:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008dbe:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d049      	beq.n	8008e5a <UART_RxISR_16BIT_FIFOEN+0x356>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008dcc:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d242      	bcs.n	8008e5a <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	3308      	adds	r3, #8
 8008dda:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dde:	e853 3f00 	ldrex	r3, [r3]
 8008de2:	623b      	str	r3, [r7, #32]
   return(result);
 8008de4:	6a3b      	ldr	r3, [r7, #32]
 8008de6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008dea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	3308      	adds	r3, #8
 8008df4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008df8:	633a      	str	r2, [r7, #48]	@ 0x30
 8008dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dfc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008dfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e00:	e841 2300 	strex	r3, r2, [r1]
 8008e04:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d1e3      	bne.n	8008dd4 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	4a17      	ldr	r2, [pc, #92]	@ (8008e6c <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008e10:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	e853 3f00 	ldrex	r3, [r3]
 8008e1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	f043 0320 	orr.w	r3, r3, #32
 8008e26:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	461a      	mov	r2, r3
 8008e30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008e34:	61fb      	str	r3, [r7, #28]
 8008e36:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e38:	69b9      	ldr	r1, [r7, #24]
 8008e3a:	69fa      	ldr	r2, [r7, #28]
 8008e3c:	e841 2300 	strex	r3, r2, [r1]
 8008e40:	617b      	str	r3, [r7, #20]
   return(result);
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d1e4      	bne.n	8008e12 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008e48:	e007      	b.n	8008e5a <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	699a      	ldr	r2, [r3, #24]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f042 0208 	orr.w	r2, r2, #8
 8008e58:	619a      	str	r2, [r3, #24]
}
 8008e5a:	bf00      	nop
 8008e5c:	37b8      	adds	r7, #184	@ 0xb8
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}
 8008e62:	bf00      	nop
 8008e64:	effffffe 	.word	0xeffffffe
 8008e68:	58000c00 	.word	0x58000c00
 8008e6c:	080085e9 	.word	0x080085e9

08008e70 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b083      	sub	sp, #12
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008e78:	bf00      	nop
 8008e7a:	370c      	adds	r7, #12
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e82:	4770      	bx	lr

08008e84 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008e84:	b480      	push	{r7}
 8008e86:	b083      	sub	sp, #12
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008e8c:	bf00      	nop
 8008e8e:	370c      	adds	r7, #12
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr

08008e98 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b083      	sub	sp, #12
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008ea0:	bf00      	nop
 8008ea2:	370c      	adds	r7, #12
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eaa:	4770      	bx	lr

08008eac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b085      	sub	sp, #20
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008eba:	2b01      	cmp	r3, #1
 8008ebc:	d101      	bne.n	8008ec2 <HAL_UARTEx_DisableFifoMode+0x16>
 8008ebe:	2302      	movs	r3, #2
 8008ec0:	e027      	b.n	8008f12 <HAL_UARTEx_DisableFifoMode+0x66>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2201      	movs	r2, #1
 8008ec6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2224      	movs	r2, #36	@ 0x24
 8008ece:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	681a      	ldr	r2, [r3, #0]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f022 0201 	bic.w	r2, r2, #1
 8008ee8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008ef0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2220      	movs	r2, #32
 8008f04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f10:	2300      	movs	r3, #0
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	3714      	adds	r7, #20
 8008f16:	46bd      	mov	sp, r7
 8008f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1c:	4770      	bx	lr

08008f1e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008f1e:	b580      	push	{r7, lr}
 8008f20:	b084      	sub	sp, #16
 8008f22:	af00      	add	r7, sp, #0
 8008f24:	6078      	str	r0, [r7, #4]
 8008f26:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d101      	bne.n	8008f36 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008f32:	2302      	movs	r3, #2
 8008f34:	e02d      	b.n	8008f92 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2201      	movs	r2, #1
 8008f3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2224      	movs	r2, #36	@ 0x24
 8008f42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f022 0201 	bic.w	r2, r2, #1
 8008f5c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	689b      	ldr	r3, [r3, #8]
 8008f64:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	683a      	ldr	r2, [r7, #0]
 8008f6e:	430a      	orrs	r2, r1
 8008f70:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 f850 	bl	8009018 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	68fa      	ldr	r2, [r7, #12]
 8008f7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2220      	movs	r2, #32
 8008f84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f90:	2300      	movs	r3, #0
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3710      	adds	r7, #16
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}

08008f9a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008f9a:	b580      	push	{r7, lr}
 8008f9c:	b084      	sub	sp, #16
 8008f9e:	af00      	add	r7, sp, #0
 8008fa0:	6078      	str	r0, [r7, #4]
 8008fa2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	d101      	bne.n	8008fb2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008fae:	2302      	movs	r3, #2
 8008fb0:	e02d      	b.n	800900e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2224      	movs	r2, #36	@ 0x24
 8008fbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	681a      	ldr	r2, [r3, #0]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f022 0201 	bic.w	r2, r2, #1
 8008fd8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	689b      	ldr	r3, [r3, #8]
 8008fe0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	683a      	ldr	r2, [r7, #0]
 8008fea:	430a      	orrs	r2, r1
 8008fec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f000 f812 	bl	8009018 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	68fa      	ldr	r2, [r7, #12]
 8008ffa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2220      	movs	r2, #32
 8009000:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2200      	movs	r2, #0
 8009008:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800900c:	2300      	movs	r3, #0
}
 800900e:	4618      	mov	r0, r3
 8009010:	3710      	adds	r7, #16
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
	...

08009018 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009018:	b480      	push	{r7}
 800901a:	b085      	sub	sp, #20
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009024:	2b00      	cmp	r3, #0
 8009026:	d108      	bne.n	800903a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2201      	movs	r2, #1
 800902c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009038:	e031      	b.n	800909e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800903a:	2310      	movs	r3, #16
 800903c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800903e:	2310      	movs	r3, #16
 8009040:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	689b      	ldr	r3, [r3, #8]
 8009048:	0e5b      	lsrs	r3, r3, #25
 800904a:	b2db      	uxtb	r3, r3
 800904c:	f003 0307 	and.w	r3, r3, #7
 8009050:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	689b      	ldr	r3, [r3, #8]
 8009058:	0f5b      	lsrs	r3, r3, #29
 800905a:	b2db      	uxtb	r3, r3
 800905c:	f003 0307 	and.w	r3, r3, #7
 8009060:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009062:	7bbb      	ldrb	r3, [r7, #14]
 8009064:	7b3a      	ldrb	r2, [r7, #12]
 8009066:	4911      	ldr	r1, [pc, #68]	@ (80090ac <UARTEx_SetNbDataToProcess+0x94>)
 8009068:	5c8a      	ldrb	r2, [r1, r2]
 800906a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800906e:	7b3a      	ldrb	r2, [r7, #12]
 8009070:	490f      	ldr	r1, [pc, #60]	@ (80090b0 <UARTEx_SetNbDataToProcess+0x98>)
 8009072:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009074:	fb93 f3f2 	sdiv	r3, r3, r2
 8009078:	b29a      	uxth	r2, r3
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009080:	7bfb      	ldrb	r3, [r7, #15]
 8009082:	7b7a      	ldrb	r2, [r7, #13]
 8009084:	4909      	ldr	r1, [pc, #36]	@ (80090ac <UARTEx_SetNbDataToProcess+0x94>)
 8009086:	5c8a      	ldrb	r2, [r1, r2]
 8009088:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800908c:	7b7a      	ldrb	r2, [r7, #13]
 800908e:	4908      	ldr	r1, [pc, #32]	@ (80090b0 <UARTEx_SetNbDataToProcess+0x98>)
 8009090:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009092:	fb93 f3f2 	sdiv	r3, r3, r2
 8009096:	b29a      	uxth	r2, r3
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800909e:	bf00      	nop
 80090a0:	3714      	adds	r7, #20
 80090a2:	46bd      	mov	sp, r7
 80090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop
 80090ac:	08009f24 	.word	0x08009f24
 80090b0:	08009f2c 	.word	0x08009f2c

080090b4 <sniprintf>:
 80090b4:	b40c      	push	{r2, r3}
 80090b6:	b530      	push	{r4, r5, lr}
 80090b8:	4b18      	ldr	r3, [pc, #96]	@ (800911c <sniprintf+0x68>)
 80090ba:	1e0c      	subs	r4, r1, #0
 80090bc:	681d      	ldr	r5, [r3, #0]
 80090be:	b09d      	sub	sp, #116	@ 0x74
 80090c0:	da08      	bge.n	80090d4 <sniprintf+0x20>
 80090c2:	238b      	movs	r3, #139	@ 0x8b
 80090c4:	602b      	str	r3, [r5, #0]
 80090c6:	f04f 30ff 	mov.w	r0, #4294967295
 80090ca:	b01d      	add	sp, #116	@ 0x74
 80090cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80090d0:	b002      	add	sp, #8
 80090d2:	4770      	bx	lr
 80090d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80090d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80090dc:	f04f 0300 	mov.w	r3, #0
 80090e0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80090e2:	bf14      	ite	ne
 80090e4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80090e8:	4623      	moveq	r3, r4
 80090ea:	9304      	str	r3, [sp, #16]
 80090ec:	9307      	str	r3, [sp, #28]
 80090ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80090f2:	9002      	str	r0, [sp, #8]
 80090f4:	9006      	str	r0, [sp, #24]
 80090f6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80090fa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80090fc:	ab21      	add	r3, sp, #132	@ 0x84
 80090fe:	a902      	add	r1, sp, #8
 8009100:	4628      	mov	r0, r5
 8009102:	9301      	str	r3, [sp, #4]
 8009104:	f000 f9de 	bl	80094c4 <_svfiprintf_r>
 8009108:	1c43      	adds	r3, r0, #1
 800910a:	bfbc      	itt	lt
 800910c:	238b      	movlt	r3, #139	@ 0x8b
 800910e:	602b      	strlt	r3, [r5, #0]
 8009110:	2c00      	cmp	r4, #0
 8009112:	d0da      	beq.n	80090ca <sniprintf+0x16>
 8009114:	9b02      	ldr	r3, [sp, #8]
 8009116:	2200      	movs	r2, #0
 8009118:	701a      	strb	r2, [r3, #0]
 800911a:	e7d6      	b.n	80090ca <sniprintf+0x16>
 800911c:	2400002c 	.word	0x2400002c

08009120 <_vsniprintf_r>:
 8009120:	b530      	push	{r4, r5, lr}
 8009122:	4614      	mov	r4, r2
 8009124:	2c00      	cmp	r4, #0
 8009126:	b09b      	sub	sp, #108	@ 0x6c
 8009128:	4605      	mov	r5, r0
 800912a:	461a      	mov	r2, r3
 800912c:	da05      	bge.n	800913a <_vsniprintf_r+0x1a>
 800912e:	238b      	movs	r3, #139	@ 0x8b
 8009130:	6003      	str	r3, [r0, #0]
 8009132:	f04f 30ff 	mov.w	r0, #4294967295
 8009136:	b01b      	add	sp, #108	@ 0x6c
 8009138:	bd30      	pop	{r4, r5, pc}
 800913a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800913e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009142:	f04f 0300 	mov.w	r3, #0
 8009146:	9319      	str	r3, [sp, #100]	@ 0x64
 8009148:	bf14      	ite	ne
 800914a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800914e:	4623      	moveq	r3, r4
 8009150:	9302      	str	r3, [sp, #8]
 8009152:	9305      	str	r3, [sp, #20]
 8009154:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009158:	9100      	str	r1, [sp, #0]
 800915a:	9104      	str	r1, [sp, #16]
 800915c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009160:	4669      	mov	r1, sp
 8009162:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8009164:	f000 f9ae 	bl	80094c4 <_svfiprintf_r>
 8009168:	1c43      	adds	r3, r0, #1
 800916a:	bfbc      	itt	lt
 800916c:	238b      	movlt	r3, #139	@ 0x8b
 800916e:	602b      	strlt	r3, [r5, #0]
 8009170:	2c00      	cmp	r4, #0
 8009172:	d0e0      	beq.n	8009136 <_vsniprintf_r+0x16>
 8009174:	9b00      	ldr	r3, [sp, #0]
 8009176:	2200      	movs	r2, #0
 8009178:	701a      	strb	r2, [r3, #0]
 800917a:	e7dc      	b.n	8009136 <_vsniprintf_r+0x16>

0800917c <vsniprintf>:
 800917c:	b507      	push	{r0, r1, r2, lr}
 800917e:	9300      	str	r3, [sp, #0]
 8009180:	4613      	mov	r3, r2
 8009182:	460a      	mov	r2, r1
 8009184:	4601      	mov	r1, r0
 8009186:	4803      	ldr	r0, [pc, #12]	@ (8009194 <vsniprintf+0x18>)
 8009188:	6800      	ldr	r0, [r0, #0]
 800918a:	f7ff ffc9 	bl	8009120 <_vsniprintf_r>
 800918e:	b003      	add	sp, #12
 8009190:	f85d fb04 	ldr.w	pc, [sp], #4
 8009194:	2400002c 	.word	0x2400002c

08009198 <memset>:
 8009198:	4402      	add	r2, r0
 800919a:	4603      	mov	r3, r0
 800919c:	4293      	cmp	r3, r2
 800919e:	d100      	bne.n	80091a2 <memset+0xa>
 80091a0:	4770      	bx	lr
 80091a2:	f803 1b01 	strb.w	r1, [r3], #1
 80091a6:	e7f9      	b.n	800919c <memset+0x4>

080091a8 <__errno>:
 80091a8:	4b01      	ldr	r3, [pc, #4]	@ (80091b0 <__errno+0x8>)
 80091aa:	6818      	ldr	r0, [r3, #0]
 80091ac:	4770      	bx	lr
 80091ae:	bf00      	nop
 80091b0:	2400002c 	.word	0x2400002c

080091b4 <__libc_init_array>:
 80091b4:	b570      	push	{r4, r5, r6, lr}
 80091b6:	4d0d      	ldr	r5, [pc, #52]	@ (80091ec <__libc_init_array+0x38>)
 80091b8:	4c0d      	ldr	r4, [pc, #52]	@ (80091f0 <__libc_init_array+0x3c>)
 80091ba:	1b64      	subs	r4, r4, r5
 80091bc:	10a4      	asrs	r4, r4, #2
 80091be:	2600      	movs	r6, #0
 80091c0:	42a6      	cmp	r6, r4
 80091c2:	d109      	bne.n	80091d8 <__libc_init_array+0x24>
 80091c4:	4d0b      	ldr	r5, [pc, #44]	@ (80091f4 <__libc_init_array+0x40>)
 80091c6:	4c0c      	ldr	r4, [pc, #48]	@ (80091f8 <__libc_init_array+0x44>)
 80091c8:	f000 fc64 	bl	8009a94 <_init>
 80091cc:	1b64      	subs	r4, r4, r5
 80091ce:	10a4      	asrs	r4, r4, #2
 80091d0:	2600      	movs	r6, #0
 80091d2:	42a6      	cmp	r6, r4
 80091d4:	d105      	bne.n	80091e2 <__libc_init_array+0x2e>
 80091d6:	bd70      	pop	{r4, r5, r6, pc}
 80091d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80091dc:	4798      	blx	r3
 80091de:	3601      	adds	r6, #1
 80091e0:	e7ee      	b.n	80091c0 <__libc_init_array+0xc>
 80091e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80091e6:	4798      	blx	r3
 80091e8:	3601      	adds	r6, #1
 80091ea:	e7f2      	b.n	80091d2 <__libc_init_array+0x1e>
 80091ec:	08009f70 	.word	0x08009f70
 80091f0:	08009f70 	.word	0x08009f70
 80091f4:	08009f70 	.word	0x08009f70
 80091f8:	08009f74 	.word	0x08009f74

080091fc <__retarget_lock_acquire_recursive>:
 80091fc:	4770      	bx	lr

080091fe <__retarget_lock_release_recursive>:
 80091fe:	4770      	bx	lr

08009200 <memcpy>:
 8009200:	440a      	add	r2, r1
 8009202:	4291      	cmp	r1, r2
 8009204:	f100 33ff 	add.w	r3, r0, #4294967295
 8009208:	d100      	bne.n	800920c <memcpy+0xc>
 800920a:	4770      	bx	lr
 800920c:	b510      	push	{r4, lr}
 800920e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009212:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009216:	4291      	cmp	r1, r2
 8009218:	d1f9      	bne.n	800920e <memcpy+0xe>
 800921a:	bd10      	pop	{r4, pc}

0800921c <_free_r>:
 800921c:	b538      	push	{r3, r4, r5, lr}
 800921e:	4605      	mov	r5, r0
 8009220:	2900      	cmp	r1, #0
 8009222:	d041      	beq.n	80092a8 <_free_r+0x8c>
 8009224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009228:	1f0c      	subs	r4, r1, #4
 800922a:	2b00      	cmp	r3, #0
 800922c:	bfb8      	it	lt
 800922e:	18e4      	addlt	r4, r4, r3
 8009230:	f000 f8e0 	bl	80093f4 <__malloc_lock>
 8009234:	4a1d      	ldr	r2, [pc, #116]	@ (80092ac <_free_r+0x90>)
 8009236:	6813      	ldr	r3, [r2, #0]
 8009238:	b933      	cbnz	r3, 8009248 <_free_r+0x2c>
 800923a:	6063      	str	r3, [r4, #4]
 800923c:	6014      	str	r4, [r2, #0]
 800923e:	4628      	mov	r0, r5
 8009240:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009244:	f000 b8dc 	b.w	8009400 <__malloc_unlock>
 8009248:	42a3      	cmp	r3, r4
 800924a:	d908      	bls.n	800925e <_free_r+0x42>
 800924c:	6820      	ldr	r0, [r4, #0]
 800924e:	1821      	adds	r1, r4, r0
 8009250:	428b      	cmp	r3, r1
 8009252:	bf01      	itttt	eq
 8009254:	6819      	ldreq	r1, [r3, #0]
 8009256:	685b      	ldreq	r3, [r3, #4]
 8009258:	1809      	addeq	r1, r1, r0
 800925a:	6021      	streq	r1, [r4, #0]
 800925c:	e7ed      	b.n	800923a <_free_r+0x1e>
 800925e:	461a      	mov	r2, r3
 8009260:	685b      	ldr	r3, [r3, #4]
 8009262:	b10b      	cbz	r3, 8009268 <_free_r+0x4c>
 8009264:	42a3      	cmp	r3, r4
 8009266:	d9fa      	bls.n	800925e <_free_r+0x42>
 8009268:	6811      	ldr	r1, [r2, #0]
 800926a:	1850      	adds	r0, r2, r1
 800926c:	42a0      	cmp	r0, r4
 800926e:	d10b      	bne.n	8009288 <_free_r+0x6c>
 8009270:	6820      	ldr	r0, [r4, #0]
 8009272:	4401      	add	r1, r0
 8009274:	1850      	adds	r0, r2, r1
 8009276:	4283      	cmp	r3, r0
 8009278:	6011      	str	r1, [r2, #0]
 800927a:	d1e0      	bne.n	800923e <_free_r+0x22>
 800927c:	6818      	ldr	r0, [r3, #0]
 800927e:	685b      	ldr	r3, [r3, #4]
 8009280:	6053      	str	r3, [r2, #4]
 8009282:	4408      	add	r0, r1
 8009284:	6010      	str	r0, [r2, #0]
 8009286:	e7da      	b.n	800923e <_free_r+0x22>
 8009288:	d902      	bls.n	8009290 <_free_r+0x74>
 800928a:	230c      	movs	r3, #12
 800928c:	602b      	str	r3, [r5, #0]
 800928e:	e7d6      	b.n	800923e <_free_r+0x22>
 8009290:	6820      	ldr	r0, [r4, #0]
 8009292:	1821      	adds	r1, r4, r0
 8009294:	428b      	cmp	r3, r1
 8009296:	bf04      	itt	eq
 8009298:	6819      	ldreq	r1, [r3, #0]
 800929a:	685b      	ldreq	r3, [r3, #4]
 800929c:	6063      	str	r3, [r4, #4]
 800929e:	bf04      	itt	eq
 80092a0:	1809      	addeq	r1, r1, r0
 80092a2:	6021      	streq	r1, [r4, #0]
 80092a4:	6054      	str	r4, [r2, #4]
 80092a6:	e7ca      	b.n	800923e <_free_r+0x22>
 80092a8:	bd38      	pop	{r3, r4, r5, pc}
 80092aa:	bf00      	nop
 80092ac:	24000e14 	.word	0x24000e14

080092b0 <sbrk_aligned>:
 80092b0:	b570      	push	{r4, r5, r6, lr}
 80092b2:	4e0f      	ldr	r6, [pc, #60]	@ (80092f0 <sbrk_aligned+0x40>)
 80092b4:	460c      	mov	r4, r1
 80092b6:	6831      	ldr	r1, [r6, #0]
 80092b8:	4605      	mov	r5, r0
 80092ba:	b911      	cbnz	r1, 80092c2 <sbrk_aligned+0x12>
 80092bc:	f000 fba4 	bl	8009a08 <_sbrk_r>
 80092c0:	6030      	str	r0, [r6, #0]
 80092c2:	4621      	mov	r1, r4
 80092c4:	4628      	mov	r0, r5
 80092c6:	f000 fb9f 	bl	8009a08 <_sbrk_r>
 80092ca:	1c43      	adds	r3, r0, #1
 80092cc:	d103      	bne.n	80092d6 <sbrk_aligned+0x26>
 80092ce:	f04f 34ff 	mov.w	r4, #4294967295
 80092d2:	4620      	mov	r0, r4
 80092d4:	bd70      	pop	{r4, r5, r6, pc}
 80092d6:	1cc4      	adds	r4, r0, #3
 80092d8:	f024 0403 	bic.w	r4, r4, #3
 80092dc:	42a0      	cmp	r0, r4
 80092de:	d0f8      	beq.n	80092d2 <sbrk_aligned+0x22>
 80092e0:	1a21      	subs	r1, r4, r0
 80092e2:	4628      	mov	r0, r5
 80092e4:	f000 fb90 	bl	8009a08 <_sbrk_r>
 80092e8:	3001      	adds	r0, #1
 80092ea:	d1f2      	bne.n	80092d2 <sbrk_aligned+0x22>
 80092ec:	e7ef      	b.n	80092ce <sbrk_aligned+0x1e>
 80092ee:	bf00      	nop
 80092f0:	24000e10 	.word	0x24000e10

080092f4 <_malloc_r>:
 80092f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092f8:	1ccd      	adds	r5, r1, #3
 80092fa:	f025 0503 	bic.w	r5, r5, #3
 80092fe:	3508      	adds	r5, #8
 8009300:	2d0c      	cmp	r5, #12
 8009302:	bf38      	it	cc
 8009304:	250c      	movcc	r5, #12
 8009306:	2d00      	cmp	r5, #0
 8009308:	4606      	mov	r6, r0
 800930a:	db01      	blt.n	8009310 <_malloc_r+0x1c>
 800930c:	42a9      	cmp	r1, r5
 800930e:	d904      	bls.n	800931a <_malloc_r+0x26>
 8009310:	230c      	movs	r3, #12
 8009312:	6033      	str	r3, [r6, #0]
 8009314:	2000      	movs	r0, #0
 8009316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800931a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80093f0 <_malloc_r+0xfc>
 800931e:	f000 f869 	bl	80093f4 <__malloc_lock>
 8009322:	f8d8 3000 	ldr.w	r3, [r8]
 8009326:	461c      	mov	r4, r3
 8009328:	bb44      	cbnz	r4, 800937c <_malloc_r+0x88>
 800932a:	4629      	mov	r1, r5
 800932c:	4630      	mov	r0, r6
 800932e:	f7ff ffbf 	bl	80092b0 <sbrk_aligned>
 8009332:	1c43      	adds	r3, r0, #1
 8009334:	4604      	mov	r4, r0
 8009336:	d158      	bne.n	80093ea <_malloc_r+0xf6>
 8009338:	f8d8 4000 	ldr.w	r4, [r8]
 800933c:	4627      	mov	r7, r4
 800933e:	2f00      	cmp	r7, #0
 8009340:	d143      	bne.n	80093ca <_malloc_r+0xd6>
 8009342:	2c00      	cmp	r4, #0
 8009344:	d04b      	beq.n	80093de <_malloc_r+0xea>
 8009346:	6823      	ldr	r3, [r4, #0]
 8009348:	4639      	mov	r1, r7
 800934a:	4630      	mov	r0, r6
 800934c:	eb04 0903 	add.w	r9, r4, r3
 8009350:	f000 fb5a 	bl	8009a08 <_sbrk_r>
 8009354:	4581      	cmp	r9, r0
 8009356:	d142      	bne.n	80093de <_malloc_r+0xea>
 8009358:	6821      	ldr	r1, [r4, #0]
 800935a:	1a6d      	subs	r5, r5, r1
 800935c:	4629      	mov	r1, r5
 800935e:	4630      	mov	r0, r6
 8009360:	f7ff ffa6 	bl	80092b0 <sbrk_aligned>
 8009364:	3001      	adds	r0, #1
 8009366:	d03a      	beq.n	80093de <_malloc_r+0xea>
 8009368:	6823      	ldr	r3, [r4, #0]
 800936a:	442b      	add	r3, r5
 800936c:	6023      	str	r3, [r4, #0]
 800936e:	f8d8 3000 	ldr.w	r3, [r8]
 8009372:	685a      	ldr	r2, [r3, #4]
 8009374:	bb62      	cbnz	r2, 80093d0 <_malloc_r+0xdc>
 8009376:	f8c8 7000 	str.w	r7, [r8]
 800937a:	e00f      	b.n	800939c <_malloc_r+0xa8>
 800937c:	6822      	ldr	r2, [r4, #0]
 800937e:	1b52      	subs	r2, r2, r5
 8009380:	d420      	bmi.n	80093c4 <_malloc_r+0xd0>
 8009382:	2a0b      	cmp	r2, #11
 8009384:	d917      	bls.n	80093b6 <_malloc_r+0xc2>
 8009386:	1961      	adds	r1, r4, r5
 8009388:	42a3      	cmp	r3, r4
 800938a:	6025      	str	r5, [r4, #0]
 800938c:	bf18      	it	ne
 800938e:	6059      	strne	r1, [r3, #4]
 8009390:	6863      	ldr	r3, [r4, #4]
 8009392:	bf08      	it	eq
 8009394:	f8c8 1000 	streq.w	r1, [r8]
 8009398:	5162      	str	r2, [r4, r5]
 800939a:	604b      	str	r3, [r1, #4]
 800939c:	4630      	mov	r0, r6
 800939e:	f000 f82f 	bl	8009400 <__malloc_unlock>
 80093a2:	f104 000b 	add.w	r0, r4, #11
 80093a6:	1d23      	adds	r3, r4, #4
 80093a8:	f020 0007 	bic.w	r0, r0, #7
 80093ac:	1ac2      	subs	r2, r0, r3
 80093ae:	bf1c      	itt	ne
 80093b0:	1a1b      	subne	r3, r3, r0
 80093b2:	50a3      	strne	r3, [r4, r2]
 80093b4:	e7af      	b.n	8009316 <_malloc_r+0x22>
 80093b6:	6862      	ldr	r2, [r4, #4]
 80093b8:	42a3      	cmp	r3, r4
 80093ba:	bf0c      	ite	eq
 80093bc:	f8c8 2000 	streq.w	r2, [r8]
 80093c0:	605a      	strne	r2, [r3, #4]
 80093c2:	e7eb      	b.n	800939c <_malloc_r+0xa8>
 80093c4:	4623      	mov	r3, r4
 80093c6:	6864      	ldr	r4, [r4, #4]
 80093c8:	e7ae      	b.n	8009328 <_malloc_r+0x34>
 80093ca:	463c      	mov	r4, r7
 80093cc:	687f      	ldr	r7, [r7, #4]
 80093ce:	e7b6      	b.n	800933e <_malloc_r+0x4a>
 80093d0:	461a      	mov	r2, r3
 80093d2:	685b      	ldr	r3, [r3, #4]
 80093d4:	42a3      	cmp	r3, r4
 80093d6:	d1fb      	bne.n	80093d0 <_malloc_r+0xdc>
 80093d8:	2300      	movs	r3, #0
 80093da:	6053      	str	r3, [r2, #4]
 80093dc:	e7de      	b.n	800939c <_malloc_r+0xa8>
 80093de:	230c      	movs	r3, #12
 80093e0:	6033      	str	r3, [r6, #0]
 80093e2:	4630      	mov	r0, r6
 80093e4:	f000 f80c 	bl	8009400 <__malloc_unlock>
 80093e8:	e794      	b.n	8009314 <_malloc_r+0x20>
 80093ea:	6005      	str	r5, [r0, #0]
 80093ec:	e7d6      	b.n	800939c <_malloc_r+0xa8>
 80093ee:	bf00      	nop
 80093f0:	24000e14 	.word	0x24000e14

080093f4 <__malloc_lock>:
 80093f4:	4801      	ldr	r0, [pc, #4]	@ (80093fc <__malloc_lock+0x8>)
 80093f6:	f7ff bf01 	b.w	80091fc <__retarget_lock_acquire_recursive>
 80093fa:	bf00      	nop
 80093fc:	24000e0c 	.word	0x24000e0c

08009400 <__malloc_unlock>:
 8009400:	4801      	ldr	r0, [pc, #4]	@ (8009408 <__malloc_unlock+0x8>)
 8009402:	f7ff befc 	b.w	80091fe <__retarget_lock_release_recursive>
 8009406:	bf00      	nop
 8009408:	24000e0c 	.word	0x24000e0c

0800940c <__ssputs_r>:
 800940c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009410:	688e      	ldr	r6, [r1, #8]
 8009412:	461f      	mov	r7, r3
 8009414:	42be      	cmp	r6, r7
 8009416:	680b      	ldr	r3, [r1, #0]
 8009418:	4682      	mov	sl, r0
 800941a:	460c      	mov	r4, r1
 800941c:	4690      	mov	r8, r2
 800941e:	d82d      	bhi.n	800947c <__ssputs_r+0x70>
 8009420:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009424:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009428:	d026      	beq.n	8009478 <__ssputs_r+0x6c>
 800942a:	6965      	ldr	r5, [r4, #20]
 800942c:	6909      	ldr	r1, [r1, #16]
 800942e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009432:	eba3 0901 	sub.w	r9, r3, r1
 8009436:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800943a:	1c7b      	adds	r3, r7, #1
 800943c:	444b      	add	r3, r9
 800943e:	106d      	asrs	r5, r5, #1
 8009440:	429d      	cmp	r5, r3
 8009442:	bf38      	it	cc
 8009444:	461d      	movcc	r5, r3
 8009446:	0553      	lsls	r3, r2, #21
 8009448:	d527      	bpl.n	800949a <__ssputs_r+0x8e>
 800944a:	4629      	mov	r1, r5
 800944c:	f7ff ff52 	bl	80092f4 <_malloc_r>
 8009450:	4606      	mov	r6, r0
 8009452:	b360      	cbz	r0, 80094ae <__ssputs_r+0xa2>
 8009454:	6921      	ldr	r1, [r4, #16]
 8009456:	464a      	mov	r2, r9
 8009458:	f7ff fed2 	bl	8009200 <memcpy>
 800945c:	89a3      	ldrh	r3, [r4, #12]
 800945e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009466:	81a3      	strh	r3, [r4, #12]
 8009468:	6126      	str	r6, [r4, #16]
 800946a:	6165      	str	r5, [r4, #20]
 800946c:	444e      	add	r6, r9
 800946e:	eba5 0509 	sub.w	r5, r5, r9
 8009472:	6026      	str	r6, [r4, #0]
 8009474:	60a5      	str	r5, [r4, #8]
 8009476:	463e      	mov	r6, r7
 8009478:	42be      	cmp	r6, r7
 800947a:	d900      	bls.n	800947e <__ssputs_r+0x72>
 800947c:	463e      	mov	r6, r7
 800947e:	6820      	ldr	r0, [r4, #0]
 8009480:	4632      	mov	r2, r6
 8009482:	4641      	mov	r1, r8
 8009484:	f000 faa6 	bl	80099d4 <memmove>
 8009488:	68a3      	ldr	r3, [r4, #8]
 800948a:	1b9b      	subs	r3, r3, r6
 800948c:	60a3      	str	r3, [r4, #8]
 800948e:	6823      	ldr	r3, [r4, #0]
 8009490:	4433      	add	r3, r6
 8009492:	6023      	str	r3, [r4, #0]
 8009494:	2000      	movs	r0, #0
 8009496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800949a:	462a      	mov	r2, r5
 800949c:	f000 fac4 	bl	8009a28 <_realloc_r>
 80094a0:	4606      	mov	r6, r0
 80094a2:	2800      	cmp	r0, #0
 80094a4:	d1e0      	bne.n	8009468 <__ssputs_r+0x5c>
 80094a6:	6921      	ldr	r1, [r4, #16]
 80094a8:	4650      	mov	r0, sl
 80094aa:	f7ff feb7 	bl	800921c <_free_r>
 80094ae:	230c      	movs	r3, #12
 80094b0:	f8ca 3000 	str.w	r3, [sl]
 80094b4:	89a3      	ldrh	r3, [r4, #12]
 80094b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094ba:	81a3      	strh	r3, [r4, #12]
 80094bc:	f04f 30ff 	mov.w	r0, #4294967295
 80094c0:	e7e9      	b.n	8009496 <__ssputs_r+0x8a>
	...

080094c4 <_svfiprintf_r>:
 80094c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c8:	4698      	mov	r8, r3
 80094ca:	898b      	ldrh	r3, [r1, #12]
 80094cc:	061b      	lsls	r3, r3, #24
 80094ce:	b09d      	sub	sp, #116	@ 0x74
 80094d0:	4607      	mov	r7, r0
 80094d2:	460d      	mov	r5, r1
 80094d4:	4614      	mov	r4, r2
 80094d6:	d510      	bpl.n	80094fa <_svfiprintf_r+0x36>
 80094d8:	690b      	ldr	r3, [r1, #16]
 80094da:	b973      	cbnz	r3, 80094fa <_svfiprintf_r+0x36>
 80094dc:	2140      	movs	r1, #64	@ 0x40
 80094de:	f7ff ff09 	bl	80092f4 <_malloc_r>
 80094e2:	6028      	str	r0, [r5, #0]
 80094e4:	6128      	str	r0, [r5, #16]
 80094e6:	b930      	cbnz	r0, 80094f6 <_svfiprintf_r+0x32>
 80094e8:	230c      	movs	r3, #12
 80094ea:	603b      	str	r3, [r7, #0]
 80094ec:	f04f 30ff 	mov.w	r0, #4294967295
 80094f0:	b01d      	add	sp, #116	@ 0x74
 80094f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094f6:	2340      	movs	r3, #64	@ 0x40
 80094f8:	616b      	str	r3, [r5, #20]
 80094fa:	2300      	movs	r3, #0
 80094fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80094fe:	2320      	movs	r3, #32
 8009500:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009504:	f8cd 800c 	str.w	r8, [sp, #12]
 8009508:	2330      	movs	r3, #48	@ 0x30
 800950a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80096a8 <_svfiprintf_r+0x1e4>
 800950e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009512:	f04f 0901 	mov.w	r9, #1
 8009516:	4623      	mov	r3, r4
 8009518:	469a      	mov	sl, r3
 800951a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800951e:	b10a      	cbz	r2, 8009524 <_svfiprintf_r+0x60>
 8009520:	2a25      	cmp	r2, #37	@ 0x25
 8009522:	d1f9      	bne.n	8009518 <_svfiprintf_r+0x54>
 8009524:	ebba 0b04 	subs.w	fp, sl, r4
 8009528:	d00b      	beq.n	8009542 <_svfiprintf_r+0x7e>
 800952a:	465b      	mov	r3, fp
 800952c:	4622      	mov	r2, r4
 800952e:	4629      	mov	r1, r5
 8009530:	4638      	mov	r0, r7
 8009532:	f7ff ff6b 	bl	800940c <__ssputs_r>
 8009536:	3001      	adds	r0, #1
 8009538:	f000 80a7 	beq.w	800968a <_svfiprintf_r+0x1c6>
 800953c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800953e:	445a      	add	r2, fp
 8009540:	9209      	str	r2, [sp, #36]	@ 0x24
 8009542:	f89a 3000 	ldrb.w	r3, [sl]
 8009546:	2b00      	cmp	r3, #0
 8009548:	f000 809f 	beq.w	800968a <_svfiprintf_r+0x1c6>
 800954c:	2300      	movs	r3, #0
 800954e:	f04f 32ff 	mov.w	r2, #4294967295
 8009552:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009556:	f10a 0a01 	add.w	sl, sl, #1
 800955a:	9304      	str	r3, [sp, #16]
 800955c:	9307      	str	r3, [sp, #28]
 800955e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009562:	931a      	str	r3, [sp, #104]	@ 0x68
 8009564:	4654      	mov	r4, sl
 8009566:	2205      	movs	r2, #5
 8009568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800956c:	484e      	ldr	r0, [pc, #312]	@ (80096a8 <_svfiprintf_r+0x1e4>)
 800956e:	f7f6 feb7 	bl	80002e0 <memchr>
 8009572:	9a04      	ldr	r2, [sp, #16]
 8009574:	b9d8      	cbnz	r0, 80095ae <_svfiprintf_r+0xea>
 8009576:	06d0      	lsls	r0, r2, #27
 8009578:	bf44      	itt	mi
 800957a:	2320      	movmi	r3, #32
 800957c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009580:	0711      	lsls	r1, r2, #28
 8009582:	bf44      	itt	mi
 8009584:	232b      	movmi	r3, #43	@ 0x2b
 8009586:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800958a:	f89a 3000 	ldrb.w	r3, [sl]
 800958e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009590:	d015      	beq.n	80095be <_svfiprintf_r+0xfa>
 8009592:	9a07      	ldr	r2, [sp, #28]
 8009594:	4654      	mov	r4, sl
 8009596:	2000      	movs	r0, #0
 8009598:	f04f 0c0a 	mov.w	ip, #10
 800959c:	4621      	mov	r1, r4
 800959e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095a2:	3b30      	subs	r3, #48	@ 0x30
 80095a4:	2b09      	cmp	r3, #9
 80095a6:	d94b      	bls.n	8009640 <_svfiprintf_r+0x17c>
 80095a8:	b1b0      	cbz	r0, 80095d8 <_svfiprintf_r+0x114>
 80095aa:	9207      	str	r2, [sp, #28]
 80095ac:	e014      	b.n	80095d8 <_svfiprintf_r+0x114>
 80095ae:	eba0 0308 	sub.w	r3, r0, r8
 80095b2:	fa09 f303 	lsl.w	r3, r9, r3
 80095b6:	4313      	orrs	r3, r2
 80095b8:	9304      	str	r3, [sp, #16]
 80095ba:	46a2      	mov	sl, r4
 80095bc:	e7d2      	b.n	8009564 <_svfiprintf_r+0xa0>
 80095be:	9b03      	ldr	r3, [sp, #12]
 80095c0:	1d19      	adds	r1, r3, #4
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	9103      	str	r1, [sp, #12]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	bfbb      	ittet	lt
 80095ca:	425b      	neglt	r3, r3
 80095cc:	f042 0202 	orrlt.w	r2, r2, #2
 80095d0:	9307      	strge	r3, [sp, #28]
 80095d2:	9307      	strlt	r3, [sp, #28]
 80095d4:	bfb8      	it	lt
 80095d6:	9204      	strlt	r2, [sp, #16]
 80095d8:	7823      	ldrb	r3, [r4, #0]
 80095da:	2b2e      	cmp	r3, #46	@ 0x2e
 80095dc:	d10a      	bne.n	80095f4 <_svfiprintf_r+0x130>
 80095de:	7863      	ldrb	r3, [r4, #1]
 80095e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80095e2:	d132      	bne.n	800964a <_svfiprintf_r+0x186>
 80095e4:	9b03      	ldr	r3, [sp, #12]
 80095e6:	1d1a      	adds	r2, r3, #4
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	9203      	str	r2, [sp, #12]
 80095ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80095f0:	3402      	adds	r4, #2
 80095f2:	9305      	str	r3, [sp, #20]
 80095f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80096b8 <_svfiprintf_r+0x1f4>
 80095f8:	7821      	ldrb	r1, [r4, #0]
 80095fa:	2203      	movs	r2, #3
 80095fc:	4650      	mov	r0, sl
 80095fe:	f7f6 fe6f 	bl	80002e0 <memchr>
 8009602:	b138      	cbz	r0, 8009614 <_svfiprintf_r+0x150>
 8009604:	9b04      	ldr	r3, [sp, #16]
 8009606:	eba0 000a 	sub.w	r0, r0, sl
 800960a:	2240      	movs	r2, #64	@ 0x40
 800960c:	4082      	lsls	r2, r0
 800960e:	4313      	orrs	r3, r2
 8009610:	3401      	adds	r4, #1
 8009612:	9304      	str	r3, [sp, #16]
 8009614:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009618:	4824      	ldr	r0, [pc, #144]	@ (80096ac <_svfiprintf_r+0x1e8>)
 800961a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800961e:	2206      	movs	r2, #6
 8009620:	f7f6 fe5e 	bl	80002e0 <memchr>
 8009624:	2800      	cmp	r0, #0
 8009626:	d036      	beq.n	8009696 <_svfiprintf_r+0x1d2>
 8009628:	4b21      	ldr	r3, [pc, #132]	@ (80096b0 <_svfiprintf_r+0x1ec>)
 800962a:	bb1b      	cbnz	r3, 8009674 <_svfiprintf_r+0x1b0>
 800962c:	9b03      	ldr	r3, [sp, #12]
 800962e:	3307      	adds	r3, #7
 8009630:	f023 0307 	bic.w	r3, r3, #7
 8009634:	3308      	adds	r3, #8
 8009636:	9303      	str	r3, [sp, #12]
 8009638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800963a:	4433      	add	r3, r6
 800963c:	9309      	str	r3, [sp, #36]	@ 0x24
 800963e:	e76a      	b.n	8009516 <_svfiprintf_r+0x52>
 8009640:	fb0c 3202 	mla	r2, ip, r2, r3
 8009644:	460c      	mov	r4, r1
 8009646:	2001      	movs	r0, #1
 8009648:	e7a8      	b.n	800959c <_svfiprintf_r+0xd8>
 800964a:	2300      	movs	r3, #0
 800964c:	3401      	adds	r4, #1
 800964e:	9305      	str	r3, [sp, #20]
 8009650:	4619      	mov	r1, r3
 8009652:	f04f 0c0a 	mov.w	ip, #10
 8009656:	4620      	mov	r0, r4
 8009658:	f810 2b01 	ldrb.w	r2, [r0], #1
 800965c:	3a30      	subs	r2, #48	@ 0x30
 800965e:	2a09      	cmp	r2, #9
 8009660:	d903      	bls.n	800966a <_svfiprintf_r+0x1a6>
 8009662:	2b00      	cmp	r3, #0
 8009664:	d0c6      	beq.n	80095f4 <_svfiprintf_r+0x130>
 8009666:	9105      	str	r1, [sp, #20]
 8009668:	e7c4      	b.n	80095f4 <_svfiprintf_r+0x130>
 800966a:	fb0c 2101 	mla	r1, ip, r1, r2
 800966e:	4604      	mov	r4, r0
 8009670:	2301      	movs	r3, #1
 8009672:	e7f0      	b.n	8009656 <_svfiprintf_r+0x192>
 8009674:	ab03      	add	r3, sp, #12
 8009676:	9300      	str	r3, [sp, #0]
 8009678:	462a      	mov	r2, r5
 800967a:	4b0e      	ldr	r3, [pc, #56]	@ (80096b4 <_svfiprintf_r+0x1f0>)
 800967c:	a904      	add	r1, sp, #16
 800967e:	4638      	mov	r0, r7
 8009680:	f3af 8000 	nop.w
 8009684:	1c42      	adds	r2, r0, #1
 8009686:	4606      	mov	r6, r0
 8009688:	d1d6      	bne.n	8009638 <_svfiprintf_r+0x174>
 800968a:	89ab      	ldrh	r3, [r5, #12]
 800968c:	065b      	lsls	r3, r3, #25
 800968e:	f53f af2d 	bmi.w	80094ec <_svfiprintf_r+0x28>
 8009692:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009694:	e72c      	b.n	80094f0 <_svfiprintf_r+0x2c>
 8009696:	ab03      	add	r3, sp, #12
 8009698:	9300      	str	r3, [sp, #0]
 800969a:	462a      	mov	r2, r5
 800969c:	4b05      	ldr	r3, [pc, #20]	@ (80096b4 <_svfiprintf_r+0x1f0>)
 800969e:	a904      	add	r1, sp, #16
 80096a0:	4638      	mov	r0, r7
 80096a2:	f000 f879 	bl	8009798 <_printf_i>
 80096a6:	e7ed      	b.n	8009684 <_svfiprintf_r+0x1c0>
 80096a8:	08009f34 	.word	0x08009f34
 80096ac:	08009f3e 	.word	0x08009f3e
 80096b0:	00000000 	.word	0x00000000
 80096b4:	0800940d 	.word	0x0800940d
 80096b8:	08009f3a 	.word	0x08009f3a

080096bc <_printf_common>:
 80096bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096c0:	4616      	mov	r6, r2
 80096c2:	4698      	mov	r8, r3
 80096c4:	688a      	ldr	r2, [r1, #8]
 80096c6:	690b      	ldr	r3, [r1, #16]
 80096c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80096cc:	4293      	cmp	r3, r2
 80096ce:	bfb8      	it	lt
 80096d0:	4613      	movlt	r3, r2
 80096d2:	6033      	str	r3, [r6, #0]
 80096d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80096d8:	4607      	mov	r7, r0
 80096da:	460c      	mov	r4, r1
 80096dc:	b10a      	cbz	r2, 80096e2 <_printf_common+0x26>
 80096de:	3301      	adds	r3, #1
 80096e0:	6033      	str	r3, [r6, #0]
 80096e2:	6823      	ldr	r3, [r4, #0]
 80096e4:	0699      	lsls	r1, r3, #26
 80096e6:	bf42      	ittt	mi
 80096e8:	6833      	ldrmi	r3, [r6, #0]
 80096ea:	3302      	addmi	r3, #2
 80096ec:	6033      	strmi	r3, [r6, #0]
 80096ee:	6825      	ldr	r5, [r4, #0]
 80096f0:	f015 0506 	ands.w	r5, r5, #6
 80096f4:	d106      	bne.n	8009704 <_printf_common+0x48>
 80096f6:	f104 0a19 	add.w	sl, r4, #25
 80096fa:	68e3      	ldr	r3, [r4, #12]
 80096fc:	6832      	ldr	r2, [r6, #0]
 80096fe:	1a9b      	subs	r3, r3, r2
 8009700:	42ab      	cmp	r3, r5
 8009702:	dc26      	bgt.n	8009752 <_printf_common+0x96>
 8009704:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009708:	6822      	ldr	r2, [r4, #0]
 800970a:	3b00      	subs	r3, #0
 800970c:	bf18      	it	ne
 800970e:	2301      	movne	r3, #1
 8009710:	0692      	lsls	r2, r2, #26
 8009712:	d42b      	bmi.n	800976c <_printf_common+0xb0>
 8009714:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009718:	4641      	mov	r1, r8
 800971a:	4638      	mov	r0, r7
 800971c:	47c8      	blx	r9
 800971e:	3001      	adds	r0, #1
 8009720:	d01e      	beq.n	8009760 <_printf_common+0xa4>
 8009722:	6823      	ldr	r3, [r4, #0]
 8009724:	6922      	ldr	r2, [r4, #16]
 8009726:	f003 0306 	and.w	r3, r3, #6
 800972a:	2b04      	cmp	r3, #4
 800972c:	bf02      	ittt	eq
 800972e:	68e5      	ldreq	r5, [r4, #12]
 8009730:	6833      	ldreq	r3, [r6, #0]
 8009732:	1aed      	subeq	r5, r5, r3
 8009734:	68a3      	ldr	r3, [r4, #8]
 8009736:	bf0c      	ite	eq
 8009738:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800973c:	2500      	movne	r5, #0
 800973e:	4293      	cmp	r3, r2
 8009740:	bfc4      	itt	gt
 8009742:	1a9b      	subgt	r3, r3, r2
 8009744:	18ed      	addgt	r5, r5, r3
 8009746:	2600      	movs	r6, #0
 8009748:	341a      	adds	r4, #26
 800974a:	42b5      	cmp	r5, r6
 800974c:	d11a      	bne.n	8009784 <_printf_common+0xc8>
 800974e:	2000      	movs	r0, #0
 8009750:	e008      	b.n	8009764 <_printf_common+0xa8>
 8009752:	2301      	movs	r3, #1
 8009754:	4652      	mov	r2, sl
 8009756:	4641      	mov	r1, r8
 8009758:	4638      	mov	r0, r7
 800975a:	47c8      	blx	r9
 800975c:	3001      	adds	r0, #1
 800975e:	d103      	bne.n	8009768 <_printf_common+0xac>
 8009760:	f04f 30ff 	mov.w	r0, #4294967295
 8009764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009768:	3501      	adds	r5, #1
 800976a:	e7c6      	b.n	80096fa <_printf_common+0x3e>
 800976c:	18e1      	adds	r1, r4, r3
 800976e:	1c5a      	adds	r2, r3, #1
 8009770:	2030      	movs	r0, #48	@ 0x30
 8009772:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009776:	4422      	add	r2, r4
 8009778:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800977c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009780:	3302      	adds	r3, #2
 8009782:	e7c7      	b.n	8009714 <_printf_common+0x58>
 8009784:	2301      	movs	r3, #1
 8009786:	4622      	mov	r2, r4
 8009788:	4641      	mov	r1, r8
 800978a:	4638      	mov	r0, r7
 800978c:	47c8      	blx	r9
 800978e:	3001      	adds	r0, #1
 8009790:	d0e6      	beq.n	8009760 <_printf_common+0xa4>
 8009792:	3601      	adds	r6, #1
 8009794:	e7d9      	b.n	800974a <_printf_common+0x8e>
	...

08009798 <_printf_i>:
 8009798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800979c:	7e0f      	ldrb	r7, [r1, #24]
 800979e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80097a0:	2f78      	cmp	r7, #120	@ 0x78
 80097a2:	4691      	mov	r9, r2
 80097a4:	4680      	mov	r8, r0
 80097a6:	460c      	mov	r4, r1
 80097a8:	469a      	mov	sl, r3
 80097aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80097ae:	d807      	bhi.n	80097c0 <_printf_i+0x28>
 80097b0:	2f62      	cmp	r7, #98	@ 0x62
 80097b2:	d80a      	bhi.n	80097ca <_printf_i+0x32>
 80097b4:	2f00      	cmp	r7, #0
 80097b6:	f000 80d1 	beq.w	800995c <_printf_i+0x1c4>
 80097ba:	2f58      	cmp	r7, #88	@ 0x58
 80097bc:	f000 80b8 	beq.w	8009930 <_printf_i+0x198>
 80097c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80097c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80097c8:	e03a      	b.n	8009840 <_printf_i+0xa8>
 80097ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80097ce:	2b15      	cmp	r3, #21
 80097d0:	d8f6      	bhi.n	80097c0 <_printf_i+0x28>
 80097d2:	a101      	add	r1, pc, #4	@ (adr r1, 80097d8 <_printf_i+0x40>)
 80097d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80097d8:	08009831 	.word	0x08009831
 80097dc:	08009845 	.word	0x08009845
 80097e0:	080097c1 	.word	0x080097c1
 80097e4:	080097c1 	.word	0x080097c1
 80097e8:	080097c1 	.word	0x080097c1
 80097ec:	080097c1 	.word	0x080097c1
 80097f0:	08009845 	.word	0x08009845
 80097f4:	080097c1 	.word	0x080097c1
 80097f8:	080097c1 	.word	0x080097c1
 80097fc:	080097c1 	.word	0x080097c1
 8009800:	080097c1 	.word	0x080097c1
 8009804:	08009943 	.word	0x08009943
 8009808:	0800986f 	.word	0x0800986f
 800980c:	080098fd 	.word	0x080098fd
 8009810:	080097c1 	.word	0x080097c1
 8009814:	080097c1 	.word	0x080097c1
 8009818:	08009965 	.word	0x08009965
 800981c:	080097c1 	.word	0x080097c1
 8009820:	0800986f 	.word	0x0800986f
 8009824:	080097c1 	.word	0x080097c1
 8009828:	080097c1 	.word	0x080097c1
 800982c:	08009905 	.word	0x08009905
 8009830:	6833      	ldr	r3, [r6, #0]
 8009832:	1d1a      	adds	r2, r3, #4
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	6032      	str	r2, [r6, #0]
 8009838:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800983c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009840:	2301      	movs	r3, #1
 8009842:	e09c      	b.n	800997e <_printf_i+0x1e6>
 8009844:	6833      	ldr	r3, [r6, #0]
 8009846:	6820      	ldr	r0, [r4, #0]
 8009848:	1d19      	adds	r1, r3, #4
 800984a:	6031      	str	r1, [r6, #0]
 800984c:	0606      	lsls	r6, r0, #24
 800984e:	d501      	bpl.n	8009854 <_printf_i+0xbc>
 8009850:	681d      	ldr	r5, [r3, #0]
 8009852:	e003      	b.n	800985c <_printf_i+0xc4>
 8009854:	0645      	lsls	r5, r0, #25
 8009856:	d5fb      	bpl.n	8009850 <_printf_i+0xb8>
 8009858:	f9b3 5000 	ldrsh.w	r5, [r3]
 800985c:	2d00      	cmp	r5, #0
 800985e:	da03      	bge.n	8009868 <_printf_i+0xd0>
 8009860:	232d      	movs	r3, #45	@ 0x2d
 8009862:	426d      	negs	r5, r5
 8009864:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009868:	4858      	ldr	r0, [pc, #352]	@ (80099cc <_printf_i+0x234>)
 800986a:	230a      	movs	r3, #10
 800986c:	e011      	b.n	8009892 <_printf_i+0xfa>
 800986e:	6821      	ldr	r1, [r4, #0]
 8009870:	6833      	ldr	r3, [r6, #0]
 8009872:	0608      	lsls	r0, r1, #24
 8009874:	f853 5b04 	ldr.w	r5, [r3], #4
 8009878:	d402      	bmi.n	8009880 <_printf_i+0xe8>
 800987a:	0649      	lsls	r1, r1, #25
 800987c:	bf48      	it	mi
 800987e:	b2ad      	uxthmi	r5, r5
 8009880:	2f6f      	cmp	r7, #111	@ 0x6f
 8009882:	4852      	ldr	r0, [pc, #328]	@ (80099cc <_printf_i+0x234>)
 8009884:	6033      	str	r3, [r6, #0]
 8009886:	bf14      	ite	ne
 8009888:	230a      	movne	r3, #10
 800988a:	2308      	moveq	r3, #8
 800988c:	2100      	movs	r1, #0
 800988e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009892:	6866      	ldr	r6, [r4, #4]
 8009894:	60a6      	str	r6, [r4, #8]
 8009896:	2e00      	cmp	r6, #0
 8009898:	db05      	blt.n	80098a6 <_printf_i+0x10e>
 800989a:	6821      	ldr	r1, [r4, #0]
 800989c:	432e      	orrs	r6, r5
 800989e:	f021 0104 	bic.w	r1, r1, #4
 80098a2:	6021      	str	r1, [r4, #0]
 80098a4:	d04b      	beq.n	800993e <_printf_i+0x1a6>
 80098a6:	4616      	mov	r6, r2
 80098a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80098ac:	fb03 5711 	mls	r7, r3, r1, r5
 80098b0:	5dc7      	ldrb	r7, [r0, r7]
 80098b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80098b6:	462f      	mov	r7, r5
 80098b8:	42bb      	cmp	r3, r7
 80098ba:	460d      	mov	r5, r1
 80098bc:	d9f4      	bls.n	80098a8 <_printf_i+0x110>
 80098be:	2b08      	cmp	r3, #8
 80098c0:	d10b      	bne.n	80098da <_printf_i+0x142>
 80098c2:	6823      	ldr	r3, [r4, #0]
 80098c4:	07df      	lsls	r7, r3, #31
 80098c6:	d508      	bpl.n	80098da <_printf_i+0x142>
 80098c8:	6923      	ldr	r3, [r4, #16]
 80098ca:	6861      	ldr	r1, [r4, #4]
 80098cc:	4299      	cmp	r1, r3
 80098ce:	bfde      	ittt	le
 80098d0:	2330      	movle	r3, #48	@ 0x30
 80098d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80098d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80098da:	1b92      	subs	r2, r2, r6
 80098dc:	6122      	str	r2, [r4, #16]
 80098de:	f8cd a000 	str.w	sl, [sp]
 80098e2:	464b      	mov	r3, r9
 80098e4:	aa03      	add	r2, sp, #12
 80098e6:	4621      	mov	r1, r4
 80098e8:	4640      	mov	r0, r8
 80098ea:	f7ff fee7 	bl	80096bc <_printf_common>
 80098ee:	3001      	adds	r0, #1
 80098f0:	d14a      	bne.n	8009988 <_printf_i+0x1f0>
 80098f2:	f04f 30ff 	mov.w	r0, #4294967295
 80098f6:	b004      	add	sp, #16
 80098f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098fc:	6823      	ldr	r3, [r4, #0]
 80098fe:	f043 0320 	orr.w	r3, r3, #32
 8009902:	6023      	str	r3, [r4, #0]
 8009904:	4832      	ldr	r0, [pc, #200]	@ (80099d0 <_printf_i+0x238>)
 8009906:	2778      	movs	r7, #120	@ 0x78
 8009908:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800990c:	6823      	ldr	r3, [r4, #0]
 800990e:	6831      	ldr	r1, [r6, #0]
 8009910:	061f      	lsls	r7, r3, #24
 8009912:	f851 5b04 	ldr.w	r5, [r1], #4
 8009916:	d402      	bmi.n	800991e <_printf_i+0x186>
 8009918:	065f      	lsls	r7, r3, #25
 800991a:	bf48      	it	mi
 800991c:	b2ad      	uxthmi	r5, r5
 800991e:	6031      	str	r1, [r6, #0]
 8009920:	07d9      	lsls	r1, r3, #31
 8009922:	bf44      	itt	mi
 8009924:	f043 0320 	orrmi.w	r3, r3, #32
 8009928:	6023      	strmi	r3, [r4, #0]
 800992a:	b11d      	cbz	r5, 8009934 <_printf_i+0x19c>
 800992c:	2310      	movs	r3, #16
 800992e:	e7ad      	b.n	800988c <_printf_i+0xf4>
 8009930:	4826      	ldr	r0, [pc, #152]	@ (80099cc <_printf_i+0x234>)
 8009932:	e7e9      	b.n	8009908 <_printf_i+0x170>
 8009934:	6823      	ldr	r3, [r4, #0]
 8009936:	f023 0320 	bic.w	r3, r3, #32
 800993a:	6023      	str	r3, [r4, #0]
 800993c:	e7f6      	b.n	800992c <_printf_i+0x194>
 800993e:	4616      	mov	r6, r2
 8009940:	e7bd      	b.n	80098be <_printf_i+0x126>
 8009942:	6833      	ldr	r3, [r6, #0]
 8009944:	6825      	ldr	r5, [r4, #0]
 8009946:	6961      	ldr	r1, [r4, #20]
 8009948:	1d18      	adds	r0, r3, #4
 800994a:	6030      	str	r0, [r6, #0]
 800994c:	062e      	lsls	r6, r5, #24
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	d501      	bpl.n	8009956 <_printf_i+0x1be>
 8009952:	6019      	str	r1, [r3, #0]
 8009954:	e002      	b.n	800995c <_printf_i+0x1c4>
 8009956:	0668      	lsls	r0, r5, #25
 8009958:	d5fb      	bpl.n	8009952 <_printf_i+0x1ba>
 800995a:	8019      	strh	r1, [r3, #0]
 800995c:	2300      	movs	r3, #0
 800995e:	6123      	str	r3, [r4, #16]
 8009960:	4616      	mov	r6, r2
 8009962:	e7bc      	b.n	80098de <_printf_i+0x146>
 8009964:	6833      	ldr	r3, [r6, #0]
 8009966:	1d1a      	adds	r2, r3, #4
 8009968:	6032      	str	r2, [r6, #0]
 800996a:	681e      	ldr	r6, [r3, #0]
 800996c:	6862      	ldr	r2, [r4, #4]
 800996e:	2100      	movs	r1, #0
 8009970:	4630      	mov	r0, r6
 8009972:	f7f6 fcb5 	bl	80002e0 <memchr>
 8009976:	b108      	cbz	r0, 800997c <_printf_i+0x1e4>
 8009978:	1b80      	subs	r0, r0, r6
 800997a:	6060      	str	r0, [r4, #4]
 800997c:	6863      	ldr	r3, [r4, #4]
 800997e:	6123      	str	r3, [r4, #16]
 8009980:	2300      	movs	r3, #0
 8009982:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009986:	e7aa      	b.n	80098de <_printf_i+0x146>
 8009988:	6923      	ldr	r3, [r4, #16]
 800998a:	4632      	mov	r2, r6
 800998c:	4649      	mov	r1, r9
 800998e:	4640      	mov	r0, r8
 8009990:	47d0      	blx	sl
 8009992:	3001      	adds	r0, #1
 8009994:	d0ad      	beq.n	80098f2 <_printf_i+0x15a>
 8009996:	6823      	ldr	r3, [r4, #0]
 8009998:	079b      	lsls	r3, r3, #30
 800999a:	d413      	bmi.n	80099c4 <_printf_i+0x22c>
 800999c:	68e0      	ldr	r0, [r4, #12]
 800999e:	9b03      	ldr	r3, [sp, #12]
 80099a0:	4298      	cmp	r0, r3
 80099a2:	bfb8      	it	lt
 80099a4:	4618      	movlt	r0, r3
 80099a6:	e7a6      	b.n	80098f6 <_printf_i+0x15e>
 80099a8:	2301      	movs	r3, #1
 80099aa:	4632      	mov	r2, r6
 80099ac:	4649      	mov	r1, r9
 80099ae:	4640      	mov	r0, r8
 80099b0:	47d0      	blx	sl
 80099b2:	3001      	adds	r0, #1
 80099b4:	d09d      	beq.n	80098f2 <_printf_i+0x15a>
 80099b6:	3501      	adds	r5, #1
 80099b8:	68e3      	ldr	r3, [r4, #12]
 80099ba:	9903      	ldr	r1, [sp, #12]
 80099bc:	1a5b      	subs	r3, r3, r1
 80099be:	42ab      	cmp	r3, r5
 80099c0:	dcf2      	bgt.n	80099a8 <_printf_i+0x210>
 80099c2:	e7eb      	b.n	800999c <_printf_i+0x204>
 80099c4:	2500      	movs	r5, #0
 80099c6:	f104 0619 	add.w	r6, r4, #25
 80099ca:	e7f5      	b.n	80099b8 <_printf_i+0x220>
 80099cc:	08009f45 	.word	0x08009f45
 80099d0:	08009f56 	.word	0x08009f56

080099d4 <memmove>:
 80099d4:	4288      	cmp	r0, r1
 80099d6:	b510      	push	{r4, lr}
 80099d8:	eb01 0402 	add.w	r4, r1, r2
 80099dc:	d902      	bls.n	80099e4 <memmove+0x10>
 80099de:	4284      	cmp	r4, r0
 80099e0:	4623      	mov	r3, r4
 80099e2:	d807      	bhi.n	80099f4 <memmove+0x20>
 80099e4:	1e43      	subs	r3, r0, #1
 80099e6:	42a1      	cmp	r1, r4
 80099e8:	d008      	beq.n	80099fc <memmove+0x28>
 80099ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80099f2:	e7f8      	b.n	80099e6 <memmove+0x12>
 80099f4:	4402      	add	r2, r0
 80099f6:	4601      	mov	r1, r0
 80099f8:	428a      	cmp	r2, r1
 80099fa:	d100      	bne.n	80099fe <memmove+0x2a>
 80099fc:	bd10      	pop	{r4, pc}
 80099fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a06:	e7f7      	b.n	80099f8 <memmove+0x24>

08009a08 <_sbrk_r>:
 8009a08:	b538      	push	{r3, r4, r5, lr}
 8009a0a:	4d06      	ldr	r5, [pc, #24]	@ (8009a24 <_sbrk_r+0x1c>)
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	4604      	mov	r4, r0
 8009a10:	4608      	mov	r0, r1
 8009a12:	602b      	str	r3, [r5, #0]
 8009a14:	f7f8 fa6a 	bl	8001eec <_sbrk>
 8009a18:	1c43      	adds	r3, r0, #1
 8009a1a:	d102      	bne.n	8009a22 <_sbrk_r+0x1a>
 8009a1c:	682b      	ldr	r3, [r5, #0]
 8009a1e:	b103      	cbz	r3, 8009a22 <_sbrk_r+0x1a>
 8009a20:	6023      	str	r3, [r4, #0]
 8009a22:	bd38      	pop	{r3, r4, r5, pc}
 8009a24:	24000e08 	.word	0x24000e08

08009a28 <_realloc_r>:
 8009a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a2c:	4607      	mov	r7, r0
 8009a2e:	4614      	mov	r4, r2
 8009a30:	460d      	mov	r5, r1
 8009a32:	b921      	cbnz	r1, 8009a3e <_realloc_r+0x16>
 8009a34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a38:	4611      	mov	r1, r2
 8009a3a:	f7ff bc5b 	b.w	80092f4 <_malloc_r>
 8009a3e:	b92a      	cbnz	r2, 8009a4c <_realloc_r+0x24>
 8009a40:	f7ff fbec 	bl	800921c <_free_r>
 8009a44:	4625      	mov	r5, r4
 8009a46:	4628      	mov	r0, r5
 8009a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a4c:	f000 f81a 	bl	8009a84 <_malloc_usable_size_r>
 8009a50:	4284      	cmp	r4, r0
 8009a52:	4606      	mov	r6, r0
 8009a54:	d802      	bhi.n	8009a5c <_realloc_r+0x34>
 8009a56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009a5a:	d8f4      	bhi.n	8009a46 <_realloc_r+0x1e>
 8009a5c:	4621      	mov	r1, r4
 8009a5e:	4638      	mov	r0, r7
 8009a60:	f7ff fc48 	bl	80092f4 <_malloc_r>
 8009a64:	4680      	mov	r8, r0
 8009a66:	b908      	cbnz	r0, 8009a6c <_realloc_r+0x44>
 8009a68:	4645      	mov	r5, r8
 8009a6a:	e7ec      	b.n	8009a46 <_realloc_r+0x1e>
 8009a6c:	42b4      	cmp	r4, r6
 8009a6e:	4622      	mov	r2, r4
 8009a70:	4629      	mov	r1, r5
 8009a72:	bf28      	it	cs
 8009a74:	4632      	movcs	r2, r6
 8009a76:	f7ff fbc3 	bl	8009200 <memcpy>
 8009a7a:	4629      	mov	r1, r5
 8009a7c:	4638      	mov	r0, r7
 8009a7e:	f7ff fbcd 	bl	800921c <_free_r>
 8009a82:	e7f1      	b.n	8009a68 <_realloc_r+0x40>

08009a84 <_malloc_usable_size_r>:
 8009a84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a88:	1f18      	subs	r0, r3, #4
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	bfbc      	itt	lt
 8009a8e:	580b      	ldrlt	r3, [r1, r0]
 8009a90:	18c0      	addlt	r0, r0, r3
 8009a92:	4770      	bx	lr

08009a94 <_init>:
 8009a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a96:	bf00      	nop
 8009a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a9a:	bc08      	pop	{r3}
 8009a9c:	469e      	mov	lr, r3
 8009a9e:	4770      	bx	lr

08009aa0 <_fini>:
 8009aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aa2:	bf00      	nop
 8009aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aa6:	bc08      	pop	{r3}
 8009aa8:	469e      	mov	lr, r3
 8009aaa:	4770      	bx	lr
