Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun May 16 13:58:30 2021
| Host         : ece-rschsrv01.ece.gatech.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_timing_summary -file ./report/top_dfg_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.945        0.000                      0                  451        0.166        0.000                      0                  451        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.945        0.000                      0                  451        0.166        0.000                      0                  451        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.907ns (54.461%)  route 2.431ns (45.539%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[5]/Q
                         net (fo=1, routed)           0.819     2.310    bd_0_i/hls_inst/inst/mul_ln7_reg_101[5]
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.966 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    bd_0_i/hls_inst/inst/t1_reg_106_reg[8]_i_1_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.222 r  bd_0_i/hls_inst/inst/t1_reg_106_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.983     4.205    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_1[11]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.302     4.507 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14/O
                         net (fo=1, routed)           0.000     4.507    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_14_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.883 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.000    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.117 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.117    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.234 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.234    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_3_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.351 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.351    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_2_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.682 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg_i_1/O[3]
                         net (fo=5, routed)           0.629     6.311    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/D[31]
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y22          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.633    10.256    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  3.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    SLICE_X35Y60         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg[2]__0/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1_n_61
    SLICE_X34Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.063     0.495    bd_0_i/hls_inst/inst/mul_ln7_reg_101_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y24   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product/CLK
Low Pulse Width   Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X37Y60  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X37Y60  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



