// Seed: 1562921251
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    .id_36(id_27),
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    module_0
);
  inout wire id_35;
  output wire id_34;
  input wire id_33;
  inout wire id_32;
  input wire id_31;
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_37;
  wire id_38;
  assign id_11 = 1;
  wire id_39;
  assign id_15 = id_31;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1,
    input  wand id_2
);
  tri1 id_4;
  assign id_0 = 1;
  wire id_5;
  module_0(
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5
  );
  wire id_6;
  wire id_7;
  always_comb @(1 or 1) begin
    #id_8;
    id_4 = 1;
  end
endmodule
