$date
	Sat Oct 22 19:36:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#986516
b10001 !
1"
#986518
b10001 &
b10001 %
1$
#986519
0"
#986522
b110100 &
b110100 %
#986526
b11010 &
b11010 %
#986530
b1101 &
b1101 %
#986534
b101000 &
b101000 %
#986538
b10100 &
b10100 %
#986542
b1010 &
b1010 %
#986546
b101 &
b101 %
#986550
b10000 &
b10000 %
#986554
b1000 &
b1000 %
#986558
b100 &
b100 %
#986562
b10 &
b10 %
#986566
b1 &
1#
b1 %
#986570
b0 &
b0 %
0#
0$
#1943626
b1 &
b1 %
1$
b1 !
1"
#1943627
0"
#1943630
1#
#1943634
b0 &
b0 %
0#
0$
#2966754
b1100 &
b1100 %
1$
b1100 !
1"
#2966755
0"
#2966758
b110 &
b110 %
#2966762
b11 &
b11 %
#2966766
b1010 &
b1010 %
#2966770
b101 &
b101 %
#2966774
b10000 &
b10000 %
#2966778
b1000 &
b1000 %
#2966782
b100 &
b100 %
#2966786
b10 &
b10 %
#2966790
b1 &
1#
b1 %
#2966794
b0 &
b0 %
0#
0$
#4500012
