////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : Sseg_Dev.vf
// /___/   /\     Timestamp : 11/11/2020 19:14:13
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family kintex7 -verilog D:/ISE/myAnd2b4/Sseg_Dev.vf -w D:/ISE/myAnd2b4/Sseg_Dev.sch
//Design Name: Sseg_Dev
//Device: kintex7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module Sseg_Dev(clk, 
                flash, 
                Hexs, 
                LES, 
                point, 
                rst, 
                Start, 
                seg_clk, 
                seg_clrn, 
                SEG_PEN, 
                seg_sout);

    input clk;
    input flash;
    input [31:0] Hexs;
    input [7:0] LES;
    input [7:0] point;
    input rst;
    input Start;
   output seg_clk;
   output seg_clrn;
   output SEG_PEN;
   output seg_sout;
   
   wire [63:0] XLXN_4;
   
   HexTo8SEG  M2 (.flash(flash), 
                 .Hexs(Hexs[31:0]), 
                 .LES(LES[7:0]), 
                 .points(point[7:0]), 
                 .SEG_TXT(XLXN_4[63:0]));
   P2S  M4 (.clk(clk), 
           .P_Data(XLXN_4[63:0]), 
           .rst(rst), 
           .Serial(Start), 
           .EN(SEG_PEN), 
           .sout(seg_sout), 
           .s_clk(seg_clk), 
           .s_clrn(seg_clrn));
endmodule
