{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 2,
    "design__inferred_latch__count": 0,
    "design__instance__count": 7279,
    "design__instance__area": 93350.9,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 1,
    "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "power__internal__total": 0.0037056670989841223,
    "power__switching__total": 0.00067993433913216,
    "power__leakage__total": 2.0033319287904305e-06,
    "power__total": 0.004387604538351297,
    "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": -0.31232467496277144,
    "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.2662685980403009,
    "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.11150108929535142,
    "timing__setup__ws__corner:nom_fast_1p32V_m40C": 5.624258551409822,
    "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.111501,
    "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 6.998485,
    "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 1,
    "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": -0.39507262468609833,
    "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0.28032635339798756,
    "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.6257516903978695,
    "timing__setup__ws__corner:nom_slow_1p08V_125C": 2.7447365157581176,
    "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.625752,
    "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 3.182349,
    "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 1,
    "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": -0.34218043256288666,
    "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.27136607617973135,
    "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.29331649050942477,
    "timing__setup__ws__corner:nom_typ_1p20V_25C": 4.549383221132341,
    "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.293316,
    "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 5.616123,
    "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 1,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.31232467496277144,
    "clock__skew__worst_setup": 0.2662685980403009,
    "timing__hold__ws": 0.11150108929535142,
    "timing__setup__ws": 2.7447365157581176,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.111501,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 3.182349,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 500.0 200.0",
    "design__core__bbox": "2.88 3.78 496.8 192.78",
    "design__io": 45,
    "design__die__area": 100000,
    "design__core__area": 93350.9,
    "design__instance__count__stdcell": 4543,
    "design__instance__area__stdcell": 74744.2,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.80068,
    "design__instance__utilization__stdcell": 0.80068,
    "design__rows": 50,
    "design__rows:CoreSite": 50,
    "design__sites": 51450,
    "design__sites:CoreSite": 51450,
    "design__instance__count__class:buffer": 72,
    "design__instance__area__class:buffer": 522.547,
    "design__instance__count__class:inverter": 36,
    "design__instance__area__class:inverter": 195.955,
    "design__instance__count__class:sequential_cell": 512,
    "design__instance__area__class:sequential_cell": 25207.5,
    "design__instance__count__class:multi_input_combinational_cell": 2916,
    "design__instance__area__class:multi_input_combinational_cell": 31189.5,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "design__instance__count__class:timing_repair_buffer": 901,
    "design__instance__area__class:timing_repair_buffer": 15282.7,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 116602,
    "design__violations": 0,
    "design__instance__count__class:clock_buffer": 96,
    "design__instance__area__class:clock_buffer": 2264.37,
    "design__instance__count__class:clock_inverter": 10,
    "design__instance__area__class:clock_inverter": 81.648,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 506,
    "global_route__vias": 32536,
    "global_route__wirelength": 187935,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 4540,
    "route__net__special": 2,
    "route__drc_errors__iter:0": 1030,
    "route__wirelength__iter:0": 123792,
    "route__drc_errors__iter:1": 339,
    "route__wirelength__iter:1": 122913,
    "route__drc_errors__iter:2": 363,
    "route__wirelength__iter:2": 122736,
    "route__drc_errors__iter:3": 7,
    "route__wirelength__iter:3": 122668,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 122669,
    "route__drc_errors": 0,
    "route__wirelength": 122669,
    "route__vias": 28891,
    "route__vias__singlecut": 28891,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 1,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 662.315,
    "design__instance__count__class:fill_cell": 2736,
    "design__instance__area__class:fill_cell": 18606.7,
    "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 23,
    "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 23,
    "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
    "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 23,
    "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
    "timing__unannotated_net__count": 23,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C": 1.19925,
    "design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C": 1.19964,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C": 0.000748324,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000845968,
    "design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C": 0.000343847,
    "design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000845968,
    "design_powergrid__voltage__worst": 0.000845968,
    "design_powergrid__voltage__worst__net:VPWR": 1.19925,
    "design_powergrid__drop__worst": 0.000845968,
    "design_powergrid__drop__worst__net:VPWR": 0.000748324,
    "design_powergrid__voltage__worst__net:VGND": 0.000845968,
    "design_powergrid__drop__worst__net:VGND": 0.000845968,
    "ir__voltage__worst": 1.2,
    "ir__drop__avg": 0.00036,
    "ir__drop__worst": 0.000748,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}