vendor_name = ModelSim
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/EX_MA.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/MA_WB.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RR_EX.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/ID_RR.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/IF_ID.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/datapath.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/d_memory.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp2.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/comp1.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/i_memory.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Hazard_mitigation_unit.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/Flag_Unit.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/flag_reg.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/RF.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/PC_Control_Block.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd
source_file = 1, /home/sarthakn69/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/sarthakn69/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/sarthakn69/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/sarthakn69/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/sarthakn69/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/db/test.cbx.xml
design_name = datapath
instance = comp, \reset~input , reset~input, datapath, 1
instance = comp, \clk~input , clk~input, datapath, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
