module RAM (
    input clk,
    input rst_n,
    
    input write_en,
    input [7:0] write_addr,
    input [5:0] write_data,
    
    input read_en,
    input [7:0] read_addr,
    output reg [5:0] read_data
);
    
    // definition
    reg [5:0] RAM [0:11];
    
    integer i;
    always@(posedge clk or negedge rst_n) begin
        if(!rst_n) begin
            for(i = 0; i < 12; i = i + 1) begin
                RAM[i] <= 6'd0;
            end
        end
        else if(write_en) begin
            RAM[write_addr] <= write_data;
        end
    end
    
    always@(posedge clk or negedge rst_n) begin
        if(!rst_n) 
            read_data <= 6'd0;
        else if(read_en) 
            read_data <= RAM[read_addr];
        else 
            read_data <= 6'd0;
    end
    
endmodule