Classic Timing Analyzer report for cpld_code
Thu Dec 07 11:33:30 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+----------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.837 ns   ; sw_in[1] ; seg_out[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-----------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To          ;
+-------+-------------------+-----------------+-----------+-------------+
; N/A   ; None              ; 11.837 ns       ; sw_in[1]  ; seg_out[4]  ;
; N/A   ; None              ; 11.777 ns       ; sw_in[0]  ; seg_out[4]  ;
; N/A   ; None              ; 11.340 ns       ; sw_in[2]  ; seg_out[4]  ;
; N/A   ; None              ; 11.079 ns       ; sw_in[0]  ; seg_out[3]  ;
; N/A   ; None              ; 11.071 ns       ; sw_in[2]  ; seg_out[3]  ;
; N/A   ; None              ; 10.891 ns       ; sw_in[0]  ; seg_out[0]  ;
; N/A   ; None              ; 10.883 ns       ; sw_in[2]  ; seg_out[0]  ;
; N/A   ; None              ; 10.860 ns       ; sw_in[1]  ; seg_out[3]  ;
; N/A   ; None              ; 10.672 ns       ; sw_in[1]  ; seg_out[0]  ;
; N/A   ; None              ; 10.643 ns       ; sw_in[8]  ; seg_out[2]  ;
; N/A   ; None              ; 10.461 ns       ; sw_in[2]  ; seg_out[6]  ;
; N/A   ; None              ; 10.457 ns       ; sw_in[3]  ; seg_out[3]  ;
; N/A   ; None              ; 10.429 ns       ; sw_in[2]  ; seg_out[5]  ;
; N/A   ; None              ; 10.420 ns       ; sw_in[3]  ; seg_out[6]  ;
; N/A   ; None              ; 10.388 ns       ; sw_in[5]  ; seg_out[3]  ;
; N/A   ; None              ; 10.352 ns       ; sw_in[1]  ; seg_out[6]  ;
; N/A   ; None              ; 10.311 ns       ; sw_in[0]  ; seg_out[5]  ;
; N/A   ; None              ; 10.308 ns       ; sw_in[5]  ; seg_out[2]  ;
; N/A   ; None              ; 10.269 ns       ; sw_in[3]  ; seg_out[0]  ;
; N/A   ; None              ; 10.233 ns       ; sw_in[4]  ; seg_out[2]  ;
; N/A   ; None              ; 10.200 ns       ; sw_in[5]  ; seg_out[0]  ;
; N/A   ; None              ; 10.172 ns       ; sw_in[1]  ; seg_out[2]  ;
; N/A   ; None              ; 10.152 ns       ; sw_in[4]  ; seg_out[5]  ;
; N/A   ; None              ; 10.012 ns       ; sw_in[5]  ; seg_out[6]  ;
; N/A   ; None              ; 10.005 ns       ; sw_in[6]  ; seg_out[2]  ;
; N/A   ; None              ; 9.953 ns        ; sw_in[3]  ; seg_out[4]  ;
; N/A   ; None              ; 9.908 ns        ; sw_in[5]  ; seg_out[5]  ;
; N/A   ; None              ; 9.908 ns        ; sw_in[4]  ; seg_out[3]  ;
; N/A   ; None              ; 9.882 ns        ; sw_in[4]  ; seg_out[6]  ;
; N/A   ; None              ; 9.874 ns        ; sw_in[5]  ; seg_out[4]  ;
; N/A   ; None              ; 9.828 ns        ; sw_in[1]  ; seg_out[5]  ;
; N/A   ; None              ; 9.752 ns        ; sw_in[7]  ; seg_out[2]  ;
; N/A   ; None              ; 9.720 ns        ; sw_in[4]  ; seg_out[0]  ;
; N/A   ; None              ; 9.712 ns        ; sw_in[3]  ; seg_out[5]  ;
; N/A   ; None              ; 9.707 ns        ; sw_in[8]  ; seg_out[1]  ;
; N/A   ; None              ; 9.564 ns        ; sw_in[4]  ; seg_out[4]  ;
; N/A   ; None              ; 9.558 ns        ; sw_in[7]  ; seg_out[3]  ;
; N/A   ; None              ; 9.543 ns        ; sw_in[8]  ; seg_out[5]  ;
; N/A   ; None              ; 9.434 ns        ; sw_in[2]  ; seg_out[2]  ;
; N/A   ; None              ; 9.409 ns        ; sw_in[5]  ; seg_out[1]  ;
; N/A   ; None              ; 9.370 ns        ; sw_in[7]  ; seg_out[0]  ;
; N/A   ; None              ; 9.304 ns        ; sw_in[4]  ; seg_out[1]  ;
; N/A   ; None              ; 9.235 ns        ; sw_in[3]  ; seg_out[2]  ;
; N/A   ; None              ; 9.203 ns        ; sw_in[6]  ; seg_out[3]  ;
; N/A   ; None              ; 9.077 ns        ; sw_in[6]  ; seg_out[1]  ;
; N/A   ; None              ; 9.071 ns        ; sw_in[8]  ; seg_out[3]  ;
; N/A   ; None              ; 9.015 ns        ; sw_in[6]  ; seg_out[0]  ;
; N/A   ; None              ; 9.006 ns        ; sw_in[7]  ; seg_out[6]  ;
; N/A   ; None              ; 8.883 ns        ; sw_in[8]  ; seg_out[0]  ;
; N/A   ; None              ; 8.870 ns        ; sw_in[7]  ; seg_out[4]  ;
; N/A   ; None              ; 8.864 ns        ; sw_in[7]  ; seg_out[5]  ;
; N/A   ; None              ; 8.833 ns        ; sw_in[6]  ; seg_out[6]  ;
; N/A   ; None              ; 8.822 ns        ; sw_in[7]  ; seg_out[1]  ;
; N/A   ; None              ; 8.750 ns        ; sw_in[6]  ; seg_out[5]  ;
; N/A   ; None              ; 8.693 ns        ; sw_in[8]  ; seg_out[6]  ;
; N/A   ; None              ; 8.689 ns        ; sw_in[6]  ; seg_out[4]  ;
; N/A   ; None              ; 8.557 ns        ; sw_in[8]  ; seg_out[4]  ;
; N/A   ; None              ; 7.529 ns        ; scansw_in ; scan_out[0] ;
; N/A   ; None              ; 7.311 ns        ; scansw_in ; scan_out[1] ;
+-------+-------------------+-----------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 07 11:33:30 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpld_code -c cpld_code
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Longest tpd from source pin "sw_in[1]" to destination pin "seg_out[4]" is 11.837 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 5; PIN Node = 'sw_in[1]'
    Info: 2: + IC(2.758 ns) + CELL(0.740 ns) = 4.630 ns; Loc. = LC_X3_Y6_N9; Fanout = 1; COMB Node = 'seg_out~8'
    Info: 3: + IC(1.747 ns) + CELL(0.200 ns) = 6.577 ns; Loc. = LC_X2_Y4_N3; Fanout = 1; COMB Node = 'seg_out~5'
    Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 7.082 ns; Loc. = LC_X2_Y4_N4; Fanout = 1; COMB Node = 'seg_out~80'
    Info: 5: + IC(2.433 ns) + CELL(2.322 ns) = 11.837 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'seg_out[4]'
    Info: Total cell delay = 4.594 ns ( 38.81 % )
    Info: Total interconnect delay = 7.243 ns ( 61.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 184 megabytes
    Info: Processing ended: Thu Dec 07 11:33:30 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


