<stg><name>hls_deepset_pointwisePhi_iostream</name>


<trans_list>

<trans id="1073" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="23" op_0_bw="64">
<![CDATA[
:10  %layer19_out_V_data_0_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_0_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="23" op_0_bw="64">
<![CDATA[
:13  %layer19_out_V_data_1_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_1_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="23" op_0_bw="64">
<![CDATA[
:16  %layer19_out_V_data_2_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_2_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="23" op_0_bw="64">
<![CDATA[
:19  %layer19_out_V_data_3_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_3_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="23" op_0_bw="64">
<![CDATA[
:22  %layer19_out_V_data_4_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_4_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="64">
<![CDATA[
:25  %layer19_out_V_data_5_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_5_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="23" op_0_bw="64">
<![CDATA[
:28  %layer19_out_V_data_6_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_6_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="64">
<![CDATA[
:31  %layer19_out_V_data_7_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_7_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="23" op_0_bw="64">
<![CDATA[
:34  %layer19_out_V_data_8_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_8_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="23" op_0_bw="64">
<![CDATA[
:37  %layer19_out_V_data_9_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_9_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="23" op_0_bw="64">
<![CDATA[
:40  %layer19_out_V_data_10_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_10_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="23" op_0_bw="64">
<![CDATA[
:43  %layer19_out_V_data_11_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_11_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="23" op_0_bw="64">
<![CDATA[
:46  %layer19_out_V_data_12_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_12_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="23" op_0_bw="64">
<![CDATA[
:49  %layer19_out_V_data_13_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_13_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="23" op_0_bw="64">
<![CDATA[
:52  %layer19_out_V_data_14_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_14_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="23" op_0_bw="64">
<![CDATA[
:55  %layer19_out_V_data_15_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_15_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="23" op_0_bw="64">
<![CDATA[
:58  %layer19_out_V_data_16_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_16_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="23" op_0_bw="64">
<![CDATA[
:61  %layer19_out_V_data_17_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_17_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="23" op_0_bw="64">
<![CDATA[
:64  %layer19_out_V_data_18_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_18_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="23" op_0_bw="64">
<![CDATA[
:67  %layer19_out_V_data_19_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_19_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="23" op_0_bw="64">
<![CDATA[
:70  %layer19_out_V_data_20_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_20_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="23" op_0_bw="64">
<![CDATA[
:73  %layer19_out_V_data_21_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_21_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="64">
<![CDATA[
:76  %layer19_out_V_data_22_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_22_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="23" op_0_bw="64">
<![CDATA[
:79  %layer19_out_V_data_23_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_23_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="23" op_0_bw="64">
<![CDATA[
:82  %layer19_out_V_data_24_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_24_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="23" op_0_bw="64">
<![CDATA[
:85  %layer19_out_V_data_25_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_25_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="23" op_0_bw="64">
<![CDATA[
:88  %layer19_out_V_data_26_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_26_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="23" op_0_bw="64">
<![CDATA[
:91  %layer19_out_V_data_27_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_27_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="23" op_0_bw="64">
<![CDATA[
:94  %layer19_out_V_data_28_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_28_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="23" op_0_bw="64">
<![CDATA[
:97  %layer19_out_V_data_29_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_29_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="23" op_0_bw="64">
<![CDATA[
:100  %layer19_out_V_data_30_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_30_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="64">
<![CDATA[
:103  %layer19_out_V_data_31_V = alloca i23, align 4

]]></Node>
<StgValue><ssdm name="layer19_out_V_data_31_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="64">
<![CDATA[
:106  %layer4_out_V_data_0_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_0_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="64">
<![CDATA[
:109  %layer4_out_V_data_1_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_1_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="64">
<![CDATA[
:112  %layer4_out_V_data_2_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_2_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="64">
<![CDATA[
:115  %layer4_out_V_data_3_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_3_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="64">
<![CDATA[
:118  %layer4_out_V_data_4_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_4_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="64">
<![CDATA[
:121  %layer4_out_V_data_5_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_5_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="64">
<![CDATA[
:124  %layer4_out_V_data_6_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_6_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="64">
<![CDATA[
:127  %layer4_out_V_data_7_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_7_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="64">
<![CDATA[
:130  %layer4_out_V_data_8_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_8_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="64">
<![CDATA[
:133  %layer4_out_V_data_9_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_9_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="64">
<![CDATA[
:136  %layer4_out_V_data_10_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_10_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="64">
<![CDATA[
:139  %layer4_out_V_data_11_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_11_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="64">
<![CDATA[
:142  %layer4_out_V_data_12_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_12_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="64">
<![CDATA[
:145  %layer4_out_V_data_13_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_13_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="64">
<![CDATA[
:148  %layer4_out_V_data_14_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_14_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="64">
<![CDATA[
:151  %layer4_out_V_data_15_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_15_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="64">
<![CDATA[
:154  %layer4_out_V_data_16_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_16_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="64">
<![CDATA[
:157  %layer4_out_V_data_17_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_17_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="64">
<![CDATA[
:160  %layer4_out_V_data_18_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_18_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="64">
<![CDATA[
:163  %layer4_out_V_data_19_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_19_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="64">
<![CDATA[
:166  %layer4_out_V_data_20_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_20_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="64">
<![CDATA[
:169  %layer4_out_V_data_21_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_21_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="64">
<![CDATA[
:172  %layer4_out_V_data_22_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_22_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="64">
<![CDATA[
:175  %layer4_out_V_data_23_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_23_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="64">
<![CDATA[
:178  %layer4_out_V_data_24_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_24_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="64">
<![CDATA[
:181  %layer4_out_V_data_25_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_25_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="64">
<![CDATA[
:184  %layer4_out_V_data_26_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_26_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="64">
<![CDATA[
:187  %layer4_out_V_data_27_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_27_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="64">
<![CDATA[
:190  %layer4_out_V_data_28_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_28_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="64">
<![CDATA[
:193  %layer4_out_V_data_29_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_29_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="64">
<![CDATA[
:196  %layer4_out_V_data_30_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_30_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="64">
<![CDATA[
:199  %layer4_out_V_data_31_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_31_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="22" op_0_bw="64">
<![CDATA[
:202  %layer20_out_V_data_0_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_0_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="22" op_0_bw="64">
<![CDATA[
:205  %layer20_out_V_data_1_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_1_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="22" op_0_bw="64">
<![CDATA[
:208  %layer20_out_V_data_2_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_2_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="22" op_0_bw="64">
<![CDATA[
:211  %layer20_out_V_data_3_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_3_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="22" op_0_bw="64">
<![CDATA[
:214  %layer20_out_V_data_4_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_4_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="22" op_0_bw="64">
<![CDATA[
:217  %layer20_out_V_data_5_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_5_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="22" op_0_bw="64">
<![CDATA[
:220  %layer20_out_V_data_6_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_6_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="22" op_0_bw="64">
<![CDATA[
:223  %layer20_out_V_data_7_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_7_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="22" op_0_bw="64">
<![CDATA[
:226  %layer20_out_V_data_8_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_8_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="22" op_0_bw="64">
<![CDATA[
:229  %layer20_out_V_data_9_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_9_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="22" op_0_bw="64">
<![CDATA[
:232  %layer20_out_V_data_10_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_10_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="22" op_0_bw="64">
<![CDATA[
:235  %layer20_out_V_data_11_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_11_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="22" op_0_bw="64">
<![CDATA[
:238  %layer20_out_V_data_12_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_12_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="22" op_0_bw="64">
<![CDATA[
:241  %layer20_out_V_data_13_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_13_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="22" op_0_bw="64">
<![CDATA[
:244  %layer20_out_V_data_14_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_14_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="22" op_0_bw="64">
<![CDATA[
:247  %layer20_out_V_data_15_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_15_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="22" op_0_bw="64">
<![CDATA[
:250  %layer20_out_V_data_16_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_16_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="22" op_0_bw="64">
<![CDATA[
:253  %layer20_out_V_data_17_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_17_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="22" op_0_bw="64">
<![CDATA[
:256  %layer20_out_V_data_18_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_18_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="22" op_0_bw="64">
<![CDATA[
:259  %layer20_out_V_data_19_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_19_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="22" op_0_bw="64">
<![CDATA[
:262  %layer20_out_V_data_20_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_20_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="22" op_0_bw="64">
<![CDATA[
:265  %layer20_out_V_data_21_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_21_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="22" op_0_bw="64">
<![CDATA[
:268  %layer20_out_V_data_22_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_22_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="22" op_0_bw="64">
<![CDATA[
:271  %layer20_out_V_data_23_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_23_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="22" op_0_bw="64">
<![CDATA[
:274  %layer20_out_V_data_24_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_24_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="22" op_0_bw="64">
<![CDATA[
:277  %layer20_out_V_data_25_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_25_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="22" op_0_bw="64">
<![CDATA[
:280  %layer20_out_V_data_26_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_26_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="22" op_0_bw="64">
<![CDATA[
:283  %layer20_out_V_data_27_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_27_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="22" op_0_bw="64">
<![CDATA[
:286  %layer20_out_V_data_28_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_28_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="22" op_0_bw="64">
<![CDATA[
:289  %layer20_out_V_data_29_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_29_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="22" op_0_bw="64">
<![CDATA[
:292  %layer20_out_V_data_30_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_30_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="22" op_0_bw="64">
<![CDATA[
:295  %layer20_out_V_data_31_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer20_out_V_data_31_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="64">
<![CDATA[
:298  %layer7_out_V_data_0_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_0_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="64">
<![CDATA[
:301  %layer7_out_V_data_1_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_1_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="64">
<![CDATA[
:304  %layer7_out_V_data_2_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_2_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="64">
<![CDATA[
:307  %layer7_out_V_data_3_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_3_V"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="64">
<![CDATA[
:310  %layer7_out_V_data_4_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_4_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="64">
<![CDATA[
:313  %layer7_out_V_data_5_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_5_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="64">
<![CDATA[
:316  %layer7_out_V_data_6_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_6_V"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="64">
<![CDATA[
:319  %layer7_out_V_data_7_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_7_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="64">
<![CDATA[
:322  %layer7_out_V_data_8_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_8_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="64">
<![CDATA[
:325  %layer7_out_V_data_9_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_9_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="64">
<![CDATA[
:328  %layer7_out_V_data_10_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_10_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="64">
<![CDATA[
:331  %layer7_out_V_data_11_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_11_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="64">
<![CDATA[
:334  %layer7_out_V_data_12_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_12_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="64">
<![CDATA[
:337  %layer7_out_V_data_13_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_13_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="64">
<![CDATA[
:340  %layer7_out_V_data_14_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_14_V"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="64">
<![CDATA[
:343  %layer7_out_V_data_15_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_15_V"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="64">
<![CDATA[
:346  %layer7_out_V_data_16_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_16_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="64">
<![CDATA[
:349  %layer7_out_V_data_17_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_17_V"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="64">
<![CDATA[
:352  %layer7_out_V_data_18_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_18_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="64">
<![CDATA[
:355  %layer7_out_V_data_19_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_19_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="64">
<![CDATA[
:358  %layer7_out_V_data_20_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_20_V"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="64">
<![CDATA[
:361  %layer7_out_V_data_21_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_21_V"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="64">
<![CDATA[
:364  %layer7_out_V_data_22_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_22_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="64">
<![CDATA[
:367  %layer7_out_V_data_23_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_23_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="64">
<![CDATA[
:370  %layer7_out_V_data_24_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_24_V"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="64">
<![CDATA[
:373  %layer7_out_V_data_25_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_25_V"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="64">
<![CDATA[
:376  %layer7_out_V_data_26_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_26_V"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="64">
<![CDATA[
:379  %layer7_out_V_data_27_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_27_V"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="64">
<![CDATA[
:382  %layer7_out_V_data_28_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_28_V"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="64">
<![CDATA[
:385  %layer7_out_V_data_29_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_29_V"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="64">
<![CDATA[
:388  %layer7_out_V_data_30_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_30_V"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="64">
<![CDATA[
:391  %layer7_out_V_data_31_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_31_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="22" op_0_bw="64">
<![CDATA[
:394  %layer21_out_V_data_0_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_0_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="22" op_0_bw="64">
<![CDATA[
:397  %layer21_out_V_data_1_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_1_V"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="22" op_0_bw="64">
<![CDATA[
:400  %layer21_out_V_data_2_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_2_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="22" op_0_bw="64">
<![CDATA[
:403  %layer21_out_V_data_3_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_3_V"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="22" op_0_bw="64">
<![CDATA[
:406  %layer21_out_V_data_4_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_4_V"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="22" op_0_bw="64">
<![CDATA[
:409  %layer21_out_V_data_5_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_5_V"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="22" op_0_bw="64">
<![CDATA[
:412  %layer21_out_V_data_6_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_6_V"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="22" op_0_bw="64">
<![CDATA[
:415  %layer21_out_V_data_7_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_7_V"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="22" op_0_bw="64">
<![CDATA[
:418  %layer21_out_V_data_8_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_8_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="22" op_0_bw="64">
<![CDATA[
:421  %layer21_out_V_data_9_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_9_V"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="22" op_0_bw="64">
<![CDATA[
:424  %layer21_out_V_data_10_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_10_V"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="22" op_0_bw="64">
<![CDATA[
:427  %layer21_out_V_data_11_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_11_V"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="22" op_0_bw="64">
<![CDATA[
:430  %layer21_out_V_data_12_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_12_V"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="22" op_0_bw="64">
<![CDATA[
:433  %layer21_out_V_data_13_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_13_V"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="22" op_0_bw="64">
<![CDATA[
:436  %layer21_out_V_data_14_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_14_V"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="22" op_0_bw="64">
<![CDATA[
:439  %layer21_out_V_data_15_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_15_V"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="22" op_0_bw="64">
<![CDATA[
:442  %layer21_out_V_data_16_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_16_V"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="22" op_0_bw="64">
<![CDATA[
:445  %layer21_out_V_data_17_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_17_V"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="22" op_0_bw="64">
<![CDATA[
:448  %layer21_out_V_data_18_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_18_V"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="22" op_0_bw="64">
<![CDATA[
:451  %layer21_out_V_data_19_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_19_V"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="22" op_0_bw="64">
<![CDATA[
:454  %layer21_out_V_data_20_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_20_V"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="22" op_0_bw="64">
<![CDATA[
:457  %layer21_out_V_data_21_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_21_V"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="22" op_0_bw="64">
<![CDATA[
:460  %layer21_out_V_data_22_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_22_V"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="22" op_0_bw="64">
<![CDATA[
:463  %layer21_out_V_data_23_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_23_V"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="22" op_0_bw="64">
<![CDATA[
:466  %layer21_out_V_data_24_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_24_V"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="22" op_0_bw="64">
<![CDATA[
:469  %layer21_out_V_data_25_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_25_V"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="22" op_0_bw="64">
<![CDATA[
:472  %layer21_out_V_data_26_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_26_V"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="22" op_0_bw="64">
<![CDATA[
:475  %layer21_out_V_data_27_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_27_V"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="22" op_0_bw="64">
<![CDATA[
:478  %layer21_out_V_data_28_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_28_V"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="22" op_0_bw="64">
<![CDATA[
:481  %layer21_out_V_data_29_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_29_V"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="22" op_0_bw="64">
<![CDATA[
:484  %layer21_out_V_data_30_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_30_V"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="22" op_0_bw="64">
<![CDATA[
:487  %layer21_out_V_data_31_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer21_out_V_data_31_V"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="64">
<![CDATA[
:490  %layer10_out_V_data_0_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_0_V"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="64">
<![CDATA[
:493  %layer10_out_V_data_1_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_1_V"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="64">
<![CDATA[
:496  %layer10_out_V_data_2_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_2_V"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="64">
<![CDATA[
:499  %layer10_out_V_data_3_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_3_V"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="64">
<![CDATA[
:502  %layer10_out_V_data_4_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_4_V"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="64">
<![CDATA[
:505  %layer10_out_V_data_5_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_5_V"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="64">
<![CDATA[
:508  %layer10_out_V_data_6_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_6_V"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="64">
<![CDATA[
:511  %layer10_out_V_data_7_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_7_V"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="64">
<![CDATA[
:514  %layer10_out_V_data_8_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_8_V"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="64">
<![CDATA[
:517  %layer10_out_V_data_9_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_9_V"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="64">
<![CDATA[
:520  %layer10_out_V_data_10_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_10_V"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="64">
<![CDATA[
:523  %layer10_out_V_data_11_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_11_V"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="64">
<![CDATA[
:526  %layer10_out_V_data_12_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_12_V"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="64">
<![CDATA[
:529  %layer10_out_V_data_13_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_13_V"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="64">
<![CDATA[
:532  %layer10_out_V_data_14_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_14_V"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="64">
<![CDATA[
:535  %layer10_out_V_data_15_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_15_V"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="64">
<![CDATA[
:538  %layer10_out_V_data_16_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_16_V"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="64">
<![CDATA[
:541  %layer10_out_V_data_17_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_17_V"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="64">
<![CDATA[
:544  %layer10_out_V_data_18_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_18_V"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="64">
<![CDATA[
:547  %layer10_out_V_data_19_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_19_V"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="64">
<![CDATA[
:550  %layer10_out_V_data_20_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_20_V"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="64">
<![CDATA[
:553  %layer10_out_V_data_21_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_21_V"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="64">
<![CDATA[
:556  %layer10_out_V_data_22_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_22_V"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="64">
<![CDATA[
:559  %layer10_out_V_data_23_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_23_V"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="64">
<![CDATA[
:562  %layer10_out_V_data_24_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_24_V"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="64">
<![CDATA[
:565  %layer10_out_V_data_25_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_25_V"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="64">
<![CDATA[
:568  %layer10_out_V_data_26_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_26_V"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="64">
<![CDATA[
:571  %layer10_out_V_data_27_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_27_V"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="64">
<![CDATA[
:574  %layer10_out_V_data_28_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_28_V"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="64">
<![CDATA[
:577  %layer10_out_V_data_29_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_29_V"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="64">
<![CDATA[
:580  %layer10_out_V_data_30_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_30_V"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="64">
<![CDATA[
:583  %layer10_out_V_data_31_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_31_V"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="20" op_0_bw="64">
<![CDATA[
:586  %layer11_out_V_data_0_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_0_V"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="20" op_0_bw="64">
<![CDATA[
:589  %layer11_out_V_data_1_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_1_V"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="20" op_0_bw="64">
<![CDATA[
:592  %layer11_out_V_data_2_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_2_V"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="20" op_0_bw="64">
<![CDATA[
:595  %layer11_out_V_data_3_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_3_V"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="20" op_0_bw="64">
<![CDATA[
:598  %layer11_out_V_data_4_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_4_V"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="20" op_0_bw="64">
<![CDATA[
:601  %layer11_out_V_data_5_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_5_V"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="20" op_0_bw="64">
<![CDATA[
:604  %layer11_out_V_data_6_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_6_V"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="20" op_0_bw="64">
<![CDATA[
:607  %layer11_out_V_data_7_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_7_V"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="20" op_0_bw="64">
<![CDATA[
:610  %layer11_out_V_data_8_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_8_V"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="20" op_0_bw="64">
<![CDATA[
:613  %layer11_out_V_data_9_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_9_V"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="20" op_0_bw="64">
<![CDATA[
:616  %layer11_out_V_data_10_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_10_V"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="20" op_0_bw="64">
<![CDATA[
:619  %layer11_out_V_data_11_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_11_V"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="20" op_0_bw="64">
<![CDATA[
:622  %layer11_out_V_data_12_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_12_V"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="20" op_0_bw="64">
<![CDATA[
:625  %layer11_out_V_data_13_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_13_V"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="20" op_0_bw="64">
<![CDATA[
:628  %layer11_out_V_data_14_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_14_V"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="20" op_0_bw="64">
<![CDATA[
:631  %layer11_out_V_data_15_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_15_V"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="20" op_0_bw="64">
<![CDATA[
:634  %layer11_out_V_data_16_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_16_V"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="20" op_0_bw="64">
<![CDATA[
:637  %layer11_out_V_data_17_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_17_V"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="20" op_0_bw="64">
<![CDATA[
:640  %layer11_out_V_data_18_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_18_V"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="20" op_0_bw="64">
<![CDATA[
:643  %layer11_out_V_data_19_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_19_V"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="20" op_0_bw="64">
<![CDATA[
:646  %layer11_out_V_data_20_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_20_V"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="20" op_0_bw="64">
<![CDATA[
:649  %layer11_out_V_data_21_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_21_V"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="20" op_0_bw="64">
<![CDATA[
:652  %layer11_out_V_data_22_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_22_V"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="20" op_0_bw="64">
<![CDATA[
:655  %layer11_out_V_data_23_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_23_V"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="20" op_0_bw="64">
<![CDATA[
:658  %layer11_out_V_data_24_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_24_V"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="20" op_0_bw="64">
<![CDATA[
:661  %layer11_out_V_data_25_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_25_V"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="20" op_0_bw="64">
<![CDATA[
:664  %layer11_out_V_data_26_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_26_V"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="20" op_0_bw="64">
<![CDATA[
:667  %layer11_out_V_data_27_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_27_V"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="20" op_0_bw="64">
<![CDATA[
:670  %layer11_out_V_data_28_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_28_V"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="20" op_0_bw="64">
<![CDATA[
:673  %layer11_out_V_data_29_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_29_V"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="20" op_0_bw="64">
<![CDATA[
:676  %layer11_out_V_data_30_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_30_V"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="20" op_0_bw="64">
<![CDATA[
:679  %layer11_out_V_data_31_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_31_V"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="64">
<![CDATA[
:682  %layer12_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_0_V"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="64">
<![CDATA[
:685  %layer12_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_1_V"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="64">
<![CDATA[
:688  %layer12_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_2_V"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="64">
<![CDATA[
:691  %layer12_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_3_V"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="64">
<![CDATA[
:694  %layer12_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_4_V"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="64">
<![CDATA[
:697  %layer12_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_5_V"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="64">
<![CDATA[
:700  %layer12_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_6_V"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="64">
<![CDATA[
:703  %layer12_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_7_V"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="64">
<![CDATA[
:706  %layer12_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_8_V"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="64">
<![CDATA[
:709  %layer12_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_9_V"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="64">
<![CDATA[
:712  %layer12_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_10_V"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="64">
<![CDATA[
:715  %layer12_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_11_V"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="64">
<![CDATA[
:718  %layer12_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_12_V"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="64">
<![CDATA[
:721  %layer12_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_13_V"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="64">
<![CDATA[
:724  %layer12_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_14_V"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="64">
<![CDATA[
:727  %layer12_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_15_V"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="64">
<![CDATA[
:730  %layer12_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_16_V"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="64">
<![CDATA[
:733  %layer12_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_17_V"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="64">
<![CDATA[
:736  %layer12_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_18_V"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="64">
<![CDATA[
:739  %layer12_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_19_V"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="64">
<![CDATA[
:742  %layer12_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_20_V"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="64">
<![CDATA[
:745  %layer12_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_21_V"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="64">
<![CDATA[
:748  %layer12_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_22_V"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="64">
<![CDATA[
:751  %layer12_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_23_V"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="64">
<![CDATA[
:754  %layer12_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_24_V"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="64">
<![CDATA[
:757  %layer12_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_25_V"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="64">
<![CDATA[
:760  %layer12_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_26_V"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="64">
<![CDATA[
:763  %layer12_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_27_V"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="64">
<![CDATA[
:766  %layer12_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_28_V"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="64">
<![CDATA[
:769  %layer12_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_29_V"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="64">
<![CDATA[
:772  %layer12_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_30_V"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="64">
<![CDATA[
:775  %layer12_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer12_out_V_data_31_V"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="30" op_0_bw="64">
<![CDATA[
:778  %layer13_out_V_data_0_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_0_V"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="30" op_0_bw="64">
<![CDATA[
:781  %layer13_out_V_data_1_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_1_V"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="30" op_0_bw="64">
<![CDATA[
:784  %layer13_out_V_data_2_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_2_V"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="30" op_0_bw="64">
<![CDATA[
:787  %layer13_out_V_data_3_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_3_V"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="30" op_0_bw="64">
<![CDATA[
:790  %layer13_out_V_data_4_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_4_V"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="30" op_0_bw="64">
<![CDATA[
:793  %layer13_out_V_data_5_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_5_V"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="30" op_0_bw="64">
<![CDATA[
:796  %layer13_out_V_data_6_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_6_V"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="30" op_0_bw="64">
<![CDATA[
:799  %layer13_out_V_data_7_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_7_V"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="30" op_0_bw="64">
<![CDATA[
:802  %layer13_out_V_data_8_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_8_V"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="30" op_0_bw="64">
<![CDATA[
:805  %layer13_out_V_data_9_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_9_V"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="30" op_0_bw="64">
<![CDATA[
:808  %layer13_out_V_data_10_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_10_V"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="30" op_0_bw="64">
<![CDATA[
:811  %layer13_out_V_data_11_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_11_V"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="30" op_0_bw="64">
<![CDATA[
:814  %layer13_out_V_data_12_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_12_V"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="30" op_0_bw="64">
<![CDATA[
:817  %layer13_out_V_data_13_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_13_V"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="30" op_0_bw="64">
<![CDATA[
:820  %layer13_out_V_data_14_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_14_V"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="30" op_0_bw="64">
<![CDATA[
:823  %layer13_out_V_data_15_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_15_V"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="30" op_0_bw="64">
<![CDATA[
:826  %layer13_out_V_data_16_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_16_V"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="30" op_0_bw="64">
<![CDATA[
:829  %layer13_out_V_data_17_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_17_V"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="30" op_0_bw="64">
<![CDATA[
:832  %layer13_out_V_data_18_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_18_V"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="30" op_0_bw="64">
<![CDATA[
:835  %layer13_out_V_data_19_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_19_V"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="30" op_0_bw="64">
<![CDATA[
:838  %layer13_out_V_data_20_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_20_V"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="30" op_0_bw="64">
<![CDATA[
:841  %layer13_out_V_data_21_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_21_V"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="30" op_0_bw="64">
<![CDATA[
:844  %layer13_out_V_data_22_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_22_V"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="30" op_0_bw="64">
<![CDATA[
:847  %layer13_out_V_data_23_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_23_V"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="30" op_0_bw="64">
<![CDATA[
:850  %layer13_out_V_data_24_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_24_V"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="30" op_0_bw="64">
<![CDATA[
:853  %layer13_out_V_data_25_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_25_V"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="30" op_0_bw="64">
<![CDATA[
:856  %layer13_out_V_data_26_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_26_V"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="30" op_0_bw="64">
<![CDATA[
:859  %layer13_out_V_data_27_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_27_V"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="30" op_0_bw="64">
<![CDATA[
:862  %layer13_out_V_data_28_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_28_V"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="30" op_0_bw="64">
<![CDATA[
:865  %layer13_out_V_data_29_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_29_V"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="30" op_0_bw="64">
<![CDATA[
:868  %layer13_out_V_data_30_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_30_V"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="30" op_0_bw="64">
<![CDATA[
:871  %layer13_out_V_data_31_V = alloca i30, align 4

]]></Node>
<StgValue><ssdm name="layer13_out_V_data_31_V"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="64">
<![CDATA[
:874  %layer15_out_V_data_0_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_0_V"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="64">
<![CDATA[
:877  %layer15_out_V_data_1_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_1_V"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="64">
<![CDATA[
:880  %layer15_out_V_data_2_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_2_V"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="64">
<![CDATA[
:883  %layer15_out_V_data_3_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_3_V"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="64">
<![CDATA[
:886  %layer15_out_V_data_4_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_4_V"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="64">
<![CDATA[
:889  %layer15_out_V_data_5_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_5_V"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="64">
<![CDATA[
:892  %layer15_out_V_data_6_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_6_V"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="64">
<![CDATA[
:895  %layer15_out_V_data_7_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_7_V"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="64">
<![CDATA[
:898  %layer15_out_V_data_8_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_8_V"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="64">
<![CDATA[
:901  %layer15_out_V_data_9_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_9_V"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="64">
<![CDATA[
:904  %layer15_out_V_data_10_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_10_V"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="64">
<![CDATA[
:907  %layer15_out_V_data_11_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_11_V"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="64">
<![CDATA[
:910  %layer15_out_V_data_12_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_12_V"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="64">
<![CDATA[
:913  %layer15_out_V_data_13_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_13_V"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="64">
<![CDATA[
:916  %layer15_out_V_data_14_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_14_V"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="64">
<![CDATA[
:919  %layer15_out_V_data_15_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_15_V"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="64">
<![CDATA[
:922  %layer15_out_V_data_16_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_16_V"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="64">
<![CDATA[
:925  %layer15_out_V_data_17_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_17_V"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="64">
<![CDATA[
:928  %layer15_out_V_data_18_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_18_V"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="64">
<![CDATA[
:931  %layer15_out_V_data_19_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_19_V"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="8" op_0_bw="64">
<![CDATA[
:934  %layer15_out_V_data_20_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_20_V"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="64">
<![CDATA[
:937  %layer15_out_V_data_21_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_21_V"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="64">
<![CDATA[
:940  %layer15_out_V_data_22_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_22_V"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="64">
<![CDATA[
:943  %layer15_out_V_data_23_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_23_V"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="64">
<![CDATA[
:946  %layer15_out_V_data_24_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_24_V"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="64">
<![CDATA[
:949  %layer15_out_V_data_25_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_25_V"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="64">
<![CDATA[
:952  %layer15_out_V_data_26_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_26_V"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="64">
<![CDATA[
:955  %layer15_out_V_data_27_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_27_V"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="64">
<![CDATA[
:958  %layer15_out_V_data_28_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_28_V"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="64">
<![CDATA[
:961  %layer15_out_V_data_29_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_29_V"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="64">
<![CDATA[
:964  %layer15_out_V_data_30_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_30_V"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="64">
<![CDATA[
:967  %layer15_out_V_data_31_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="layer15_out_V_data_31_V"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="22" op_0_bw="64">
<![CDATA[
:970  %layer16_out_V_data_0_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer16_out_V_data_0_V"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="22" op_0_bw="64">
<![CDATA[
:973  %layer16_out_V_data_1_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer16_out_V_data_1_V"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="22" op_0_bw="64">
<![CDATA[
:976  %layer16_out_V_data_2_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer16_out_V_data_2_V"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="22" op_0_bw="64">
<![CDATA[
:979  %layer16_out_V_data_3_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer16_out_V_data_3_V"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="22" op_0_bw="64">
<![CDATA[
:982  %layer16_out_V_data_4_V = alloca i22, align 4

]]></Node>
<StgValue><ssdm name="layer16_out_V_data_4_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="366" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="23" op_5_bw="23" op_6_bw="23" op_7_bw="23" op_8_bw="23" op_9_bw="23" op_10_bw="23" op_11_bw="23" op_12_bw="23" op_13_bw="23" op_14_bw="23" op_15_bw="23" op_16_bw="23" op_17_bw="23" op_18_bw="23" op_19_bw="23" op_20_bw="23" op_21_bw="23" op_22_bw="23" op_23_bw="23" op_24_bw="23" op_25_bw="23" op_26_bw="23" op_27_bw="23" op_28_bw="23" op_29_bw="23" op_30_bw="23" op_31_bw="23" op_32_bw="23" op_33_bw="23" op_34_bw="23" op_35_bw="23">
<![CDATA[
:993  call fastcc void @"pointwise_conv_1d_cl<array,array<ap_fixed<23,8,5,3,0>,32u>,config19>"(i16* %phi_input_V_data_0_V, i16* %phi_input_V_data_1_V, i16* %phi_input_V_data_2_V, i23* %layer19_out_V_data_0_V, i23* %layer19_out_V_data_1_V, i23* %layer19_out_V_data_2_V, i23* %layer19_out_V_data_3_V, i23* %layer19_out_V_data_4_V, i23* %layer19_out_V_data_5_V, i23* %layer19_out_V_data_6_V, i23* %layer19_out_V_data_7_V, i23* %layer19_out_V_data_8_V, i23* %layer19_out_V_data_9_V, i23* %layer19_out_V_data_10_V, i23* %layer19_out_V_data_11_V, i23* %layer19_out_V_data_12_V, i23* %layer19_out_V_data_13_V, i23* %layer19_out_V_data_14_V, i23* %layer19_out_V_data_15_V, i23* %layer19_out_V_data_16_V, i23* %layer19_out_V_data_17_V, i23* %layer19_out_V_data_18_V, i23* %layer19_out_V_data_19_V, i23* %layer19_out_V_data_20_V, i23* %layer19_out_V_data_21_V, i23* %layer19_out_V_data_22_V, i23* %layer19_out_V_data_23_V, i23* %layer19_out_V_data_24_V, i23* %layer19_out_V_data_25_V, i23* %layer19_out_V_data_26_V, i23* %layer19_out_V_data_27_V, i23* %layer19_out_V_data_28_V, i23* %layer19_out_V_data_29_V, i23* %layer19_out_V_data_30_V, i23* %layer19_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln40"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="367" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="23" op_5_bw="23" op_6_bw="23" op_7_bw="23" op_8_bw="23" op_9_bw="23" op_10_bw="23" op_11_bw="23" op_12_bw="23" op_13_bw="23" op_14_bw="23" op_15_bw="23" op_16_bw="23" op_17_bw="23" op_18_bw="23" op_19_bw="23" op_20_bw="23" op_21_bw="23" op_22_bw="23" op_23_bw="23" op_24_bw="23" op_25_bw="23" op_26_bw="23" op_27_bw="23" op_28_bw="23" op_29_bw="23" op_30_bw="23" op_31_bw="23" op_32_bw="23" op_33_bw="23" op_34_bw="23" op_35_bw="23">
<![CDATA[
:993  call fastcc void @"pointwise_conv_1d_cl<array,array<ap_fixed<23,8,5,3,0>,32u>,config19>"(i16* %phi_input_V_data_0_V, i16* %phi_input_V_data_1_V, i16* %phi_input_V_data_2_V, i23* %layer19_out_V_data_0_V, i23* %layer19_out_V_data_1_V, i23* %layer19_out_V_data_2_V, i23* %layer19_out_V_data_3_V, i23* %layer19_out_V_data_4_V, i23* %layer19_out_V_data_5_V, i23* %layer19_out_V_data_6_V, i23* %layer19_out_V_data_7_V, i23* %layer19_out_V_data_8_V, i23* %layer19_out_V_data_9_V, i23* %layer19_out_V_data_10_V, i23* %layer19_out_V_data_11_V, i23* %layer19_out_V_data_12_V, i23* %layer19_out_V_data_13_V, i23* %layer19_out_V_data_14_V, i23* %layer19_out_V_data_15_V, i23* %layer19_out_V_data_16_V, i23* %layer19_out_V_data_17_V, i23* %layer19_out_V_data_18_V, i23* %layer19_out_V_data_19_V, i23* %layer19_out_V_data_20_V, i23* %layer19_out_V_data_21_V, i23* %layer19_out_V_data_22_V, i23* %layer19_out_V_data_23_V, i23* %layer19_out_V_data_24_V, i23* %layer19_out_V_data_25_V, i23* %layer19_out_V_data_26_V, i23* %layer19_out_V_data_27_V, i23* %layer19_out_V_data_28_V, i23* %layer19_out_V_data_29_V, i23* %layer19_out_V_data_30_V, i23* %layer19_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln40"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="368" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="23" op_3_bw="23" op_4_bw="23" op_5_bw="23" op_6_bw="23" op_7_bw="23" op_8_bw="23" op_9_bw="23" op_10_bw="23" op_11_bw="23" op_12_bw="23" op_13_bw="23" op_14_bw="23" op_15_bw="23" op_16_bw="23" op_17_bw="23" op_18_bw="23" op_19_bw="23" op_20_bw="23" op_21_bw="23" op_22_bw="23" op_23_bw="23" op_24_bw="23" op_25_bw="23" op_26_bw="23" op_27_bw="23" op_28_bw="23" op_29_bw="23" op_30_bw="23" op_31_bw="23" op_32_bw="23" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="0" op_66_bw="0">
<![CDATA[
:994  call fastcc void @"relu<array<ap_fixed,32u>,array<ap_ufixed<8,0,4,0,0>,32u>,relu_config4>"(i23* %layer19_out_V_data_0_V, i23* %layer19_out_V_data_1_V, i23* %layer19_out_V_data_2_V, i23* %layer19_out_V_data_3_V, i23* %layer19_out_V_data_4_V, i23* %layer19_out_V_data_5_V, i23* %layer19_out_V_data_6_V, i23* %layer19_out_V_data_7_V, i23* %layer19_out_V_data_8_V, i23* %layer19_out_V_data_9_V, i23* %layer19_out_V_data_10_V, i23* %layer19_out_V_data_11_V, i23* %layer19_out_V_data_12_V, i23* %layer19_out_V_data_13_V, i23* %layer19_out_V_data_14_V, i23* %layer19_out_V_data_15_V, i23* %layer19_out_V_data_16_V, i23* %layer19_out_V_data_17_V, i23* %layer19_out_V_data_18_V, i23* %layer19_out_V_data_19_V, i23* %layer19_out_V_data_20_V, i23* %layer19_out_V_data_21_V, i23* %layer19_out_V_data_22_V, i23* %layer19_out_V_data_23_V, i23* %layer19_out_V_data_24_V, i23* %layer19_out_V_data_25_V, i23* %layer19_out_V_data_26_V, i23* %layer19_out_V_data_27_V, i23* %layer19_out_V_data_28_V, i23* %layer19_out_V_data_29_V, i23* %layer19_out_V_data_30_V, i23* %layer19_out_V_data_31_V, i8* %layer4_out_V_data_0_V, i8* %layer4_out_V_data_1_V, i8* %layer4_out_V_data_2_V, i8* %layer4_out_V_data_3_V, i8* %layer4_out_V_data_4_V, i8* %layer4_out_V_data_5_V, i8* %layer4_out_V_data_6_V, i8* %layer4_out_V_data_7_V, i8* %layer4_out_V_data_8_V, i8* %layer4_out_V_data_9_V, i8* %layer4_out_V_data_10_V, i8* %layer4_out_V_data_11_V, i8* %layer4_out_V_data_12_V, i8* %layer4_out_V_data_13_V, i8* %layer4_out_V_data_14_V, i8* %layer4_out_V_data_15_V, i8* %layer4_out_V_data_16_V, i8* %layer4_out_V_data_17_V, i8* %layer4_out_V_data_18_V, i8* %layer4_out_V_data_19_V, i8* %layer4_out_V_data_20_V, i8* %layer4_out_V_data_21_V, i8* %layer4_out_V_data_22_V, i8* %layer4_out_V_data_23_V, i8* %layer4_out_V_data_24_V, i8* %layer4_out_V_data_25_V, i8* %layer4_out_V_data_26_V, i8* %layer4_out_V_data_27_V, i8* %layer4_out_V_data_28_V, i8* %layer4_out_V_data_29_V, i8* %layer4_out_V_data_30_V, i8* %layer4_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="369" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="23" op_3_bw="23" op_4_bw="23" op_5_bw="23" op_6_bw="23" op_7_bw="23" op_8_bw="23" op_9_bw="23" op_10_bw="23" op_11_bw="23" op_12_bw="23" op_13_bw="23" op_14_bw="23" op_15_bw="23" op_16_bw="23" op_17_bw="23" op_18_bw="23" op_19_bw="23" op_20_bw="23" op_21_bw="23" op_22_bw="23" op_23_bw="23" op_24_bw="23" op_25_bw="23" op_26_bw="23" op_27_bw="23" op_28_bw="23" op_29_bw="23" op_30_bw="23" op_31_bw="23" op_32_bw="23" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="0" op_66_bw="0">
<![CDATA[
:994  call fastcc void @"relu<array<ap_fixed,32u>,array<ap_ufixed<8,0,4,0,0>,32u>,relu_config4>"(i23* %layer19_out_V_data_0_V, i23* %layer19_out_V_data_1_V, i23* %layer19_out_V_data_2_V, i23* %layer19_out_V_data_3_V, i23* %layer19_out_V_data_4_V, i23* %layer19_out_V_data_5_V, i23* %layer19_out_V_data_6_V, i23* %layer19_out_V_data_7_V, i23* %layer19_out_V_data_8_V, i23* %layer19_out_V_data_9_V, i23* %layer19_out_V_data_10_V, i23* %layer19_out_V_data_11_V, i23* %layer19_out_V_data_12_V, i23* %layer19_out_V_data_13_V, i23* %layer19_out_V_data_14_V, i23* %layer19_out_V_data_15_V, i23* %layer19_out_V_data_16_V, i23* %layer19_out_V_data_17_V, i23* %layer19_out_V_data_18_V, i23* %layer19_out_V_data_19_V, i23* %layer19_out_V_data_20_V, i23* %layer19_out_V_data_21_V, i23* %layer19_out_V_data_22_V, i23* %layer19_out_V_data_23_V, i23* %layer19_out_V_data_24_V, i23* %layer19_out_V_data_25_V, i23* %layer19_out_V_data_26_V, i23* %layer19_out_V_data_27_V, i23* %layer19_out_V_data_28_V, i23* %layer19_out_V_data_29_V, i23* %layer19_out_V_data_30_V, i23* %layer19_out_V_data_31_V, i8* %layer4_out_V_data_0_V, i8* %layer4_out_V_data_1_V, i8* %layer4_out_V_data_2_V, i8* %layer4_out_V_data_3_V, i8* %layer4_out_V_data_4_V, i8* %layer4_out_V_data_5_V, i8* %layer4_out_V_data_6_V, i8* %layer4_out_V_data_7_V, i8* %layer4_out_V_data_8_V, i8* %layer4_out_V_data_9_V, i8* %layer4_out_V_data_10_V, i8* %layer4_out_V_data_11_V, i8* %layer4_out_V_data_12_V, i8* %layer4_out_V_data_13_V, i8* %layer4_out_V_data_14_V, i8* %layer4_out_V_data_15_V, i8* %layer4_out_V_data_16_V, i8* %layer4_out_V_data_17_V, i8* %layer4_out_V_data_18_V, i8* %layer4_out_V_data_19_V, i8* %layer4_out_V_data_20_V, i8* %layer4_out_V_data_21_V, i8* %layer4_out_V_data_22_V, i8* %layer4_out_V_data_23_V, i8* %layer4_out_V_data_24_V, i8* %layer4_out_V_data_25_V, i8* %layer4_out_V_data_26_V, i8* %layer4_out_V_data_27_V, i8* %layer4_out_V_data_28_V, i8* %layer4_out_V_data_29_V, i8* %layer4_out_V_data_30_V, i8* %layer4_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="370" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="22" op_34_bw="22" op_35_bw="22" op_36_bw="22" op_37_bw="22" op_38_bw="22" op_39_bw="22" op_40_bw="22" op_41_bw="22" op_42_bw="22" op_43_bw="22" op_44_bw="22" op_45_bw="22" op_46_bw="22" op_47_bw="22" op_48_bw="22" op_49_bw="22" op_50_bw="22" op_51_bw="22" op_52_bw="22" op_53_bw="22" op_54_bw="22" op_55_bw="22" op_56_bw="22" op_57_bw="22" op_58_bw="22" op_59_bw="22" op_60_bw="22" op_61_bw="22" op_62_bw="22" op_63_bw="22" op_64_bw="22" op_65_bw="0" op_66_bw="0">
<![CDATA[
:995  call fastcc void @"pointwise_conv_1d_cl<array,array<ap_fixed<22,7,5,3,0>,32u>,config20>"(i8* %layer4_out_V_data_0_V, i8* %layer4_out_V_data_1_V, i8* %layer4_out_V_data_2_V, i8* %layer4_out_V_data_3_V, i8* %layer4_out_V_data_4_V, i8* %layer4_out_V_data_5_V, i8* %layer4_out_V_data_6_V, i8* %layer4_out_V_data_7_V, i8* %layer4_out_V_data_8_V, i8* %layer4_out_V_data_9_V, i8* %layer4_out_V_data_10_V, i8* %layer4_out_V_data_11_V, i8* %layer4_out_V_data_12_V, i8* %layer4_out_V_data_13_V, i8* %layer4_out_V_data_14_V, i8* %layer4_out_V_data_15_V, i8* %layer4_out_V_data_16_V, i8* %layer4_out_V_data_17_V, i8* %layer4_out_V_data_18_V, i8* %layer4_out_V_data_19_V, i8* %layer4_out_V_data_20_V, i8* %layer4_out_V_data_21_V, i8* %layer4_out_V_data_22_V, i8* %layer4_out_V_data_23_V, i8* %layer4_out_V_data_24_V, i8* %layer4_out_V_data_25_V, i8* %layer4_out_V_data_26_V, i8* %layer4_out_V_data_27_V, i8* %layer4_out_V_data_28_V, i8* %layer4_out_V_data_29_V, i8* %layer4_out_V_data_30_V, i8* %layer4_out_V_data_31_V, i22* %layer20_out_V_data_0_V, i22* %layer20_out_V_data_1_V, i22* %layer20_out_V_data_2_V, i22* %layer20_out_V_data_3_V, i22* %layer20_out_V_data_4_V, i22* %layer20_out_V_data_5_V, i22* %layer20_out_V_data_6_V, i22* %layer20_out_V_data_7_V, i22* %layer20_out_V_data_8_V, i22* %layer20_out_V_data_9_V, i22* %layer20_out_V_data_10_V, i22* %layer20_out_V_data_11_V, i22* %layer20_out_V_data_12_V, i22* %layer20_out_V_data_13_V, i22* %layer20_out_V_data_14_V, i22* %layer20_out_V_data_15_V, i22* %layer20_out_V_data_16_V, i22* %layer20_out_V_data_17_V, i22* %layer20_out_V_data_18_V, i22* %layer20_out_V_data_19_V, i22* %layer20_out_V_data_20_V, i22* %layer20_out_V_data_21_V, i22* %layer20_out_V_data_22_V, i22* %layer20_out_V_data_23_V, i22* %layer20_out_V_data_24_V, i22* %layer20_out_V_data_25_V, i22* %layer20_out_V_data_26_V, i22* %layer20_out_V_data_27_V, i22* %layer20_out_V_data_28_V, i22* %layer20_out_V_data_29_V, i22* %layer20_out_V_data_30_V, i22* %layer20_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="371" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="22" op_34_bw="22" op_35_bw="22" op_36_bw="22" op_37_bw="22" op_38_bw="22" op_39_bw="22" op_40_bw="22" op_41_bw="22" op_42_bw="22" op_43_bw="22" op_44_bw="22" op_45_bw="22" op_46_bw="22" op_47_bw="22" op_48_bw="22" op_49_bw="22" op_50_bw="22" op_51_bw="22" op_52_bw="22" op_53_bw="22" op_54_bw="22" op_55_bw="22" op_56_bw="22" op_57_bw="22" op_58_bw="22" op_59_bw="22" op_60_bw="22" op_61_bw="22" op_62_bw="22" op_63_bw="22" op_64_bw="22" op_65_bw="0" op_66_bw="0">
<![CDATA[
:995  call fastcc void @"pointwise_conv_1d_cl<array,array<ap_fixed<22,7,5,3,0>,32u>,config20>"(i8* %layer4_out_V_data_0_V, i8* %layer4_out_V_data_1_V, i8* %layer4_out_V_data_2_V, i8* %layer4_out_V_data_3_V, i8* %layer4_out_V_data_4_V, i8* %layer4_out_V_data_5_V, i8* %layer4_out_V_data_6_V, i8* %layer4_out_V_data_7_V, i8* %layer4_out_V_data_8_V, i8* %layer4_out_V_data_9_V, i8* %layer4_out_V_data_10_V, i8* %layer4_out_V_data_11_V, i8* %layer4_out_V_data_12_V, i8* %layer4_out_V_data_13_V, i8* %layer4_out_V_data_14_V, i8* %layer4_out_V_data_15_V, i8* %layer4_out_V_data_16_V, i8* %layer4_out_V_data_17_V, i8* %layer4_out_V_data_18_V, i8* %layer4_out_V_data_19_V, i8* %layer4_out_V_data_20_V, i8* %layer4_out_V_data_21_V, i8* %layer4_out_V_data_22_V, i8* %layer4_out_V_data_23_V, i8* %layer4_out_V_data_24_V, i8* %layer4_out_V_data_25_V, i8* %layer4_out_V_data_26_V, i8* %layer4_out_V_data_27_V, i8* %layer4_out_V_data_28_V, i8* %layer4_out_V_data_29_V, i8* %layer4_out_V_data_30_V, i8* %layer4_out_V_data_31_V, i22* %layer20_out_V_data_0_V, i22* %layer20_out_V_data_1_V, i22* %layer20_out_V_data_2_V, i22* %layer20_out_V_data_3_V, i22* %layer20_out_V_data_4_V, i22* %layer20_out_V_data_5_V, i22* %layer20_out_V_data_6_V, i22* %layer20_out_V_data_7_V, i22* %layer20_out_V_data_8_V, i22* %layer20_out_V_data_9_V, i22* %layer20_out_V_data_10_V, i22* %layer20_out_V_data_11_V, i22* %layer20_out_V_data_12_V, i22* %layer20_out_V_data_13_V, i22* %layer20_out_V_data_14_V, i22* %layer20_out_V_data_15_V, i22* %layer20_out_V_data_16_V, i22* %layer20_out_V_data_17_V, i22* %layer20_out_V_data_18_V, i22* %layer20_out_V_data_19_V, i22* %layer20_out_V_data_20_V, i22* %layer20_out_V_data_21_V, i22* %layer20_out_V_data_22_V, i22* %layer20_out_V_data_23_V, i22* %layer20_out_V_data_24_V, i22* %layer20_out_V_data_25_V, i22* %layer20_out_V_data_26_V, i22* %layer20_out_V_data_27_V, i22* %layer20_out_V_data_28_V, i22* %layer20_out_V_data_29_V, i22* %layer20_out_V_data_30_V, i22* %layer20_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="372" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22" op_12_bw="22" op_13_bw="22" op_14_bw="22" op_15_bw="22" op_16_bw="22" op_17_bw="22" op_18_bw="22" op_19_bw="22" op_20_bw="22" op_21_bw="22" op_22_bw="22" op_23_bw="22" op_24_bw="22" op_25_bw="22" op_26_bw="22" op_27_bw="22" op_28_bw="22" op_29_bw="22" op_30_bw="22" op_31_bw="22" op_32_bw="22" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="0" op_66_bw="0">
<![CDATA[
:996  call fastcc void @"relu<array<ap_fixed,32u>,array<ap_ufixed<8,0,4,0,0>,32u>,relu_config7>"(i22* %layer20_out_V_data_0_V, i22* %layer20_out_V_data_1_V, i22* %layer20_out_V_data_2_V, i22* %layer20_out_V_data_3_V, i22* %layer20_out_V_data_4_V, i22* %layer20_out_V_data_5_V, i22* %layer20_out_V_data_6_V, i22* %layer20_out_V_data_7_V, i22* %layer20_out_V_data_8_V, i22* %layer20_out_V_data_9_V, i22* %layer20_out_V_data_10_V, i22* %layer20_out_V_data_11_V, i22* %layer20_out_V_data_12_V, i22* %layer20_out_V_data_13_V, i22* %layer20_out_V_data_14_V, i22* %layer20_out_V_data_15_V, i22* %layer20_out_V_data_16_V, i22* %layer20_out_V_data_17_V, i22* %layer20_out_V_data_18_V, i22* %layer20_out_V_data_19_V, i22* %layer20_out_V_data_20_V, i22* %layer20_out_V_data_21_V, i22* %layer20_out_V_data_22_V, i22* %layer20_out_V_data_23_V, i22* %layer20_out_V_data_24_V, i22* %layer20_out_V_data_25_V, i22* %layer20_out_V_data_26_V, i22* %layer20_out_V_data_27_V, i22* %layer20_out_V_data_28_V, i22* %layer20_out_V_data_29_V, i22* %layer20_out_V_data_30_V, i22* %layer20_out_V_data_31_V, i8* %layer7_out_V_data_0_V, i8* %layer7_out_V_data_1_V, i8* %layer7_out_V_data_2_V, i8* %layer7_out_V_data_3_V, i8* %layer7_out_V_data_4_V, i8* %layer7_out_V_data_5_V, i8* %layer7_out_V_data_6_V, i8* %layer7_out_V_data_7_V, i8* %layer7_out_V_data_8_V, i8* %layer7_out_V_data_9_V, i8* %layer7_out_V_data_10_V, i8* %layer7_out_V_data_11_V, i8* %layer7_out_V_data_12_V, i8* %layer7_out_V_data_13_V, i8* %layer7_out_V_data_14_V, i8* %layer7_out_V_data_15_V, i8* %layer7_out_V_data_16_V, i8* %layer7_out_V_data_17_V, i8* %layer7_out_V_data_18_V, i8* %layer7_out_V_data_19_V, i8* %layer7_out_V_data_20_V, i8* %layer7_out_V_data_21_V, i8* %layer7_out_V_data_22_V, i8* %layer7_out_V_data_23_V, i8* %layer7_out_V_data_24_V, i8* %layer7_out_V_data_25_V, i8* %layer7_out_V_data_26_V, i8* %layer7_out_V_data_27_V, i8* %layer7_out_V_data_28_V, i8* %layer7_out_V_data_29_V, i8* %layer7_out_V_data_30_V, i8* %layer7_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln52"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="373" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22" op_12_bw="22" op_13_bw="22" op_14_bw="22" op_15_bw="22" op_16_bw="22" op_17_bw="22" op_18_bw="22" op_19_bw="22" op_20_bw="22" op_21_bw="22" op_22_bw="22" op_23_bw="22" op_24_bw="22" op_25_bw="22" op_26_bw="22" op_27_bw="22" op_28_bw="22" op_29_bw="22" op_30_bw="22" op_31_bw="22" op_32_bw="22" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="0" op_66_bw="0">
<![CDATA[
:996  call fastcc void @"relu<array<ap_fixed,32u>,array<ap_ufixed<8,0,4,0,0>,32u>,relu_config7>"(i22* %layer20_out_V_data_0_V, i22* %layer20_out_V_data_1_V, i22* %layer20_out_V_data_2_V, i22* %layer20_out_V_data_3_V, i22* %layer20_out_V_data_4_V, i22* %layer20_out_V_data_5_V, i22* %layer20_out_V_data_6_V, i22* %layer20_out_V_data_7_V, i22* %layer20_out_V_data_8_V, i22* %layer20_out_V_data_9_V, i22* %layer20_out_V_data_10_V, i22* %layer20_out_V_data_11_V, i22* %layer20_out_V_data_12_V, i22* %layer20_out_V_data_13_V, i22* %layer20_out_V_data_14_V, i22* %layer20_out_V_data_15_V, i22* %layer20_out_V_data_16_V, i22* %layer20_out_V_data_17_V, i22* %layer20_out_V_data_18_V, i22* %layer20_out_V_data_19_V, i22* %layer20_out_V_data_20_V, i22* %layer20_out_V_data_21_V, i22* %layer20_out_V_data_22_V, i22* %layer20_out_V_data_23_V, i22* %layer20_out_V_data_24_V, i22* %layer20_out_V_data_25_V, i22* %layer20_out_V_data_26_V, i22* %layer20_out_V_data_27_V, i22* %layer20_out_V_data_28_V, i22* %layer20_out_V_data_29_V, i22* %layer20_out_V_data_30_V, i22* %layer20_out_V_data_31_V, i8* %layer7_out_V_data_0_V, i8* %layer7_out_V_data_1_V, i8* %layer7_out_V_data_2_V, i8* %layer7_out_V_data_3_V, i8* %layer7_out_V_data_4_V, i8* %layer7_out_V_data_5_V, i8* %layer7_out_V_data_6_V, i8* %layer7_out_V_data_7_V, i8* %layer7_out_V_data_8_V, i8* %layer7_out_V_data_9_V, i8* %layer7_out_V_data_10_V, i8* %layer7_out_V_data_11_V, i8* %layer7_out_V_data_12_V, i8* %layer7_out_V_data_13_V, i8* %layer7_out_V_data_14_V, i8* %layer7_out_V_data_15_V, i8* %layer7_out_V_data_16_V, i8* %layer7_out_V_data_17_V, i8* %layer7_out_V_data_18_V, i8* %layer7_out_V_data_19_V, i8* %layer7_out_V_data_20_V, i8* %layer7_out_V_data_21_V, i8* %layer7_out_V_data_22_V, i8* %layer7_out_V_data_23_V, i8* %layer7_out_V_data_24_V, i8* %layer7_out_V_data_25_V, i8* %layer7_out_V_data_26_V, i8* %layer7_out_V_data_27_V, i8* %layer7_out_V_data_28_V, i8* %layer7_out_V_data_29_V, i8* %layer7_out_V_data_30_V, i8* %layer7_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln52"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="374" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="22" op_34_bw="22" op_35_bw="22" op_36_bw="22" op_37_bw="22" op_38_bw="22" op_39_bw="22" op_40_bw="22" op_41_bw="22" op_42_bw="22" op_43_bw="22" op_44_bw="22" op_45_bw="22" op_46_bw="22" op_47_bw="22" op_48_bw="22" op_49_bw="22" op_50_bw="22" op_51_bw="22" op_52_bw="22" op_53_bw="22" op_54_bw="22" op_55_bw="22" op_56_bw="22" op_57_bw="22" op_58_bw="22" op_59_bw="22" op_60_bw="22" op_61_bw="22" op_62_bw="22" op_63_bw="22" op_64_bw="22" op_65_bw="0" op_66_bw="0">
<![CDATA[
:997  call fastcc void @"pointwise_conv_1d_cl<array,array<ap_fixed<22,7,5,3,0>,32u>,config21>"(i8* %layer7_out_V_data_0_V, i8* %layer7_out_V_data_1_V, i8* %layer7_out_V_data_2_V, i8* %layer7_out_V_data_3_V, i8* %layer7_out_V_data_4_V, i8* %layer7_out_V_data_5_V, i8* %layer7_out_V_data_6_V, i8* %layer7_out_V_data_7_V, i8* %layer7_out_V_data_8_V, i8* %layer7_out_V_data_9_V, i8* %layer7_out_V_data_10_V, i8* %layer7_out_V_data_11_V, i8* %layer7_out_V_data_12_V, i8* %layer7_out_V_data_13_V, i8* %layer7_out_V_data_14_V, i8* %layer7_out_V_data_15_V, i8* %layer7_out_V_data_16_V, i8* %layer7_out_V_data_17_V, i8* %layer7_out_V_data_18_V, i8* %layer7_out_V_data_19_V, i8* %layer7_out_V_data_20_V, i8* %layer7_out_V_data_21_V, i8* %layer7_out_V_data_22_V, i8* %layer7_out_V_data_23_V, i8* %layer7_out_V_data_24_V, i8* %layer7_out_V_data_25_V, i8* %layer7_out_V_data_26_V, i8* %layer7_out_V_data_27_V, i8* %layer7_out_V_data_28_V, i8* %layer7_out_V_data_29_V, i8* %layer7_out_V_data_30_V, i8* %layer7_out_V_data_31_V, i22* %layer21_out_V_data_0_V, i22* %layer21_out_V_data_1_V, i22* %layer21_out_V_data_2_V, i22* %layer21_out_V_data_3_V, i22* %layer21_out_V_data_4_V, i22* %layer21_out_V_data_5_V, i22* %layer21_out_V_data_6_V, i22* %layer21_out_V_data_7_V, i22* %layer21_out_V_data_8_V, i22* %layer21_out_V_data_9_V, i22* %layer21_out_V_data_10_V, i22* %layer21_out_V_data_11_V, i22* %layer21_out_V_data_12_V, i22* %layer21_out_V_data_13_V, i22* %layer21_out_V_data_14_V, i22* %layer21_out_V_data_15_V, i22* %layer21_out_V_data_16_V, i22* %layer21_out_V_data_17_V, i22* %layer21_out_V_data_18_V, i22* %layer21_out_V_data_19_V, i22* %layer21_out_V_data_20_V, i22* %layer21_out_V_data_21_V, i22* %layer21_out_V_data_22_V, i22* %layer21_out_V_data_23_V, i22* %layer21_out_V_data_24_V, i22* %layer21_out_V_data_25_V, i22* %layer21_out_V_data_26_V, i22* %layer21_out_V_data_27_V, i22* %layer21_out_V_data_28_V, i22* %layer21_out_V_data_29_V, i22* %layer21_out_V_data_30_V, i22* %layer21_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="375" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="22" op_34_bw="22" op_35_bw="22" op_36_bw="22" op_37_bw="22" op_38_bw="22" op_39_bw="22" op_40_bw="22" op_41_bw="22" op_42_bw="22" op_43_bw="22" op_44_bw="22" op_45_bw="22" op_46_bw="22" op_47_bw="22" op_48_bw="22" op_49_bw="22" op_50_bw="22" op_51_bw="22" op_52_bw="22" op_53_bw="22" op_54_bw="22" op_55_bw="22" op_56_bw="22" op_57_bw="22" op_58_bw="22" op_59_bw="22" op_60_bw="22" op_61_bw="22" op_62_bw="22" op_63_bw="22" op_64_bw="22" op_65_bw="0" op_66_bw="0">
<![CDATA[
:997  call fastcc void @"pointwise_conv_1d_cl<array,array<ap_fixed<22,7,5,3,0>,32u>,config21>"(i8* %layer7_out_V_data_0_V, i8* %layer7_out_V_data_1_V, i8* %layer7_out_V_data_2_V, i8* %layer7_out_V_data_3_V, i8* %layer7_out_V_data_4_V, i8* %layer7_out_V_data_5_V, i8* %layer7_out_V_data_6_V, i8* %layer7_out_V_data_7_V, i8* %layer7_out_V_data_8_V, i8* %layer7_out_V_data_9_V, i8* %layer7_out_V_data_10_V, i8* %layer7_out_V_data_11_V, i8* %layer7_out_V_data_12_V, i8* %layer7_out_V_data_13_V, i8* %layer7_out_V_data_14_V, i8* %layer7_out_V_data_15_V, i8* %layer7_out_V_data_16_V, i8* %layer7_out_V_data_17_V, i8* %layer7_out_V_data_18_V, i8* %layer7_out_V_data_19_V, i8* %layer7_out_V_data_20_V, i8* %layer7_out_V_data_21_V, i8* %layer7_out_V_data_22_V, i8* %layer7_out_V_data_23_V, i8* %layer7_out_V_data_24_V, i8* %layer7_out_V_data_25_V, i8* %layer7_out_V_data_26_V, i8* %layer7_out_V_data_27_V, i8* %layer7_out_V_data_28_V, i8* %layer7_out_V_data_29_V, i8* %layer7_out_V_data_30_V, i8* %layer7_out_V_data_31_V, i22* %layer21_out_V_data_0_V, i22* %layer21_out_V_data_1_V, i22* %layer21_out_V_data_2_V, i22* %layer21_out_V_data_3_V, i22* %layer21_out_V_data_4_V, i22* %layer21_out_V_data_5_V, i22* %layer21_out_V_data_6_V, i22* %layer21_out_V_data_7_V, i22* %layer21_out_V_data_8_V, i22* %layer21_out_V_data_9_V, i22* %layer21_out_V_data_10_V, i22* %layer21_out_V_data_11_V, i22* %layer21_out_V_data_12_V, i22* %layer21_out_V_data_13_V, i22* %layer21_out_V_data_14_V, i22* %layer21_out_V_data_15_V, i22* %layer21_out_V_data_16_V, i22* %layer21_out_V_data_17_V, i22* %layer21_out_V_data_18_V, i22* %layer21_out_V_data_19_V, i22* %layer21_out_V_data_20_V, i22* %layer21_out_V_data_21_V, i22* %layer21_out_V_data_22_V, i22* %layer21_out_V_data_23_V, i22* %layer21_out_V_data_24_V, i22* %layer21_out_V_data_25_V, i22* %layer21_out_V_data_26_V, i22* %layer21_out_V_data_27_V, i22* %layer21_out_V_data_28_V, i22* %layer21_out_V_data_29_V, i22* %layer21_out_V_data_30_V, i22* %layer21_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="376" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22" op_12_bw="22" op_13_bw="22" op_14_bw="22" op_15_bw="22" op_16_bw="22" op_17_bw="22" op_18_bw="22" op_19_bw="22" op_20_bw="22" op_21_bw="22" op_22_bw="22" op_23_bw="22" op_24_bw="22" op_25_bw="22" op_26_bw="22" op_27_bw="22" op_28_bw="22" op_29_bw="22" op_30_bw="22" op_31_bw="22" op_32_bw="22" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="0" op_66_bw="0">
<![CDATA[
:998  call fastcc void @"relu<array<ap_fixed,32u>,array<ap_ufixed<8,0,4,0,0>,32u>,relu_config10>"(i22* %layer21_out_V_data_0_V, i22* %layer21_out_V_data_1_V, i22* %layer21_out_V_data_2_V, i22* %layer21_out_V_data_3_V, i22* %layer21_out_V_data_4_V, i22* %layer21_out_V_data_5_V, i22* %layer21_out_V_data_6_V, i22* %layer21_out_V_data_7_V, i22* %layer21_out_V_data_8_V, i22* %layer21_out_V_data_9_V, i22* %layer21_out_V_data_10_V, i22* %layer21_out_V_data_11_V, i22* %layer21_out_V_data_12_V, i22* %layer21_out_V_data_13_V, i22* %layer21_out_V_data_14_V, i22* %layer21_out_V_data_15_V, i22* %layer21_out_V_data_16_V, i22* %layer21_out_V_data_17_V, i22* %layer21_out_V_data_18_V, i22* %layer21_out_V_data_19_V, i22* %layer21_out_V_data_20_V, i22* %layer21_out_V_data_21_V, i22* %layer21_out_V_data_22_V, i22* %layer21_out_V_data_23_V, i22* %layer21_out_V_data_24_V, i22* %layer21_out_V_data_25_V, i22* %layer21_out_V_data_26_V, i22* %layer21_out_V_data_27_V, i22* %layer21_out_V_data_28_V, i22* %layer21_out_V_data_29_V, i22* %layer21_out_V_data_30_V, i22* %layer21_out_V_data_31_V, i8* %layer10_out_V_data_0_V, i8* %layer10_out_V_data_1_V, i8* %layer10_out_V_data_2_V, i8* %layer10_out_V_data_3_V, i8* %layer10_out_V_data_4_V, i8* %layer10_out_V_data_5_V, i8* %layer10_out_V_data_6_V, i8* %layer10_out_V_data_7_V, i8* %layer10_out_V_data_8_V, i8* %layer10_out_V_data_9_V, i8* %layer10_out_V_data_10_V, i8* %layer10_out_V_data_11_V, i8* %layer10_out_V_data_12_V, i8* %layer10_out_V_data_13_V, i8* %layer10_out_V_data_14_V, i8* %layer10_out_V_data_15_V, i8* %layer10_out_V_data_16_V, i8* %layer10_out_V_data_17_V, i8* %layer10_out_V_data_18_V, i8* %layer10_out_V_data_19_V, i8* %layer10_out_V_data_20_V, i8* %layer10_out_V_data_21_V, i8* %layer10_out_V_data_22_V, i8* %layer10_out_V_data_23_V, i8* %layer10_out_V_data_24_V, i8* %layer10_out_V_data_25_V, i8* %layer10_out_V_data_26_V, i8* %layer10_out_V_data_27_V, i8* %layer10_out_V_data_28_V, i8* %layer10_out_V_data_29_V, i8* %layer10_out_V_data_30_V, i8* %layer10_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="377" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22" op_12_bw="22" op_13_bw="22" op_14_bw="22" op_15_bw="22" op_16_bw="22" op_17_bw="22" op_18_bw="22" op_19_bw="22" op_20_bw="22" op_21_bw="22" op_22_bw="22" op_23_bw="22" op_24_bw="22" op_25_bw="22" op_26_bw="22" op_27_bw="22" op_28_bw="22" op_29_bw="22" op_30_bw="22" op_31_bw="22" op_32_bw="22" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="0" op_66_bw="0">
<![CDATA[
:998  call fastcc void @"relu<array<ap_fixed,32u>,array<ap_ufixed<8,0,4,0,0>,32u>,relu_config10>"(i22* %layer21_out_V_data_0_V, i22* %layer21_out_V_data_1_V, i22* %layer21_out_V_data_2_V, i22* %layer21_out_V_data_3_V, i22* %layer21_out_V_data_4_V, i22* %layer21_out_V_data_5_V, i22* %layer21_out_V_data_6_V, i22* %layer21_out_V_data_7_V, i22* %layer21_out_V_data_8_V, i22* %layer21_out_V_data_9_V, i22* %layer21_out_V_data_10_V, i22* %layer21_out_V_data_11_V, i22* %layer21_out_V_data_12_V, i22* %layer21_out_V_data_13_V, i22* %layer21_out_V_data_14_V, i22* %layer21_out_V_data_15_V, i22* %layer21_out_V_data_16_V, i22* %layer21_out_V_data_17_V, i22* %layer21_out_V_data_18_V, i22* %layer21_out_V_data_19_V, i22* %layer21_out_V_data_20_V, i22* %layer21_out_V_data_21_V, i22* %layer21_out_V_data_22_V, i22* %layer21_out_V_data_23_V, i22* %layer21_out_V_data_24_V, i22* %layer21_out_V_data_25_V, i22* %layer21_out_V_data_26_V, i22* %layer21_out_V_data_27_V, i22* %layer21_out_V_data_28_V, i22* %layer21_out_V_data_29_V, i22* %layer21_out_V_data_30_V, i22* %layer21_out_V_data_31_V, i8* %layer10_out_V_data_0_V, i8* %layer10_out_V_data_1_V, i8* %layer10_out_V_data_2_V, i8* %layer10_out_V_data_3_V, i8* %layer10_out_V_data_4_V, i8* %layer10_out_V_data_5_V, i8* %layer10_out_V_data_6_V, i8* %layer10_out_V_data_7_V, i8* %layer10_out_V_data_8_V, i8* %layer10_out_V_data_9_V, i8* %layer10_out_V_data_10_V, i8* %layer10_out_V_data_11_V, i8* %layer10_out_V_data_12_V, i8* %layer10_out_V_data_13_V, i8* %layer10_out_V_data_14_V, i8* %layer10_out_V_data_15_V, i8* %layer10_out_V_data_16_V, i8* %layer10_out_V_data_17_V, i8* %layer10_out_V_data_18_V, i8* %layer10_out_V_data_19_V, i8* %layer10_out_V_data_20_V, i8* %layer10_out_V_data_21_V, i8* %layer10_out_V_data_22_V, i8* %layer10_out_V_data_23_V, i8* %layer10_out_V_data_24_V, i8* %layer10_out_V_data_25_V, i8* %layer10_out_V_data_26_V, i8* %layer10_out_V_data_27_V, i8* %layer10_out_V_data_28_V, i8* %layer10_out_V_data_29_V, i8* %layer10_out_V_data_30_V, i8* %layer10_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="378" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="20" op_34_bw="20" op_35_bw="20" op_36_bw="20" op_37_bw="20" op_38_bw="20" op_39_bw="20" op_40_bw="20" op_41_bw="20" op_42_bw="20" op_43_bw="20" op_44_bw="20" op_45_bw="20" op_46_bw="20" op_47_bw="20" op_48_bw="20" op_49_bw="20" op_50_bw="20" op_51_bw="20" op_52_bw="20" op_53_bw="20" op_54_bw="20" op_55_bw="20" op_56_bw="20" op_57_bw="20" op_58_bw="20" op_59_bw="20" op_60_bw="20" op_61_bw="20" op_62_bw="20" op_63_bw="20" op_64_bw="20" op_65_bw="0" op_66_bw="0">
<![CDATA[
:999  call fastcc void @"linear<array,array<ap_fixed<20,11,4,0,0>,32u>,linear_config11>"(i8* %layer10_out_V_data_0_V, i8* %layer10_out_V_data_1_V, i8* %layer10_out_V_data_2_V, i8* %layer10_out_V_data_3_V, i8* %layer10_out_V_data_4_V, i8* %layer10_out_V_data_5_V, i8* %layer10_out_V_data_6_V, i8* %layer10_out_V_data_7_V, i8* %layer10_out_V_data_8_V, i8* %layer10_out_V_data_9_V, i8* %layer10_out_V_data_10_V, i8* %layer10_out_V_data_11_V, i8* %layer10_out_V_data_12_V, i8* %layer10_out_V_data_13_V, i8* %layer10_out_V_data_14_V, i8* %layer10_out_V_data_15_V, i8* %layer10_out_V_data_16_V, i8* %layer10_out_V_data_17_V, i8* %layer10_out_V_data_18_V, i8* %layer10_out_V_data_19_V, i8* %layer10_out_V_data_20_V, i8* %layer10_out_V_data_21_V, i8* %layer10_out_V_data_22_V, i8* %layer10_out_V_data_23_V, i8* %layer10_out_V_data_24_V, i8* %layer10_out_V_data_25_V, i8* %layer10_out_V_data_26_V, i8* %layer10_out_V_data_27_V, i8* %layer10_out_V_data_28_V, i8* %layer10_out_V_data_29_V, i8* %layer10_out_V_data_30_V, i8* %layer10_out_V_data_31_V, i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln64"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="379" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="20" op_34_bw="20" op_35_bw="20" op_36_bw="20" op_37_bw="20" op_38_bw="20" op_39_bw="20" op_40_bw="20" op_41_bw="20" op_42_bw="20" op_43_bw="20" op_44_bw="20" op_45_bw="20" op_46_bw="20" op_47_bw="20" op_48_bw="20" op_49_bw="20" op_50_bw="20" op_51_bw="20" op_52_bw="20" op_53_bw="20" op_54_bw="20" op_55_bw="20" op_56_bw="20" op_57_bw="20" op_58_bw="20" op_59_bw="20" op_60_bw="20" op_61_bw="20" op_62_bw="20" op_63_bw="20" op_64_bw="20" op_65_bw="0" op_66_bw="0">
<![CDATA[
:999  call fastcc void @"linear<array,array<ap_fixed<20,11,4,0,0>,32u>,linear_config11>"(i8* %layer10_out_V_data_0_V, i8* %layer10_out_V_data_1_V, i8* %layer10_out_V_data_2_V, i8* %layer10_out_V_data_3_V, i8* %layer10_out_V_data_4_V, i8* %layer10_out_V_data_5_V, i8* %layer10_out_V_data_6_V, i8* %layer10_out_V_data_7_V, i8* %layer10_out_V_data_8_V, i8* %layer10_out_V_data_9_V, i8* %layer10_out_V_data_10_V, i8* %layer10_out_V_data_11_V, i8* %layer10_out_V_data_12_V, i8* %layer10_out_V_data_13_V, i8* %layer10_out_V_data_14_V, i8* %layer10_out_V_data_15_V, i8* %layer10_out_V_data_16_V, i8* %layer10_out_V_data_17_V, i8* %layer10_out_V_data_18_V, i8* %layer10_out_V_data_19_V, i8* %layer10_out_V_data_20_V, i8* %layer10_out_V_data_21_V, i8* %layer10_out_V_data_22_V, i8* %layer10_out_V_data_23_V, i8* %layer10_out_V_data_24_V, i8* %layer10_out_V_data_25_V, i8* %layer10_out_V_data_26_V, i8* %layer10_out_V_data_27_V, i8* %layer10_out_V_data_28_V, i8* %layer10_out_V_data_29_V, i8* %layer10_out_V_data_30_V, i8* %layer10_out_V_data_31_V, i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln64"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="380" st_id="16" stage="16" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="381" st_id="17" stage="15" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="382" st_id="18" stage="14" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="383" st_id="19" stage="13" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="384" st_id="20" stage="12" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="385" st_id="21" stage="11" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="386" st_id="22" stage="10" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="387" st_id="23" stage="9" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="388" st_id="24" stage="8" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="389" st_id="25" stage="7" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="390" st_id="26" stage="6" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="391" st_id="27" stage="5" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="392" st_id="28" stage="4" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="393" st_id="29" stage="3" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="394" st_id="30" stage="2" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="395" st_id="31" stage="1" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="20" op_19_bw="20" op_20_bw="20" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1000  call fastcc void @"global_pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>"(i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_31_V, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="396" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="30" op_34_bw="30" op_35_bw="30" op_36_bw="30" op_37_bw="30" op_38_bw="30" op_39_bw="30" op_40_bw="30" op_41_bw="30" op_42_bw="30" op_43_bw="30" op_44_bw="30" op_45_bw="30" op_46_bw="30" op_47_bw="30" op_48_bw="30" op_49_bw="30" op_50_bw="30" op_51_bw="30" op_52_bw="30" op_53_bw="30" op_54_bw="30" op_55_bw="30" op_56_bw="30" op_57_bw="30" op_58_bw="30" op_59_bw="30" op_60_bw="30" op_61_bw="30" op_62_bw="30" op_63_bw="30" op_64_bw="30" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1001  call fastcc void @"dense<array<ap_fixed,32u>,array<ap_fixed<30,13,5,3,0>,32u>,config13>"(i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V, i30* %layer13_out_V_data_0_V, i30* %layer13_out_V_data_1_V, i30* %layer13_out_V_data_2_V, i30* %layer13_out_V_data_3_V, i30* %layer13_out_V_data_4_V, i30* %layer13_out_V_data_5_V, i30* %layer13_out_V_data_6_V, i30* %layer13_out_V_data_7_V, i30* %layer13_out_V_data_8_V, i30* %layer13_out_V_data_9_V, i30* %layer13_out_V_data_10_V, i30* %layer13_out_V_data_11_V, i30* %layer13_out_V_data_12_V, i30* %layer13_out_V_data_13_V, i30* %layer13_out_V_data_14_V, i30* %layer13_out_V_data_15_V, i30* %layer13_out_V_data_16_V, i30* %layer13_out_V_data_17_V, i30* %layer13_out_V_data_18_V, i30* %layer13_out_V_data_19_V, i30* %layer13_out_V_data_20_V, i30* %layer13_out_V_data_21_V, i30* %layer13_out_V_data_22_V, i30* %layer13_out_V_data_23_V, i30* %layer13_out_V_data_24_V, i30* %layer13_out_V_data_25_V, i30* %layer13_out_V_data_26_V, i30* %layer13_out_V_data_27_V, i30* %layer13_out_V_data_28_V, i30* %layer13_out_V_data_29_V, i30* %layer13_out_V_data_30_V, i30* %layer13_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="397" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="30" op_34_bw="30" op_35_bw="30" op_36_bw="30" op_37_bw="30" op_38_bw="30" op_39_bw="30" op_40_bw="30" op_41_bw="30" op_42_bw="30" op_43_bw="30" op_44_bw="30" op_45_bw="30" op_46_bw="30" op_47_bw="30" op_48_bw="30" op_49_bw="30" op_50_bw="30" op_51_bw="30" op_52_bw="30" op_53_bw="30" op_54_bw="30" op_55_bw="30" op_56_bw="30" op_57_bw="30" op_58_bw="30" op_59_bw="30" op_60_bw="30" op_61_bw="30" op_62_bw="30" op_63_bw="30" op_64_bw="30" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1001  call fastcc void @"dense<array<ap_fixed,32u>,array<ap_fixed<30,13,5,3,0>,32u>,config13>"(i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_31_V, i30* %layer13_out_V_data_0_V, i30* %layer13_out_V_data_1_V, i30* %layer13_out_V_data_2_V, i30* %layer13_out_V_data_3_V, i30* %layer13_out_V_data_4_V, i30* %layer13_out_V_data_5_V, i30* %layer13_out_V_data_6_V, i30* %layer13_out_V_data_7_V, i30* %layer13_out_V_data_8_V, i30* %layer13_out_V_data_9_V, i30* %layer13_out_V_data_10_V, i30* %layer13_out_V_data_11_V, i30* %layer13_out_V_data_12_V, i30* %layer13_out_V_data_13_V, i30* %layer13_out_V_data_14_V, i30* %layer13_out_V_data_15_V, i30* %layer13_out_V_data_16_V, i30* %layer13_out_V_data_17_V, i30* %layer13_out_V_data_18_V, i30* %layer13_out_V_data_19_V, i30* %layer13_out_V_data_20_V, i30* %layer13_out_V_data_21_V, i30* %layer13_out_V_data_22_V, i30* %layer13_out_V_data_23_V, i30* %layer13_out_V_data_24_V, i30* %layer13_out_V_data_25_V, i30* %layer13_out_V_data_26_V, i30* %layer13_out_V_data_27_V, i30* %layer13_out_V_data_28_V, i30* %layer13_out_V_data_29_V, i30* %layer13_out_V_data_30_V, i30* %layer13_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="398" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="30" op_6_bw="30" op_7_bw="30" op_8_bw="30" op_9_bw="30" op_10_bw="30" op_11_bw="30" op_12_bw="30" op_13_bw="30" op_14_bw="30" op_15_bw="30" op_16_bw="30" op_17_bw="30" op_18_bw="30" op_19_bw="30" op_20_bw="30" op_21_bw="30" op_22_bw="30" op_23_bw="30" op_24_bw="30" op_25_bw="30" op_26_bw="30" op_27_bw="30" op_28_bw="30" op_29_bw="30" op_30_bw="30" op_31_bw="30" op_32_bw="30" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1002  call fastcc void @"relu<array<ap_fixed,32u>,array<ap_ufixed<8,0,4,0,0>,32u>,relu_config15>"(i30* %layer13_out_V_data_0_V, i30* %layer13_out_V_data_1_V, i30* %layer13_out_V_data_2_V, i30* %layer13_out_V_data_3_V, i30* %layer13_out_V_data_4_V, i30* %layer13_out_V_data_5_V, i30* %layer13_out_V_data_6_V, i30* %layer13_out_V_data_7_V, i30* %layer13_out_V_data_8_V, i30* %layer13_out_V_data_9_V, i30* %layer13_out_V_data_10_V, i30* %layer13_out_V_data_11_V, i30* %layer13_out_V_data_12_V, i30* %layer13_out_V_data_13_V, i30* %layer13_out_V_data_14_V, i30* %layer13_out_V_data_15_V, i30* %layer13_out_V_data_16_V, i30* %layer13_out_V_data_17_V, i30* %layer13_out_V_data_18_V, i30* %layer13_out_V_data_19_V, i30* %layer13_out_V_data_20_V, i30* %layer13_out_V_data_21_V, i30* %layer13_out_V_data_22_V, i30* %layer13_out_V_data_23_V, i30* %layer13_out_V_data_24_V, i30* %layer13_out_V_data_25_V, i30* %layer13_out_V_data_26_V, i30* %layer13_out_V_data_27_V, i30* %layer13_out_V_data_28_V, i30* %layer13_out_V_data_29_V, i30* %layer13_out_V_data_30_V, i30* %layer13_out_V_data_31_V, i8* %layer15_out_V_data_0_V, i8* %layer15_out_V_data_1_V, i8* %layer15_out_V_data_2_V, i8* %layer15_out_V_data_3_V, i8* %layer15_out_V_data_4_V, i8* %layer15_out_V_data_5_V, i8* %layer15_out_V_data_6_V, i8* %layer15_out_V_data_7_V, i8* %layer15_out_V_data_8_V, i8* %layer15_out_V_data_9_V, i8* %layer15_out_V_data_10_V, i8* %layer15_out_V_data_11_V, i8* %layer15_out_V_data_12_V, i8* %layer15_out_V_data_13_V, i8* %layer15_out_V_data_14_V, i8* %layer15_out_V_data_15_V, i8* %layer15_out_V_data_16_V, i8* %layer15_out_V_data_17_V, i8* %layer15_out_V_data_18_V, i8* %layer15_out_V_data_19_V, i8* %layer15_out_V_data_20_V, i8* %layer15_out_V_data_21_V, i8* %layer15_out_V_data_22_V, i8* %layer15_out_V_data_23_V, i8* %layer15_out_V_data_24_V, i8* %layer15_out_V_data_25_V, i8* %layer15_out_V_data_26_V, i8* %layer15_out_V_data_27_V, i8* %layer15_out_V_data_28_V, i8* %layer15_out_V_data_29_V, i8* %layer15_out_V_data_30_V, i8* %layer15_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln76"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="399" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30" op_5_bw="30" op_6_bw="30" op_7_bw="30" op_8_bw="30" op_9_bw="30" op_10_bw="30" op_11_bw="30" op_12_bw="30" op_13_bw="30" op_14_bw="30" op_15_bw="30" op_16_bw="30" op_17_bw="30" op_18_bw="30" op_19_bw="30" op_20_bw="30" op_21_bw="30" op_22_bw="30" op_23_bw="30" op_24_bw="30" op_25_bw="30" op_26_bw="30" op_27_bw="30" op_28_bw="30" op_29_bw="30" op_30_bw="30" op_31_bw="30" op_32_bw="30" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="0" op_66_bw="0">
<![CDATA[
:1002  call fastcc void @"relu<array<ap_fixed,32u>,array<ap_ufixed<8,0,4,0,0>,32u>,relu_config15>"(i30* %layer13_out_V_data_0_V, i30* %layer13_out_V_data_1_V, i30* %layer13_out_V_data_2_V, i30* %layer13_out_V_data_3_V, i30* %layer13_out_V_data_4_V, i30* %layer13_out_V_data_5_V, i30* %layer13_out_V_data_6_V, i30* %layer13_out_V_data_7_V, i30* %layer13_out_V_data_8_V, i30* %layer13_out_V_data_9_V, i30* %layer13_out_V_data_10_V, i30* %layer13_out_V_data_11_V, i30* %layer13_out_V_data_12_V, i30* %layer13_out_V_data_13_V, i30* %layer13_out_V_data_14_V, i30* %layer13_out_V_data_15_V, i30* %layer13_out_V_data_16_V, i30* %layer13_out_V_data_17_V, i30* %layer13_out_V_data_18_V, i30* %layer13_out_V_data_19_V, i30* %layer13_out_V_data_20_V, i30* %layer13_out_V_data_21_V, i30* %layer13_out_V_data_22_V, i30* %layer13_out_V_data_23_V, i30* %layer13_out_V_data_24_V, i30* %layer13_out_V_data_25_V, i30* %layer13_out_V_data_26_V, i30* %layer13_out_V_data_27_V, i30* %layer13_out_V_data_28_V, i30* %layer13_out_V_data_29_V, i30* %layer13_out_V_data_30_V, i30* %layer13_out_V_data_31_V, i8* %layer15_out_V_data_0_V, i8* %layer15_out_V_data_1_V, i8* %layer15_out_V_data_2_V, i8* %layer15_out_V_data_3_V, i8* %layer15_out_V_data_4_V, i8* %layer15_out_V_data_5_V, i8* %layer15_out_V_data_6_V, i8* %layer15_out_V_data_7_V, i8* %layer15_out_V_data_8_V, i8* %layer15_out_V_data_9_V, i8* %layer15_out_V_data_10_V, i8* %layer15_out_V_data_11_V, i8* %layer15_out_V_data_12_V, i8* %layer15_out_V_data_13_V, i8* %layer15_out_V_data_14_V, i8* %layer15_out_V_data_15_V, i8* %layer15_out_V_data_16_V, i8* %layer15_out_V_data_17_V, i8* %layer15_out_V_data_18_V, i8* %layer15_out_V_data_19_V, i8* %layer15_out_V_data_20_V, i8* %layer15_out_V_data_21_V, i8* %layer15_out_V_data_22_V, i8* %layer15_out_V_data_23_V, i8* %layer15_out_V_data_24_V, i8* %layer15_out_V_data_25_V, i8* %layer15_out_V_data_26_V, i8* %layer15_out_V_data_27_V, i8* %layer15_out_V_data_28_V, i8* %layer15_out_V_data_29_V, i8* %layer15_out_V_data_30_V, i8* %layer15_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln76"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="400" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="22" op_34_bw="22" op_35_bw="22" op_36_bw="22" op_37_bw="22" op_38_bw="0" op_39_bw="0">
<![CDATA[
:1003  call fastcc void @"dense<array<ap_ufixed,32u>,array<ap_fixed<22,7,5,3,0>,5u>,config16>"(i8* %layer15_out_V_data_0_V, i8* %layer15_out_V_data_1_V, i8* %layer15_out_V_data_2_V, i8* %layer15_out_V_data_3_V, i8* %layer15_out_V_data_4_V, i8* %layer15_out_V_data_5_V, i8* %layer15_out_V_data_6_V, i8* %layer15_out_V_data_7_V, i8* %layer15_out_V_data_8_V, i8* %layer15_out_V_data_9_V, i8* %layer15_out_V_data_10_V, i8* %layer15_out_V_data_11_V, i8* %layer15_out_V_data_12_V, i8* %layer15_out_V_data_13_V, i8* %layer15_out_V_data_14_V, i8* %layer15_out_V_data_15_V, i8* %layer15_out_V_data_16_V, i8* %layer15_out_V_data_17_V, i8* %layer15_out_V_data_18_V, i8* %layer15_out_V_data_19_V, i8* %layer15_out_V_data_20_V, i8* %layer15_out_V_data_21_V, i8* %layer15_out_V_data_22_V, i8* %layer15_out_V_data_23_V, i8* %layer15_out_V_data_24_V, i8* %layer15_out_V_data_25_V, i8* %layer15_out_V_data_26_V, i8* %layer15_out_V_data_27_V, i8* %layer15_out_V_data_28_V, i8* %layer15_out_V_data_29_V, i8* %layer15_out_V_data_30_V, i8* %layer15_out_V_data_31_V, i22* %layer16_out_V_data_0_V, i22* %layer16_out_V_data_1_V, i22* %layer16_out_V_data_2_V, i22* %layer16_out_V_data_3_V, i22* %layer16_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="401" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="22" op_34_bw="22" op_35_bw="22" op_36_bw="22" op_37_bw="22" op_38_bw="0" op_39_bw="0">
<![CDATA[
:1003  call fastcc void @"dense<array<ap_ufixed,32u>,array<ap_fixed<22,7,5,3,0>,5u>,config16>"(i8* %layer15_out_V_data_0_V, i8* %layer15_out_V_data_1_V, i8* %layer15_out_V_data_2_V, i8* %layer15_out_V_data_3_V, i8* %layer15_out_V_data_4_V, i8* %layer15_out_V_data_5_V, i8* %layer15_out_V_data_6_V, i8* %layer15_out_V_data_7_V, i8* %layer15_out_V_data_8_V, i8* %layer15_out_V_data_9_V, i8* %layer15_out_V_data_10_V, i8* %layer15_out_V_data_11_V, i8* %layer15_out_V_data_12_V, i8* %layer15_out_V_data_13_V, i8* %layer15_out_V_data_14_V, i8* %layer15_out_V_data_15_V, i8* %layer15_out_V_data_16_V, i8* %layer15_out_V_data_17_V, i8* %layer15_out_V_data_18_V, i8* %layer15_out_V_data_19_V, i8* %layer15_out_V_data_20_V, i8* %layer15_out_V_data_21_V, i8* %layer15_out_V_data_22_V, i8* %layer15_out_V_data_23_V, i8* %layer15_out_V_data_24_V, i8* %layer15_out_V_data_25_V, i8* %layer15_out_V_data_26_V, i8* %layer15_out_V_data_27_V, i8* %layer15_out_V_data_28_V, i8* %layer15_out_V_data_29_V, i8* %layer15_out_V_data_30_V, i8* %layer15_out_V_data_31_V, i22* %layer16_out_V_data_0_V, i22* %layer16_out_V_data_1_V, i22* %layer16_out_V_data_2_V, i22* %layer16_out_V_data_3_V, i22* %layer16_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="402" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="17" op_12_bw="18" op_13_bw="0" op_14_bw="0">
<![CDATA[
:1004  call fastcc void @"softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>"(i22* %layer16_out_V_data_0_V, i22* %layer16_out_V_data_1_V, i22* %layer16_out_V_data_2_V, i22* %layer16_out_V_data_3_V, i22* %layer16_out_V_data_4_V, i16* %layer18_out_V_data_0_V, i16* %layer18_out_V_data_1_V, i16* %layer18_out_V_data_2_V, i16* %layer18_out_V_data_3_V, i16* %layer18_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="403" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="17" op_12_bw="18" op_13_bw="0" op_14_bw="0">
<![CDATA[
:1004  call fastcc void @"softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>"(i22* %layer16_out_V_data_0_V, i22* %layer16_out_V_data_1_V, i22* %layer16_out_V_data_2_V, i22* %layer16_out_V_data_3_V, i22* %layer16_out_V_data_4_V, i16* %layer18_out_V_data_0_V, i16* %layer18_out_V_data_1_V, i16* %layer18_out_V_data_2_V, i16* %layer18_out_V_data_3_V, i16* %layer18_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="404" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln14"/></StgValue>
</operation>

<operation id="405" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %phi_input_V_data_2_V), !map !311

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="406" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %phi_input_V_data_1_V), !map !317

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="407" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %phi_input_V_data_0_V), !map !323

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="408" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer18_out_V_data_4_V), !map !329

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="409" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer18_out_V_data_3_V), !map !335

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="410" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer18_out_V_data_2_V), !map !341

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="411" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer18_out_V_data_1_V), !map !345

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="412" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer18_out_V_data_0_V), !map !349

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="413" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([34 x i8]* @hls_deepset_pointwisePhi_iostream_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="414" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:11  %empty = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer19_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str347, [1 x i8]* @p_str347, i32 16, i32 16, i23* %layer19_out_V_data_0_V, i23* %layer19_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="415" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str348, i32 0, i32 0, [1 x i8]* @p_str349, [1 x i8]* @p_str350, [1 x i8]* @p_str351, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str352, [1 x i8]* @p_str353)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="416" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:14  %empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer19_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str354, [1 x i8]* @p_str354, i32 16, i32 16, i23* %layer19_out_V_data_1_V, i23* %layer19_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="417" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str355, i32 0, i32 0, [1 x i8]* @p_str356, [1 x i8]* @p_str357, [1 x i8]* @p_str358, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str359, [1 x i8]* @p_str360)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="418" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:17  %empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer19_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str361, [1 x i8]* @p_str361, i32 16, i32 16, i23* %layer19_out_V_data_2_V, i23* %layer19_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="419" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str362, i32 0, i32 0, [1 x i8]* @p_str363, [1 x i8]* @p_str364, [1 x i8]* @p_str365, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str366, [1 x i8]* @p_str367)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="420" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:20  %empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer19_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str368, [1 x i8]* @p_str368, i32 16, i32 16, i23* %layer19_out_V_data_3_V, i23* %layer19_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="421" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str369, i32 0, i32 0, [1 x i8]* @p_str370, [1 x i8]* @p_str371, [1 x i8]* @p_str372, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str373, [1 x i8]* @p_str374)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="422" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:23  %empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer19_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str375, [1 x i8]* @p_str375, i32 16, i32 16, i23* %layer19_out_V_data_4_V, i23* %layer19_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="423" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str376, i32 0, i32 0, [1 x i8]* @p_str377, [1 x i8]* @p_str378, [1 x i8]* @p_str379, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str380, [1 x i8]* @p_str381)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="424" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:26  %empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer19_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str382, [1 x i8]* @p_str382, i32 16, i32 16, i23* %layer19_out_V_data_5_V, i23* %layer19_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="425" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str383, i32 0, i32 0, [1 x i8]* @p_str384, [1 x i8]* @p_str385, [1 x i8]* @p_str386, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str387, [1 x i8]* @p_str388)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="426" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:29  %empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer19_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str389, [1 x i8]* @p_str389, i32 16, i32 16, i23* %layer19_out_V_data_6_V, i23* %layer19_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="427" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str390, i32 0, i32 0, [1 x i8]* @p_str391, [1 x i8]* @p_str392, [1 x i8]* @p_str393, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str394, [1 x i8]* @p_str395)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="428" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:32  %empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer19_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str396, [1 x i8]* @p_str396, i32 16, i32 16, i23* %layer19_out_V_data_7_V, i23* %layer19_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="429" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str397, i32 0, i32 0, [1 x i8]* @p_str398, [1 x i8]* @p_str399, [1 x i8]* @p_str400, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str401, [1 x i8]* @p_str402)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="430" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:35  %empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer19_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str403, [1 x i8]* @p_str403, i32 16, i32 16, i23* %layer19_out_V_data_8_V, i23* %layer19_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="431" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str404, i32 0, i32 0, [1 x i8]* @p_str405, [1 x i8]* @p_str406, [1 x i8]* @p_str407, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str408, [1 x i8]* @p_str409)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="432" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:38  %empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer19_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str410, [1 x i8]* @p_str410, i32 16, i32 16, i23* %layer19_out_V_data_9_V, i23* %layer19_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="433" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str411, i32 0, i32 0, [1 x i8]* @p_str412, [1 x i8]* @p_str413, [1 x i8]* @p_str414, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str415, [1 x i8]* @p_str416)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="434" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:41  %empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str417, [1 x i8]* @p_str417, i32 16, i32 16, i23* %layer19_out_V_data_10_V, i23* %layer19_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="435" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str418, i32 0, i32 0, [1 x i8]* @p_str419, [1 x i8]* @p_str420, [1 x i8]* @p_str421, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str422, [1 x i8]* @p_str423)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="436" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:44  %empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str424, [1 x i8]* @p_str424, i32 16, i32 16, i23* %layer19_out_V_data_11_V, i23* %layer19_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="437" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str426, [1 x i8]* @p_str427, [1 x i8]* @p_str428, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str429, [1 x i8]* @p_str430)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="438" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:47  %empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str431, [1 x i8]* @p_str431, i32 16, i32 16, i23* %layer19_out_V_data_12_V, i23* %layer19_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="439" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str432, i32 0, i32 0, [1 x i8]* @p_str433, [1 x i8]* @p_str434, [1 x i8]* @p_str435, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str436, [1 x i8]* @p_str437)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="440" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:50  %empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str438, [1 x i8]* @p_str438, i32 16, i32 16, i23* %layer19_out_V_data_13_V, i23* %layer19_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="441" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str439, i32 0, i32 0, [1 x i8]* @p_str440, [1 x i8]* @p_str441, [1 x i8]* @p_str442, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str443, [1 x i8]* @p_str444)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="442" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:53  %empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str445, [1 x i8]* @p_str445, i32 16, i32 16, i23* %layer19_out_V_data_14_V, i23* %layer19_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="443" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str446, i32 0, i32 0, [1 x i8]* @p_str447, [1 x i8]* @p_str448, [1 x i8]* @p_str449, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str450, [1 x i8]* @p_str451)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="444" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:56  %empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str452, [1 x i8]* @p_str452, i32 16, i32 16, i23* %layer19_out_V_data_15_V, i23* %layer19_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="445" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str453, i32 0, i32 0, [1 x i8]* @p_str454, [1 x i8]* @p_str455, [1 x i8]* @p_str456, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str457, [1 x i8]* @p_str458)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="446" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:59  %empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str459, [1 x i8]* @p_str459, i32 16, i32 16, i23* %layer19_out_V_data_16_V, i23* %layer19_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="447" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:60  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str460, i32 0, i32 0, [1 x i8]* @p_str461, [1 x i8]* @p_str462, [1 x i8]* @p_str463, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str464, [1 x i8]* @p_str465)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="448" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:62  %empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str466, [1 x i8]* @p_str466, i32 16, i32 16, i23* %layer19_out_V_data_17_V, i23* %layer19_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="449" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str467, i32 0, i32 0, [1 x i8]* @p_str468, [1 x i8]* @p_str469, [1 x i8]* @p_str470, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str471, [1 x i8]* @p_str472)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="450" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:65  %empty_86 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str473, [1 x i8]* @p_str473, i32 16, i32 16, i23* %layer19_out_V_data_18_V, i23* %layer19_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="451" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:66  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str474, i32 0, i32 0, [1 x i8]* @p_str475, [1 x i8]* @p_str476, [1 x i8]* @p_str477, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str478, [1 x i8]* @p_str479)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="452" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:68  %empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str480, [1 x i8]* @p_str480, i32 16, i32 16, i23* %layer19_out_V_data_19_V, i23* %layer19_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="453" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:69  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str481, i32 0, i32 0, [1 x i8]* @p_str482, [1 x i8]* @p_str483, [1 x i8]* @p_str484, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str485, [1 x i8]* @p_str486)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="454" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:71  %empty_88 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str487, [1 x i8]* @p_str487, i32 16, i32 16, i23* %layer19_out_V_data_20_V, i23* %layer19_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="455" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:72  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str488, i32 0, i32 0, [1 x i8]* @p_str489, [1 x i8]* @p_str490, [1 x i8]* @p_str491, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str492, [1 x i8]* @p_str493)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="456" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:74  %empty_89 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str494, [1 x i8]* @p_str494, i32 16, i32 16, i23* %layer19_out_V_data_21_V, i23* %layer19_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="457" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:75  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str495, i32 0, i32 0, [1 x i8]* @p_str496, [1 x i8]* @p_str497, [1 x i8]* @p_str498, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str499, [1 x i8]* @p_str500)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="458" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:77  %empty_90 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str501, [1 x i8]* @p_str501, i32 16, i32 16, i23* %layer19_out_V_data_22_V, i23* %layer19_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="459" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:78  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str502, i32 0, i32 0, [1 x i8]* @p_str503, [1 x i8]* @p_str504, [1 x i8]* @p_str505, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str506, [1 x i8]* @p_str507)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="460" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:80  %empty_91 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str508, [1 x i8]* @p_str508, i32 16, i32 16, i23* %layer19_out_V_data_23_V, i23* %layer19_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="461" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:81  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str509, i32 0, i32 0, [1 x i8]* @p_str510, [1 x i8]* @p_str511, [1 x i8]* @p_str512, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str513, [1 x i8]* @p_str514)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="462" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:83  %empty_92 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str515, [1 x i8]* @p_str515, i32 16, i32 16, i23* %layer19_out_V_data_24_V, i23* %layer19_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="463" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:84  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str516, i32 0, i32 0, [1 x i8]* @p_str517, [1 x i8]* @p_str518, [1 x i8]* @p_str519, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str520, [1 x i8]* @p_str521)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="464" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:86  %empty_93 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str522, [1 x i8]* @p_str522, i32 16, i32 16, i23* %layer19_out_V_data_25_V, i23* %layer19_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="465" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:87  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str523, i32 0, i32 0, [1 x i8]* @p_str524, [1 x i8]* @p_str525, [1 x i8]* @p_str526, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str527, [1 x i8]* @p_str528)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="466" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:89  %empty_94 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str529, [1 x i8]* @p_str529, i32 16, i32 16, i23* %layer19_out_V_data_26_V, i23* %layer19_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="467" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:90  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str530, i32 0, i32 0, [1 x i8]* @p_str531, [1 x i8]* @p_str532, [1 x i8]* @p_str533, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str534, [1 x i8]* @p_str535)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="468" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:92  %empty_95 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str536, [1 x i8]* @p_str536, i32 16, i32 16, i23* %layer19_out_V_data_27_V, i23* %layer19_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="469" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:93  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str537, i32 0, i32 0, [1 x i8]* @p_str538, [1 x i8]* @p_str539, [1 x i8]* @p_str540, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str541, [1 x i8]* @p_str542)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="470" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:95  %empty_96 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str543, [1 x i8]* @p_str543, i32 16, i32 16, i23* %layer19_out_V_data_28_V, i23* %layer19_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="471" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:96  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str544, i32 0, i32 0, [1 x i8]* @p_str545, [1 x i8]* @p_str546, [1 x i8]* @p_str547, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str548, [1 x i8]* @p_str549)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="472" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:98  %empty_97 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str550, [1 x i8]* @p_str550, i32 16, i32 16, i23* %layer19_out_V_data_29_V, i23* %layer19_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="473" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:99  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str551, i32 0, i32 0, [1 x i8]* @p_str552, [1 x i8]* @p_str553, [1 x i8]* @p_str554, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str555, [1 x i8]* @p_str556)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="474" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:101  %empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str557, [1 x i8]* @p_str557, i32 16, i32 16, i23* %layer19_out_V_data_30_V, i23* %layer19_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="475" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:102  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str558, i32 0, i32 0, [1 x i8]* @p_str559, [1 x i8]* @p_str560, [1 x i8]* @p_str561, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str562, [1 x i8]* @p_str563)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="476" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
:104  %empty_99 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer19_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str564, [1 x i8]* @p_str564, i32 16, i32 16, i23* %layer19_out_V_data_31_V, i23* %layer19_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="477" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:105  call void (...)* @_ssdm_op_SpecInterface(i23* %layer19_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str565, i32 0, i32 0, [1 x i8]* @p_str566, [1 x i8]* @p_str567, [1 x i8]* @p_str568, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str569, [1 x i8]* @p_str570)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="478" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:107  %empty_100 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str571, [1 x i8]* @p_str571, i32 16, i32 16, i8* %layer4_out_V_data_0_V, i8* %layer4_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="479" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:108  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str572, i32 0, i32 0, [1 x i8]* @p_str573, [1 x i8]* @p_str574, [1 x i8]* @p_str575, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str576, [1 x i8]* @p_str577)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="480" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:110  %empty_101 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str578, [1 x i8]* @p_str578, i32 16, i32 16, i8* %layer4_out_V_data_1_V, i8* %layer4_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="481" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:111  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str579, i32 0, i32 0, [1 x i8]* @p_str580, [1 x i8]* @p_str581, [1 x i8]* @p_str582, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str583, [1 x i8]* @p_str584)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="482" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:113  %empty_102 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str585, [1 x i8]* @p_str585, i32 16, i32 16, i8* %layer4_out_V_data_2_V, i8* %layer4_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="483" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:114  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str586, i32 0, i32 0, [1 x i8]* @p_str587, [1 x i8]* @p_str588, [1 x i8]* @p_str589, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str590, [1 x i8]* @p_str591)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="484" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:116  %empty_103 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str592, [1 x i8]* @p_str592, i32 16, i32 16, i8* %layer4_out_V_data_3_V, i8* %layer4_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="485" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:117  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str593, i32 0, i32 0, [1 x i8]* @p_str594, [1 x i8]* @p_str595, [1 x i8]* @p_str596, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str597, [1 x i8]* @p_str598)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="486" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:119  %empty_104 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str599, [1 x i8]* @p_str599, i32 16, i32 16, i8* %layer4_out_V_data_4_V, i8* %layer4_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="487" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:120  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str600, i32 0, i32 0, [1 x i8]* @p_str601, [1 x i8]* @p_str602, [1 x i8]* @p_str603, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str604, [1 x i8]* @p_str605)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="488" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:122  %empty_105 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str606, [1 x i8]* @p_str606, i32 16, i32 16, i8* %layer4_out_V_data_5_V, i8* %layer4_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="489" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:123  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str607, i32 0, i32 0, [1 x i8]* @p_str608, [1 x i8]* @p_str609, [1 x i8]* @p_str610, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str611, [1 x i8]* @p_str612)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="490" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:125  %empty_106 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str613, [1 x i8]* @p_str613, i32 16, i32 16, i8* %layer4_out_V_data_6_V, i8* %layer4_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="491" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:126  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str614, i32 0, i32 0, [1 x i8]* @p_str615, [1 x i8]* @p_str616, [1 x i8]* @p_str617, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str618, [1 x i8]* @p_str619)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="492" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:128  %empty_107 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str620, [1 x i8]* @p_str620, i32 16, i32 16, i8* %layer4_out_V_data_7_V, i8* %layer4_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="493" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:129  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str621, i32 0, i32 0, [1 x i8]* @p_str622, [1 x i8]* @p_str623, [1 x i8]* @p_str624, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str625, [1 x i8]* @p_str626)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="494" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:131  %empty_108 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str627, [1 x i8]* @p_str627, i32 16, i32 16, i8* %layer4_out_V_data_8_V, i8* %layer4_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="495" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:132  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str628, i32 0, i32 0, [1 x i8]* @p_str629, [1 x i8]* @p_str630, [1 x i8]* @p_str631, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str632, [1 x i8]* @p_str633)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="496" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:134  %empty_109 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str634, [1 x i8]* @p_str634, i32 16, i32 16, i8* %layer4_out_V_data_9_V, i8* %layer4_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="497" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:135  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str635, i32 0, i32 0, [1 x i8]* @p_str636, [1 x i8]* @p_str637, [1 x i8]* @p_str638, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str639, [1 x i8]* @p_str640)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="498" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:137  %empty_110 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str641, [1 x i8]* @p_str641, i32 16, i32 16, i8* %layer4_out_V_data_10_V, i8* %layer4_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="499" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:138  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str642, i32 0, i32 0, [1 x i8]* @p_str643, [1 x i8]* @p_str644, [1 x i8]* @p_str645, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str646, [1 x i8]* @p_str647)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="500" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:140  %empty_111 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str648, [1 x i8]* @p_str648, i32 16, i32 16, i8* %layer4_out_V_data_11_V, i8* %layer4_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="501" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:141  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str649, i32 0, i32 0, [1 x i8]* @p_str650, [1 x i8]* @p_str651, [1 x i8]* @p_str652, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str653, [1 x i8]* @p_str654)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="502" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:143  %empty_112 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str655, [1 x i8]* @p_str655, i32 16, i32 16, i8* %layer4_out_V_data_12_V, i8* %layer4_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="503" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:144  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str656, i32 0, i32 0, [1 x i8]* @p_str657, [1 x i8]* @p_str658, [1 x i8]* @p_str659, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str660, [1 x i8]* @p_str661)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="504" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:146  %empty_113 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str662, [1 x i8]* @p_str662, i32 16, i32 16, i8* %layer4_out_V_data_13_V, i8* %layer4_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="505" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:147  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str663, i32 0, i32 0, [1 x i8]* @p_str664, [1 x i8]* @p_str665, [1 x i8]* @p_str666, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str667, [1 x i8]* @p_str668)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="506" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:149  %empty_114 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str669, [1 x i8]* @p_str669, i32 16, i32 16, i8* %layer4_out_V_data_14_V, i8* %layer4_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="507" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:150  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str670, i32 0, i32 0, [1 x i8]* @p_str671, [1 x i8]* @p_str672, [1 x i8]* @p_str673, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str674, [1 x i8]* @p_str675)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="508" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:152  %empty_115 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str676, [1 x i8]* @p_str676, i32 16, i32 16, i8* %layer4_out_V_data_15_V, i8* %layer4_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="509" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:153  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str677, i32 0, i32 0, [1 x i8]* @p_str678, [1 x i8]* @p_str679, [1 x i8]* @p_str680, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str681, [1 x i8]* @p_str682)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="510" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:155  %empty_116 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str683, [1 x i8]* @p_str683, i32 16, i32 16, i8* %layer4_out_V_data_16_V, i8* %layer4_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="511" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:156  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str684, i32 0, i32 0, [1 x i8]* @p_str685, [1 x i8]* @p_str686, [1 x i8]* @p_str687, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str688, [1 x i8]* @p_str689)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="512" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:158  %empty_117 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str690, [1 x i8]* @p_str690, i32 16, i32 16, i8* %layer4_out_V_data_17_V, i8* %layer4_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="513" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:159  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str691, i32 0, i32 0, [1 x i8]* @p_str692, [1 x i8]* @p_str693, [1 x i8]* @p_str694, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str695, [1 x i8]* @p_str696)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="514" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:161  %empty_118 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str697, [1 x i8]* @p_str697, i32 16, i32 16, i8* %layer4_out_V_data_18_V, i8* %layer4_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="515" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:162  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str698, i32 0, i32 0, [1 x i8]* @p_str699, [1 x i8]* @p_str700, [1 x i8]* @p_str701, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str702, [1 x i8]* @p_str703)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="516" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:164  %empty_119 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str704, [1 x i8]* @p_str704, i32 16, i32 16, i8* %layer4_out_V_data_19_V, i8* %layer4_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="517" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:165  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str705, i32 0, i32 0, [1 x i8]* @p_str706, [1 x i8]* @p_str707, [1 x i8]* @p_str708, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str709, [1 x i8]* @p_str710)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="518" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:167  %empty_120 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str711, [1 x i8]* @p_str711, i32 16, i32 16, i8* %layer4_out_V_data_20_V, i8* %layer4_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="519" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:168  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str712, i32 0, i32 0, [1 x i8]* @p_str713, [1 x i8]* @p_str714, [1 x i8]* @p_str715, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str716, [1 x i8]* @p_str717)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="520" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:170  %empty_121 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str718, [1 x i8]* @p_str718, i32 16, i32 16, i8* %layer4_out_V_data_21_V, i8* %layer4_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="521" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:171  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str719, i32 0, i32 0, [1 x i8]* @p_str720, [1 x i8]* @p_str721, [1 x i8]* @p_str722, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str723, [1 x i8]* @p_str724)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="522" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:173  %empty_122 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str725, [1 x i8]* @p_str725, i32 16, i32 16, i8* %layer4_out_V_data_22_V, i8* %layer4_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="523" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:174  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str726, i32 0, i32 0, [1 x i8]* @p_str727, [1 x i8]* @p_str728, [1 x i8]* @p_str729, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str730, [1 x i8]* @p_str731)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="524" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:176  %empty_123 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str732, [1 x i8]* @p_str732, i32 16, i32 16, i8* %layer4_out_V_data_23_V, i8* %layer4_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="525" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:177  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str733, i32 0, i32 0, [1 x i8]* @p_str734, [1 x i8]* @p_str735, [1 x i8]* @p_str736, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str737, [1 x i8]* @p_str738)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="526" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:179  %empty_124 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str739, [1 x i8]* @p_str739, i32 16, i32 16, i8* %layer4_out_V_data_24_V, i8* %layer4_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="527" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:180  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str740, i32 0, i32 0, [1 x i8]* @p_str741, [1 x i8]* @p_str742, [1 x i8]* @p_str743, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str744, [1 x i8]* @p_str745)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="528" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:182  %empty_125 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str746, [1 x i8]* @p_str746, i32 16, i32 16, i8* %layer4_out_V_data_25_V, i8* %layer4_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="529" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:183  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str747, i32 0, i32 0, [1 x i8]* @p_str748, [1 x i8]* @p_str749, [1 x i8]* @p_str750, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str751, [1 x i8]* @p_str752)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="530" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:185  %empty_126 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str753, [1 x i8]* @p_str753, i32 16, i32 16, i8* %layer4_out_V_data_26_V, i8* %layer4_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="531" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:186  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str754, i32 0, i32 0, [1 x i8]* @p_str755, [1 x i8]* @p_str756, [1 x i8]* @p_str757, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str758, [1 x i8]* @p_str759)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="532" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:188  %empty_127 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str760, [1 x i8]* @p_str760, i32 16, i32 16, i8* %layer4_out_V_data_27_V, i8* %layer4_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="533" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:189  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str761, i32 0, i32 0, [1 x i8]* @p_str762, [1 x i8]* @p_str763, [1 x i8]* @p_str764, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str765, [1 x i8]* @p_str766)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="534" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:191  %empty_128 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str767, [1 x i8]* @p_str767, i32 16, i32 16, i8* %layer4_out_V_data_28_V, i8* %layer4_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="535" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:192  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str768, i32 0, i32 0, [1 x i8]* @p_str769, [1 x i8]* @p_str770, [1 x i8]* @p_str771, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str772, [1 x i8]* @p_str773)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="536" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:194  %empty_129 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str774, [1 x i8]* @p_str774, i32 16, i32 16, i8* %layer4_out_V_data_29_V, i8* %layer4_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="537" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:195  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str775, i32 0, i32 0, [1 x i8]* @p_str776, [1 x i8]* @p_str777, [1 x i8]* @p_str778, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str779, [1 x i8]* @p_str780)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="538" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:197  %empty_130 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str781, [1 x i8]* @p_str781, i32 16, i32 16, i8* %layer4_out_V_data_30_V, i8* %layer4_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="539" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:198  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str782, i32 0, i32 0, [1 x i8]* @p_str783, [1 x i8]* @p_str784, [1 x i8]* @p_str785, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str786, [1 x i8]* @p_str787)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="540" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:200  %empty_131 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str788, [1 x i8]* @p_str788, i32 16, i32 16, i8* %layer4_out_V_data_31_V, i8* %layer4_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="541" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:201  call void (...)* @_ssdm_op_SpecInterface(i8* %layer4_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str789, i32 0, i32 0, [1 x i8]* @p_str790, [1 x i8]* @p_str791, [1 x i8]* @p_str792, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str793, [1 x i8]* @p_str794)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="542" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:203  %empty_132 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer20_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str795, [1 x i8]* @p_str795, i32 16, i32 16, i22* %layer20_out_V_data_0_V, i22* %layer20_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="543" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:204  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str796, i32 0, i32 0, [1 x i8]* @p_str797, [1 x i8]* @p_str798, [1 x i8]* @p_str799, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str800, [1 x i8]* @p_str801)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="544" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:206  %empty_133 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer20_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str802, [1 x i8]* @p_str802, i32 16, i32 16, i22* %layer20_out_V_data_1_V, i22* %layer20_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="545" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:207  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str803, i32 0, i32 0, [1 x i8]* @p_str804, [1 x i8]* @p_str805, [1 x i8]* @p_str806, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str807, [1 x i8]* @p_str808)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="546" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:209  %empty_134 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer20_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str809, [1 x i8]* @p_str809, i32 16, i32 16, i22* %layer20_out_V_data_2_V, i22* %layer20_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="547" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:210  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str810, i32 0, i32 0, [1 x i8]* @p_str811, [1 x i8]* @p_str812, [1 x i8]* @p_str813, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str814, [1 x i8]* @p_str815)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="548" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:212  %empty_135 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer20_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str816, [1 x i8]* @p_str816, i32 16, i32 16, i22* %layer20_out_V_data_3_V, i22* %layer20_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="549" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:213  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str817, i32 0, i32 0, [1 x i8]* @p_str818, [1 x i8]* @p_str819, [1 x i8]* @p_str820, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str821, [1 x i8]* @p_str822)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="550" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:215  %empty_136 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer20_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str823, [1 x i8]* @p_str823, i32 16, i32 16, i22* %layer20_out_V_data_4_V, i22* %layer20_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="551" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:216  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str824, i32 0, i32 0, [1 x i8]* @p_str825, [1 x i8]* @p_str826, [1 x i8]* @p_str827, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str828, [1 x i8]* @p_str829)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="552" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:218  %empty_137 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer20_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str830, [1 x i8]* @p_str830, i32 16, i32 16, i22* %layer20_out_V_data_5_V, i22* %layer20_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="553" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:219  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str831, i32 0, i32 0, [1 x i8]* @p_str832, [1 x i8]* @p_str833, [1 x i8]* @p_str834, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str835, [1 x i8]* @p_str836)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="554" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:221  %empty_138 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer20_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str837, [1 x i8]* @p_str837, i32 16, i32 16, i22* %layer20_out_V_data_6_V, i22* %layer20_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="555" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:222  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str838, i32 0, i32 0, [1 x i8]* @p_str839, [1 x i8]* @p_str840, [1 x i8]* @p_str841, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str842, [1 x i8]* @p_str843)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="556" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:224  %empty_139 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer20_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str844, [1 x i8]* @p_str844, i32 16, i32 16, i22* %layer20_out_V_data_7_V, i22* %layer20_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="557" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:225  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str845, i32 0, i32 0, [1 x i8]* @p_str846, [1 x i8]* @p_str847, [1 x i8]* @p_str848, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str849, [1 x i8]* @p_str850)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="558" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:227  %empty_140 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer20_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str851, [1 x i8]* @p_str851, i32 16, i32 16, i22* %layer20_out_V_data_8_V, i22* %layer20_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="559" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:228  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str852, i32 0, i32 0, [1 x i8]* @p_str853, [1 x i8]* @p_str854, [1 x i8]* @p_str855, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str856, [1 x i8]* @p_str857)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="560" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:230  %empty_141 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer20_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str858, [1 x i8]* @p_str858, i32 16, i32 16, i22* %layer20_out_V_data_9_V, i22* %layer20_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="561" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:231  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str859, i32 0, i32 0, [1 x i8]* @p_str860, [1 x i8]* @p_str861, [1 x i8]* @p_str862, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str863, [1 x i8]* @p_str864)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="562" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:233  %empty_142 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str865, [1 x i8]* @p_str865, i32 16, i32 16, i22* %layer20_out_V_data_10_V, i22* %layer20_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="563" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:234  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str866, i32 0, i32 0, [1 x i8]* @p_str867, [1 x i8]* @p_str868, [1 x i8]* @p_str869, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str870, [1 x i8]* @p_str871)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="564" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:236  %empty_143 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str872, [1 x i8]* @p_str872, i32 16, i32 16, i22* %layer20_out_V_data_11_V, i22* %layer20_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="565" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:237  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str873, i32 0, i32 0, [1 x i8]* @p_str874, [1 x i8]* @p_str875, [1 x i8]* @p_str876, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str877, [1 x i8]* @p_str878)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="566" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:239  %empty_144 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str879, [1 x i8]* @p_str879, i32 16, i32 16, i22* %layer20_out_V_data_12_V, i22* %layer20_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="567" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:240  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str880, i32 0, i32 0, [1 x i8]* @p_str881, [1 x i8]* @p_str882, [1 x i8]* @p_str883, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str884, [1 x i8]* @p_str885)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="568" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:242  %empty_145 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str886, [1 x i8]* @p_str886, i32 16, i32 16, i22* %layer20_out_V_data_13_V, i22* %layer20_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="569" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:243  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str887, i32 0, i32 0, [1 x i8]* @p_str888, [1 x i8]* @p_str889, [1 x i8]* @p_str890, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str891, [1 x i8]* @p_str892)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="570" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:245  %empty_146 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str893, [1 x i8]* @p_str893, i32 16, i32 16, i22* %layer20_out_V_data_14_V, i22* %layer20_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="571" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:246  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str894, i32 0, i32 0, [1 x i8]* @p_str895, [1 x i8]* @p_str896, [1 x i8]* @p_str897, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str898, [1 x i8]* @p_str899)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="572" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:248  %empty_147 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str900, [1 x i8]* @p_str900, i32 16, i32 16, i22* %layer20_out_V_data_15_V, i22* %layer20_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="573" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:249  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str901, i32 0, i32 0, [1 x i8]* @p_str902, [1 x i8]* @p_str903, [1 x i8]* @p_str904, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str905, [1 x i8]* @p_str906)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="574" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:251  %empty_148 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str907, [1 x i8]* @p_str907, i32 16, i32 16, i22* %layer20_out_V_data_16_V, i22* %layer20_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="575" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:252  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str908, i32 0, i32 0, [1 x i8]* @p_str909, [1 x i8]* @p_str910, [1 x i8]* @p_str911, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str912, [1 x i8]* @p_str913)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="576" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:254  %empty_149 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str914, [1 x i8]* @p_str914, i32 16, i32 16, i22* %layer20_out_V_data_17_V, i22* %layer20_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="577" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:255  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str915, i32 0, i32 0, [1 x i8]* @p_str916, [1 x i8]* @p_str917, [1 x i8]* @p_str918, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str919, [1 x i8]* @p_str920)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="578" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:257  %empty_150 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str921, [1 x i8]* @p_str921, i32 16, i32 16, i22* %layer20_out_V_data_18_V, i22* %layer20_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="579" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:258  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str922, i32 0, i32 0, [1 x i8]* @p_str923, [1 x i8]* @p_str924, [1 x i8]* @p_str925, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str926, [1 x i8]* @p_str927)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="580" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:260  %empty_151 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str928, [1 x i8]* @p_str928, i32 16, i32 16, i22* %layer20_out_V_data_19_V, i22* %layer20_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="581" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:261  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str929, i32 0, i32 0, [1 x i8]* @p_str930, [1 x i8]* @p_str931, [1 x i8]* @p_str932, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str933, [1 x i8]* @p_str934)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="582" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:263  %empty_152 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str935, [1 x i8]* @p_str935, i32 16, i32 16, i22* %layer20_out_V_data_20_V, i22* %layer20_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="583" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:264  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str936, i32 0, i32 0, [1 x i8]* @p_str937, [1 x i8]* @p_str938, [1 x i8]* @p_str939, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str940, [1 x i8]* @p_str941)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="584" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:266  %empty_153 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str942, [1 x i8]* @p_str942, i32 16, i32 16, i22* %layer20_out_V_data_21_V, i22* %layer20_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="585" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:267  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str943, i32 0, i32 0, [1 x i8]* @p_str944, [1 x i8]* @p_str945, [1 x i8]* @p_str946, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str947, [1 x i8]* @p_str948)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="586" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:269  %empty_154 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str949, [1 x i8]* @p_str949, i32 16, i32 16, i22* %layer20_out_V_data_22_V, i22* %layer20_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="587" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:270  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str950, i32 0, i32 0, [1 x i8]* @p_str951, [1 x i8]* @p_str952, [1 x i8]* @p_str953, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str954, [1 x i8]* @p_str955)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="588" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:272  %empty_155 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str956, [1 x i8]* @p_str956, i32 16, i32 16, i22* %layer20_out_V_data_23_V, i22* %layer20_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="589" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:273  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str957, i32 0, i32 0, [1 x i8]* @p_str958, [1 x i8]* @p_str959, [1 x i8]* @p_str960, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str961, [1 x i8]* @p_str962)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="590" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:275  %empty_156 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str963, [1 x i8]* @p_str963, i32 16, i32 16, i22* %layer20_out_V_data_24_V, i22* %layer20_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="591" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:276  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str964, i32 0, i32 0, [1 x i8]* @p_str965, [1 x i8]* @p_str966, [1 x i8]* @p_str967, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str968, [1 x i8]* @p_str969)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="592" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:278  %empty_157 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str970, [1 x i8]* @p_str970, i32 16, i32 16, i22* %layer20_out_V_data_25_V, i22* %layer20_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="593" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:279  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str971, i32 0, i32 0, [1 x i8]* @p_str972, [1 x i8]* @p_str973, [1 x i8]* @p_str974, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str975, [1 x i8]* @p_str976)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="594" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:281  %empty_158 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str977, [1 x i8]* @p_str977, i32 16, i32 16, i22* %layer20_out_V_data_26_V, i22* %layer20_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="595" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:282  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str978, i32 0, i32 0, [1 x i8]* @p_str979, [1 x i8]* @p_str980, [1 x i8]* @p_str981, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str982, [1 x i8]* @p_str983)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="596" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:284  %empty_159 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str984, [1 x i8]* @p_str984, i32 16, i32 16, i22* %layer20_out_V_data_27_V, i22* %layer20_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="597" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:285  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str985, i32 0, i32 0, [1 x i8]* @p_str986, [1 x i8]* @p_str987, [1 x i8]* @p_str988, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str989, [1 x i8]* @p_str990)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="598" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:287  %empty_160 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str991, [1 x i8]* @p_str991, i32 16, i32 16, i22* %layer20_out_V_data_28_V, i22* %layer20_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="599" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:288  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str992, i32 0, i32 0, [1 x i8]* @p_str993, [1 x i8]* @p_str994, [1 x i8]* @p_str995, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str996, [1 x i8]* @p_str997)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="600" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:290  %empty_161 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str998, [1 x i8]* @p_str998, i32 16, i32 16, i22* %layer20_out_V_data_29_V, i22* %layer20_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="601" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:291  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str999, i32 0, i32 0, [1 x i8]* @p_str1000, [1 x i8]* @p_str1001, [1 x i8]* @p_str1002, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1003, [1 x i8]* @p_str1004)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="602" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:293  %empty_162 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1005, [1 x i8]* @p_str1005, i32 16, i32 16, i22* %layer20_out_V_data_30_V, i22* %layer20_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="603" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:294  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1006, i32 0, i32 0, [1 x i8]* @p_str1007, [1 x i8]* @p_str1008, [1 x i8]* @p_str1009, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1010, [1 x i8]* @p_str1011)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="604" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:296  %empty_163 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer20_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1012, [1 x i8]* @p_str1012, i32 16, i32 16, i22* %layer20_out_V_data_31_V, i22* %layer20_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="605" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:297  call void (...)* @_ssdm_op_SpecInterface(i22* %layer20_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1013, i32 0, i32 0, [1 x i8]* @p_str1014, [1 x i8]* @p_str1015, [1 x i8]* @p_str1016, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1017, [1 x i8]* @p_str1018)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="606" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:299  %empty_164 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1019, [1 x i8]* @p_str1019, i32 16, i32 16, i8* %layer7_out_V_data_0_V, i8* %layer7_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="607" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:300  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1020, i32 0, i32 0, [1 x i8]* @p_str1021, [1 x i8]* @p_str1022, [1 x i8]* @p_str1023, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1024, [1 x i8]* @p_str1025)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="608" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:302  %empty_165 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1026, [1 x i8]* @p_str1026, i32 16, i32 16, i8* %layer7_out_V_data_1_V, i8* %layer7_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="609" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:303  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1027, i32 0, i32 0, [1 x i8]* @p_str1028, [1 x i8]* @p_str1029, [1 x i8]* @p_str1030, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1031, [1 x i8]* @p_str1032)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="610" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:305  %empty_166 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1033, [1 x i8]* @p_str1033, i32 16, i32 16, i8* %layer7_out_V_data_2_V, i8* %layer7_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="611" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:306  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1034, i32 0, i32 0, [1 x i8]* @p_str1035, [1 x i8]* @p_str1036, [1 x i8]* @p_str1037, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1038, [1 x i8]* @p_str1039)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="612" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:308  %empty_167 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1040, [1 x i8]* @p_str1040, i32 16, i32 16, i8* %layer7_out_V_data_3_V, i8* %layer7_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="613" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:309  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1041, i32 0, i32 0, [1 x i8]* @p_str1042, [1 x i8]* @p_str1043, [1 x i8]* @p_str1044, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1045, [1 x i8]* @p_str1046)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="614" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:311  %empty_168 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1047, [1 x i8]* @p_str1047, i32 16, i32 16, i8* %layer7_out_V_data_4_V, i8* %layer7_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="615" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:312  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1048, i32 0, i32 0, [1 x i8]* @p_str1049, [1 x i8]* @p_str1050, [1 x i8]* @p_str1051, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1052, [1 x i8]* @p_str1053)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="616" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:314  %empty_169 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1054, [1 x i8]* @p_str1054, i32 16, i32 16, i8* %layer7_out_V_data_5_V, i8* %layer7_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="617" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:315  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1055, i32 0, i32 0, [1 x i8]* @p_str1056, [1 x i8]* @p_str1057, [1 x i8]* @p_str1058, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1059, [1 x i8]* @p_str1060)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="618" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:317  %empty_170 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1061, [1 x i8]* @p_str1061, i32 16, i32 16, i8* %layer7_out_V_data_6_V, i8* %layer7_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="619" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:318  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1062, i32 0, i32 0, [1 x i8]* @p_str1063, [1 x i8]* @p_str1064, [1 x i8]* @p_str1065, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1066, [1 x i8]* @p_str1067)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="620" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:320  %empty_171 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1068, [1 x i8]* @p_str1068, i32 16, i32 16, i8* %layer7_out_V_data_7_V, i8* %layer7_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="621" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:321  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1069, i32 0, i32 0, [1 x i8]* @p_str1070, [1 x i8]* @p_str1071, [1 x i8]* @p_str1072, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1073, [1 x i8]* @p_str1074)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="622" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:323  %empty_172 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1075, [1 x i8]* @p_str1075, i32 16, i32 16, i8* %layer7_out_V_data_8_V, i8* %layer7_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="623" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:324  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1076, i32 0, i32 0, [1 x i8]* @p_str1077, [1 x i8]* @p_str1078, [1 x i8]* @p_str1079, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1080, [1 x i8]* @p_str1081)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="624" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:326  %empty_173 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1082, [1 x i8]* @p_str1082, i32 16, i32 16, i8* %layer7_out_V_data_9_V, i8* %layer7_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="625" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:327  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1083, i32 0, i32 0, [1 x i8]* @p_str1084, [1 x i8]* @p_str1085, [1 x i8]* @p_str1086, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1087, [1 x i8]* @p_str1088)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="626" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:329  %empty_174 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1089, [1 x i8]* @p_str1089, i32 16, i32 16, i8* %layer7_out_V_data_10_V, i8* %layer7_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="627" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:330  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1090, i32 0, i32 0, [1 x i8]* @p_str1091, [1 x i8]* @p_str1092, [1 x i8]* @p_str1093, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1094, [1 x i8]* @p_str1095)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="628" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:332  %empty_175 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1096, [1 x i8]* @p_str1096, i32 16, i32 16, i8* %layer7_out_V_data_11_V, i8* %layer7_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="629" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:333  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1097, i32 0, i32 0, [1 x i8]* @p_str1098, [1 x i8]* @p_str1099, [1 x i8]* @p_str1100, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1101, [1 x i8]* @p_str1102)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="630" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:335  %empty_176 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1103, [1 x i8]* @p_str1103, i32 16, i32 16, i8* %layer7_out_V_data_12_V, i8* %layer7_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="631" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:336  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1104, i32 0, i32 0, [1 x i8]* @p_str1105, [1 x i8]* @p_str1106, [1 x i8]* @p_str1107, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1108, [1 x i8]* @p_str1109)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="632" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:338  %empty_177 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1110, [1 x i8]* @p_str1110, i32 16, i32 16, i8* %layer7_out_V_data_13_V, i8* %layer7_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="633" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:339  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1111, i32 0, i32 0, [1 x i8]* @p_str1112, [1 x i8]* @p_str1113, [1 x i8]* @p_str1114, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1115, [1 x i8]* @p_str1116)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="634" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:341  %empty_178 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1117, [1 x i8]* @p_str1117, i32 16, i32 16, i8* %layer7_out_V_data_14_V, i8* %layer7_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="635" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:342  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1118, i32 0, i32 0, [1 x i8]* @p_str1119, [1 x i8]* @p_str1120, [1 x i8]* @p_str1121, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1122, [1 x i8]* @p_str1123)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="636" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:344  %empty_179 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1124, [1 x i8]* @p_str1124, i32 16, i32 16, i8* %layer7_out_V_data_15_V, i8* %layer7_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="637" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:345  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1125, i32 0, i32 0, [1 x i8]* @p_str1126, [1 x i8]* @p_str1127, [1 x i8]* @p_str1128, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1129, [1 x i8]* @p_str1130)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="638" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:347  %empty_180 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1131, [1 x i8]* @p_str1131, i32 16, i32 16, i8* %layer7_out_V_data_16_V, i8* %layer7_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="639" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:348  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1132, i32 0, i32 0, [1 x i8]* @p_str1133, [1 x i8]* @p_str1134, [1 x i8]* @p_str1135, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1136, [1 x i8]* @p_str1137)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="640" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:350  %empty_181 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1138, [1 x i8]* @p_str1138, i32 16, i32 16, i8* %layer7_out_V_data_17_V, i8* %layer7_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="641" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:351  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1139, i32 0, i32 0, [1 x i8]* @p_str1140, [1 x i8]* @p_str1141, [1 x i8]* @p_str1142, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1143, [1 x i8]* @p_str1144)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="642" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:353  %empty_182 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1145, [1 x i8]* @p_str1145, i32 16, i32 16, i8* %layer7_out_V_data_18_V, i8* %layer7_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="643" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:354  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1146, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1148, [1 x i8]* @p_str1149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1150, [1 x i8]* @p_str1151)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="644" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:356  %empty_183 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1152, [1 x i8]* @p_str1152, i32 16, i32 16, i8* %layer7_out_V_data_19_V, i8* %layer7_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="645" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:357  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1153, i32 0, i32 0, [1 x i8]* @p_str1154, [1 x i8]* @p_str1155, [1 x i8]* @p_str1156, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1157, [1 x i8]* @p_str1158)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="646" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:359  %empty_184 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1159, [1 x i8]* @p_str1159, i32 16, i32 16, i8* %layer7_out_V_data_20_V, i8* %layer7_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="647" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:360  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1160, i32 0, i32 0, [1 x i8]* @p_str1161, [1 x i8]* @p_str1162, [1 x i8]* @p_str1163, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1164, [1 x i8]* @p_str1165)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="648" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:362  %empty_185 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1166, [1 x i8]* @p_str1166, i32 16, i32 16, i8* %layer7_out_V_data_21_V, i8* %layer7_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="649" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:363  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1167, i32 0, i32 0, [1 x i8]* @p_str1168, [1 x i8]* @p_str1169, [1 x i8]* @p_str1170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1171, [1 x i8]* @p_str1172)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="650" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:365  %empty_186 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1173, [1 x i8]* @p_str1173, i32 16, i32 16, i8* %layer7_out_V_data_22_V, i8* %layer7_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="651" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:366  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1174, i32 0, i32 0, [1 x i8]* @p_str1175, [1 x i8]* @p_str1176, [1 x i8]* @p_str1177, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1178, [1 x i8]* @p_str1179)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="652" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:368  %empty_187 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1180, [1 x i8]* @p_str1180, i32 16, i32 16, i8* %layer7_out_V_data_23_V, i8* %layer7_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="653" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:369  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1181, i32 0, i32 0, [1 x i8]* @p_str1182, [1 x i8]* @p_str1183, [1 x i8]* @p_str1184, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1185, [1 x i8]* @p_str1186)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="654" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:371  %empty_188 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1187, [1 x i8]* @p_str1187, i32 16, i32 16, i8* %layer7_out_V_data_24_V, i8* %layer7_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="655" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:372  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1188, i32 0, i32 0, [1 x i8]* @p_str1189, [1 x i8]* @p_str1190, [1 x i8]* @p_str1191, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1192, [1 x i8]* @p_str1193)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="656" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:374  %empty_189 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1194, [1 x i8]* @p_str1194, i32 16, i32 16, i8* %layer7_out_V_data_25_V, i8* %layer7_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="657" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:375  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1195, i32 0, i32 0, [1 x i8]* @p_str1196, [1 x i8]* @p_str1197, [1 x i8]* @p_str1198, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1199, [1 x i8]* @p_str1200)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="658" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:377  %empty_190 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1201, [1 x i8]* @p_str1201, i32 16, i32 16, i8* %layer7_out_V_data_26_V, i8* %layer7_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="659" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:378  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1202, i32 0, i32 0, [1 x i8]* @p_str1203, [1 x i8]* @p_str1204, [1 x i8]* @p_str1205, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1206, [1 x i8]* @p_str1207)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="660" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:380  %empty_191 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1208, [1 x i8]* @p_str1208, i32 16, i32 16, i8* %layer7_out_V_data_27_V, i8* %layer7_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="661" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:381  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1209, i32 0, i32 0, [1 x i8]* @p_str1210, [1 x i8]* @p_str1211, [1 x i8]* @p_str1212, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1213, [1 x i8]* @p_str1214)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="662" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:383  %empty_192 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1215, [1 x i8]* @p_str1215, i32 16, i32 16, i8* %layer7_out_V_data_28_V, i8* %layer7_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="663" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:384  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1216, i32 0, i32 0, [1 x i8]* @p_str1217, [1 x i8]* @p_str1218, [1 x i8]* @p_str1219, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1220, [1 x i8]* @p_str1221)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="664" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:386  %empty_193 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1222, [1 x i8]* @p_str1222, i32 16, i32 16, i8* %layer7_out_V_data_29_V, i8* %layer7_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="665" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:387  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1223, i32 0, i32 0, [1 x i8]* @p_str1224, [1 x i8]* @p_str1225, [1 x i8]* @p_str1226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1227, [1 x i8]* @p_str1228)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="666" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:389  %empty_194 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1229, [1 x i8]* @p_str1229, i32 16, i32 16, i8* %layer7_out_V_data_30_V, i8* %layer7_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="667" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:390  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1230, i32 0, i32 0, [1 x i8]* @p_str1231, [1 x i8]* @p_str1232, [1 x i8]* @p_str1233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1234, [1 x i8]* @p_str1235)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="668" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:392  %empty_195 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1236, [1 x i8]* @p_str1236, i32 16, i32 16, i8* %layer7_out_V_data_31_V, i8* %layer7_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="669" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:393  call void (...)* @_ssdm_op_SpecInterface(i8* %layer7_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1237, i32 0, i32 0, [1 x i8]* @p_str1238, [1 x i8]* @p_str1239, [1 x i8]* @p_str1240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1241, [1 x i8]* @p_str1242)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="670" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:395  %empty_196 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer21_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1243, [1 x i8]* @p_str1243, i32 16, i32 16, i22* %layer21_out_V_data_0_V, i22* %layer21_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="671" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:396  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1244, i32 0, i32 0, [1 x i8]* @p_str1245, [1 x i8]* @p_str1246, [1 x i8]* @p_str1247, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1248, [1 x i8]* @p_str1249)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="672" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:398  %empty_197 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer21_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1250, [1 x i8]* @p_str1250, i32 16, i32 16, i22* %layer21_out_V_data_1_V, i22* %layer21_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="673" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:399  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1251, i32 0, i32 0, [1 x i8]* @p_str1252, [1 x i8]* @p_str1253, [1 x i8]* @p_str1254, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1255, [1 x i8]* @p_str1256)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="674" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:401  %empty_198 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer21_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1257, [1 x i8]* @p_str1257, i32 16, i32 16, i22* %layer21_out_V_data_2_V, i22* %layer21_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="675" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:402  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1258, i32 0, i32 0, [1 x i8]* @p_str1259, [1 x i8]* @p_str1260, [1 x i8]* @p_str1261, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1262, [1 x i8]* @p_str1263)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="676" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:404  %empty_199 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer21_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1264, [1 x i8]* @p_str1264, i32 16, i32 16, i22* %layer21_out_V_data_3_V, i22* %layer21_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="677" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:405  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1265, i32 0, i32 0, [1 x i8]* @p_str1266, [1 x i8]* @p_str1267, [1 x i8]* @p_str1268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1269, [1 x i8]* @p_str1270)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="678" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:407  %empty_200 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer21_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1271, [1 x i8]* @p_str1271, i32 16, i32 16, i22* %layer21_out_V_data_4_V, i22* %layer21_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="679" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:408  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1272, i32 0, i32 0, [1 x i8]* @p_str1273, [1 x i8]* @p_str1274, [1 x i8]* @p_str1275, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1276, [1 x i8]* @p_str1277)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="680" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:410  %empty_201 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer21_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1278, [1 x i8]* @p_str1278, i32 16, i32 16, i22* %layer21_out_V_data_5_V, i22* %layer21_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="681" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:411  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1279, i32 0, i32 0, [1 x i8]* @p_str1280, [1 x i8]* @p_str1281, [1 x i8]* @p_str1282, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1283, [1 x i8]* @p_str1284)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="682" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:413  %empty_202 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer21_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1285, [1 x i8]* @p_str1285, i32 16, i32 16, i22* %layer21_out_V_data_6_V, i22* %layer21_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="683" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:414  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1286, i32 0, i32 0, [1 x i8]* @p_str1287, [1 x i8]* @p_str1288, [1 x i8]* @p_str1289, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1290, [1 x i8]* @p_str1291)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="684" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:416  %empty_203 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer21_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1292, [1 x i8]* @p_str1292, i32 16, i32 16, i22* %layer21_out_V_data_7_V, i22* %layer21_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="685" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:417  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1293, i32 0, i32 0, [1 x i8]* @p_str1294, [1 x i8]* @p_str1295, [1 x i8]* @p_str1296, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1297, [1 x i8]* @p_str1298)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="686" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:419  %empty_204 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer21_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1299, [1 x i8]* @p_str1299, i32 16, i32 16, i22* %layer21_out_V_data_8_V, i22* %layer21_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="687" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:420  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1300, i32 0, i32 0, [1 x i8]* @p_str1301, [1 x i8]* @p_str1302, [1 x i8]* @p_str1303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1304, [1 x i8]* @p_str1305)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="688" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:422  %empty_205 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer21_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1306, [1 x i8]* @p_str1306, i32 16, i32 16, i22* %layer21_out_V_data_9_V, i22* %layer21_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="689" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:423  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1307, i32 0, i32 0, [1 x i8]* @p_str1308, [1 x i8]* @p_str1309, [1 x i8]* @p_str1310, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1311, [1 x i8]* @p_str1312)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="690" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:425  %empty_206 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1313, [1 x i8]* @p_str1313, i32 16, i32 16, i22* %layer21_out_V_data_10_V, i22* %layer21_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="691" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:426  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1314, i32 0, i32 0, [1 x i8]* @p_str1315, [1 x i8]* @p_str1316, [1 x i8]* @p_str1317, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1318, [1 x i8]* @p_str1319)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="692" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:428  %empty_207 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1320, [1 x i8]* @p_str1320, i32 16, i32 16, i22* %layer21_out_V_data_11_V, i22* %layer21_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="693" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:429  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1321, i32 0, i32 0, [1 x i8]* @p_str1322, [1 x i8]* @p_str1323, [1 x i8]* @p_str1324, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1325, [1 x i8]* @p_str1326)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="694" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:431  %empty_208 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1327, [1 x i8]* @p_str1327, i32 16, i32 16, i22* %layer21_out_V_data_12_V, i22* %layer21_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="695" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:432  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1328, i32 0, i32 0, [1 x i8]* @p_str1329, [1 x i8]* @p_str1330, [1 x i8]* @p_str1331, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1332, [1 x i8]* @p_str1333)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="696" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:434  %empty_209 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1334, [1 x i8]* @p_str1334, i32 16, i32 16, i22* %layer21_out_V_data_13_V, i22* %layer21_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="697" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:435  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1335, i32 0, i32 0, [1 x i8]* @p_str1336, [1 x i8]* @p_str1337, [1 x i8]* @p_str1338, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1339, [1 x i8]* @p_str1340)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="698" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:437  %empty_210 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1341, [1 x i8]* @p_str1341, i32 16, i32 16, i22* %layer21_out_V_data_14_V, i22* %layer21_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="699" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:438  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1342, i32 0, i32 0, [1 x i8]* @p_str1343, [1 x i8]* @p_str1344, [1 x i8]* @p_str1345, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1346, [1 x i8]* @p_str1347)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="700" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:440  %empty_211 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1348, [1 x i8]* @p_str1348, i32 16, i32 16, i22* %layer21_out_V_data_15_V, i22* %layer21_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="701" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:441  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1349, i32 0, i32 0, [1 x i8]* @p_str1350, [1 x i8]* @p_str1351, [1 x i8]* @p_str1352, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1353, [1 x i8]* @p_str1354)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="702" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:443  %empty_212 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1355, [1 x i8]* @p_str1355, i32 16, i32 16, i22* %layer21_out_V_data_16_V, i22* %layer21_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="703" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:444  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1356, i32 0, i32 0, [1 x i8]* @p_str1357, [1 x i8]* @p_str1358, [1 x i8]* @p_str1359, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1360, [1 x i8]* @p_str1361)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="704" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:446  %empty_213 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1362, [1 x i8]* @p_str1362, i32 16, i32 16, i22* %layer21_out_V_data_17_V, i22* %layer21_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="705" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:447  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1363, i32 0, i32 0, [1 x i8]* @p_str1364, [1 x i8]* @p_str1365, [1 x i8]* @p_str1366, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1367, [1 x i8]* @p_str1368)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="706" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:449  %empty_214 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1369, [1 x i8]* @p_str1369, i32 16, i32 16, i22* %layer21_out_V_data_18_V, i22* %layer21_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="707" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:450  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1370, i32 0, i32 0, [1 x i8]* @p_str1371, [1 x i8]* @p_str1372, [1 x i8]* @p_str1373, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1374, [1 x i8]* @p_str1375)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="708" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:452  %empty_215 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1376, [1 x i8]* @p_str1376, i32 16, i32 16, i22* %layer21_out_V_data_19_V, i22* %layer21_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="709" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:453  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1377, i32 0, i32 0, [1 x i8]* @p_str1378, [1 x i8]* @p_str1379, [1 x i8]* @p_str1380, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1381, [1 x i8]* @p_str1382)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="710" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:455  %empty_216 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1383, [1 x i8]* @p_str1383, i32 16, i32 16, i22* %layer21_out_V_data_20_V, i22* %layer21_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="711" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:456  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1384, i32 0, i32 0, [1 x i8]* @p_str1385, [1 x i8]* @p_str1386, [1 x i8]* @p_str1387, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1388, [1 x i8]* @p_str1389)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="712" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:458  %empty_217 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1390, [1 x i8]* @p_str1390, i32 16, i32 16, i22* %layer21_out_V_data_21_V, i22* %layer21_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="713" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:459  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1391, i32 0, i32 0, [1 x i8]* @p_str1392, [1 x i8]* @p_str1393, [1 x i8]* @p_str1394, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1395, [1 x i8]* @p_str1396)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="714" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:461  %empty_218 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1397, [1 x i8]* @p_str1397, i32 16, i32 16, i22* %layer21_out_V_data_22_V, i22* %layer21_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="715" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:462  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1398, i32 0, i32 0, [1 x i8]* @p_str1399, [1 x i8]* @p_str1400, [1 x i8]* @p_str1401, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1402, [1 x i8]* @p_str1403)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="716" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:464  %empty_219 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1404, [1 x i8]* @p_str1404, i32 16, i32 16, i22* %layer21_out_V_data_23_V, i22* %layer21_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="717" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:465  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1405, i32 0, i32 0, [1 x i8]* @p_str1406, [1 x i8]* @p_str1407, [1 x i8]* @p_str1408, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1409, [1 x i8]* @p_str1410)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="718" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:467  %empty_220 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1411, [1 x i8]* @p_str1411, i32 16, i32 16, i22* %layer21_out_V_data_24_V, i22* %layer21_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="719" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:468  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1412, i32 0, i32 0, [1 x i8]* @p_str1413, [1 x i8]* @p_str1414, [1 x i8]* @p_str1415, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1416, [1 x i8]* @p_str1417)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="720" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:470  %empty_221 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1418, [1 x i8]* @p_str1418, i32 16, i32 16, i22* %layer21_out_V_data_25_V, i22* %layer21_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="721" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:471  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1419, i32 0, i32 0, [1 x i8]* @p_str1420, [1 x i8]* @p_str1421, [1 x i8]* @p_str1422, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1423, [1 x i8]* @p_str1424)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="722" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:473  %empty_222 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1425, [1 x i8]* @p_str1425, i32 16, i32 16, i22* %layer21_out_V_data_26_V, i22* %layer21_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="723" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:474  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1426, i32 0, i32 0, [1 x i8]* @p_str1427, [1 x i8]* @p_str1428, [1 x i8]* @p_str1429, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1431)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="724" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:476  %empty_223 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1432, [1 x i8]* @p_str1432, i32 16, i32 16, i22* %layer21_out_V_data_27_V, i22* %layer21_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="725" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:477  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1433, i32 0, i32 0, [1 x i8]* @p_str1434, [1 x i8]* @p_str1435, [1 x i8]* @p_str1436, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1437, [1 x i8]* @p_str1438)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="726" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:479  %empty_224 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1439, [1 x i8]* @p_str1439, i32 16, i32 16, i22* %layer21_out_V_data_28_V, i22* %layer21_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="727" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:480  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1440, i32 0, i32 0, [1 x i8]* @p_str1441, [1 x i8]* @p_str1442, [1 x i8]* @p_str1443, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1444, [1 x i8]* @p_str1445)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="728" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:482  %empty_225 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1446, [1 x i8]* @p_str1446, i32 16, i32 16, i22* %layer21_out_V_data_29_V, i22* %layer21_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="729" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:483  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1447, i32 0, i32 0, [1 x i8]* @p_str1448, [1 x i8]* @p_str1449, [1 x i8]* @p_str1450, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1451, [1 x i8]* @p_str1452)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="730" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:485  %empty_226 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1453, [1 x i8]* @p_str1453, i32 16, i32 16, i22* %layer21_out_V_data_30_V, i22* %layer21_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="731" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:486  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1454, i32 0, i32 0, [1 x i8]* @p_str1455, [1 x i8]* @p_str1456, [1 x i8]* @p_str1457, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1458, [1 x i8]* @p_str1459)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="732" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:488  %empty_227 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer21_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1460, [1 x i8]* @p_str1460, i32 16, i32 16, i22* %layer21_out_V_data_31_V, i22* %layer21_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="733" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:489  call void (...)* @_ssdm_op_SpecInterface(i22* %layer21_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1461, i32 0, i32 0, [1 x i8]* @p_str1462, [1 x i8]* @p_str1463, [1 x i8]* @p_str1464, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1465, [1 x i8]* @p_str1466)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="734" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:491  %empty_228 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1467, [1 x i8]* @p_str1467, i32 16, i32 16, i8* %layer10_out_V_data_0_V, i8* %layer10_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="735" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:492  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1468, i32 0, i32 0, [1 x i8]* @p_str1469, [1 x i8]* @p_str1470, [1 x i8]* @p_str1471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1472, [1 x i8]* @p_str1473)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="736" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:494  %empty_229 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1474, [1 x i8]* @p_str1474, i32 16, i32 16, i8* %layer10_out_V_data_1_V, i8* %layer10_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="737" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:495  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1475, i32 0, i32 0, [1 x i8]* @p_str1476, [1 x i8]* @p_str1477, [1 x i8]* @p_str1478, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1479, [1 x i8]* @p_str1480)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="738" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:497  %empty_230 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1481, [1 x i8]* @p_str1481, i32 16, i32 16, i8* %layer10_out_V_data_2_V, i8* %layer10_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="739" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:498  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1482, i32 0, i32 0, [1 x i8]* @p_str1483, [1 x i8]* @p_str1484, [1 x i8]* @p_str1485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1486, [1 x i8]* @p_str1487)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="740" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:500  %empty_231 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1488, [1 x i8]* @p_str1488, i32 16, i32 16, i8* %layer10_out_V_data_3_V, i8* %layer10_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="741" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:501  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1489, i32 0, i32 0, [1 x i8]* @p_str1490, [1 x i8]* @p_str1491, [1 x i8]* @p_str1492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1493, [1 x i8]* @p_str1494)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="742" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:503  %empty_232 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1495, [1 x i8]* @p_str1495, i32 16, i32 16, i8* %layer10_out_V_data_4_V, i8* %layer10_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="743" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:504  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1496, i32 0, i32 0, [1 x i8]* @p_str1497, [1 x i8]* @p_str1498, [1 x i8]* @p_str1499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1500, [1 x i8]* @p_str1501)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="744" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:506  %empty_233 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1502, [1 x i8]* @p_str1502, i32 16, i32 16, i8* %layer10_out_V_data_5_V, i8* %layer10_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="745" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:507  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1503, i32 0, i32 0, [1 x i8]* @p_str1504, [1 x i8]* @p_str1505, [1 x i8]* @p_str1506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1507, [1 x i8]* @p_str1508)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="746" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:509  %empty_234 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1509, [1 x i8]* @p_str1509, i32 16, i32 16, i8* %layer10_out_V_data_6_V, i8* %layer10_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="747" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:510  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1510, i32 0, i32 0, [1 x i8]* @p_str1511, [1 x i8]* @p_str1512, [1 x i8]* @p_str1513, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1514, [1 x i8]* @p_str1515)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="748" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:512  %empty_235 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1516, [1 x i8]* @p_str1516, i32 16, i32 16, i8* %layer10_out_V_data_7_V, i8* %layer10_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="749" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:513  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1517, i32 0, i32 0, [1 x i8]* @p_str1518, [1 x i8]* @p_str1519, [1 x i8]* @p_str1520, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1521, [1 x i8]* @p_str1522)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="750" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:515  %empty_236 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1523, [1 x i8]* @p_str1523, i32 16, i32 16, i8* %layer10_out_V_data_8_V, i8* %layer10_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="751" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:516  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1524, i32 0, i32 0, [1 x i8]* @p_str1525, [1 x i8]* @p_str1526, [1 x i8]* @p_str1527, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1528, [1 x i8]* @p_str1529)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="752" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:518  %empty_237 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1530, [1 x i8]* @p_str1530, i32 16, i32 16, i8* %layer10_out_V_data_9_V, i8* %layer10_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="753" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:519  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1531, i32 0, i32 0, [1 x i8]* @p_str1532, [1 x i8]* @p_str1533, [1 x i8]* @p_str1534, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1535, [1 x i8]* @p_str1536)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="754" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:521  %empty_238 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1537, [1 x i8]* @p_str1537, i32 16, i32 16, i8* %layer10_out_V_data_10_V, i8* %layer10_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="755" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:522  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1538, i32 0, i32 0, [1 x i8]* @p_str1539, [1 x i8]* @p_str1540, [1 x i8]* @p_str1541, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1542, [1 x i8]* @p_str1543)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="756" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:524  %empty_239 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1544, [1 x i8]* @p_str1544, i32 16, i32 16, i8* %layer10_out_V_data_11_V, i8* %layer10_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="757" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:525  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1545, i32 0, i32 0, [1 x i8]* @p_str1546, [1 x i8]* @p_str1547, [1 x i8]* @p_str1548, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1549, [1 x i8]* @p_str1550)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="758" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:527  %empty_240 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1551, [1 x i8]* @p_str1551, i32 16, i32 16, i8* %layer10_out_V_data_12_V, i8* %layer10_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="759" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:528  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1552, i32 0, i32 0, [1 x i8]* @p_str1553, [1 x i8]* @p_str1554, [1 x i8]* @p_str1555, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1556, [1 x i8]* @p_str1557)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="760" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:530  %empty_241 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1558, [1 x i8]* @p_str1558, i32 16, i32 16, i8* %layer10_out_V_data_13_V, i8* %layer10_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="761" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:531  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1559, i32 0, i32 0, [1 x i8]* @p_str1560, [1 x i8]* @p_str1561, [1 x i8]* @p_str1562, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1563, [1 x i8]* @p_str1564)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="762" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:533  %empty_242 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1565, [1 x i8]* @p_str1565, i32 16, i32 16, i8* %layer10_out_V_data_14_V, i8* %layer10_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="763" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:534  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1566, i32 0, i32 0, [1 x i8]* @p_str1567, [1 x i8]* @p_str1568, [1 x i8]* @p_str1569, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1570, [1 x i8]* @p_str1571)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="764" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:536  %empty_243 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1572, [1 x i8]* @p_str1572, i32 16, i32 16, i8* %layer10_out_V_data_15_V, i8* %layer10_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="765" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:537  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1573, i32 0, i32 0, [1 x i8]* @p_str1574, [1 x i8]* @p_str1575, [1 x i8]* @p_str1576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1577, [1 x i8]* @p_str1578)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="766" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:539  %empty_244 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1579, [1 x i8]* @p_str1579, i32 16, i32 16, i8* %layer10_out_V_data_16_V, i8* %layer10_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="767" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:540  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1580, i32 0, i32 0, [1 x i8]* @p_str1581, [1 x i8]* @p_str1582, [1 x i8]* @p_str1583, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1584, [1 x i8]* @p_str1585)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="768" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:542  %empty_245 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1586, [1 x i8]* @p_str1586, i32 16, i32 16, i8* %layer10_out_V_data_17_V, i8* %layer10_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="769" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:543  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1587, i32 0, i32 0, [1 x i8]* @p_str1588, [1 x i8]* @p_str1589, [1 x i8]* @p_str1590, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1591, [1 x i8]* @p_str1592)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="770" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:545  %empty_246 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1593, [1 x i8]* @p_str1593, i32 16, i32 16, i8* %layer10_out_V_data_18_V, i8* %layer10_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="771" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:546  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1594, i32 0, i32 0, [1 x i8]* @p_str1595, [1 x i8]* @p_str1596, [1 x i8]* @p_str1597, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1598, [1 x i8]* @p_str1599)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="772" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:548  %empty_247 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1600, [1 x i8]* @p_str1600, i32 16, i32 16, i8* %layer10_out_V_data_19_V, i8* %layer10_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="773" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:549  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1601, i32 0, i32 0, [1 x i8]* @p_str1602, [1 x i8]* @p_str1603, [1 x i8]* @p_str1604, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1605, [1 x i8]* @p_str1606)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="774" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:551  %empty_248 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1607, [1 x i8]* @p_str1607, i32 16, i32 16, i8* %layer10_out_V_data_20_V, i8* %layer10_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="775" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:552  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1608, i32 0, i32 0, [1 x i8]* @p_str1609, [1 x i8]* @p_str1610, [1 x i8]* @p_str1611, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1612, [1 x i8]* @p_str1613)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="776" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:554  %empty_249 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1614, [1 x i8]* @p_str1614, i32 16, i32 16, i8* %layer10_out_V_data_21_V, i8* %layer10_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="777" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:555  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1615, i32 0, i32 0, [1 x i8]* @p_str1616, [1 x i8]* @p_str1617, [1 x i8]* @p_str1618, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1619, [1 x i8]* @p_str1620)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="778" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:557  %empty_250 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1621, [1 x i8]* @p_str1621, i32 16, i32 16, i8* %layer10_out_V_data_22_V, i8* %layer10_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="779" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:558  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1622, i32 0, i32 0, [1 x i8]* @p_str1623, [1 x i8]* @p_str1624, [1 x i8]* @p_str1625, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1626, [1 x i8]* @p_str1627)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="780" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:560  %empty_251 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1628, [1 x i8]* @p_str1628, i32 16, i32 16, i8* %layer10_out_V_data_23_V, i8* %layer10_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="781" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:561  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1629, i32 0, i32 0, [1 x i8]* @p_str1630, [1 x i8]* @p_str1631, [1 x i8]* @p_str1632, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1633, [1 x i8]* @p_str1634)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="782" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:563  %empty_252 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1635, [1 x i8]* @p_str1635, i32 16, i32 16, i8* %layer10_out_V_data_24_V, i8* %layer10_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="783" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:564  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1636, i32 0, i32 0, [1 x i8]* @p_str1637, [1 x i8]* @p_str1638, [1 x i8]* @p_str1639, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1640, [1 x i8]* @p_str1641)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="784" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:566  %empty_253 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1642, [1 x i8]* @p_str1642, i32 16, i32 16, i8* %layer10_out_V_data_25_V, i8* %layer10_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="785" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:567  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1643, i32 0, i32 0, [1 x i8]* @p_str1644, [1 x i8]* @p_str1645, [1 x i8]* @p_str1646, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1647, [1 x i8]* @p_str1648)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="786" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:569  %empty_254 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1649, [1 x i8]* @p_str1649, i32 16, i32 16, i8* %layer10_out_V_data_26_V, i8* %layer10_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="787" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:570  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1650, i32 0, i32 0, [1 x i8]* @p_str1651, [1 x i8]* @p_str1652, [1 x i8]* @p_str1653, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1654, [1 x i8]* @p_str1655)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="788" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:572  %empty_255 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1656, [1 x i8]* @p_str1656, i32 16, i32 16, i8* %layer10_out_V_data_27_V, i8* %layer10_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="789" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:573  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1657, i32 0, i32 0, [1 x i8]* @p_str1658, [1 x i8]* @p_str1659, [1 x i8]* @p_str1660, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1661, [1 x i8]* @p_str1662)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="790" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:575  %empty_256 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1663, [1 x i8]* @p_str1663, i32 16, i32 16, i8* %layer10_out_V_data_28_V, i8* %layer10_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="791" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:576  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1664, i32 0, i32 0, [1 x i8]* @p_str1665, [1 x i8]* @p_str1666, [1 x i8]* @p_str1667, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1668, [1 x i8]* @p_str1669)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="792" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:578  %empty_257 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1670, [1 x i8]* @p_str1670, i32 16, i32 16, i8* %layer10_out_V_data_29_V, i8* %layer10_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="793" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:579  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1671, i32 0, i32 0, [1 x i8]* @p_str1672, [1 x i8]* @p_str1673, [1 x i8]* @p_str1674, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1675, [1 x i8]* @p_str1676)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="794" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:581  %empty_258 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1677, [1 x i8]* @p_str1677, i32 16, i32 16, i8* %layer10_out_V_data_30_V, i8* %layer10_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="795" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:582  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1678, i32 0, i32 0, [1 x i8]* @p_str1679, [1 x i8]* @p_str1680, [1 x i8]* @p_str1681, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1682, [1 x i8]* @p_str1683)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="796" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:584  %empty_259 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1684, [1 x i8]* @p_str1684, i32 16, i32 16, i8* %layer10_out_V_data_31_V, i8* %layer10_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="797" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:585  call void (...)* @_ssdm_op_SpecInterface(i8* %layer10_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1685, i32 0, i32 0, [1 x i8]* @p_str1686, [1 x i8]* @p_str1687, [1 x i8]* @p_str1688, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1689, [1 x i8]* @p_str1690)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="798" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:587  %empty_260 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1691, [1 x i8]* @p_str1691, i32 16, i32 16, i20* %layer11_out_V_data_0_V, i20* %layer11_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="799" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:588  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1692, i32 0, i32 0, [1 x i8]* @p_str1693, [1 x i8]* @p_str1694, [1 x i8]* @p_str1695, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1696, [1 x i8]* @p_str1697)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="800" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:590  %empty_261 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1698, [1 x i8]* @p_str1698, i32 16, i32 16, i20* %layer11_out_V_data_1_V, i20* %layer11_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="801" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:591  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1699, i32 0, i32 0, [1 x i8]* @p_str1700, [1 x i8]* @p_str1701, [1 x i8]* @p_str1702, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1703, [1 x i8]* @p_str1704)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="802" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:593  %empty_262 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1705, [1 x i8]* @p_str1705, i32 16, i32 16, i20* %layer11_out_V_data_2_V, i20* %layer11_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="803" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:594  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1706, i32 0, i32 0, [1 x i8]* @p_str1707, [1 x i8]* @p_str1708, [1 x i8]* @p_str1709, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1710, [1 x i8]* @p_str1711)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="804" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:596  %empty_263 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1712, [1 x i8]* @p_str1712, i32 16, i32 16, i20* %layer11_out_V_data_3_V, i20* %layer11_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="805" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:597  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1713, i32 0, i32 0, [1 x i8]* @p_str1714, [1 x i8]* @p_str1715, [1 x i8]* @p_str1716, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1717, [1 x i8]* @p_str1718)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="806" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:599  %empty_264 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1719, [1 x i8]* @p_str1719, i32 16, i32 16, i20* %layer11_out_V_data_4_V, i20* %layer11_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="807" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:600  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1720, i32 0, i32 0, [1 x i8]* @p_str1721, [1 x i8]* @p_str1722, [1 x i8]* @p_str1723, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1724, [1 x i8]* @p_str1725)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="808" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:602  %empty_265 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1726, [1 x i8]* @p_str1726, i32 16, i32 16, i20* %layer11_out_V_data_5_V, i20* %layer11_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="809" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:603  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1727, i32 0, i32 0, [1 x i8]* @p_str1728, [1 x i8]* @p_str1729, [1 x i8]* @p_str1730, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1731, [1 x i8]* @p_str1732)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="810" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:605  %empty_266 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1733, [1 x i8]* @p_str1733, i32 16, i32 16, i20* %layer11_out_V_data_6_V, i20* %layer11_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="811" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:606  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1734, i32 0, i32 0, [1 x i8]* @p_str1735, [1 x i8]* @p_str1736, [1 x i8]* @p_str1737, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1738, [1 x i8]* @p_str1739)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="812" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:608  %empty_267 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1740, [1 x i8]* @p_str1740, i32 16, i32 16, i20* %layer11_out_V_data_7_V, i20* %layer11_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="813" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:609  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1741, i32 0, i32 0, [1 x i8]* @p_str1742, [1 x i8]* @p_str1743, [1 x i8]* @p_str1744, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1745, [1 x i8]* @p_str1746)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="814" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:611  %empty_268 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1747, [1 x i8]* @p_str1747, i32 16, i32 16, i20* %layer11_out_V_data_8_V, i20* %layer11_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="815" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:612  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1748, i32 0, i32 0, [1 x i8]* @p_str1749, [1 x i8]* @p_str1750, [1 x i8]* @p_str1751, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1752, [1 x i8]* @p_str1753)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="816" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:614  %empty_269 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1754, [1 x i8]* @p_str1754, i32 16, i32 16, i20* %layer11_out_V_data_9_V, i20* %layer11_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="817" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:615  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1755, i32 0, i32 0, [1 x i8]* @p_str1756, [1 x i8]* @p_str1757, [1 x i8]* @p_str1758, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1759, [1 x i8]* @p_str1760)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="818" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:617  %empty_270 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1761, [1 x i8]* @p_str1761, i32 16, i32 16, i20* %layer11_out_V_data_10_V, i20* %layer11_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="819" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:618  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1762, i32 0, i32 0, [1 x i8]* @p_str1763, [1 x i8]* @p_str1764, [1 x i8]* @p_str1765, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1766, [1 x i8]* @p_str1767)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="820" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:620  %empty_271 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1768, [1 x i8]* @p_str1768, i32 16, i32 16, i20* %layer11_out_V_data_11_V, i20* %layer11_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="821" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:621  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1769, i32 0, i32 0, [1 x i8]* @p_str1770, [1 x i8]* @p_str1771, [1 x i8]* @p_str1772, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1773, [1 x i8]* @p_str1774)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="822" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:623  %empty_272 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1775, [1 x i8]* @p_str1775, i32 16, i32 16, i20* %layer11_out_V_data_12_V, i20* %layer11_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="823" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:624  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1776, i32 0, i32 0, [1 x i8]* @p_str1777, [1 x i8]* @p_str1778, [1 x i8]* @p_str1779, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1780, [1 x i8]* @p_str1781)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="824" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:626  %empty_273 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1782, [1 x i8]* @p_str1782, i32 16, i32 16, i20* %layer11_out_V_data_13_V, i20* %layer11_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="825" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:627  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1783, i32 0, i32 0, [1 x i8]* @p_str1784, [1 x i8]* @p_str1785, [1 x i8]* @p_str1786, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1787, [1 x i8]* @p_str1788)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="826" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:629  %empty_274 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1789, [1 x i8]* @p_str1789, i32 16, i32 16, i20* %layer11_out_V_data_14_V, i20* %layer11_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="827" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:630  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1790, i32 0, i32 0, [1 x i8]* @p_str1791, [1 x i8]* @p_str1792, [1 x i8]* @p_str1793, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1794, [1 x i8]* @p_str1795)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="828" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:632  %empty_275 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1796, [1 x i8]* @p_str1796, i32 16, i32 16, i20* %layer11_out_V_data_15_V, i20* %layer11_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="829" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:633  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1797, i32 0, i32 0, [1 x i8]* @p_str1798, [1 x i8]* @p_str1799, [1 x i8]* @p_str1800, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1801, [1 x i8]* @p_str1802)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="830" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:635  %empty_276 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1803, [1 x i8]* @p_str1803, i32 16, i32 16, i20* %layer11_out_V_data_16_V, i20* %layer11_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="831" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:636  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1804, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1807, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1808, [1 x i8]* @p_str1809)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="832" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:638  %empty_277 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1810, [1 x i8]* @p_str1810, i32 16, i32 16, i20* %layer11_out_V_data_17_V, i20* %layer11_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="833" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:639  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1811, i32 0, i32 0, [1 x i8]* @p_str1812, [1 x i8]* @p_str1813, [1 x i8]* @p_str1814, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1815, [1 x i8]* @p_str1816)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="834" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:641  %empty_278 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1817, [1 x i8]* @p_str1817, i32 16, i32 16, i20* %layer11_out_V_data_18_V, i20* %layer11_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="835" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:642  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1818, i32 0, i32 0, [1 x i8]* @p_str1819, [1 x i8]* @p_str1820, [1 x i8]* @p_str1821, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1822, [1 x i8]* @p_str1823)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="836" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:644  %empty_279 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1824, [1 x i8]* @p_str1824, i32 16, i32 16, i20* %layer11_out_V_data_19_V, i20* %layer11_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="837" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:645  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1825, i32 0, i32 0, [1 x i8]* @p_str1826, [1 x i8]* @p_str1827, [1 x i8]* @p_str1828, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1829, [1 x i8]* @p_str1830)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="838" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:647  %empty_280 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1831, [1 x i8]* @p_str1831, i32 16, i32 16, i20* %layer11_out_V_data_20_V, i20* %layer11_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="839" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:648  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1832, i32 0, i32 0, [1 x i8]* @p_str1833, [1 x i8]* @p_str1834, [1 x i8]* @p_str1835, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1836, [1 x i8]* @p_str1837)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="840" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:650  %empty_281 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1838, [1 x i8]* @p_str1838, i32 16, i32 16, i20* %layer11_out_V_data_21_V, i20* %layer11_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="841" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:651  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1839, i32 0, i32 0, [1 x i8]* @p_str1840, [1 x i8]* @p_str1841, [1 x i8]* @p_str1842, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1843, [1 x i8]* @p_str1844)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="842" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:653  %empty_282 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1845, [1 x i8]* @p_str1845, i32 16, i32 16, i20* %layer11_out_V_data_22_V, i20* %layer11_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="843" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:654  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1846, i32 0, i32 0, [1 x i8]* @p_str1847, [1 x i8]* @p_str1848, [1 x i8]* @p_str1849, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1850, [1 x i8]* @p_str1851)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="844" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:656  %empty_283 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1852, [1 x i8]* @p_str1852, i32 16, i32 16, i20* %layer11_out_V_data_23_V, i20* %layer11_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="845" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:657  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1853, i32 0, i32 0, [1 x i8]* @p_str1854, [1 x i8]* @p_str1855, [1 x i8]* @p_str1856, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1857, [1 x i8]* @p_str1858)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="846" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:659  %empty_284 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1859, [1 x i8]* @p_str1859, i32 16, i32 16, i20* %layer11_out_V_data_24_V, i20* %layer11_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="847" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:660  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1860, i32 0, i32 0, [1 x i8]* @p_str1861, [1 x i8]* @p_str1862, [1 x i8]* @p_str1863, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1864, [1 x i8]* @p_str1865)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="848" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:662  %empty_285 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1866, [1 x i8]* @p_str1866, i32 16, i32 16, i20* %layer11_out_V_data_25_V, i20* %layer11_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="849" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:663  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1867, i32 0, i32 0, [1 x i8]* @p_str1868, [1 x i8]* @p_str1869, [1 x i8]* @p_str1870, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1871, [1 x i8]* @p_str1872)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="850" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:665  %empty_286 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1873, [1 x i8]* @p_str1873, i32 16, i32 16, i20* %layer11_out_V_data_26_V, i20* %layer11_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="851" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:666  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1874, i32 0, i32 0, [1 x i8]* @p_str1875, [1 x i8]* @p_str1876, [1 x i8]* @p_str1877, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1878, [1 x i8]* @p_str1879)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="852" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:668  %empty_287 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1880, [1 x i8]* @p_str1880, i32 16, i32 16, i20* %layer11_out_V_data_27_V, i20* %layer11_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="853" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:669  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1881, i32 0, i32 0, [1 x i8]* @p_str1882, [1 x i8]* @p_str1883, [1 x i8]* @p_str1884, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1885, [1 x i8]* @p_str1886)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="854" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:671  %empty_288 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1887, [1 x i8]* @p_str1887, i32 16, i32 16, i20* %layer11_out_V_data_28_V, i20* %layer11_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="855" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:672  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1888, i32 0, i32 0, [1 x i8]* @p_str1889, [1 x i8]* @p_str1890, [1 x i8]* @p_str1891, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1892, [1 x i8]* @p_str1893)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="856" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:674  %empty_289 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1894, [1 x i8]* @p_str1894, i32 16, i32 16, i20* %layer11_out_V_data_29_V, i20* %layer11_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="857" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:675  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1895, i32 0, i32 0, [1 x i8]* @p_str1896, [1 x i8]* @p_str1897, [1 x i8]* @p_str1898, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1899, [1 x i8]* @p_str1900)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="858" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:677  %empty_290 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1901, [1 x i8]* @p_str1901, i32 16, i32 16, i20* %layer11_out_V_data_30_V, i20* %layer11_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="859" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:678  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1902, i32 0, i32 0, [1 x i8]* @p_str1903, [1 x i8]* @p_str1904, [1 x i8]* @p_str1905, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1906, [1 x i8]* @p_str1907)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="860" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
:680  %empty_291 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer11_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1908, [1 x i8]* @p_str1908, i32 16, i32 16, i20* %layer11_out_V_data_31_V, i20* %layer11_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="861" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:681  call void (...)* @_ssdm_op_SpecInterface(i20* %layer11_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1909, i32 0, i32 0, [1 x i8]* @p_str1910, [1 x i8]* @p_str1911, [1 x i8]* @p_str1912, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1913, [1 x i8]* @p_str1914)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="862" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:683  %empty_292 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer12_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1915, [1 x i8]* @p_str1915, i32 1, i32 1, i16* %layer12_out_V_data_0_V, i16* %layer12_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="863" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:684  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1916, i32 0, i32 0, [1 x i8]* @p_str1917, [1 x i8]* @p_str1918, [1 x i8]* @p_str1919, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1920, [1 x i8]* @p_str1921)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="864" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:686  %empty_293 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer12_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1922, [1 x i8]* @p_str1922, i32 1, i32 1, i16* %layer12_out_V_data_1_V, i16* %layer12_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="865" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:687  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1923, i32 0, i32 0, [1 x i8]* @p_str1924, [1 x i8]* @p_str1925, [1 x i8]* @p_str1926, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1927, [1 x i8]* @p_str1928)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="866" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:689  %empty_294 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer12_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1929, [1 x i8]* @p_str1929, i32 1, i32 1, i16* %layer12_out_V_data_2_V, i16* %layer12_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="867" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:690  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1930, i32 0, i32 0, [1 x i8]* @p_str1931, [1 x i8]* @p_str1932, [1 x i8]* @p_str1933, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1934, [1 x i8]* @p_str1935)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="868" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:692  %empty_295 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer12_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1936, [1 x i8]* @p_str1936, i32 1, i32 1, i16* %layer12_out_V_data_3_V, i16* %layer12_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="869" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:693  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1937, i32 0, i32 0, [1 x i8]* @p_str1938, [1 x i8]* @p_str1939, [1 x i8]* @p_str1940, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1941, [1 x i8]* @p_str1942)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="870" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:695  %empty_296 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer12_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1943, [1 x i8]* @p_str1943, i32 1, i32 1, i16* %layer12_out_V_data_4_V, i16* %layer12_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="871" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:696  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1944, i32 0, i32 0, [1 x i8]* @p_str1945, [1 x i8]* @p_str1946, [1 x i8]* @p_str1947, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1948, [1 x i8]* @p_str1949)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="872" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:698  %empty_297 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer12_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1950, [1 x i8]* @p_str1950, i32 1, i32 1, i16* %layer12_out_V_data_5_V, i16* %layer12_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="873" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:699  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1951, i32 0, i32 0, [1 x i8]* @p_str1952, [1 x i8]* @p_str1953, [1 x i8]* @p_str1954, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1955, [1 x i8]* @p_str1956)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="874" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:701  %empty_298 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer12_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1957, [1 x i8]* @p_str1957, i32 1, i32 1, i16* %layer12_out_V_data_6_V, i16* %layer12_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="875" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:702  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1958, i32 0, i32 0, [1 x i8]* @p_str1959, [1 x i8]* @p_str1960, [1 x i8]* @p_str1961, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1962, [1 x i8]* @p_str1963)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="876" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:704  %empty_299 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer12_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1964, [1 x i8]* @p_str1964, i32 1, i32 1, i16* %layer12_out_V_data_7_V, i16* %layer12_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="877" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:705  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1965, i32 0, i32 0, [1 x i8]* @p_str1966, [1 x i8]* @p_str1967, [1 x i8]* @p_str1968, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1969, [1 x i8]* @p_str1970)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="878" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:707  %empty_300 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer12_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1971, [1 x i8]* @p_str1971, i32 1, i32 1, i16* %layer12_out_V_data_8_V, i16* %layer12_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="879" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:708  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1972, i32 0, i32 0, [1 x i8]* @p_str1973, [1 x i8]* @p_str1974, [1 x i8]* @p_str1975, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1976, [1 x i8]* @p_str1977)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="880" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:710  %empty_301 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer12_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1978, [1 x i8]* @p_str1978, i32 1, i32 1, i16* %layer12_out_V_data_9_V, i16* %layer12_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="881" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:711  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1979, i32 0, i32 0, [1 x i8]* @p_str1980, [1 x i8]* @p_str1981, [1 x i8]* @p_str1982, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1983, [1 x i8]* @p_str1984)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="882" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:713  %empty_302 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1985, [1 x i8]* @p_str1985, i32 1, i32 1, i16* %layer12_out_V_data_10_V, i16* %layer12_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="883" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:714  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1986, i32 0, i32 0, [1 x i8]* @p_str1987, [1 x i8]* @p_str1988, [1 x i8]* @p_str1989, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1990, [1 x i8]* @p_str1991)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="884" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:716  %empty_303 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1992, [1 x i8]* @p_str1992, i32 1, i32 1, i16* %layer12_out_V_data_11_V, i16* %layer12_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="885" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:717  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1993, i32 0, i32 0, [1 x i8]* @p_str1994, [1 x i8]* @p_str1995, [1 x i8]* @p_str1996, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1997, [1 x i8]* @p_str1998)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="886" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:719  %empty_304 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1999, [1 x i8]* @p_str1999, i32 1, i32 1, i16* %layer12_out_V_data_12_V, i16* %layer12_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="887" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:720  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2000, i32 0, i32 0, [1 x i8]* @p_str2001, [1 x i8]* @p_str2002, [1 x i8]* @p_str2003, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2004, [1 x i8]* @p_str2005)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="888" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:722  %empty_305 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str2006, [1 x i8]* @p_str2006, i32 1, i32 1, i16* %layer12_out_V_data_13_V, i16* %layer12_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="889" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:723  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2007, i32 0, i32 0, [1 x i8]* @p_str2008, [1 x i8]* @p_str2009, [1 x i8]* @p_str2010, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2011, [1 x i8]* @p_str2012)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="890" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:725  %empty_306 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str2013, [1 x i8]* @p_str2013, i32 1, i32 1, i16* %layer12_out_V_data_14_V, i16* %layer12_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="891" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:726  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2014, i32 0, i32 0, [1 x i8]* @p_str2015, [1 x i8]* @p_str2016, [1 x i8]* @p_str2017, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2018, [1 x i8]* @p_str2019)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="892" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:728  %empty_307 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str2020, [1 x i8]* @p_str2020, i32 1, i32 1, i16* %layer12_out_V_data_15_V, i16* %layer12_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="893" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:729  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2021, i32 0, i32 0, [1 x i8]* @p_str2022, [1 x i8]* @p_str2023, [1 x i8]* @p_str2024, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2025, [1 x i8]* @p_str2026)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="894" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:731  %empty_308 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str2027, [1 x i8]* @p_str2027, i32 1, i32 1, i16* %layer12_out_V_data_16_V, i16* %layer12_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="895" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:732  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2028, i32 0, i32 0, [1 x i8]* @p_str2029, [1 x i8]* @p_str2030, [1 x i8]* @p_str2031, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2032, [1 x i8]* @p_str2033)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="896" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:734  %empty_309 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str2034, [1 x i8]* @p_str2034, i32 1, i32 1, i16* %layer12_out_V_data_17_V, i16* %layer12_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="897" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:735  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2035, i32 0, i32 0, [1 x i8]* @p_str2036, [1 x i8]* @p_str2037, [1 x i8]* @p_str2038, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2039, [1 x i8]* @p_str2040)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="898" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:737  %empty_310 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str2041, [1 x i8]* @p_str2041, i32 1, i32 1, i16* %layer12_out_V_data_18_V, i16* %layer12_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="899" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:738  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2042, i32 0, i32 0, [1 x i8]* @p_str2043, [1 x i8]* @p_str2044, [1 x i8]* @p_str2045, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2046, [1 x i8]* @p_str2047)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="900" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:740  %empty_311 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str2048, [1 x i8]* @p_str2048, i32 1, i32 1, i16* %layer12_out_V_data_19_V, i16* %layer12_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="901" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:741  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2049, i32 0, i32 0, [1 x i8]* @p_str2050, [1 x i8]* @p_str2051, [1 x i8]* @p_str2052, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2053, [1 x i8]* @p_str2054)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="902" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:743  %empty_312 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str2055, [1 x i8]* @p_str2055, i32 1, i32 1, i16* %layer12_out_V_data_20_V, i16* %layer12_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="903" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:744  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2056, i32 0, i32 0, [1 x i8]* @p_str2057, [1 x i8]* @p_str2058, [1 x i8]* @p_str2059, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2060, [1 x i8]* @p_str2061)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="904" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:746  %empty_313 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str2062, [1 x i8]* @p_str2062, i32 1, i32 1, i16* %layer12_out_V_data_21_V, i16* %layer12_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="905" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:747  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2063, i32 0, i32 0, [1 x i8]* @p_str2064, [1 x i8]* @p_str2065, [1 x i8]* @p_str2066, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2067, [1 x i8]* @p_str2068)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="906" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:749  %empty_314 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str2069, [1 x i8]* @p_str2069, i32 1, i32 1, i16* %layer12_out_V_data_22_V, i16* %layer12_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="907" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:750  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2070, i32 0, i32 0, [1 x i8]* @p_str2071, [1 x i8]* @p_str2072, [1 x i8]* @p_str2073, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2074, [1 x i8]* @p_str2075)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="908" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:752  %empty_315 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str2076, [1 x i8]* @p_str2076, i32 1, i32 1, i16* %layer12_out_V_data_23_V, i16* %layer12_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="909" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:753  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2077, i32 0, i32 0, [1 x i8]* @p_str2078, [1 x i8]* @p_str2079, [1 x i8]* @p_str2080, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2081, [1 x i8]* @p_str2082)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="910" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:755  %empty_316 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str2083, [1 x i8]* @p_str2083, i32 1, i32 1, i16* %layer12_out_V_data_24_V, i16* %layer12_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="911" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:756  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2084, i32 0, i32 0, [1 x i8]* @p_str2085, [1 x i8]* @p_str2086, [1 x i8]* @p_str2087, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2088, [1 x i8]* @p_str2089)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="912" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:758  %empty_317 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str2090, [1 x i8]* @p_str2090, i32 1, i32 1, i16* %layer12_out_V_data_25_V, i16* %layer12_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="913" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:759  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2091, i32 0, i32 0, [1 x i8]* @p_str2092, [1 x i8]* @p_str2093, [1 x i8]* @p_str2094, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2095, [1 x i8]* @p_str2096)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="914" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:761  %empty_318 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str2097, [1 x i8]* @p_str2097, i32 1, i32 1, i16* %layer12_out_V_data_26_V, i16* %layer12_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="915" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:762  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2098, i32 0, i32 0, [1 x i8]* @p_str2099, [1 x i8]* @p_str2100, [1 x i8]* @p_str2101, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2102, [1 x i8]* @p_str2103)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="916" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:764  %empty_319 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str2104, [1 x i8]* @p_str2104, i32 1, i32 1, i16* %layer12_out_V_data_27_V, i16* %layer12_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="917" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:765  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2105, i32 0, i32 0, [1 x i8]* @p_str2106, [1 x i8]* @p_str2107, [1 x i8]* @p_str2108, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2109, [1 x i8]* @p_str2110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="918" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:767  %empty_320 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str2111, [1 x i8]* @p_str2111, i32 1, i32 1, i16* %layer12_out_V_data_28_V, i16* %layer12_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="919" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:768  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2112, i32 0, i32 0, [1 x i8]* @p_str2113, [1 x i8]* @p_str2114, [1 x i8]* @p_str2115, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2116, [1 x i8]* @p_str2117)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="920" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:770  %empty_321 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str2118, [1 x i8]* @p_str2118, i32 1, i32 1, i16* %layer12_out_V_data_29_V, i16* %layer12_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="921" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:771  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2119, i32 0, i32 0, [1 x i8]* @p_str2120, [1 x i8]* @p_str2121, [1 x i8]* @p_str2122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2123, [1 x i8]* @p_str2124)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="922" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:773  %empty_322 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str2125, [1 x i8]* @p_str2125, i32 1, i32 1, i16* %layer12_out_V_data_30_V, i16* %layer12_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="923" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:774  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2126, i32 0, i32 0, [1 x i8]* @p_str2127, [1 x i8]* @p_str2128, [1 x i8]* @p_str2129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2130, [1 x i8]* @p_str2131)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="924" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:776  %empty_323 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer12_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str2132, [1 x i8]* @p_str2132, i32 1, i32 1, i16* %layer12_out_V_data_31_V, i16* %layer12_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="925" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:777  call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2133, i32 0, i32 0, [1 x i8]* @p_str2134, [1 x i8]* @p_str2135, [1 x i8]* @p_str2136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2137, [1 x i8]* @p_str2138)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="926" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:779  %empty_324 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str2139, [1 x i8]* @p_str2139, i32 1, i32 1, i30* %layer13_out_V_data_0_V, i30* %layer13_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="927" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:780  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2140, i32 0, i32 0, [1 x i8]* @p_str2141, [1 x i8]* @p_str2142, [1 x i8]* @p_str2143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2144, [1 x i8]* @p_str2145)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="928" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:782  %empty_325 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str2146, [1 x i8]* @p_str2146, i32 1, i32 1, i30* %layer13_out_V_data_1_V, i30* %layer13_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="929" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:783  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2147, i32 0, i32 0, [1 x i8]* @p_str2148, [1 x i8]* @p_str2149, [1 x i8]* @p_str2150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2151, [1 x i8]* @p_str2152)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="930" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:785  %empty_326 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str2153, [1 x i8]* @p_str2153, i32 1, i32 1, i30* %layer13_out_V_data_2_V, i30* %layer13_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="931" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:786  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2154, i32 0, i32 0, [1 x i8]* @p_str2155, [1 x i8]* @p_str2156, [1 x i8]* @p_str2157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2158, [1 x i8]* @p_str2159)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="932" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:788  %empty_327 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str2160, [1 x i8]* @p_str2160, i32 1, i32 1, i30* %layer13_out_V_data_3_V, i30* %layer13_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="933" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:789  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2161, i32 0, i32 0, [1 x i8]* @p_str2162, [1 x i8]* @p_str2163, [1 x i8]* @p_str2164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2165, [1 x i8]* @p_str2166)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="934" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:791  %empty_328 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str2167, [1 x i8]* @p_str2167, i32 1, i32 1, i30* %layer13_out_V_data_4_V, i30* %layer13_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="935" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:792  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2168, i32 0, i32 0, [1 x i8]* @p_str2169, [1 x i8]* @p_str2170, [1 x i8]* @p_str2171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2172, [1 x i8]* @p_str2173)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="936" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:794  %empty_329 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str2174, [1 x i8]* @p_str2174, i32 1, i32 1, i30* %layer13_out_V_data_5_V, i30* %layer13_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="937" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:795  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2175, i32 0, i32 0, [1 x i8]* @p_str2176, [1 x i8]* @p_str2177, [1 x i8]* @p_str2178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2179, [1 x i8]* @p_str2180)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="938" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:797  %empty_330 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str2181, [1 x i8]* @p_str2181, i32 1, i32 1, i30* %layer13_out_V_data_6_V, i30* %layer13_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="939" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:798  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2182, i32 0, i32 0, [1 x i8]* @p_str2183, [1 x i8]* @p_str2184, [1 x i8]* @p_str2185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2186, [1 x i8]* @p_str2187)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="940" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:800  %empty_331 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str2188, [1 x i8]* @p_str2188, i32 1, i32 1, i30* %layer13_out_V_data_7_V, i30* %layer13_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="941" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:801  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2189, i32 0, i32 0, [1 x i8]* @p_str2190, [1 x i8]* @p_str2191, [1 x i8]* @p_str2192, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2193, [1 x i8]* @p_str2194)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="942" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:803  %empty_332 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str2195, [1 x i8]* @p_str2195, i32 1, i32 1, i30* %layer13_out_V_data_8_V, i30* %layer13_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="943" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:804  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2196, i32 0, i32 0, [1 x i8]* @p_str2197, [1 x i8]* @p_str2198, [1 x i8]* @p_str2199, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2200, [1 x i8]* @p_str2201)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="944" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:806  %empty_333 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer13_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str2202, [1 x i8]* @p_str2202, i32 1, i32 1, i30* %layer13_out_V_data_9_V, i30* %layer13_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="945" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:807  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2203, i32 0, i32 0, [1 x i8]* @p_str2204, [1 x i8]* @p_str2205, [1 x i8]* @p_str2206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2207, [1 x i8]* @p_str2208)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="946" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:809  %empty_334 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str2209, [1 x i8]* @p_str2209, i32 1, i32 1, i30* %layer13_out_V_data_10_V, i30* %layer13_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="947" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:810  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2210, i32 0, i32 0, [1 x i8]* @p_str2211, [1 x i8]* @p_str2212, [1 x i8]* @p_str2213, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2214, [1 x i8]* @p_str2215)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="948" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:812  %empty_335 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str2216, [1 x i8]* @p_str2216, i32 1, i32 1, i30* %layer13_out_V_data_11_V, i30* %layer13_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="949" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:813  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2217, i32 0, i32 0, [1 x i8]* @p_str2218, [1 x i8]* @p_str2219, [1 x i8]* @p_str2220, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2221, [1 x i8]* @p_str2222)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="950" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:815  %empty_336 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str2223, [1 x i8]* @p_str2223, i32 1, i32 1, i30* %layer13_out_V_data_12_V, i30* %layer13_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="951" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:816  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2224, i32 0, i32 0, [1 x i8]* @p_str2225, [1 x i8]* @p_str2226, [1 x i8]* @p_str2227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2228, [1 x i8]* @p_str2229)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="952" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:818  %empty_337 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str2230, [1 x i8]* @p_str2230, i32 1, i32 1, i30* %layer13_out_V_data_13_V, i30* %layer13_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="953" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:819  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2231, i32 0, i32 0, [1 x i8]* @p_str2232, [1 x i8]* @p_str2233, [1 x i8]* @p_str2234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2235, [1 x i8]* @p_str2236)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="954" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:821  %empty_338 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str2237, [1 x i8]* @p_str2237, i32 1, i32 1, i30* %layer13_out_V_data_14_V, i30* %layer13_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="955" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:822  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2238, i32 0, i32 0, [1 x i8]* @p_str2239, [1 x i8]* @p_str2240, [1 x i8]* @p_str2241, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2242, [1 x i8]* @p_str2243)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="956" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:824  %empty_339 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str2244, [1 x i8]* @p_str2244, i32 1, i32 1, i30* %layer13_out_V_data_15_V, i30* %layer13_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="957" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:825  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2245, i32 0, i32 0, [1 x i8]* @p_str2246, [1 x i8]* @p_str2247, [1 x i8]* @p_str2248, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2249, [1 x i8]* @p_str2250)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="958" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:827  %empty_340 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str2251, [1 x i8]* @p_str2251, i32 1, i32 1, i30* %layer13_out_V_data_16_V, i30* %layer13_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="959" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:828  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2252, i32 0, i32 0, [1 x i8]* @p_str2253, [1 x i8]* @p_str2254, [1 x i8]* @p_str2255, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2256, [1 x i8]* @p_str2257)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="960" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:830  %empty_341 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str2258, [1 x i8]* @p_str2258, i32 1, i32 1, i30* %layer13_out_V_data_17_V, i30* %layer13_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="961" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:831  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2259, i32 0, i32 0, [1 x i8]* @p_str2260, [1 x i8]* @p_str2261, [1 x i8]* @p_str2262, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2263, [1 x i8]* @p_str2264)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="962" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:833  %empty_342 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str2265, [1 x i8]* @p_str2265, i32 1, i32 1, i30* %layer13_out_V_data_18_V, i30* %layer13_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="963" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:834  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2266, i32 0, i32 0, [1 x i8]* @p_str2267, [1 x i8]* @p_str2268, [1 x i8]* @p_str2269, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2270, [1 x i8]* @p_str2271)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="964" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:836  %empty_343 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str2272, [1 x i8]* @p_str2272, i32 1, i32 1, i30* %layer13_out_V_data_19_V, i30* %layer13_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="965" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:837  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2273, i32 0, i32 0, [1 x i8]* @p_str2274, [1 x i8]* @p_str2275, [1 x i8]* @p_str2276, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2277, [1 x i8]* @p_str2278)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="966" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:839  %empty_344 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str2279, [1 x i8]* @p_str2279, i32 1, i32 1, i30* %layer13_out_V_data_20_V, i30* %layer13_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="967" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:840  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2280, i32 0, i32 0, [1 x i8]* @p_str2281, [1 x i8]* @p_str2282, [1 x i8]* @p_str2283, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2284, [1 x i8]* @p_str2285)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="968" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:842  %empty_345 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str2286, [1 x i8]* @p_str2286, i32 1, i32 1, i30* %layer13_out_V_data_21_V, i30* %layer13_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="969" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:843  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2287, i32 0, i32 0, [1 x i8]* @p_str2288, [1 x i8]* @p_str2289, [1 x i8]* @p_str2290, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2291, [1 x i8]* @p_str2292)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="970" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:845  %empty_346 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str2293, [1 x i8]* @p_str2293, i32 1, i32 1, i30* %layer13_out_V_data_22_V, i30* %layer13_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="971" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:846  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2294, i32 0, i32 0, [1 x i8]* @p_str2295, [1 x i8]* @p_str2296, [1 x i8]* @p_str2297, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2298, [1 x i8]* @p_str2299)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="972" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:848  %empty_347 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str2300, [1 x i8]* @p_str2300, i32 1, i32 1, i30* %layer13_out_V_data_23_V, i30* %layer13_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="973" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:849  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2301, i32 0, i32 0, [1 x i8]* @p_str2302, [1 x i8]* @p_str2303, [1 x i8]* @p_str2304, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2305, [1 x i8]* @p_str2306)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="974" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:851  %empty_348 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str2307, [1 x i8]* @p_str2307, i32 1, i32 1, i30* %layer13_out_V_data_24_V, i30* %layer13_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="975" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:852  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2308, i32 0, i32 0, [1 x i8]* @p_str2309, [1 x i8]* @p_str2310, [1 x i8]* @p_str2311, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2312, [1 x i8]* @p_str2313)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="976" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:854  %empty_349 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str2314, [1 x i8]* @p_str2314, i32 1, i32 1, i30* %layer13_out_V_data_25_V, i30* %layer13_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="977" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:855  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2315, i32 0, i32 0, [1 x i8]* @p_str2316, [1 x i8]* @p_str2317, [1 x i8]* @p_str2318, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2319, [1 x i8]* @p_str2320)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="978" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:857  %empty_350 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str2321, [1 x i8]* @p_str2321, i32 1, i32 1, i30* %layer13_out_V_data_26_V, i30* %layer13_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="979" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:858  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2322, i32 0, i32 0, [1 x i8]* @p_str2323, [1 x i8]* @p_str2324, [1 x i8]* @p_str2325, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2326, [1 x i8]* @p_str2327)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="980" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:860  %empty_351 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str2328, [1 x i8]* @p_str2328, i32 1, i32 1, i30* %layer13_out_V_data_27_V, i30* %layer13_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="981" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:861  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2329, i32 0, i32 0, [1 x i8]* @p_str2330, [1 x i8]* @p_str2331, [1 x i8]* @p_str2332, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2333, [1 x i8]* @p_str2334)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="982" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:863  %empty_352 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str2335, [1 x i8]* @p_str2335, i32 1, i32 1, i30* %layer13_out_V_data_28_V, i30* %layer13_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="983" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:864  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2336, i32 0, i32 0, [1 x i8]* @p_str2337, [1 x i8]* @p_str2338, [1 x i8]* @p_str2339, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2340, [1 x i8]* @p_str2341)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="984" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:866  %empty_353 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str2342, [1 x i8]* @p_str2342, i32 1, i32 1, i30* %layer13_out_V_data_29_V, i30* %layer13_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="985" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:867  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2343, i32 0, i32 0, [1 x i8]* @p_str2344, [1 x i8]* @p_str2345, [1 x i8]* @p_str2346, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2347, [1 x i8]* @p_str2348)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="986" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:869  %empty_354 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str2349, [1 x i8]* @p_str2349, i32 1, i32 1, i30* %layer13_out_V_data_30_V, i30* %layer13_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="987" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:870  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2350, i32 0, i32 0, [1 x i8]* @p_str2351, [1 x i8]* @p_str2352, [1 x i8]* @p_str2353, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2354, [1 x i8]* @p_str2355)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="988" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="30" op_8_bw="30">
<![CDATA[
:872  %empty_355 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer13_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str2356, [1 x i8]* @p_str2356, i32 1, i32 1, i30* %layer13_out_V_data_31_V, i30* %layer13_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="989" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:873  call void (...)* @_ssdm_op_SpecInterface(i30* %layer13_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2357, i32 0, i32 0, [1 x i8]* @p_str2358, [1 x i8]* @p_str2359, [1 x i8]* @p_str2360, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2361, [1 x i8]* @p_str2362)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="990" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:875  %empty_356 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str2363, [1 x i8]* @p_str2363, i32 1, i32 1, i8* %layer15_out_V_data_0_V, i8* %layer15_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="991" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:876  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2364, i32 0, i32 0, [1 x i8]* @p_str2365, [1 x i8]* @p_str2366, [1 x i8]* @p_str2367, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2368, [1 x i8]* @p_str2369)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="992" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:878  %empty_357 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str2370, [1 x i8]* @p_str2370, i32 1, i32 1, i8* %layer15_out_V_data_1_V, i8* %layer15_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="993" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:879  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2371, i32 0, i32 0, [1 x i8]* @p_str2372, [1 x i8]* @p_str2373, [1 x i8]* @p_str2374, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2375, [1 x i8]* @p_str2376)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="994" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:881  %empty_358 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str2377, [1 x i8]* @p_str2377, i32 1, i32 1, i8* %layer15_out_V_data_2_V, i8* %layer15_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="995" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:882  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2378, i32 0, i32 0, [1 x i8]* @p_str2379, [1 x i8]* @p_str2380, [1 x i8]* @p_str2381, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2382, [1 x i8]* @p_str2383)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="996" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:884  %empty_359 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str2384, [1 x i8]* @p_str2384, i32 1, i32 1, i8* %layer15_out_V_data_3_V, i8* %layer15_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="997" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:885  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2385, i32 0, i32 0, [1 x i8]* @p_str2386, [1 x i8]* @p_str2387, [1 x i8]* @p_str2388, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2389, [1 x i8]* @p_str2390)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="998" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:887  %empty_360 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str2391, [1 x i8]* @p_str2391, i32 1, i32 1, i8* %layer15_out_V_data_4_V, i8* %layer15_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="999" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:888  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2392, i32 0, i32 0, [1 x i8]* @p_str2393, [1 x i8]* @p_str2394, [1 x i8]* @p_str2395, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2396, [1 x i8]* @p_str2397)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1000" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:890  %empty_361 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str2398, [1 x i8]* @p_str2398, i32 1, i32 1, i8* %layer15_out_V_data_5_V, i8* %layer15_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="1001" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:891  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2399, i32 0, i32 0, [1 x i8]* @p_str2400, [1 x i8]* @p_str2401, [1 x i8]* @p_str2402, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2403, [1 x i8]* @p_str2404)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1002" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:893  %empty_362 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str2405, [1 x i8]* @p_str2405, i32 1, i32 1, i8* %layer15_out_V_data_6_V, i8* %layer15_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="1003" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:894  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2406, i32 0, i32 0, [1 x i8]* @p_str2407, [1 x i8]* @p_str2408, [1 x i8]* @p_str2409, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2410, [1 x i8]* @p_str2411)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1004" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:896  %empty_363 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str2412, [1 x i8]* @p_str2412, i32 1, i32 1, i8* %layer15_out_V_data_7_V, i8* %layer15_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="1005" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:897  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2413, i32 0, i32 0, [1 x i8]* @p_str2414, [1 x i8]* @p_str2415, [1 x i8]* @p_str2416, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2417, [1 x i8]* @p_str2418)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1006" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:899  %empty_364 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str2419, [1 x i8]* @p_str2419, i32 1, i32 1, i8* %layer15_out_V_data_8_V, i8* %layer15_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="1007" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:900  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2420, i32 0, i32 0, [1 x i8]* @p_str2421, [1 x i8]* @p_str2422, [1 x i8]* @p_str2423, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2424, [1 x i8]* @p_str2425)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1008" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:902  %empty_365 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer15_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str2426, [1 x i8]* @p_str2426, i32 1, i32 1, i8* %layer15_out_V_data_9_V, i8* %layer15_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="1009" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:903  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2427, i32 0, i32 0, [1 x i8]* @p_str2428, [1 x i8]* @p_str2429, [1 x i8]* @p_str2430, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2431, [1 x i8]* @p_str2432)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1010" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:905  %empty_366 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str2433, [1 x i8]* @p_str2433, i32 1, i32 1, i8* %layer15_out_V_data_10_V, i8* %layer15_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="1011" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:906  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2434, i32 0, i32 0, [1 x i8]* @p_str2435, [1 x i8]* @p_str2436, [1 x i8]* @p_str2437, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2438, [1 x i8]* @p_str2439)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1012" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:908  %empty_367 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str2440, [1 x i8]* @p_str2440, i32 1, i32 1, i8* %layer15_out_V_data_11_V, i8* %layer15_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="1013" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:909  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2441, i32 0, i32 0, [1 x i8]* @p_str2442, [1 x i8]* @p_str2443, [1 x i8]* @p_str2444, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2445, [1 x i8]* @p_str2446)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1014" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:911  %empty_368 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str2447, [1 x i8]* @p_str2447, i32 1, i32 1, i8* %layer15_out_V_data_12_V, i8* %layer15_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="1015" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:912  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2448, i32 0, i32 0, [1 x i8]* @p_str2449, [1 x i8]* @p_str2450, [1 x i8]* @p_str2451, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2452, [1 x i8]* @p_str2453)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1016" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:914  %empty_369 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str2454, [1 x i8]* @p_str2454, i32 1, i32 1, i8* %layer15_out_V_data_13_V, i8* %layer15_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="1017" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:915  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2455, i32 0, i32 0, [1 x i8]* @p_str2456, [1 x i8]* @p_str2457, [1 x i8]* @p_str2458, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2459, [1 x i8]* @p_str2460)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1018" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:917  %empty_370 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str2461, [1 x i8]* @p_str2461, i32 1, i32 1, i8* %layer15_out_V_data_14_V, i8* %layer15_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="1019" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:918  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2462, i32 0, i32 0, [1 x i8]* @p_str2463, [1 x i8]* @p_str2464, [1 x i8]* @p_str2465, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2466, [1 x i8]* @p_str2467)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1020" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:920  %empty_371 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str2468, [1 x i8]* @p_str2468, i32 1, i32 1, i8* %layer15_out_V_data_15_V, i8* %layer15_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="1021" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:921  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2469, i32 0, i32 0, [1 x i8]* @p_str2470, [1 x i8]* @p_str2471, [1 x i8]* @p_str2472, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2473, [1 x i8]* @p_str2474)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1022" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:923  %empty_372 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str2475, [1 x i8]* @p_str2475, i32 1, i32 1, i8* %layer15_out_V_data_16_V, i8* %layer15_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="1023" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:924  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2476, i32 0, i32 0, [1 x i8]* @p_str2477, [1 x i8]* @p_str2478, [1 x i8]* @p_str2479, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2480, [1 x i8]* @p_str2481)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1024" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:926  %empty_373 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str2482, [1 x i8]* @p_str2482, i32 1, i32 1, i8* %layer15_out_V_data_17_V, i8* %layer15_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="1025" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:927  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2483, i32 0, i32 0, [1 x i8]* @p_str2484, [1 x i8]* @p_str2485, [1 x i8]* @p_str2486, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2487, [1 x i8]* @p_str2488)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1026" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:929  %empty_374 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str2489, [1 x i8]* @p_str2489, i32 1, i32 1, i8* %layer15_out_V_data_18_V, i8* %layer15_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="1027" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:930  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2490, i32 0, i32 0, [1 x i8]* @p_str2491, [1 x i8]* @p_str2492, [1 x i8]* @p_str2493, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2494, [1 x i8]* @p_str2495)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1028" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:932  %empty_375 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str2496, [1 x i8]* @p_str2496, i32 1, i32 1, i8* %layer15_out_V_data_19_V, i8* %layer15_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="1029" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:933  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2497, i32 0, i32 0, [1 x i8]* @p_str2498, [1 x i8]* @p_str2499, [1 x i8]* @p_str2500, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2501, [1 x i8]* @p_str2502)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1030" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:935  %empty_376 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str2503, [1 x i8]* @p_str2503, i32 1, i32 1, i8* %layer15_out_V_data_20_V, i8* %layer15_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="1031" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:936  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2504, i32 0, i32 0, [1 x i8]* @p_str2505, [1 x i8]* @p_str2506, [1 x i8]* @p_str2507, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2508, [1 x i8]* @p_str2509)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1032" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:938  %empty_377 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str2510, [1 x i8]* @p_str2510, i32 1, i32 1, i8* %layer15_out_V_data_21_V, i8* %layer15_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="1033" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:939  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2511, i32 0, i32 0, [1 x i8]* @p_str2512, [1 x i8]* @p_str2513, [1 x i8]* @p_str2514, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2515, [1 x i8]* @p_str2516)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1034" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:941  %empty_378 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str2517, [1 x i8]* @p_str2517, i32 1, i32 1, i8* %layer15_out_V_data_22_V, i8* %layer15_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="1035" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:942  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2518, i32 0, i32 0, [1 x i8]* @p_str2519, [1 x i8]* @p_str2520, [1 x i8]* @p_str2521, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2522, [1 x i8]* @p_str2523)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1036" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:944  %empty_379 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str2524, [1 x i8]* @p_str2524, i32 1, i32 1, i8* %layer15_out_V_data_23_V, i8* %layer15_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="1037" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:945  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2525, i32 0, i32 0, [1 x i8]* @p_str2526, [1 x i8]* @p_str2527, [1 x i8]* @p_str2528, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2529, [1 x i8]* @p_str2530)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1038" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:947  %empty_380 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str2531, [1 x i8]* @p_str2531, i32 1, i32 1, i8* %layer15_out_V_data_24_V, i8* %layer15_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="1039" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:948  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2532, i32 0, i32 0, [1 x i8]* @p_str2533, [1 x i8]* @p_str2534, [1 x i8]* @p_str2535, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2536, [1 x i8]* @p_str2537)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1040" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:950  %empty_381 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str2538, [1 x i8]* @p_str2538, i32 1, i32 1, i8* %layer15_out_V_data_25_V, i8* %layer15_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="1041" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:951  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2539, i32 0, i32 0, [1 x i8]* @p_str2540, [1 x i8]* @p_str2541, [1 x i8]* @p_str2542, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2543, [1 x i8]* @p_str2544)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1042" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:953  %empty_382 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str2545, [1 x i8]* @p_str2545, i32 1, i32 1, i8* %layer15_out_V_data_26_V, i8* %layer15_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="1043" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:954  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2546, i32 0, i32 0, [1 x i8]* @p_str2547, [1 x i8]* @p_str2548, [1 x i8]* @p_str2549, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2550, [1 x i8]* @p_str2551)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1044" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:956  %empty_383 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str2552, [1 x i8]* @p_str2552, i32 1, i32 1, i8* %layer15_out_V_data_27_V, i8* %layer15_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="1045" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:957  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2553, i32 0, i32 0, [1 x i8]* @p_str2554, [1 x i8]* @p_str2555, [1 x i8]* @p_str2556, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2557, [1 x i8]* @p_str2558)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1046" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:959  %empty_384 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str2559, [1 x i8]* @p_str2559, i32 1, i32 1, i8* %layer15_out_V_data_28_V, i8* %layer15_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="1047" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:960  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2560, i32 0, i32 0, [1 x i8]* @p_str2561, [1 x i8]* @p_str2562, [1 x i8]* @p_str2563, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2564, [1 x i8]* @p_str2565)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1048" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:962  %empty_385 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str2566, [1 x i8]* @p_str2566, i32 1, i32 1, i8* %layer15_out_V_data_29_V, i8* %layer15_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="1049" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:963  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2567, i32 0, i32 0, [1 x i8]* @p_str2568, [1 x i8]* @p_str2569, [1 x i8]* @p_str2570, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2571, [1 x i8]* @p_str2572)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1050" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:965  %empty_386 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str2573, [1 x i8]* @p_str2573, i32 1, i32 1, i8* %layer15_out_V_data_30_V, i8* %layer15_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="1051" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:966  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2574, i32 0, i32 0, [1 x i8]* @p_str2575, [1 x i8]* @p_str2576, [1 x i8]* @p_str2577, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2578, [1 x i8]* @p_str2579)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1052" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
:968  %empty_387 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer15_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str2580, [1 x i8]* @p_str2580, i32 1, i32 1, i8* %layer15_out_V_data_31_V, i8* %layer15_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="1053" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:969  call void (...)* @_ssdm_op_SpecInterface(i8* %layer15_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2581, i32 0, i32 0, [1 x i8]* @p_str2582, [1 x i8]* @p_str2583, [1 x i8]* @p_str2584, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2585, [1 x i8]* @p_str2586)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1054" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:971  %empty_388 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer16_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str2587, [1 x i8]* @p_str2587, i32 1, i32 1, i22* %layer16_out_V_data_0_V, i22* %layer16_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="1055" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:972  call void (...)* @_ssdm_op_SpecInterface(i22* %layer16_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2588, i32 0, i32 0, [1 x i8]* @p_str2589, [1 x i8]* @p_str2590, [1 x i8]* @p_str2591, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2592, [1 x i8]* @p_str2593)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1056" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:974  %empty_389 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer16_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str2594, [1 x i8]* @p_str2594, i32 1, i32 1, i22* %layer16_out_V_data_1_V, i22* %layer16_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="1057" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:975  call void (...)* @_ssdm_op_SpecInterface(i22* %layer16_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2595, i32 0, i32 0, [1 x i8]* @p_str2596, [1 x i8]* @p_str2597, [1 x i8]* @p_str2598, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2599, [1 x i8]* @p_str2600)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1058" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:977  %empty_390 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer16_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str2601, [1 x i8]* @p_str2601, i32 1, i32 1, i22* %layer16_out_V_data_2_V, i22* %layer16_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="1059" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:978  call void (...)* @_ssdm_op_SpecInterface(i22* %layer16_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2602, i32 0, i32 0, [1 x i8]* @p_str2603, [1 x i8]* @p_str2604, [1 x i8]* @p_str2605, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2606, [1 x i8]* @p_str2607)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1060" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:980  %empty_391 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer16_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str2608, [1 x i8]* @p_str2608, i32 1, i32 1, i22* %layer16_out_V_data_3_V, i22* %layer16_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="1061" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:981  call void (...)* @_ssdm_op_SpecInterface(i22* %layer16_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2609, i32 0, i32 0, [1 x i8]* @p_str2610, [1 x i8]* @p_str2611, [1 x i8]* @p_str2612, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2613, [1 x i8]* @p_str2614)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1062" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
:983  %empty_392 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer16_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str2615, [1 x i8]* @p_str2615, i32 1, i32 1, i22* %layer16_out_V_data_4_V, i22* %layer16_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="1063" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:984  call void (...)* @_ssdm_op_SpecInterface(i22* %layer16_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2616, i32 0, i32 0, [1 x i8]* @p_str2617, [1 x i8]* @p_str2618, [1 x i8]* @p_str2619, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2620, [1 x i8]* @p_str2621)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1064" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:985  call void (...)* @_ssdm_op_SpecInterface(i16* %phi_input_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1065" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:986  call void (...)* @_ssdm_op_SpecInterface(i16* %phi_input_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1066" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:987  call void (...)* @_ssdm_op_SpecInterface(i16* %phi_input_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1067" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:988  call void (...)* @_ssdm_op_SpecInterface(i16* %layer18_out_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1068" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:989  call void (...)* @_ssdm_op_SpecInterface(i16* %layer18_out_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1069" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:990  call void (...)* @_ssdm_op_SpecInterface(i16* %layer18_out_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1070" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:991  call void (...)* @_ssdm_op_SpecInterface(i16* %layer18_out_V_data_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1071" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:992  call void (...)* @_ssdm_op_SpecInterface(i16* %layer18_out_V_data_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1072" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0">
<![CDATA[
:1005  ret void

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
