###################################################################

# Created by write_sdc on Sun Mar 19 18:21:32 2023

###################################################################
set sdc_version 1.7

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
set_operating_conditions -max ss_typical_max_1p62v_125c -max_library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -min ff_typical_min_1p98v_m40c -min_library sc7_ce018fg_base_rvt_ff_typical_min_1p98v_m40c
set_max_fanout 32 [current_design]
set_max_transition 2 [current_design]
set_driving_cell -lib_cell CLKBUF_X8_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports FCLK]
set_driving_cell -lib_cell CLKBUF_X8_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports HCLK]
set_driving_cell -lib_cell CLKBUF_X8_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports SCLK]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports HRESETn]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports PORESETn]
set_driving_cell -lib_cell CLKBUF_X8_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports PCLK]
set_driving_cell -lib_cell CLKBUF_X8_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports PCLKG]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports PRESETn]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports PCLKEN]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports flash_hreadyout]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[31]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[30]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[29]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[28]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[27]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[26]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[25]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[24]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[23]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[22]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[21]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[20]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[19]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[18]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[17]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[16]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[15]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[14]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[13]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[12]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[11]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[10]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[9]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[8]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[7]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[6]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[5]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[4]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[3]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[2]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[1]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {flash_hrdata[0]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports flash_hresp]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports sram_hreadyout]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[31]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[30]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[29]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[28]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[27]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[26]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[25]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[24]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[23]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[22]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[21]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[20]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[19]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[18]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[17]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[16]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[15]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[14]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[13]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[12]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[11]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[10]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[9]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[8]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[7]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[6]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[5]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[4]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[3]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[2]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[1]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {sram_hrdata[0]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports sram_hresp]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports boot_hreadyout]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[31]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[30]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[29]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[28]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[27]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[26]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[25]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[24]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[23]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[22]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[21]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[20]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[19]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[18]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[17]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[16]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[15]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[14]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[13]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[12]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[11]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[10]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[9]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[8]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[7]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[6]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[5]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[4]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[3]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[2]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[1]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {boot_hrdata[0]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports boot_hresp]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports uart0_rxd]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports uart1_rxd]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports uart2_rxd]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports timer0_extin]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports timer1_extin]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[15]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[14]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[13]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[12]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[11]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[10]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[9]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[8]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[7]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[6]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[5]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[4]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[3]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[2]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[1]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p0_in[0]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[15]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[14]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[13]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[12]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[11]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[10]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[9]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[8]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[7]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[6]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[5]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[4]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[3]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[2]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[1]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports {p1_in[0]}]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports DFTSE]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports DFTSI0]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports DFTSI1]
set_driving_cell -lib_cell BUF_X4_A7TULL -library sc7_ce018fg_base_rvt_ss_typical_max_1p62v_125c -pin Y -from_pin A -input_transition_rise 2 -input_transition_fall 2 [get_ports DFTSI2]
set_load -pin_load 0.15 [get_ports {HADDR[31]}]
set_load -pin_load 0.15 [get_ports {HADDR[30]}]
set_load -pin_load 0.15 [get_ports {HADDR[29]}]
set_load -pin_load 0.15 [get_ports {HADDR[28]}]
set_load -pin_load 0.15 [get_ports {HADDR[27]}]
set_load -pin_load 0.15 [get_ports {HADDR[26]}]
set_load -pin_load 0.15 [get_ports {HADDR[25]}]
set_load -pin_load 0.15 [get_ports {HADDR[24]}]
set_load -pin_load 0.15 [get_ports {HADDR[23]}]
set_load -pin_load 0.15 [get_ports {HADDR[22]}]
set_load -pin_load 0.15 [get_ports {HADDR[21]}]
set_load -pin_load 0.15 [get_ports {HADDR[20]}]
set_load -pin_load 0.15 [get_ports {HADDR[19]}]
set_load -pin_load 0.15 [get_ports {HADDR[18]}]
set_load -pin_load 0.15 [get_ports {HADDR[17]}]
set_load -pin_load 0.15 [get_ports {HADDR[16]}]
set_load -pin_load 0.15 [get_ports {HADDR[15]}]
set_load -pin_load 0.15 [get_ports {HADDR[14]}]
set_load -pin_load 0.15 [get_ports {HADDR[13]}]
set_load -pin_load 0.15 [get_ports {HADDR[12]}]
set_load -pin_load 0.15 [get_ports {HADDR[11]}]
set_load -pin_load 0.15 [get_ports {HADDR[10]}]
set_load -pin_load 0.15 [get_ports {HADDR[9]}]
set_load -pin_load 0.15 [get_ports {HADDR[8]}]
set_load -pin_load 0.15 [get_ports {HADDR[7]}]
set_load -pin_load 0.15 [get_ports {HADDR[6]}]
set_load -pin_load 0.15 [get_ports {HADDR[5]}]
set_load -pin_load 0.15 [get_ports {HADDR[4]}]
set_load -pin_load 0.15 [get_ports {HADDR[3]}]
set_load -pin_load 0.15 [get_ports {HADDR[2]}]
set_load -pin_load 0.15 [get_ports {HADDR[1]}]
set_load -pin_load 0.15 [get_ports {HADDR[0]}]
set_load -pin_load 0.15 [get_ports {HTRANS[1]}]
set_load -pin_load 0.15 [get_ports {HTRANS[0]}]
set_load -pin_load 0.15 [get_ports {HSIZE[2]}]
set_load -pin_load 0.15 [get_ports {HSIZE[1]}]
set_load -pin_load 0.15 [get_ports {HSIZE[0]}]
set_load -pin_load 0.15 [get_ports HWRITE]
set_load -pin_load 0.15 [get_ports {HWDATA[31]}]
set_load -pin_load 0.15 [get_ports {HWDATA[30]}]
set_load -pin_load 0.15 [get_ports {HWDATA[29]}]
set_load -pin_load 0.15 [get_ports {HWDATA[28]}]
set_load -pin_load 0.15 [get_ports {HWDATA[27]}]
set_load -pin_load 0.15 [get_ports {HWDATA[26]}]
set_load -pin_load 0.15 [get_ports {HWDATA[25]}]
set_load -pin_load 0.15 [get_ports {HWDATA[24]}]
set_load -pin_load 0.15 [get_ports {HWDATA[23]}]
set_load -pin_load 0.15 [get_ports {HWDATA[22]}]
set_load -pin_load 0.15 [get_ports {HWDATA[21]}]
set_load -pin_load 0.15 [get_ports {HWDATA[20]}]
set_load -pin_load 0.15 [get_ports {HWDATA[19]}]
set_load -pin_load 0.15 [get_ports {HWDATA[18]}]
set_load -pin_load 0.15 [get_ports {HWDATA[17]}]
set_load -pin_load 0.15 [get_ports {HWDATA[16]}]
set_load -pin_load 0.15 [get_ports {HWDATA[15]}]
set_load -pin_load 0.15 [get_ports {HWDATA[14]}]
set_load -pin_load 0.15 [get_ports {HWDATA[13]}]
set_load -pin_load 0.15 [get_ports {HWDATA[12]}]
set_load -pin_load 0.15 [get_ports {HWDATA[11]}]
set_load -pin_load 0.15 [get_ports {HWDATA[10]}]
set_load -pin_load 0.15 [get_ports {HWDATA[9]}]
set_load -pin_load 0.15 [get_ports {HWDATA[8]}]
set_load -pin_load 0.15 [get_ports {HWDATA[7]}]
set_load -pin_load 0.15 [get_ports {HWDATA[6]}]
set_load -pin_load 0.15 [get_ports {HWDATA[5]}]
set_load -pin_load 0.15 [get_ports {HWDATA[4]}]
set_load -pin_load 0.15 [get_ports {HWDATA[3]}]
set_load -pin_load 0.15 [get_ports {HWDATA[2]}]
set_load -pin_load 0.15 [get_ports {HWDATA[1]}]
set_load -pin_load 0.15 [get_ports {HWDATA[0]}]
set_load -pin_load 0.15 [get_ports HREADY]
set_load -pin_load 0.15 [get_ports flash_hsel]
set_load -pin_load 0.15 [get_ports sram_hsel]
set_load -pin_load 0.15 [get_ports boot_hsel]
set_load -pin_load 0.15 [get_ports APBACTIVE]
set_load -pin_load 0.15 [get_ports SLEEPING]
set_load -pin_load 0.15 [get_ports SLEEPDEEP]
set_load -pin_load 0.15 [get_ports SYSRESETREQ]
set_load -pin_load 0.15 [get_ports WDOGRESETREQ]
set_load -pin_load 0.15 [get_ports LOCKUP]
set_load -pin_load 0.15 [get_ports LOCKUPRESET]
set_load -pin_load 0.15 [get_ports PMUENABLE]
set_load -pin_load 0.15 [get_ports uart0_txd]
set_load -pin_load 0.15 [get_ports uart0_txen]
set_load -pin_load 0.15 [get_ports uart1_txd]
set_load -pin_load 0.15 [get_ports uart1_txen]
set_load -pin_load 0.15 [get_ports uart2_txd]
set_load -pin_load 0.15 [get_ports uart2_txen]
set_load -pin_load 0.15 [get_ports {p0_out[15]}]
set_load -pin_load 0.15 [get_ports {p0_out[14]}]
set_load -pin_load 0.15 [get_ports {p0_out[13]}]
set_load -pin_load 0.15 [get_ports {p0_out[12]}]
set_load -pin_load 0.15 [get_ports {p0_out[11]}]
set_load -pin_load 0.15 [get_ports {p0_out[10]}]
set_load -pin_load 0.15 [get_ports {p0_out[9]}]
set_load -pin_load 0.15 [get_ports {p0_out[8]}]
set_load -pin_load 0.15 [get_ports {p0_out[7]}]
set_load -pin_load 0.15 [get_ports {p0_out[6]}]
set_load -pin_load 0.15 [get_ports {p0_out[5]}]
set_load -pin_load 0.15 [get_ports {p0_out[4]}]
set_load -pin_load 0.15 [get_ports {p0_out[3]}]
set_load -pin_load 0.15 [get_ports {p0_out[2]}]
set_load -pin_load 0.15 [get_ports {p0_out[1]}]
set_load -pin_load 0.15 [get_ports {p0_out[0]}]
set_load -pin_load 0.15 [get_ports {p0_outen[15]}]
set_load -pin_load 0.15 [get_ports {p0_outen[14]}]
set_load -pin_load 0.15 [get_ports {p0_outen[13]}]
set_load -pin_load 0.15 [get_ports {p0_outen[12]}]
set_load -pin_load 0.15 [get_ports {p0_outen[11]}]
set_load -pin_load 0.15 [get_ports {p0_outen[10]}]
set_load -pin_load 0.15 [get_ports {p0_outen[9]}]
set_load -pin_load 0.15 [get_ports {p0_outen[8]}]
set_load -pin_load 0.15 [get_ports {p0_outen[7]}]
set_load -pin_load 0.15 [get_ports {p0_outen[6]}]
set_load -pin_load 0.15 [get_ports {p0_outen[5]}]
set_load -pin_load 0.15 [get_ports {p0_outen[4]}]
set_load -pin_load 0.15 [get_ports {p0_outen[3]}]
set_load -pin_load 0.15 [get_ports {p0_outen[2]}]
set_load -pin_load 0.15 [get_ports {p0_outen[1]}]
set_load -pin_load 0.15 [get_ports {p0_outen[0]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[15]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[14]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[13]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[12]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[11]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[10]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[9]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[8]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[7]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[6]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[5]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[4]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[3]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[2]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[1]}]
set_load -pin_load 0.15 [get_ports {p0_altfunc[0]}]
set_load -pin_load 0.15 [get_ports {p1_out[15]}]
set_load -pin_load 0.15 [get_ports {p1_out[14]}]
set_load -pin_load 0.15 [get_ports {p1_out[13]}]
set_load -pin_load 0.15 [get_ports {p1_out[12]}]
set_load -pin_load 0.15 [get_ports {p1_out[11]}]
set_load -pin_load 0.15 [get_ports {p1_out[10]}]
set_load -pin_load 0.15 [get_ports {p1_out[9]}]
set_load -pin_load 0.15 [get_ports {p1_out[8]}]
set_load -pin_load 0.15 [get_ports {p1_out[7]}]
set_load -pin_load 0.15 [get_ports {p1_out[6]}]
set_load -pin_load 0.15 [get_ports {p1_out[5]}]
set_load -pin_load 0.15 [get_ports {p1_out[4]}]
set_load -pin_load 0.15 [get_ports {p1_out[3]}]
set_load -pin_load 0.15 [get_ports {p1_out[2]}]
set_load -pin_load 0.15 [get_ports {p1_out[1]}]
set_load -pin_load 0.15 [get_ports {p1_out[0]}]
set_load -pin_load 0.15 [get_ports {p1_outen[15]}]
set_load -pin_load 0.15 [get_ports {p1_outen[14]}]
set_load -pin_load 0.15 [get_ports {p1_outen[13]}]
set_load -pin_load 0.15 [get_ports {p1_outen[12]}]
set_load -pin_load 0.15 [get_ports {p1_outen[11]}]
set_load -pin_load 0.15 [get_ports {p1_outen[10]}]
set_load -pin_load 0.15 [get_ports {p1_outen[9]}]
set_load -pin_load 0.15 [get_ports {p1_outen[8]}]
set_load -pin_load 0.15 [get_ports {p1_outen[7]}]
set_load -pin_load 0.15 [get_ports {p1_outen[6]}]
set_load -pin_load 0.15 [get_ports {p1_outen[5]}]
set_load -pin_load 0.15 [get_ports {p1_outen[4]}]
set_load -pin_load 0.15 [get_ports {p1_outen[3]}]
set_load -pin_load 0.15 [get_ports {p1_outen[2]}]
set_load -pin_load 0.15 [get_ports {p1_outen[1]}]
set_load -pin_load 0.15 [get_ports {p1_outen[0]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[15]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[14]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[13]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[12]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[11]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[10]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[9]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[8]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[7]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[6]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[5]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[4]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[3]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[2]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[1]}]
set_load -pin_load 0.15 [get_ports {p1_altfunc[0]}]
set_load -pin_load 0.15 [get_ports DFTSO0]
set_load -pin_load 0.15 [get_ports DFTSO1]
set_load -pin_load 0.15 [get_ports DFTSO2]
create_clock [get_ports FCLK]  -period 20  -waveform {0 10}
set_clock_latency 2  [get_clocks FCLK]
set_clock_latency -source -fall -early -1  [get_clocks FCLK]
set_clock_latency -source -fall -late 1  [get_clocks FCLK]
set_clock_uncertainty 0.2  [get_clocks FCLK]
create_clock [get_ports HCLK]  -period 20  -waveform {0 10}
set_clock_latency 2  [get_clocks HCLK]
set_clock_latency -source -fall -early -1  [get_clocks HCLK]
set_clock_latency -source -fall -late 1  [get_clocks HCLK]
set_clock_uncertainty 0.2  [get_clocks HCLK]
create_clock [get_ports SCLK]  -period 20  -waveform {0 10}
set_clock_latency 2  [get_clocks SCLK]
set_clock_latency -source -fall -early -1  [get_clocks SCLK]
set_clock_latency -source -fall -late 1  [get_clocks SCLK]
set_clock_uncertainty 0.2  [get_clocks SCLK]
create_clock [get_ports PCLKG]  -period 20  -waveform {0 10}
set_clock_latency 2  [get_clocks PCLKG]
set_clock_latency -source -fall -early -1  [get_clocks PCLKG]
set_clock_latency -source -fall -late 1  [get_clocks PCLKG]
set_clock_uncertainty 0.2  [get_clocks PCLKG]
create_clock [get_ports PCLK]  -period 20  -waveform {0 10}
set_clock_latency 2  [get_clocks PCLK]
set_clock_latency -source -fall -early -1  [get_clocks PCLK]
set_clock_latency -source -fall -late 1  [get_clocks PCLK]
set_clock_uncertainty 0.2  [get_clocks PCLK]
create_clock -name VCLK  -period 20  -waveform {0 10}
set_clock_latency 2  [get_clocks VCLK]
set_clock_latency -source -fall -early -1  [get_clocks VCLK]
set_clock_latency -source -fall -late 1  [get_clocks VCLK]
set_clock_uncertainty 0.2  [get_clocks VCLK]
group_path -name Inputs  -from [get_ports DFTSE]
group_path -name Inputs  -from [get_ports DFTSI0]
group_path -name Inputs  -from [get_ports DFTSI1]
group_path -name Inputs  -from [get_ports DFTSI2]
group_path -name Inputs  -from [list [get_ports HRESETn] [get_ports PORESETn] [get_ports PRESETn] [get_ports PCLKEN] [get_ports flash_hreadyout] [get_ports {flash_hrdata[31]}] [get_ports {flash_hrdata[30]}] [get_ports {flash_hrdata[29]}] [get_ports {flash_hrdata[28]}] [get_ports {flash_hrdata[27]}] [get_ports {flash_hrdata[26]}] [get_ports {flash_hrdata[25]}] [get_ports {flash_hrdata[24]}] [get_ports {flash_hrdata[23]}] [get_ports {flash_hrdata[22]}] [get_ports {flash_hrdata[21]}] [get_ports {flash_hrdata[20]}] [get_ports {flash_hrdata[19]}] [get_ports {flash_hrdata[18]}] [get_ports {flash_hrdata[17]}] [get_ports {flash_hrdata[16]}] [get_ports {flash_hrdata[15]}] [get_ports {flash_hrdata[14]}] [get_ports {flash_hrdata[13]}] [get_ports {flash_hrdata[12]}] [get_ports {flash_hrdata[11]}] [get_ports {flash_hrdata[10]}] [get_ports {flash_hrdata[9]}] [get_ports {flash_hrdata[8]}] [get_ports {flash_hrdata[7]}] [get_ports {flash_hrdata[6]}] [get_ports {flash_hrdata[5]}] [get_ports {flash_hrdata[4]}] [get_ports {flash_hrdata[3]}] [get_ports {flash_hrdata[2]}] [get_ports {flash_hrdata[1]}] [get_ports {flash_hrdata[0]}] [get_ports flash_hresp] [get_ports sram_hreadyout] [get_ports {sram_hrdata[31]}] [get_ports {sram_hrdata[30]}] [get_ports {sram_hrdata[29]}] [get_ports {sram_hrdata[28]}] [get_ports {sram_hrdata[27]}] [get_ports {sram_hrdata[26]}] [get_ports {sram_hrdata[25]}] [get_ports {sram_hrdata[24]}] [get_ports {sram_hrdata[23]}] [get_ports {sram_hrdata[22]}] [get_ports {sram_hrdata[21]}] [get_ports {sram_hrdata[20]}] [get_ports {sram_hrdata[19]}] [get_ports {sram_hrdata[18]}] [get_ports {sram_hrdata[17]}] [get_ports {sram_hrdata[16]}] [get_ports {sram_hrdata[15]}] [get_ports {sram_hrdata[14]}] [get_ports {sram_hrdata[13]}] [get_ports {sram_hrdata[12]}] [get_ports {sram_hrdata[11]}] [get_ports {sram_hrdata[10]}] [get_ports {sram_hrdata[9]}] [get_ports {sram_hrdata[8]}] [get_ports {sram_hrdata[7]}] [get_ports {sram_hrdata[6]}] [get_ports {sram_hrdata[5]}] [get_ports {sram_hrdata[4]}] [get_ports {sram_hrdata[3]}] [get_ports {sram_hrdata[2]}] [get_ports {sram_hrdata[1]}] [get_ports {sram_hrdata[0]}] [get_ports sram_hresp] [get_ports boot_hreadyout] [get_ports {boot_hrdata[31]}] [get_ports {boot_hrdata[30]}] [get_ports {boot_hrdata[29]}] [get_ports {boot_hrdata[28]}] [get_ports {boot_hrdata[27]}] [get_ports {boot_hrdata[26]}] [get_ports {boot_hrdata[25]}] [get_ports {boot_hrdata[24]}] [get_ports {boot_hrdata[23]}] [get_ports {boot_hrdata[22]}] [get_ports {boot_hrdata[21]}] [get_ports {boot_hrdata[20]}] [get_ports {boot_hrdata[19]}] [get_ports {boot_hrdata[18]}] [get_ports {boot_hrdata[17]}] [get_ports {boot_hrdata[16]}] [get_ports {boot_hrdata[15]}] [get_ports {boot_hrdata[14]}] [get_ports {boot_hrdata[13]}] [get_ports {boot_hrdata[12]}] [get_ports {boot_hrdata[11]}] [get_ports {boot_hrdata[10]}] [get_ports {boot_hrdata[9]}] [get_ports {boot_hrdata[8]}] [get_ports {boot_hrdata[7]}] [get_ports {boot_hrdata[6]}] [get_ports {boot_hrdata[5]}] [get_ports {boot_hrdata[4]}] [get_ports {boot_hrdata[3]}] [get_ports {boot_hrdata[2]}] [get_ports {boot_hrdata[1]}] [get_ports {boot_hrdata[0]}] [get_ports boot_hresp] [get_ports uart0_rxd] [get_ports uart1_rxd] [get_ports uart2_rxd] [get_ports timer0_extin] [get_ports timer1_extin] [get_ports {p0_in[15]}] [get_ports {p0_in[14]}] [get_ports {p0_in[13]}] [get_ports {p0_in[12]}] [get_ports {p0_in[11]}] [get_ports {p0_in[10]}] [get_ports {p0_in[9]}] [get_ports {p0_in[8]}] [get_ports {p0_in[7]}] [get_ports {p0_in[6]}] [get_ports {p0_in[5]}] [get_ports {p0_in[4]}] [get_ports {p0_in[3]}] [get_ports {p0_in[2]}] [get_ports {p0_in[1]}] [get_ports {p0_in[0]}] [get_ports {p1_in[15]}] [get_ports {p1_in[14]}] [get_ports {p1_in[13]}] [get_ports {p1_in[12]}] [get_ports {p1_in[11]}] [get_ports {p1_in[10]}] [get_ports {p1_in[9]}] [get_ports {p1_in[8]}] [get_ports {p1_in[7]}] [get_ports {p1_in[6]}] [get_ports {p1_in[5]}] [get_ports {p1_in[4]}] [get_ports {p1_in[3]}] [get_ports {p1_in[2]}] [get_ports {p1_in[1]}] [get_ports {p1_in[0]}]]
group_path -name Outputs  -to [list [get_ports DFTSO0] [get_ports DFTSO1] [get_ports DFTSO2] [get_ports {HADDR[31]}] [get_ports {HADDR[30]}] [get_ports {HADDR[29]}] [get_ports {HADDR[28]}] [get_ports {HADDR[27]}] [get_ports {HADDR[26]}] [get_ports {HADDR[25]}] [get_ports {HADDR[24]}] [get_ports {HADDR[23]}] [get_ports {HADDR[22]}] [get_ports {HADDR[21]}] [get_ports {HADDR[20]}] [get_ports {HADDR[19]}] [get_ports {HADDR[18]}] [get_ports {HADDR[17]}] [get_ports {HADDR[16]}] [get_ports {HADDR[15]}] [get_ports {HADDR[14]}] [get_ports {HADDR[13]}] [get_ports {HADDR[12]}] [get_ports {HADDR[11]}] [get_ports {HADDR[10]}] [get_ports {HADDR[9]}] [get_ports {HADDR[8]}] [get_ports {HADDR[7]}] [get_ports {HADDR[6]}] [get_ports {HADDR[5]}] [get_ports {HADDR[4]}] [get_ports {HADDR[3]}] [get_ports {HADDR[2]}] [get_ports {HADDR[1]}] [get_ports {HADDR[0]}] [get_ports {HTRANS[1]}] [get_ports {HTRANS[0]}] [get_ports {HSIZE[2]}] [get_ports {HSIZE[1]}] [get_ports {HSIZE[0]}] [get_ports HWRITE] [get_ports {HWDATA[31]}] [get_ports {HWDATA[30]}] [get_ports {HWDATA[29]}] [get_ports {HWDATA[28]}] [get_ports {HWDATA[27]}] [get_ports {HWDATA[26]}] [get_ports {HWDATA[25]}] [get_ports {HWDATA[24]}] [get_ports {HWDATA[23]}] [get_ports {HWDATA[22]}] [get_ports {HWDATA[21]}] [get_ports {HWDATA[20]}] [get_ports {HWDATA[19]}] [get_ports {HWDATA[18]}] [get_ports {HWDATA[17]}] [get_ports {HWDATA[16]}] [get_ports {HWDATA[15]}] [get_ports {HWDATA[14]}] [get_ports {HWDATA[13]}] [get_ports {HWDATA[12]}] [get_ports {HWDATA[11]}] [get_ports {HWDATA[10]}] [get_ports {HWDATA[9]}] [get_ports {HWDATA[8]}] [get_ports {HWDATA[7]}] [get_ports {HWDATA[6]}] [get_ports {HWDATA[5]}] [get_ports {HWDATA[4]}] [get_ports {HWDATA[3]}] [get_ports {HWDATA[2]}] [get_ports {HWDATA[1]}] [get_ports {HWDATA[0]}] [get_ports HREADY] [get_ports flash_hsel] [get_ports sram_hsel] [get_ports boot_hsel] [get_ports APBACTIVE] [get_ports SLEEPING] [get_ports SLEEPDEEP] [get_ports SYSRESETREQ] [get_ports WDOGRESETREQ] [get_ports LOCKUP] [get_ports LOCKUPRESET] [get_ports PMUENABLE] [get_ports uart0_txd] [get_ports uart0_txen] [get_ports uart1_txd] [get_ports uart1_txen] [get_ports uart2_txd] [get_ports uart2_txen] [get_ports {p0_out[15]}] [get_ports {p0_out[14]}] [get_ports {p0_out[13]}] [get_ports {p0_out[12]}] [get_ports {p0_out[11]}] [get_ports {p0_out[10]}] [get_ports {p0_out[9]}] [get_ports {p0_out[8]}] [get_ports {p0_out[7]}] [get_ports {p0_out[6]}] [get_ports {p0_out[5]}] [get_ports {p0_out[4]}] [get_ports {p0_out[3]}] [get_ports {p0_out[2]}] [get_ports {p0_out[1]}] [get_ports {p0_out[0]}] [get_ports {p0_outen[15]}] [get_ports {p0_outen[14]}] [get_ports {p0_outen[13]}] [get_ports {p0_outen[12]}] [get_ports {p0_outen[11]}] [get_ports {p0_outen[10]}] [get_ports {p0_outen[9]}] [get_ports {p0_outen[8]}] [get_ports {p0_outen[7]}] [get_ports {p0_outen[6]}] [get_ports {p0_outen[5]}] [get_ports {p0_outen[4]}] [get_ports {p0_outen[3]}] [get_ports {p0_outen[2]}] [get_ports {p0_outen[1]}] [get_ports {p0_outen[0]}] [get_ports {p0_altfunc[15]}] [get_ports {p0_altfunc[14]}] [get_ports {p0_altfunc[13]}] [get_ports {p0_altfunc[12]}] [get_ports {p0_altfunc[11]}] [get_ports {p0_altfunc[10]}] [get_ports {p0_altfunc[9]}] [get_ports {p0_altfunc[8]}] [get_ports {p0_altfunc[7]}] [get_ports {p0_altfunc[6]}] [get_ports {p0_altfunc[5]}] [get_ports {p0_altfunc[4]}] [get_ports {p0_altfunc[3]}] [get_ports {p0_altfunc[2]}] [get_ports {p0_altfunc[1]}] [get_ports {p0_altfunc[0]}] [get_ports {p1_out[15]}] [get_ports {p1_out[14]}] [get_ports {p1_out[13]}] [get_ports {p1_out[12]}] [get_ports {p1_out[11]}] [get_ports {p1_out[10]}] [get_ports {p1_out[9]}] [get_ports {p1_out[8]}] [get_ports {p1_out[7]}] [get_ports {p1_out[6]}] [get_ports {p1_out[5]}] [get_ports {p1_out[4]}] [get_ports {p1_out[3]}] [get_ports {p1_out[2]}] [get_ports {p1_out[1]}] [get_ports {p1_out[0]}] [get_ports {p1_outen[15]}] [get_ports {p1_outen[14]}] [get_ports {p1_outen[13]}] [get_ports {p1_outen[12]}] [get_ports {p1_outen[11]}] [get_ports {p1_outen[10]}] [get_ports {p1_outen[9]}] [get_ports {p1_outen[8]}] [get_ports {p1_outen[7]}] [get_ports {p1_outen[6]}] [get_ports {p1_outen[5]}] [get_ports {p1_outen[4]}] [get_ports {p1_outen[3]}] [get_ports {p1_outen[2]}] [get_ports {p1_outen[1]}] [get_ports {p1_outen[0]}] [get_ports {p1_altfunc[15]}] [get_ports {p1_altfunc[14]}] [get_ports {p1_altfunc[13]}] [get_ports {p1_altfunc[12]}] [get_ports {p1_altfunc[11]}] [get_ports {p1_altfunc[10]}] [get_ports {p1_altfunc[9]}] [get_ports {p1_altfunc[8]}] [get_ports {p1_altfunc[7]}] [get_ports {p1_altfunc[6]}] [get_ports {p1_altfunc[5]}] [get_ports {p1_altfunc[4]}] [get_ports {p1_altfunc[3]}] [get_ports {p1_altfunc[2]}] [get_ports {p1_altfunc[1]}] [get_ports {p1_altfunc[0]}]]
group_path -name Regs_to_Regs  -from [list [get_cells u_cmsdk_mcu_stclkctrl/reg_stclken_reg] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_0_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_1_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_2_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_3_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_4_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_5_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_6_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_7_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_8_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_9_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_10_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_11_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_12_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_13_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_14_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_15_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_16_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_17_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_wait_counter_reg_0_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_wait_counter_reg_1_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_0_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_1_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_2_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_3_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_4_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_5_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_6_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_7_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_8_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_9_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_10_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_11_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_12_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_13_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_14_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_15_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_16_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_17_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_18_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_19_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_20_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_21_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_22_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_23_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_24_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_25_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_26_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_27_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_28_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_29_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_30_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_31_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rxintr_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_txintr_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_buf_full_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_tick_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_tick_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_tick_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_tick_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rxd_lpf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rxd_lpf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rxd_lpf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rxd_sync_1_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rxd_sync_2_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_txd_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_state_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_state_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_state_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_state_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_tick_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_tick_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_tick_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_tick_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_buf_full_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/baud_updated_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_f_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_f_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_f_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_f_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_8_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_9_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_10_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_11_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_12_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_13_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_14_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_15_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_8_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_9_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_10_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_11_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_12_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_13_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_14_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_15_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_16_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_17_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_18_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_19_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_overrun_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_overrun_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rxintr_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_txintr_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_buf_full_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_tick_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_tick_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_tick_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_tick_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rxd_lpf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rxd_lpf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rxd_lpf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rxd_sync_1_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rxd_sync_2_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_txd_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_state_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_state_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_state_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_state_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_tick_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_tick_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_tick_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_tick_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_buf_full_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/baud_updated_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_f_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_f_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_f_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_f_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_8_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_9_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_10_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_11_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_12_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_13_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_14_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_15_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_8_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_9_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_10_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_11_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_12_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_13_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_14_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_15_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_16_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_17_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_18_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_19_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_overrun_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_overrun_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rxintr_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_txintr_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_buf_full_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_tick_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_tick_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_tick_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_tick_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rxd_lpf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rxd_lpf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rxd_lpf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rxd_sync_1_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rxd_sync_2_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_txd_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_state_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_state_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_state_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_state_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_tick_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_tick_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_tick_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_tick_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_buf_full_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/baud_updated_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_f_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_f_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_f_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_f_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_8_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_9_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_10_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_11_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_12_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_13_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_14_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_15_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_8_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_9_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_10_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_11_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_12_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_13_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_14_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_15_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_16_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_17_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_18_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_19_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_overrun_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_overrun_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/i_wdog_res_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_ris_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/int_clr_reg_w_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/int_clr_tog_w_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/int_clr_tog_p_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_0_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_1_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_2_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_3_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_4_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_5_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_6_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_7_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_8_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_9_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_10_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_11_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_12_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_13_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_14_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_15_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_16_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_17_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_18_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_19_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_20_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_21_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_22_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_23_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_24_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_25_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_26_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_27_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_28_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_29_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_30_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_31_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/count_stop_reg_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_carry_reg_0_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_carry_reg_1_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_p_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_0_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_1_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_2_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_3_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_4_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_5_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_6_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_7_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_8_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_9_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_10_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_11_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_12_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_13_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_14_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_15_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_16_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_17_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_18_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_19_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_20_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_21_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_22_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_23_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_24_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_25_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_26_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_27_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_28_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_29_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_30_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_31_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_en_reg_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_int_en_reg_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_control_reg_0_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_control_reg_1_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_0_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_1_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_2_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_3_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_4_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_5_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_6_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_7_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_8_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_9_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_10_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_11_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_12_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_13_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_14_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_15_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_16_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_17_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_18_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_19_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_20_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_21_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_22_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_23_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_24_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_25_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_26_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_27_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_28_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_29_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_30_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_31_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/wdog_itop_reg_0_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/wdog_itop_reg_1_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/wdog_itcr_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/wdog_lock_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/raw_intfrc_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/int_clr_reg_t_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/int_clr_tog_t_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/int_clr_tog_p_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/carry_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/carry_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/stop_reg_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_p_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_en_reg_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_75_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_75_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_75_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_30_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_30_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_30_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_30_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/raw_intfrc_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/int_clr_reg_t_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/int_clr_tog_t_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/int_clr_tog_p_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/carry_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/carry_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/stop_reg_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_p_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_en_reg_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_75_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_75_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_75_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_30_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_30_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_30_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_30_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/timer_itop_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/timer_itop_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/timer_itcr_reg] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_timer_int_reg] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/ext_in_sync1_reg] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/ext_in_sync2_reg] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/ext_in_delay_reg] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_4_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_5_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_6_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_7_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_8_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_9_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_10_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_11_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_12_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_13_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_14_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_15_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_16_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_17_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_18_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_19_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_20_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_21_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_22_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_23_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_24_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_25_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_26_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_27_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_28_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_29_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_30_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_31_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_4_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_5_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_6_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_7_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_8_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_9_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_10_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_11_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_12_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_13_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_14_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_15_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_16_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_17_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_18_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_19_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_20_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_21_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_22_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_23_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_24_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_25_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_26_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_27_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_28_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_29_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_30_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_31_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_ctrl_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_ctrl_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_ctrl_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_ctrl_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_timer_int_reg] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/ext_in_sync1_reg] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/ext_in_sync2_reg] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/ext_in_delay_reg] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_4_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_5_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_6_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_7_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_8_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_9_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_10_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_11_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_12_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_13_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_14_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_15_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_16_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_17_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_18_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_19_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_20_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_21_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_22_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_23_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_24_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_25_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_26_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_27_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_28_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_29_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_30_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_31_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_4_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_5_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_6_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_7_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_8_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_9_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_10_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_11_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_12_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_13_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_14_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_15_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_16_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_17_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_18_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_19_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_20_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_21_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_22_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_23_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_24_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_25_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_26_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_27_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_28_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_29_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_30_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_31_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_ctrl_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_ctrl_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_ctrl_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_ctrl_reg_3_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_0_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_1_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_2_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_3_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_4_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_5_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_6_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_7_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_8_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_9_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_10_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_11_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_12_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_13_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_14_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_15_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_16_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_17_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_18_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_19_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_20_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_21_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_22_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_23_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_24_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_25_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_26_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_27_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_28_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_29_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_30_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_31_] [get_cells u_apb_subsystem/u_ahb_to_apb/state_reg_reg_0_] [get_cells u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_] [get_cells u_apb_subsystem/u_ahb_to_apb/state_reg_reg_2_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_0_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_1_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_2_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_3_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_4_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_6_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_7_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_9_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_10_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_11_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_12_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_13_] [get_cells u_apb_subsystem/u_ahb_to_apb/pstrb_reg_reg_0_] [get_cells u_apb_subsystem/u_ahb_to_apb/pstrb_reg_reg_1_] [get_cells u_apb_subsystem/u_ahb_to_apb/pstrb_reg_reg_2_] [get_cells u_apb_subsystem/u_ahb_to_apb/pstrb_reg_reg_3_] [get_cells u_apb_subsystem/u_ahb_to_apb/wr_reg_reg] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_altfunc_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_altfunc_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_altfunc_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_15_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOTRANS_reg] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOSIZE_reg_0_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOSIZE_reg_1_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOWRITE_reg] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_0_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_1_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_2_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_3_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_4_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_5_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_6_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_7_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_9_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_10_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_11_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOSEL_reg] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_15_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOTRANS_reg] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOSIZE_reg_0_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOSIZE_reg_1_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOWRITE_reg] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_0_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_1_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_2_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_3_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_4_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_5_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_7_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_8_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_9_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_10_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOSEL_reg] [get_cells u_cmsdk_mcu_sysctrl/reg_resetinfo_reg_0_] [get_cells u_cmsdk_mcu_sysctrl/reg_resetinfo_reg_1_] [get_cells u_cmsdk_mcu_sysctrl/reg_resetinfo_reg_2_] [get_cells u_cmsdk_mcu_sysctrl/reg_lockupreset_reg] [get_cells u_cmsdk_mcu_sysctrl/reg_remap_reg] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_2_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_3_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_4_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_5_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_6_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_7_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_8_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_9_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_10_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_11_] [get_cells u_cmsdk_mcu_sysctrl/reg_write_enable_reg] [get_cells u_cmsdk_mcu_sysctrl/reg_read_enable_reg] [get_cells u_cmsdk_mcu_sysctrl/reg_byte_strobe_reg_0_] [get_cells u_system_rom_table/haddr_reg_reg_0_] [get_cells u_system_rom_table/haddr_reg_reg_1_] [get_cells u_system_rom_table/haddr_reg_reg_2_] [get_cells u_system_rom_table/haddr_reg_reg_3_] [get_cells u_system_rom_table/haddr_reg_reg_4_] [get_cells u_system_rom_table/haddr_reg_reg_5_] [get_cells u_system_rom_table/haddr_reg_reg_6_] [get_cells u_system_rom_table/haddr_reg_reg_7_] [get_cells u_system_rom_table/haddr_reg_reg_8_] [get_cells u_system_rom_table/haddr_reg_reg_9_] [get_cells u_ahb_default_slave_1/resp_state_reg_0_] [get_cells u_ahb_default_slave_1/resp_state_reg_1_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_0_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_1_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_3_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_5_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_6_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_7_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_8_] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mr7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xp7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ho7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sm7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dl7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oj7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zh7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kg7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ve7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gd7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rb7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ca7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N87m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V67m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E57m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N37m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y17m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J07m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uy6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fx6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qv6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bu6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ms6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xq6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ip6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tn6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Em6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pk6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Aj6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lh6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wf6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/He6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sc6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Db6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/O96m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z76m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K66m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V46m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G36m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R16m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C06m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ny5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yw5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jv5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ut5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fs5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qq5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bp5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pn5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Am5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lk5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wi5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hh5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sf5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/De5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oc5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Za5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K95m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V75m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D65m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L45m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U25m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D15m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nz4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yx4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jw4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uu4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ft4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qr4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bq4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mo4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xm4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Il4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tj4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ei4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pg4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Af4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ld4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wb4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ha4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/S84m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A74m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I54m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R34m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A24m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K04m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vy3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gx3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rv3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cu3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qs3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Br3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mp3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xn3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Im3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tk3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ej3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ph3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ag3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Le3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wc3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hb3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/S93m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D83m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M63m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V43m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F33m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R13m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D03m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oy2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zw2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nv2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yt2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Js2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uq2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fp2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qn2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bm2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mk2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xi2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ih2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tf2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ee2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pc2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ab2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M92m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y72m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J62m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U42m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I32m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T12m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E02m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Py1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ax1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lv1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wt1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hs1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sq1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dp1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/On1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zl1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kk1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vi1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Eh1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nf1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wd1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fc1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oa1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X81m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G71m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P51m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y31m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/H21m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q01m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zy0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jx0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tv0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Du0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ns0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xq0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hp0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rn0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bm0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lk0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vi0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fh0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pf0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ee0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oc0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ya0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I90m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/S70m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B60m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K40m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W20m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I10m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rzzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ayzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kwzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tuzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ctzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lrzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Upzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dozl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mmzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vkzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ejzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mhzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ufzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cezl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kczl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sazl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A9zl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I7zl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q5zl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y3zl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G2zl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/O0zl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wyyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fxyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ovyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xtyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gsyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pqyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yoyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hnyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qlyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zjyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Iiyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yeyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gdyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pbyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X9yl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F8yl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N6yl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V4yl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E3yl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N1yl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wzxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fyxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nwxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vuxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dtxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lrxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Upxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Doxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mmxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vkxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ejxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nhxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wfxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fexl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ocxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xaxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G9xl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P7xl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y5xl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/H4xl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q2xl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z0xl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Izwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rxwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Awwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Juwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sswl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Brwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kpwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tnwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dmwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nkwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xiwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hhwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rfwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lcwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vawl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E9wl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N7wl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W5wl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F4wl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/O2wl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y0wl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Izvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rxvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cwvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ouvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Atvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mrvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wpvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hovl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rmvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Blvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ljvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vhvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fgvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pevl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zcvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jbvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T9vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D8vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N6vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X4vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/H3vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R1vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B0vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lyul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vwul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fvul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qtul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bsul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mqul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xoul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Inul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tlul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ekul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Piul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lful85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xdul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jcul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vaul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F9ul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P7ul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A6ul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L4ul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W2ul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/H1ul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sztl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dytl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Owtl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zutl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kttl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vrtl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gqtl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rotl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cntl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nltl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bktl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nitl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zgtl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jftl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Udtl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gctl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Satl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E9tl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q7tl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C6tl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/O4tl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A3tl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M1tl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yzsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kysl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wwsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ivsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Utsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gssl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sqsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Epsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qnsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cmsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oksl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zisl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Khsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vfsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gesl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rcsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cbsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N9sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z7sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L6sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X4sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J3sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V1sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G0sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ryrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cxrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nvrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ytrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jsrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uqrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gprl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Snrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dmrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Okrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zirl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Khrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vfrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gerl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rcrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dbrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P9rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B8rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N6rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y4rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J3rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U1rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F0rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qyql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bxql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nvql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ztql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lsql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wqql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hpql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Snql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Emql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qkql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bjql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mhql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xfql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ieql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tcql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ebql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P9ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B8ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N6ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z4ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L3ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W1ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/H0ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sypl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dxpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ovpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ztpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lspl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xqpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jppl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Unpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fmpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qkpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cjpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ohpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zfpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kepl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vcpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gbpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R9pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C8pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N6pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z4pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L3pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X1pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J0pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uyol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fxol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qvol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Buol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Msol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xqol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jpol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vnol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hmol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Skol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Djol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ohol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Agol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Meol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xcol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ibol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T9ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E8ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P6ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A5ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L3ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X1ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J0ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vynl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hxnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Svnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dunl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Osnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zqnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kpnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vnnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hmnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tknl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fjnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qhnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bgnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Menl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ycnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kbnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V9nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G8nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R6nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C5nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N3nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y1nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J0nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vyml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hxml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tvml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fuml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qsml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Brml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mpml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xnml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Imml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tkml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fjml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rhml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dgml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oeml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zcml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kbml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W9ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I8ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T6ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E5ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P3ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A2ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L0ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wyll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hxll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tvll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Full85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rsll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Drll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Opll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Znll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kmll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vkll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gjll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rhll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dgll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pell85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bdll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mbll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X9ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J8ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V6ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G5ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R3ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C2ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N0ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zykl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lxkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xvkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jukl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Frkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bokl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mmkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ykkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kjkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Whkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hgkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sekl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Edkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qbkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bakl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M8kl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X6kl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I5kl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U3kl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G2kl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/S0kl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ezjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pxjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Awjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lujl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wsjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hrjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tpjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fojl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rmjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cljl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Njjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yhjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jgjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vejl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hdjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tbjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Eajl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P8jl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A7jl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L5jl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X3jl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J2jl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V0jl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hzil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sxil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dwil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ouil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zsil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kril85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vpil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Goil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Smil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dlil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pjil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Biil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mgil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xeil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Idil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tbil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Eail85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P8il85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A7il85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M5il85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y3il85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K2il85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W0il85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hzhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sxhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dwhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ouhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zshl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Krhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wphl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Iohl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Umhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Flhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qjhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bihl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nghl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zehl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kdhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vbhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gahl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R8hl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C7hl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N5hl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y3hl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K2hl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W0hl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Izgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uxgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fwgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qugl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Btgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mrgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xpgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Iogl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Umgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Glgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sjgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Digl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oggl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mdgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ybgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kagl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W8gl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M5gl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U3gl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J2gl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U0gl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fzfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cwfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oufl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Atfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mrfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ypfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kofl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wmfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ilfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wjfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kifl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ygfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mffl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Aefl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ocfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cbfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q9fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E8fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/S6fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G5fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U3fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I2fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W0fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kzel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yxel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nwel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cvel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rtel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gsel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vqel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kpel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Znel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nmel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Clel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pjel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Diel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mgel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Veel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Edel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nbel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y9el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K8el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W6el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I5el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T3el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E2el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P0el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Azdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lxdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wvdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hudl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tsdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Frdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rpdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dodl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pmdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bldl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Njdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zhdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lgdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xedl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Iddl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ubdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cadl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L8dl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z6dl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N5dl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B4dl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z0dl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nzcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zxcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kwcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vucl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gtcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rrcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dqcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pocl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bncl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nlcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bkcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dhcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qfcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cecl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Occl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Abcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I9cl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T7cl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E6cl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P4cl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A3cl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I1cl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tzbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Eybl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pwbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Avbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ltbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wrbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hqbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sobl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dnbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Olbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zjbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kibl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vgbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dfbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Odbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zbbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kabl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V8bl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D7bl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I2bl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T0bl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ezal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pxal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Awal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jual85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ssal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Eral85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qpal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Coal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Omal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Alal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mjal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yhal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hgal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qeal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cdal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Obal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Aaal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M8al85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V6al85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F5al85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P3al85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B2al85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/O0al85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xy9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gx9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rv9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cu9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ns9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yq9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ip9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sn9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bm9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kk9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wi9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ih9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uf9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ge9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sc9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Eb9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q99l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z79l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L69l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X49l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J39l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V19l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D09l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oy8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zw8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kv8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vt8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Es8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nq8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zo8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ln8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xl8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jk8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yi8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kh8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ke8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xc8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ib8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I88l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T68l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E58l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N38l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W18l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F08l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oy7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xw7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gv7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pt7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yr7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hq7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zm7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kl7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vj7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gi7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rg7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cf7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nd7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yb7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ja7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T87l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F77l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U57l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C47l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N27l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y07l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jz6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ux6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lw6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tu6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ft6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rr6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dq6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Po6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bn6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ml6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ak6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Li6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wg6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hf6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vd6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fc6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G66l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V46l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K36l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/S16l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E06l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qy5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cx5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ov5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Du5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ps5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Br5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jp5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Un5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fm5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qk5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bj5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lh5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wf5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/He5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tc5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fb5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q95l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B85l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N65l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z45l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K35l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W15l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J05l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wy4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kx4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sv4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Du4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Os4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yq4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kp4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zn4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hm4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tk4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fj4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rh4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dg4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pe4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xc4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jb4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V94l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D84l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/O64l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z44l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L34l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W14l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I04l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kx3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xv3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fu3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qs3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hr3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yp3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oo3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fn3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vl3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gk3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yi3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg]]  -to [list [get_cells u_cmsdk_mcu_stclkctrl/reg_stclken_reg] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_0_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_1_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_2_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_3_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_4_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_5_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_6_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_7_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_8_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_9_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_10_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_11_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_12_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_13_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_14_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_15_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_16_] [get_cells u_cmsdk_mcu_stclkctrl/reg_clk_divider_reg_17_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_wait_counter_reg_0_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_wait_counter_reg_1_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_0_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_1_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_2_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_3_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_4_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_5_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_6_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_7_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_8_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_9_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_10_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_11_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_12_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_13_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_14_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_15_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_16_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_17_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_18_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_19_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_20_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_21_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_22_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_23_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_24_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_25_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_26_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_27_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_28_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_29_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_30_] [get_cells u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/reg_data0_reg_31_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rxintr_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_txintr_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_shift_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_buf_full_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_tick_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_tick_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_tick_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_tick_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rxd_lpf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rxd_lpf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rxd_lpf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rxd_sync_1_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rxd_sync_2_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_txd_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_shift_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_state_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_state_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_state_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_state_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_tick_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_tick_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_tick_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_tick_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/tx_buf_full_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/baud_updated_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_f_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_f_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_f_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_f_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_8_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_9_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_10_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_11_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_12_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_13_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_14_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_cntr_i_reg_15_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/read_mux_byte0_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_8_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_9_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_10_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_11_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_12_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_13_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_14_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_15_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_16_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_17_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_18_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_div_reg_19_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_overrun_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_rx_overrun_reg] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_tx_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rxintr_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_txintr_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_shift_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_buf_full_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_tick_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_tick_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_tick_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_tick_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rxd_lpf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rxd_lpf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rxd_lpf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rxd_sync_1_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rxd_sync_2_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_txd_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_shift_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_state_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_state_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_state_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_state_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_tick_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_tick_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_tick_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_tick_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/tx_buf_full_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/baud_updated_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_f_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_f_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_f_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_f_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_8_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_9_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_10_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_11_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_12_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_13_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_14_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_cntr_i_reg_15_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/read_mux_byte0_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_8_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_9_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_10_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_11_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_12_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_13_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_14_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_15_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_16_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_17_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_18_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_div_reg_19_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_overrun_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_rx_overrun_reg] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_tx_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rxintr_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_txintr_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_shift_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_buf_full_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_tick_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_tick_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_tick_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_tick_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rxd_lpf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rxd_lpf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rxd_lpf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rxd_sync_1_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rxd_sync_2_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_txd_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_shift_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_state_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_state_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_state_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_state_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_tick_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_tick_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_tick_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_tick_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/tx_buf_full_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/baud_updated_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_f_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_f_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_f_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_f_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_8_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_9_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_10_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_11_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_12_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_13_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_14_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_cntr_i_reg_15_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/read_mux_byte0_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_7_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_8_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_9_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_10_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_11_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_12_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_13_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_14_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_15_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_16_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_17_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_18_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_div_reg_19_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_overrun_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_rx_overrun_reg] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_0_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_1_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_2_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_3_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_4_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_5_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_6_] [get_cells u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_tx_buf_reg_7_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/i_wdog_res_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_ris_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/int_clr_reg_w_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/int_clr_tog_w_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/int_clr_tog_p_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_0_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_1_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_2_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_3_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_4_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_5_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_6_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_7_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_8_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_9_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_10_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_11_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_12_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_13_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_14_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_15_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_16_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_17_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_18_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_19_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_20_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_21_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_22_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_23_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_24_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_25_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_26_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_27_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_28_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_29_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_30_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_count_reg_31_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/count_stop_reg_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_carry_reg_0_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/reg_carry_reg_1_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_p_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_0_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_1_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_2_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_3_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_4_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_5_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_6_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_7_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_8_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_9_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_10_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_11_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_12_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_13_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_14_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_15_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_16_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_17_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_18_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_19_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_20_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_21_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_22_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_23_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_24_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_25_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_26_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_27_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_28_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_29_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_30_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_load_reg_31_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_en_reg_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_int_en_reg_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_control_reg_0_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/wdog_control_reg_1_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_0_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_1_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_2_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_3_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_4_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_5_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_6_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_7_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_8_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_9_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_10_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_11_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_12_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_13_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_14_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_15_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_16_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_17_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_18_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_19_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_20_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_21_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_22_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_23_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_24_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_25_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_26_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_27_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_28_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_29_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_30_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/i_prdata_reg_31_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/wdog_itop_reg_0_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/wdog_itop_reg_1_] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/wdog_itcr_reg] [get_cells u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/wdog_lock_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/raw_intfrc_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/int_clr_reg_t_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/int_clr_tog_t_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/int_clr_tog_p_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/count_reg_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/carry_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/carry_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/stop_reg_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_p_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/prescale_cnt_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_period_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_val_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_en_reg_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_75_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_75_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_75_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_30_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_30_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_30_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/ctrl_30_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/raw_intfrc_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/int_clr_reg_t_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/int_clr_tog_t_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/int_clr_tog_p_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/count_reg_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/carry_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/carry_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/stop_reg_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_p_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/prescale_cnt_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_period_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_val_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_en_reg_reg] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_75_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_75_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_75_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_30_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_30_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_30_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/ctrl_30_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_2_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_3_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_4_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_5_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_6_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_7_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_8_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_9_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_10_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_11_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_12_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_13_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_14_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_15_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_16_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_17_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_18_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_19_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_20_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_21_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_22_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_23_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_24_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_25_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_26_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_27_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_28_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_29_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_30_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/i_prdata_reg_31_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/timer_itop_reg_0_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/timer_itop_reg_1_] [get_cells u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/timer_itcr_reg] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_timer_int_reg] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/ext_in_sync1_reg] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/ext_in_sync2_reg] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/ext_in_delay_reg] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/read_mux_byte0_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_4_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_5_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_6_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_7_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_8_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_9_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_10_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_11_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_12_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_13_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_14_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_15_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_16_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_17_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_18_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_19_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_20_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_21_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_22_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_23_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_24_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_25_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_26_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_27_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_28_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_29_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_30_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_reload_val_reg_31_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_4_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_5_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_6_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_7_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_8_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_9_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_10_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_11_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_12_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_13_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_14_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_15_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_16_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_17_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_18_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_19_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_20_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_21_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_22_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_23_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_24_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_25_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_26_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_27_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_28_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_29_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_30_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_curr_val_reg_31_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_ctrl_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_ctrl_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_ctrl_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/reg_ctrl_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_timer_int_reg] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/ext_in_sync1_reg] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/ext_in_sync2_reg] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/ext_in_delay_reg] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_4_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_5_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_6_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/read_mux_byte0_reg_reg_7_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_4_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_5_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_6_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_7_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_8_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_9_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_10_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_11_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_12_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_13_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_14_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_15_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_16_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_17_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_18_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_19_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_20_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_21_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_22_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_23_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_24_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_25_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_26_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_27_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_28_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_29_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_30_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_reload_val_reg_31_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_3_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_4_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_5_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_6_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_7_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_8_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_9_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_10_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_11_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_12_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_13_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_14_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_15_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_16_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_17_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_18_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_19_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_20_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_21_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_22_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_23_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_24_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_25_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_26_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_27_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_28_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_29_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_30_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_curr_val_reg_31_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_ctrl_reg_0_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_ctrl_reg_1_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_ctrl_reg_2_] [get_cells u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/reg_ctrl_reg_3_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_0_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_1_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_2_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_3_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_4_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_5_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_6_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_7_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_8_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_9_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_10_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_11_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_12_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_13_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_14_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_15_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_16_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_17_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_18_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_19_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_20_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_21_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_22_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_23_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_24_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_25_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_26_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_27_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_28_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_29_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_30_] [get_cells u_apb_subsystem/u_ahb_to_apb/rwdata_reg_reg_31_] [get_cells u_apb_subsystem/u_ahb_to_apb/state_reg_reg_0_] [get_cells u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_] [get_cells u_apb_subsystem/u_ahb_to_apb/state_reg_reg_2_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_0_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_1_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_2_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_3_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_4_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_5_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_6_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_7_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_8_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_9_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_10_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_11_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_12_] [get_cells u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_13_] [get_cells u_apb_subsystem/u_ahb_to_apb/pstrb_reg_reg_0_] [get_cells u_apb_subsystem/u_ahb_to_apb/pstrb_reg_reg_1_] [get_cells u_apb_subsystem/u_ahb_to_apb/pstrb_reg_reg_2_] [get_cells u_apb_subsystem/u_ahb_to_apb/pstrb_reg_reg_3_] [get_cells u_apb_subsystem/u_ahb_to_apb/wr_reg_reg] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_last_datain_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intstat_padded_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_intpol_padded_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_inten_padded_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_altfunc_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_altfunc_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_altfunc_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_douten_padded_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_dout_padded_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync2_reg_15_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_0_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_1_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_2_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_3_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_4_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_5_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_6_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_7_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_8_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_9_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_10_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_11_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_12_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_13_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_14_] [get_cells u_ahb_gpio_1/u_iop_gpio/reg_in_sync1_reg_15_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOTRANS_reg] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOSIZE_reg_0_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOSIZE_reg_1_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOWRITE_reg] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_0_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_1_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_2_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_3_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_4_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_5_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_6_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_7_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_9_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_10_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_11_] [get_cells u_ahb_gpio_1/u_ahb_to_gpio/IOSEL_reg] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_last_datain_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_inten_padded_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_douten_padded_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_dout_padded_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync2_reg_15_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_0_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_1_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_2_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_3_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_4_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_5_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_6_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_7_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_8_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_9_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_10_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_11_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_12_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_13_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_14_] [get_cells u_ahb_gpio_0/u_iop_gpio/reg_in_sync1_reg_15_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOTRANS_reg] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOSIZE_reg_0_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOSIZE_reg_1_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOWRITE_reg] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_0_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_1_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_2_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_3_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_4_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_5_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_7_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_8_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_9_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_10_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_] [get_cells u_ahb_gpio_0/u_ahb_to_gpio/IOSEL_reg] [get_cells u_cmsdk_mcu_sysctrl/reg_resetinfo_reg_0_] [get_cells u_cmsdk_mcu_sysctrl/reg_resetinfo_reg_1_] [get_cells u_cmsdk_mcu_sysctrl/reg_resetinfo_reg_2_] [get_cells u_cmsdk_mcu_sysctrl/reg_lockupreset_reg] [get_cells u_cmsdk_mcu_sysctrl/reg_remap_reg] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_2_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_3_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_4_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_5_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_6_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_7_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_8_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_9_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_10_] [get_cells u_cmsdk_mcu_sysctrl/reg_addr_reg_11_] [get_cells u_cmsdk_mcu_sysctrl/reg_write_enable_reg] [get_cells u_cmsdk_mcu_sysctrl/reg_read_enable_reg] [get_cells u_cmsdk_mcu_sysctrl/reg_byte_strobe_reg_0_] [get_cells u_system_rom_table/haddr_reg_reg_0_] [get_cells u_system_rom_table/haddr_reg_reg_1_] [get_cells u_system_rom_table/haddr_reg_reg_2_] [get_cells u_system_rom_table/haddr_reg_reg_3_] [get_cells u_system_rom_table/haddr_reg_reg_4_] [get_cells u_system_rom_table/haddr_reg_reg_5_] [get_cells u_system_rom_table/haddr_reg_reg_6_] [get_cells u_system_rom_table/haddr_reg_reg_7_] [get_cells u_system_rom_table/haddr_reg_reg_8_] [get_cells u_system_rom_table/haddr_reg_reg_9_] [get_cells u_ahb_default_slave_1/resp_state_reg_0_] [get_cells u_ahb_default_slave_1/resp_state_reg_1_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_0_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_1_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_3_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_5_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_6_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_7_] [get_cells u_ahb_slave_mux_sys_bus/reg_hsel_reg_8_] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mr7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xp7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ho7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sm7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dl7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oj7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zh7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kg7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ve7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gd7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rb7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ca7m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N87m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V67m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E57m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N37m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y17m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J07m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uy6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fx6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qv6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bu6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ms6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xq6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ip6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tn6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Em6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pk6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Aj6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lh6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wf6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/He6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sc6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Db6m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/O96m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z76m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K66m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V46m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G36m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R16m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C06m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ny5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yw5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jv5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ut5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fs5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qq5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bp5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pn5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Am5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lk5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wi5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hh5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sf5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/De5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oc5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Za5m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K95m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V75m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D65m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L45m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U25m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D15m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nz4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yx4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jw4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uu4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ft4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qr4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bq4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mo4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xm4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Il4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tj4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ei4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pg4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Af4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ld4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wb4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ha4m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/S84m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A74m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I54m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R34m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A24m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K04m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vy3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gx3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rv3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cu3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qs3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Br3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mp3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xn3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Im3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tk3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ej3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ph3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ag3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Le3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wc3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hb3m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/S93m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D83m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M63m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V43m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F33m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R13m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D03m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oy2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zw2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nv2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yt2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Js2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uq2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fp2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qn2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bm2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mk2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xi2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ih2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tf2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ee2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pc2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ab2m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M92m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y72m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J62m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U42m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I32m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T12m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E02m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Py1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ax1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lv1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wt1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hs1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sq1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dp1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/On1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zl1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kk1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vi1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Eh1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nf1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wd1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fc1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oa1m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X81m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G71m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P51m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y31m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/H21m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q01m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zy0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jx0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tv0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Du0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ns0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xq0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hp0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rn0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bm0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lk0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vi0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fh0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pf0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ee0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oc0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ya0m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I90m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/S70m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B60m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K40m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W20m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I10m85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rzzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ayzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kwzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tuzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ctzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lrzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Upzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dozl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mmzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vkzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ejzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mhzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ufzl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cezl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kczl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sazl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A9zl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I7zl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q5zl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y3zl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G2zl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/O0zl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wyyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fxyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ovyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xtyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gsyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pqyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yoyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hnyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qlyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zjyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Iiyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yeyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gdyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pbyl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X9yl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F8yl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N6yl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V4yl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E3yl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N1yl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wzxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fyxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nwxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vuxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dtxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lrxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Upxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Doxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mmxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vkxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ejxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nhxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wfxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fexl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ocxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xaxl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G9xl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P7xl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y5xl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/H4xl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q2xl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z0xl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Izwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rxwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Awwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Juwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sswl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Brwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kpwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tnwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dmwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nkwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xiwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hhwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rfwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bewl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lcwl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vawl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E9wl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N7wl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W5wl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F4wl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/O2wl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y0wl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Izvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rxvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cwvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ouvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Atvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mrvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wpvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hovl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rmvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Blvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ljvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vhvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fgvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pevl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zcvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jbvl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T9vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D8vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N6vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X4vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/H3vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R1vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B0vl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lyul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vwul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fvul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qtul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bsul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mqul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xoul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Inul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tlul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ekul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Piul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lful85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xdul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jcul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vaul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F9ul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P7ul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A6ul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L4ul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W2ul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/H1ul85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sztl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dytl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Owtl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zutl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kttl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vrtl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gqtl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rotl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cntl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nltl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bktl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nitl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zgtl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jftl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Udtl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gctl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Satl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E9tl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q7tl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C6tl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/O4tl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A3tl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M1tl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yzsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kysl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wwsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ivsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Utsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gssl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sqsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Epsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qnsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cmsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oksl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zisl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Khsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vfsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gesl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rcsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cbsl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N9sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z7sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L6sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X4sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J3sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V1sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G0sl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ryrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cxrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nvrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ytrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jsrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uqrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gprl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Snrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dmrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Okrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zirl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Khrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vfrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gerl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rcrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dbrl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P9rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B8rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N6rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y4rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J3rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U1rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F0rl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qyql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bxql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nvql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ztql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lsql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wqql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hpql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Snql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Emql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qkql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bjql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mhql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xfql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ieql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tcql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ebql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P9ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B8ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N6ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z4ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L3ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W1ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/H0ql85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sypl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dxpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ovpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ztpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lspl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xqpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jppl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Unpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fmpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qkpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cjpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ohpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zfpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kepl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vcpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gbpl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R9pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C8pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N6pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z4pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L3pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X1pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J0pl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uyol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fxol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qvol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Buol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Msol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xqol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jpol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vnol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hmol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Skol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Djol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ohol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Agol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Meol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xcol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ibol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T9ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E8ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P6ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A5ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L3ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X1ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J0ol85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vynl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hxnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Svnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dunl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Osnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zqnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kpnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vnnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hmnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tknl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fjnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qhnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bgnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Menl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ycnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kbnl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V9nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G8nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R6nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C5nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N3nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y1nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J0nl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vyml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hxml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tvml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fuml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qsml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Brml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mpml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xnml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Imml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tkml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fjml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rhml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dgml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oeml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zcml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kbml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W9ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I8ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T6ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E5ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P3ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A2ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L0ml85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wyll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hxll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tvll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Full85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rsll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Drll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Opll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Znll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kmll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vkll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gjll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rhll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dgll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pell85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bdll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mbll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X9ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J8ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V6ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G5ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R3ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C2ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N0ll85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zykl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lxkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xvkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jukl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Frkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bokl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mmkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ykkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kjkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Whkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hgkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sekl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Edkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qbkl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bakl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M8kl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X6kl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I5kl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U3kl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G2kl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/S0kl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ezjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pxjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Awjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lujl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wsjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hrjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tpjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fojl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rmjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cljl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Njjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yhjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jgjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vejl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hdjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tbjl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Eajl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P8jl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A7jl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L5jl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X3jl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J2jl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V0jl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hzil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sxil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dwil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ouil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zsil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kril85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vpil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Goil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Smil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dlil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pjil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Biil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mgil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xeil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Idil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tbil85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Eail85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P8il85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A7il85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M5il85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y3il85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K2il85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W0il85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hzhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sxhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dwhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ouhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zshl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Krhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wphl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Iohl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Umhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Flhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qjhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bihl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nghl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zehl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kdhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vbhl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gahl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/R8hl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C7hl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N5hl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y3hl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K2hl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W0hl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Izgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uxgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fwgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qugl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Btgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mrgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xpgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Iogl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Umgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Glgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sjgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Digl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oggl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mdgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ybgl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kagl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W8gl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M5gl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U3gl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J2gl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U0gl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fzfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cwfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oufl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Atfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mrfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ypfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kofl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wmfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ilfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wjfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kifl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ygfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mffl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Aefl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ocfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cbfl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q9fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E8fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/S6fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G5fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U3fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I2fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W0fl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kzel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yxel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nwel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cvel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rtel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gsel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vqel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kpel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Znel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nmel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Clel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pjel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Diel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mgel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Veel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Edel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nbel85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y9el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K8el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W6el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I5el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T3el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E2el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P0el85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Azdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lxdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wvdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hudl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tsdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Frdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rpdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dodl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pmdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bldl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Njdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zhdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lgdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xedl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Iddl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ubdl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cadl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L8dl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z6dl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N5dl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B4dl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z0dl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nzcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zxcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kwcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vucl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gtcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rrcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dqcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pocl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bncl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nlcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bkcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qicl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dhcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qfcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cecl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Occl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Abcl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I9cl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T7cl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E6cl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P4cl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A3cl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I1cl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tzbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Eybl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pwbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Avbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ltbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wrbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hqbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sobl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dnbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Olbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zjbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kibl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vgbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dfbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Odbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zbbl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kabl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V8bl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D7bl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I2bl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T0bl85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ezal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pxal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Awal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jual85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ssal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Eral85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qpal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Coal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Omal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Alal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Mjal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yhal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hgal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qeal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cdal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Obal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Aaal85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/M8al85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V6al85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F5al85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/P3al85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B2al85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/O0al85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xy9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gx9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rv9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cu9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ns9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yq9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ip9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sn9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bm9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kk9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wi9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ih9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Uf9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ge9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sc9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Eb9l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q99l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z79l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L69l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X49l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J39l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V19l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D09l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oy8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zw8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kv8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vt8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Es8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nq8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zo8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ln8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xl8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jk8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yi8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kh8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xf8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ke8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xc8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ib8l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I88l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T68l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E58l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N38l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W18l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F08l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oy7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xw7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gv7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pt7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yr7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hq7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zm7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kl7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vj7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gi7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rg7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cf7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Nd7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yb7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ja7l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/T87l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/F77l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/U57l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/C47l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N27l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Y07l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jz6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ux6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lw6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tu6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ft6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rr6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dq6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Po6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bn6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ml6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ak6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Li6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wg6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hf6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vd6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fc6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/G66l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V46l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K36l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/S16l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/E06l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qy5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Cx5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ov5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Du5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ps5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Br5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jp5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Un5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fm5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qk5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Bj5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Lh5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wf5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/He5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tc5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fb5l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Q95l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/B85l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/N65l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z45l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/K35l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W15l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/J05l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Wy4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kx4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Sv4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Du4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Os4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yq4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kp4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Zn4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hm4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Tk4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fj4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Rh4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Dg4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Pe4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xc4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Jb4l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/V94l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/D84l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/O64l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Z44l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/L34l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/W14l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/I04l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Kx3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Xv3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fu3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Qs3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Hr3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yp3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Oo3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Fn3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Vl3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Gk3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Yi3l85_reg] [get_cells u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg]]
set_multicycle_path 2 -setup -from [get_ports DFTSE]
set_multicycle_path 1 -hold -end -from [get_ports DFTSE]
set_multicycle_path 2 -setup -from [get_ports DFTSI0]
set_multicycle_path 1 -hold -end -from [get_ports DFTSI0]
set_multicycle_path 2 -setup -from [get_ports DFTSI1]
set_multicycle_path 1 -hold -end -from [get_ports DFTSI1]
set_multicycle_path 2 -setup -from [get_ports DFTSI2]
set_multicycle_path 1 -hold -end -from [get_ports DFTSI2]
set_max_delay 18.25  -from [get_ports flash_hreadyout]  -to [get_ports HREADY]
set_max_delay 18.25  -from [get_ports sram_hreadyout]  -to [get_ports HREADY]
set_max_delay 18.25  -from [get_ports boot_hreadyout]  -to [get_ports HREADY]
set_multicycle_path 2 -setup -to [get_ports DFTSO0]
set_multicycle_path 1 -hold -end -to [get_ports DFTSO0]
set_multicycle_path 2 -setup -to [get_ports DFTSO1]
set_multicycle_path 1 -hold -end -to [get_ports DFTSO1]
set_multicycle_path 2 -setup -to [get_ports DFTSO2]
set_multicycle_path 1 -hold -end -to [get_ports DFTSO2]
set_input_delay -clock VCLK  -max 10  [get_ports DFTSE]
set_input_delay -clock VCLK  -min 0  [get_ports DFTSE]
set_input_delay -clock VCLK  -max 4  [get_ports DFTSI0]
set_input_delay -clock VCLK  -min 0  [get_ports DFTSI0]
set_input_delay -clock VCLK  -max 4  [get_ports DFTSI1]
set_input_delay -clock VCLK  -min 0  [get_ports DFTSI1]
set_input_delay -clock VCLK  -max 4  [get_ports DFTSI2]
set_input_delay -clock VCLK  -min 0  [get_ports DFTSI2]
set_input_delay -clock VCLK  -max 12  [get_ports HRESETn]
set_input_delay -clock VCLK  -min 0  [get_ports HRESETn]
set_input_delay -clock VCLK  -max 12  [get_ports PORESETn]
set_input_delay -clock VCLK  -min 0  [get_ports PORESETn]
set_input_delay -clock VCLK  -max 12  [get_ports PRESETn]
set_input_delay -clock VCLK  -min 0  [get_ports PRESETn]
set_input_delay -clock VCLK  -max 10  [get_ports PCLKEN]
set_input_delay -clock VCLK  -min 0  [get_ports PCLKEN]
set_input_delay -clock VCLK  -max 8  [get_ports flash_hreadyout]
set_input_delay -clock VCLK  -min 0  [get_ports flash_hreadyout]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[31]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[31]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[30]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[30]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[29]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[29]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[28]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[28]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[27]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[27]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[26]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[26]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[25]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[25]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[24]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[24]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[23]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[23]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[22]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[22]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[21]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[21]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[20]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[20]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[19]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[19]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[18]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[18]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[17]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[17]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[16]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[16]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[15]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[15]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[14]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[14]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[13]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[13]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[12]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[12]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[11]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[11]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[10]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[10]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[9]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[9]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[8]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[8]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[7]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[7]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[6]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[6]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[5]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[5]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[4]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[4]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[3]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[3]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[2]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[2]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[1]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[1]}]
set_input_delay -clock VCLK  -max 12  [get_ports {flash_hrdata[0]}]
set_input_delay -clock VCLK  -min 0  [get_ports {flash_hrdata[0]}]
set_input_delay -clock VCLK  -max 12  [get_ports flash_hresp]
set_input_delay -clock VCLK  -min 0  [get_ports flash_hresp]
set_input_delay -clock VCLK  -max 8  [get_ports sram_hreadyout]
set_input_delay -clock VCLK  -min 0  [get_ports sram_hreadyout]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[31]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[31]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[30]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[30]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[29]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[29]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[28]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[28]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[27]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[27]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[26]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[26]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[25]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[25]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[24]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[24]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[23]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[23]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[22]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[22]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[21]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[21]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[20]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[20]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[19]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[19]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[18]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[18]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[17]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[17]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[16]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[16]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[15]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[15]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[14]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[14]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[13]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[13]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[12]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[12]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[11]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[11]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[10]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[10]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[9]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[9]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[8]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[8]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[7]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[7]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[6]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[6]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[5]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[5]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[4]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[4]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[3]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[3]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[2]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[2]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[1]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[1]}]
set_input_delay -clock VCLK  -max 12  [get_ports {sram_hrdata[0]}]
set_input_delay -clock VCLK  -min 0  [get_ports {sram_hrdata[0]}]
set_input_delay -clock VCLK  -max 12  [get_ports sram_hresp]
set_input_delay -clock VCLK  -min 0  [get_ports sram_hresp]
set_input_delay -clock VCLK  -max 8  [get_ports boot_hreadyout]
set_input_delay -clock VCLK  -min 0  [get_ports boot_hreadyout]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[31]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[31]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[30]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[30]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[29]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[29]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[28]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[28]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[27]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[27]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[26]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[26]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[25]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[25]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[24]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[24]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[23]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[23]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[22]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[22]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[21]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[21]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[20]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[20]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[19]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[19]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[18]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[18]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[17]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[17]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[16]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[16]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[15]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[15]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[14]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[14]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[13]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[13]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[12]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[12]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[11]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[11]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[10]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[10]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[9]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[9]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[8]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[8]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[7]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[7]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[6]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[6]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[5]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[5]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[4]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[4]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[3]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[3]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[2]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[2]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[1]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[1]}]
set_input_delay -clock VCLK  -max 12  [get_ports {boot_hrdata[0]}]
set_input_delay -clock VCLK  -min 0  [get_ports {boot_hrdata[0]}]
set_input_delay -clock VCLK  -max 12  [get_ports boot_hresp]
set_input_delay -clock VCLK  -min 0  [get_ports boot_hresp]
set_input_delay -clock VCLK  -max 12  [get_ports uart0_rxd]
set_input_delay -clock VCLK  -min 0  [get_ports uart0_rxd]
set_input_delay -clock VCLK  -max 12  [get_ports uart1_rxd]
set_input_delay -clock VCLK  -min 0  [get_ports uart1_rxd]
set_input_delay -clock VCLK  -max 12  [get_ports uart2_rxd]
set_input_delay -clock VCLK  -min 0  [get_ports uart2_rxd]
set_input_delay -clock VCLK  -max 12  [get_ports timer0_extin]
set_input_delay -clock VCLK  -min 0  [get_ports timer0_extin]
set_input_delay -clock VCLK  -max 12  [get_ports timer1_extin]
set_input_delay -clock VCLK  -min 0  [get_ports timer1_extin]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[15]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[15]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[14]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[14]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[13]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[13]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[12]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[12]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[11]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[11]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[10]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[10]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[9]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[9]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[8]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[8]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[7]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[7]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[6]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[6]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[5]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[5]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[4]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[4]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[3]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[3]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[2]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[2]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[1]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[1]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p0_in[0]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p0_in[0]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[15]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[15]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[14]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[14]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[13]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[13]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[12]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[12]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[11]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[11]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[10]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[10]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[9]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[9]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[8]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[8]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[7]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[7]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[6]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[6]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[5]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[5]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[4]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[4]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[3]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[3]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[2]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[2]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[1]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[1]}]
set_input_delay -clock VCLK  -max 12  [get_ports {p1_in[0]}]
set_input_delay -clock VCLK  -min 0  [get_ports {p1_in[0]}]
set_output_delay -clock VCLK  -max 4  [get_ports DFTSO0]
set_output_delay -clock VCLK  -min 0  [get_ports DFTSO0]
set_output_delay -clock VCLK  -max 4  [get_ports DFTSO1]
set_output_delay -clock VCLK  -min 0  [get_ports DFTSO1]
set_output_delay -clock VCLK  -max 4  [get_ports DFTSO2]
set_output_delay -clock VCLK  -min 0  [get_ports DFTSO2]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[31]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[31]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[30]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[30]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[29]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[29]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[28]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[28]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[27]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[27]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[26]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[26]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[25]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[25]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[24]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[24]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[23]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[23]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[22]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[22]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[21]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[21]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[20]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[20]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[19]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[19]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[18]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[18]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[17]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[17]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[16]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[16]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[15]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[15]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[14]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[14]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[13]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[13]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[12]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[12]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[11]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[11]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[10]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[10]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[9]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[9]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[8]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[8]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[7]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[7]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[6]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[6]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[5]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[5]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[4]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[4]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[3]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[3]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[2]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[2]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[1]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[1]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HADDR[0]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HADDR[0]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HTRANS[1]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HTRANS[1]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HTRANS[0]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HTRANS[0]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HSIZE[2]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HSIZE[2]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HSIZE[1]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HSIZE[1]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HSIZE[0]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HSIZE[0]}]
set_output_delay -clock VCLK  -max 10  [get_ports HWRITE]
set_output_delay -clock VCLK  -min 0  [get_ports HWRITE]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[31]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[31]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[30]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[30]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[29]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[29]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[28]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[28]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[27]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[27]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[26]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[26]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[25]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[25]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[24]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[24]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[23]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[23]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[22]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[22]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[21]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[21]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[20]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[20]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[19]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[19]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[18]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[18]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[17]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[17]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[16]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[16]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[15]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[15]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[14]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[14]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[13]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[13]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[12]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[12]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[11]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[11]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[10]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[10]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[9]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[9]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[8]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[8]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[7]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[7]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[6]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[6]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[5]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[5]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[4]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[4]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[3]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[3]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[2]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[2]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[1]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[1]}]
set_output_delay -clock VCLK  -max 10  [get_ports {HWDATA[0]}]
set_output_delay -clock VCLK  -min 0  [get_ports {HWDATA[0]}]
set_output_delay -clock VCLK  -max 6  [get_ports HREADY]
set_output_delay -clock VCLK  -min 0  [get_ports HREADY]
set_output_delay -clock VCLK  -max 10  [get_ports flash_hsel]
set_output_delay -clock VCLK  -min 0  [get_ports flash_hsel]
set_output_delay -clock VCLK  -max 10  [get_ports sram_hsel]
set_output_delay -clock VCLK  -min 0  [get_ports sram_hsel]
set_output_delay -clock VCLK  -max 10  [get_ports boot_hsel]
set_output_delay -clock VCLK  -min 0  [get_ports boot_hsel]
set_output_delay -clock VCLK  -max 8  [get_ports APBACTIVE]
set_output_delay -clock VCLK  -min 0  [get_ports APBACTIVE]
set_output_delay -clock VCLK  -max 10  [get_ports SLEEPING]
set_output_delay -clock VCLK  -min 0  [get_ports SLEEPING]
set_output_delay -clock VCLK  -max 10  [get_ports SLEEPDEEP]
set_output_delay -clock VCLK  -min 0  [get_ports SLEEPDEEP]
set_output_delay -clock VCLK  -max 10  [get_ports SYSRESETREQ]
set_output_delay -clock VCLK  -min 0  [get_ports SYSRESETREQ]
set_output_delay -clock VCLK  -max 10  [get_ports WDOGRESETREQ]
set_output_delay -clock VCLK  -min 0  [get_ports WDOGRESETREQ]
set_output_delay -clock VCLK  -max 10  [get_ports LOCKUP]
set_output_delay -clock VCLK  -min 0  [get_ports LOCKUP]
set_output_delay -clock VCLK  -max 10  [get_ports LOCKUPRESET]
set_output_delay -clock VCLK  -min 0  [get_ports LOCKUPRESET]
set_output_delay -clock VCLK  -max 10  [get_ports PMUENABLE]
set_output_delay -clock VCLK  -min 0  [get_ports PMUENABLE]
set_output_delay -clock VCLK  -max 12  [get_ports uart0_txd]
set_output_delay -clock VCLK  -min 0  [get_ports uart0_txd]
set_output_delay -clock VCLK  -max 12  [get_ports uart0_txen]
set_output_delay -clock VCLK  -min 0  [get_ports uart0_txen]
set_output_delay -clock VCLK  -max 12  [get_ports uart1_txd]
set_output_delay -clock VCLK  -min 0  [get_ports uart1_txd]
set_output_delay -clock VCLK  -max 12  [get_ports uart1_txen]
set_output_delay -clock VCLK  -min 0  [get_ports uart1_txen]
set_output_delay -clock VCLK  -max 12  [get_ports uart2_txd]
set_output_delay -clock VCLK  -min 0  [get_ports uart2_txd]
set_output_delay -clock VCLK  -max 12  [get_ports uart2_txen]
set_output_delay -clock VCLK  -min 0  [get_ports uart2_txen]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[15]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[15]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[14]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[14]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[13]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[13]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[12]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[12]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[11]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[11]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[10]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[10]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[9]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[9]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[8]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[8]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[7]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[7]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[6]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[6]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[5]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[5]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[4]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[4]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[3]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[3]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[2]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[2]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[1]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[1]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_out[0]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_out[0]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[15]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[15]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[14]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[14]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[13]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[13]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[12]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[12]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[11]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[11]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[10]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[10]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[9]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[9]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[8]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[8]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[7]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[7]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[6]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[6]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[5]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[5]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[4]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[4]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[3]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[3]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[2]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[2]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[1]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[1]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_outen[0]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_outen[0]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[15]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[15]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[14]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[14]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[13]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[13]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[12]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[12]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[11]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[11]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[10]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[10]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[9]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[9]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[8]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[8]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[7]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[7]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[6]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[6]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[5]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[5]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[4]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[4]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[3]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[3]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[2]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[2]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[1]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[1]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p0_altfunc[0]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p0_altfunc[0]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[15]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[15]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[14]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[14]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[13]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[13]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[12]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[12]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[11]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[11]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[10]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[10]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[9]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[9]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[8]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[8]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[7]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[7]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[6]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[6]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[5]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[5]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[4]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[4]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[3]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[3]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[2]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[2]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[1]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[1]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_out[0]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_out[0]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[15]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[15]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[14]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[14]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[13]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[13]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[12]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[12]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[11]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[11]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[10]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[10]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[9]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[9]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[8]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[8]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[7]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[7]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[6]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[6]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[5]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[5]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[4]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[4]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[3]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[3]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[2]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[2]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[1]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[1]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_outen[0]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_outen[0]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[15]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[15]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[14]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[14]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[13]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[13]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[12]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[12]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[11]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[11]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[10]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[10]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[9]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[9]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[8]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[8]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[7]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[7]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[6]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[6]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[5]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[5]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[4]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[4]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[3]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[3]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[2]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[2]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[1]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[1]}]
set_output_delay -clock VCLK  -max 12  [get_ports {p1_altfunc[0]}]
set_output_delay -clock VCLK  -min 0  [get_ports {p1_altfunc[0]}]
set_clock_latency 0.8  -clock [get_clocks HCLK]  [get_pins clk_gate_reg_byte_strobe_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins clk_gate_reg_byte_strobe_reg/latch/ECK]
set_clock_latency 0.8  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/clk_gate_ml/latch/CK]
set_clock_latency 0.8  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/clk_gate_ml_0/latch/CK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/clk_gate_wdog_itop_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/clk_gate_wdog_itop_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_system_rom_table/clk_gate_haddr_reg_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_system_rom_table/clk_gate_haddr_reg_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks FCLK]  [get_pins u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/CK]
set_clock_latency 2  -clock [get_clocks FCLK]  [get_pins u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks FCLK]  [get_pins u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/CK]
set_clock_latency 2  -clock [get_clocks FCLK]  [get_pins u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_X98l85_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_X98l85_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Bktl85_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Bktl85_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J3rl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J3rl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Fxol85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Fxol85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N3nl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N3nl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ca7m85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ca7m85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N87m85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N87m85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Sxhl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Sxhl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Qugl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Qugl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mdgl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mdgl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ps5l85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ps5l85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Afgl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Afgl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_H0ql85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_H0ql85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Znll85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Znll85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rb7m85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rb7m85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_T68l85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_T68l85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J07m85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J07m85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ryrl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ryrl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_I88l85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_I88l85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ayzl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ayzl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ocxl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ocxl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Izwl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Izwl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y9el85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y9el85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Gx9l85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Gx9l85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mgel85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mgel85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Veel85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Veel85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Zcvl85_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Zcvl85_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Tuzl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Tuzl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Upxl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Upxl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dmwl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dmwl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_E9wl85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_E9wl85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_F9ul85_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_F9ul85_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks HCLK]  [get_pins u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLKG]  [get_pins u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/latch/ECK]
set_clock_latency 1.4  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/latch/CK]
set_clock_latency 2  -clock [get_clocks PCLK]  [get_pins u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/latch/ECK]
