INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/CarrySaveAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarrySaveAdder
INFO: [VRFC 10-2458] undeclared symbol SUM, assumed default net type wire [D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/CarrySaveAdder.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/PISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/SPM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/TwosComplement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwosComplement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/counter_x_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_x_bit
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/counter_x_bit.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/pushButton_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pushButton_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/rising_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2458] undeclared symbol leftBtn, assumed default net type wire [D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/topModule.v:25]
INFO: [VRFC 10-2458] undeclared symbol rightBtn, assumed default net type wire [D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/topModule.v:27]
WARNING: [VRFC 10-756] identifier SIPO_out is used before its declaration [D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sources_1/new/topModule.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AUC/Spring 2025/Digital Design I/Project 2/8-8SPM/SPM8x8/SPM8x8.srcs/sim_1/new/topModule_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule_tb
