Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date              : Wed Nov 15 16:46:07 2023
| Host              : zhang-24.ece.cornell.edu running 64-bit unknown
| Command           : report_timing_summary -file ./report/kernel_atax_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3906)
6. checking no_output_delay (2855)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3906)
---------------------------------
 There are 3906 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2855)
----------------------------------
 There are 2855 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0                90769        0.034        0.000                      0                90769        0.708        0.000                       0                 47556  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.068        0.000                      0                90769        0.034        0.000                      0                90769        0.708        0.000                       0                 47556  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U335/din1_buf1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U368/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CARRYS_Q_DEL.FAST_DEL.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.374ns (15.501%)  route 2.039ns (84.498%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 2.521 - 2.500 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=48850, unset)        0.030     0.030    bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U335/ap_clk
    SLICE_X157Y201       FDRE                                         r  bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U335/din1_buf1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y201       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U335/din1_buf1_reg[30]/Q
                         net (fo=287, routed)         1.973     2.079    bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U368/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/s_axis_b_tdata[7]
    SLICE_X139Y178       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.204 r  bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U368/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.015     2.219    bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U368/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/EXP_ADD.a_xor_b_ip[7]
    SLICE_X139Y178       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.336 r  bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U368/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.362    bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U368/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/carry_8
    SLICE_X139Y179       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.418 r  bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U368/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CARRYS_Q_DEL.FAST_DEL.CARRY_EXIT_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.025     2.443    bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U368/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CARRYS_Q_DEL.FAST_DEL.carry_int
    SLICE_X139Y179       FDRE                                         r  bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U368/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CARRYS_Q_DEL.FAST_DEL.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=48850, unset)        0.021     2.521    bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U368/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/aclk
    SLICE_X139Y179       FDRE                                         r  bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U368/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CARRYS_Q_DEL.FAST_DEL.CARRY_FD/C
                         clock pessimism              0.000     2.521    
                         clock uncertainty           -0.035     2.486    
    SLICE_X139Y179       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     2.511    bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fmul_32ns_32ns_32_6_max_dsp_1_U368/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CARRYS_Q_DEL.FAST_DEL.CARRY_FD
  -------------------------------------------------------------------
                         required time                          2.511    
                         arrival time                          -2.443    
  -------------------------------------------------------------------
                         slack                                  0.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fmul_32ns_32ns_32_6_max_dsp_1_U93/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fmul_32ns_32ns_32_6_max_dsp_1_U93/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (46.054%)  route 0.046ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=48850, unset)        0.013     0.013    bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fmul_32ns_32ns_32_6_max_dsp_1_U93/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/aclk
    SLICE_X135Y123       FDRE                                         r  bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fmul_32ns_32ns_32_6_max_dsp_1_U93/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y123       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fmul_32ns_32ns_32_6_max_dsp_1_U93/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=3, routed)           0.046     0.098    bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fmul_32ns_32ns_32_6_max_dsp_1_U93/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/out[4]
    SLICE_X135Y124       FDRE                                         r  bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fmul_32ns_32ns_32_6_max_dsp_1_U93/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=48850, unset)        0.018     0.018    bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fmul_32ns_32ns_32_6_max_dsp_1_U93/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/aclk
    SLICE_X135Y124       FDRE                                         r  bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fmul_32ns_32ns_32_6_max_dsp_1_U93/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X135Y124       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fmul_32ns_32ns_32_6_max_dsp_1_U93/kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         2.500       0.931      RAMB18_X10Y64  bd_0_i/hls_inst/inst/out_Ax_fifo_U/U_kernel_atax_fifo_w32_d390_A_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.250       0.708      RAMB18_X10Y64  bd_0_i/hls_inst/inst/out_Ax_fifo_U/U_kernel_atax_fifo_w32_d390_A_ram/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.250       0.708      RAMB18_X10Y64  bd_0_i/hls_inst/inst/out_Ax_fifo_U/U_kernel_atax_fifo_w32_d390_A_ram/mem_reg/CLKARDCLK



