
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.195087                       # Number of seconds simulated
sim_ticks                                195087098500                       # Number of ticks simulated
final_tick                               195087098500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89635                       # Simulator instruction rate (inst/s)
host_op_rate                                   141613                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               70382876                       # Simulator tick rate (ticks/s)
host_mem_usage                                4612780                       # Number of bytes of host memory used
host_seconds                                  2771.80                       # Real time elapsed on the host
sim_insts                                   248450315                       # Number of instructions simulated
sim_ops                                     392523304                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          160128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        14834368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14994496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       160128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        160128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8084224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8084224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           231787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              234289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        126316                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             126316                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             820803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           76039718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76860521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        820803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           820803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        41439050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41439050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        41439050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            820803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          76039718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            118299571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      234289                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     126316                       # Number of write requests accepted
system.mem_ctrls.readBursts                    234289                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   126316                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14991424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8082816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14994496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8084224                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8524                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  195087014000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                234289                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               126316                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  191885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       112252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.544952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.823260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.073581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        65802     58.62%     58.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21334     19.01%     77.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6770      6.03%     83.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3881      3.46%     87.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3089      2.75%     89.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2057      1.83%     91.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1636      1.46%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1612      1.44%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6071      5.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       112252                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.509574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    371.590257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         7675     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7677                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.450957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.428633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.880924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5982     77.92%     77.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              171      2.23%     80.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1298     16.91%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              210      2.74%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7677                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6252969750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10644988500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1171205000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26694.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45444.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        76.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   157148                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   91125                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     540999.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                389815440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                207180435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               745444560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              300395340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8479573440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4056145650                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            305884800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     26962013460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     11316002880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      23926594920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            76694110275                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            393.127536                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         185384026500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    420979750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3595072000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  96788218500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  29468899500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5686972000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  59126956750                       # Time in different power states
system.mem_ctrls_1.actEnergy                411735240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                218815905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               927036180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              358859340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         8734034400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4413345270                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            312927840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     28352060490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11237158560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      23020389540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            77991034935                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            399.775462                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         184582433500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    399446500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3702412000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  93144392000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  29263232250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6402566250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  62175049500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               110081601                       # Number of BP lookups
system.cpu.branchPred.condPredicted         110081601                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           7854186                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             79098801                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6951363                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              85199                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        79098801                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           55207039                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         23891762                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2469904                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    36079465                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    26089968                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        141514                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        503828                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    69569962                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           908                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                   110                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    195087098500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        390174198                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           73333381                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      686392714                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   110081601                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           62158402                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     308819820                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                15709912                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  702                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4415                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          254                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  69569220                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1526518                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          390013535                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.784481                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.433929                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                207657786     53.24%     53.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 17652266      4.53%     57.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 12240813      3.14%     60.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  9701426      2.49%     63.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 12098077      3.10%     66.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 12681101      3.25%     69.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 10562786      2.71%     72.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 19781830      5.07%     77.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 87637450     22.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            390013535                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.282134                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.759196                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 53168280                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             190566563                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 103308499                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              35115237                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7854956                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              973252827                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                7854956                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 68964061                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                94012002                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10630                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 119773433                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              99398453                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              933431080                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                892850                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               79507579                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 995158                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14031171                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          1323893972                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2219496833                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1379845079                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           5196749                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             568971482                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                754922490                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                393                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            417                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 172522052                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             78672033                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            42104591                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1117632                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1056588                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  873508045                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4556                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 710009893                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          36074220                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       480989296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    811755826                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           4374                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     390013535                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.820475                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.064754                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           148598888     38.10%     38.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            72673902     18.63%     56.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            54190307     13.89%     70.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            31568881      8.09%     78.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            28444569      7.29%     86.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            22084879      5.66%     91.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            20550843      5.27%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             8469123      2.17%     99.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3432143      0.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       390013535                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3878764     96.06%     96.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     96.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     96.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 11470      0.28%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  44188      1.09%     97.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3367      0.08%     97.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             87666      2.17%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            12221      0.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11565565      1.63%      1.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             567532831     79.93%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19416      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                280296      0.04%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1463629      0.21%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  50      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            101265815     14.26%     96.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            26341425      3.71%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1245611      0.18%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         295255      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              710009893                       # Type of FU issued
system.cpu.iq.rate                           1.819725                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     4037676                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005687                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1842472155                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1350695022                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    624922217                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             7673062                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3807051                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2967271                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              698669144                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3812860                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 746084113                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads           715213                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads            0                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     42647042                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     24166532                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          399                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         35809                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7854956                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                68301060                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               9069473                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           873512601                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            510783                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              78672033                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             42104591                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1716                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 386026                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               8411817                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            178                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3372805                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      5455891                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              8828696                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             627963304                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36059945                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          17453761                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     62142127                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 55791698                       # Number of branches executed
system.cpu.iew.exec_stores                   26082182                       # Number of stores executed
system.cpu.iew.exec_rate                     1.609443                       # Inst execution rate
system.cpu.iew.wb_sent                      627928626                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     627889488                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 477816317                       # num instructions producing a value
system.cpu.iew.wb_consumers                 779887408                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.609254                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.612673                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       480995787                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           7854835                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                120                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts            0                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    324136265                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.210982                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.758583                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    155533899     47.98%     47.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     79847160     24.63%     72.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     34047904     10.50%     83.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     24510791      7.56%     90.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      7774490      2.40%     93.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     11539861      3.56%     96.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1941456      0.60%     97.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       923670      0.28%     97.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8017034      2.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    324136265                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            248450315                       # Number of instructions committed
system.cpu.commit.committedOps              392523304                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       53963050                       # Number of memory references committed
system.cpu.commit.loads                      36024991                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   38540733                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2945469                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 385910395                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778888                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4505272      1.15%      1.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        332366452     84.67%     85.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           19050      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263752      0.07%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1405728      0.36%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        35474897      9.04%     95.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17645282      4.50%     99.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       550094      0.14%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       292777      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         392523304                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8017034                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1189638322                       # The number of ROB reads
system.cpu.rob.rob_writes                  1813230328                       # The number of ROB writes
system.cpu.timesIdled                            1490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          160663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   248450315                       # Number of Instructions Simulated
system.cpu.committedOps                     392523304                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.570431                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.570431                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.636768                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.636768                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                774054064                       # number of integer regfile reads
system.cpu.int_regfile_writes               533052623                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4856752                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2671733                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 274423672                       # number of cc regfile reads
system.cpu.cc_regfile_writes                318049678                       # number of cc regfile writes
system.cpu.misc_regfile_reads               195507346                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1079878                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1019.788944                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51571594                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1079878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.756871                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1019.788944                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          842                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         107628352                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        107628352                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     34071700                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34071700                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     17515910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17515910                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      51587610                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51587610                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     51587610                       # number of overall hits
system.cpu.dcache.overall_hits::total        51587610                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1256691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1256691                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       429424                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       429424                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1686115                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1686115                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1686115                       # number of overall misses
system.cpu.dcache.overall_misses::total       1686115                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  50098107500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50098107500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  15251333394                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15251333394                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  65349440894                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  65349440894                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  65349440894                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  65349440894                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     35328391                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35328391                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     17945334                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17945334                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     53273725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     53273725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     53273725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     53273725                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.035572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035572                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023930                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031650                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031650                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031650                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031650                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39865.096114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39865.096114                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35515.791837                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35515.791837                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38757.404385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38757.404385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38757.404385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38757.404385                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       476509                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6148                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.506344                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       949560                       # number of writebacks
system.cpu.dcache.writebacks::total            949560                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       605209                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       605209                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       605212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       605212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       605212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       605212                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       651482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       651482                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       429421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       429421                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1080903                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1080903                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1080903                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1080903                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  18174598000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18174598000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14821652395                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14821652395                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  32996250395                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32996250395                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  32996250395                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32996250395                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023929                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023929                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020290                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020290                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.020290                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020290                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27897.314124                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27897.314124                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34515.434492                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34515.434492                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30526.560103                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30526.560103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30526.560103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30526.560103                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             13334                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.822551                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            38661644                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13334                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2899.478326                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   509.822551                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.995747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         139152283                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        139152283                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     69554228                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        69554228                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      69554228                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         69554228                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     69554228                       # number of overall hits
system.cpu.icache.overall_hits::total        69554228                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        14990                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14990                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        14990                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14990                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        14990                       # number of overall misses
system.cpu.icache.overall_misses::total         14990                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    466129999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    466129999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    466129999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    466129999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    466129999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    466129999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     69569218                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     69569218                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     69569218                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     69569218                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     69569218                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     69569218                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000215                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000215                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000215                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000215                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 31096.063976                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31096.063976                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 31096.063976                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31096.063976                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 31096.063976                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31096.063976                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2013                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.325000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        13334                       # number of writebacks
system.cpu.icache.writebacks::total             13334                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1142                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1142                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1142                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1142                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1142                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        13848                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13848                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        13848                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13848                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        13848                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13848                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    392655499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    392655499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    392655499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    392655499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    392655499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    392655499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 28354.672083                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28354.672083                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 28354.672083                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28354.672083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 28354.672083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28354.672083                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    202677                       # number of replacements
system.l2.tags.tagsinuse                 23256.903378                       # Cycle average of tags in use
system.l2.tags.total_refs                     1747334                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202677                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.621274                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       48.902667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        897.042485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      22310.958226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.027376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.680876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.709744                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32432                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17739141                       # Number of tag accesses
system.l2.tags.data_accesses                 17739141                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       949560                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           949560                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        13334                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            13334                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             321349                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                321349                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           11344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11344                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         527766                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            527766                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 11344                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                849115                       # number of demand (read+write) hits
system.l2.demand_hits::total                   860459                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                11344                       # number of overall hits
system.l2.overall_hits::cpu.data               849115                       # number of overall hits
system.l2.overall_hits::total                  860459                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           108073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108073                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2503                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       123714                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          123714                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2503                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              231787                       # number of demand (read+write) misses
system.l2.demand_misses::total                 234290                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2503                       # number of overall misses
system.l2.overall_misses::cpu.data             231787                       # number of overall misses
system.l2.overall_misses::total                234290                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10758525000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10758525000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    252222000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    252222000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  11617625000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11617625000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     252222000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   22376150000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22628372000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    252222000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  22376150000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22628372000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       949560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       949560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        13334                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        13334                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         429422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            429422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        13847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          13847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       651480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        651480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             13847                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1080902                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1094749                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            13847                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1080902                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1094749                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.251671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.251671                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.180761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.180761                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.189897                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.189897                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.180761                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.214438                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214013                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.180761                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.214438                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214013                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 99548.684685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99548.684685                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 100767.878546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100767.878546                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93907.116414                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93907.116414                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 100767.878546                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96537.553875                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96582.747877                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 100767.878546                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96537.553875                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96582.747877                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               126316                       # number of writebacks
system.l2.writebacks::total                    126316                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       108073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108073                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2503                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       123714                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       123714                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         231787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            234290                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        231787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           234290                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9677795000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9677795000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    227202000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    227202000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  10380485000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10380485000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    227202000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  20058280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20285482000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    227202000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  20058280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20285482000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.251671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.251671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.180761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.180761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.189897                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.189897                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.180761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.214438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214013                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.180761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.214438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214013                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 89548.684685                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89548.684685                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90771.873751                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90771.873751                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83907.116414                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83907.116414                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 90771.873751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86537.553875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86582.790559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 90771.873751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86537.553875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86582.790559                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        435690                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       201401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       126316                       # Transaction distribution
system.membus.trans_dist::CleanEvict            75085                       # Transaction distribution
system.membus.trans_dist::ReadExReq            108073                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108073                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126216                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       669979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       669979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 669979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23078720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23078720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23078720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            234289                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  234289    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              234289                       # Request fanout histogram
system.membus.reqLayer2.occupancy           992130000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1252498250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2187963                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1093213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1278                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1278                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 195087098500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            665327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1075876                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13334                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          206679                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           429422                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          429422                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         13848                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       651480                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        41028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3241684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3282712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1739520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    129949568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              131689088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          202678                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8084288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1297428                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000990                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031455                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1296143     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1285      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1297428                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2056875500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20772995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1621357492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
