[{"DBLP title": "Achieving Out-of-Order Performance with Almost In-Order Complexity.", "DBLP authors": ["Francis Tseng", "Yale N. Patt"], "year": 2008, "MAG papers": [{"PaperId": 3151936273, "PaperTitle": "achieving out of order performance with almost in order complexity", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}}, {"PaperId": 2163516662, "PaperTitle": "achieving out of order performance with almost in order complexity", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 53, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Fetch-Criticality Reduction through Control Independence.", "DBLP authors": ["Mayank Agarwal", "Nitin Navale", "Kshitiz Malik", "Matthew I. Frank"], "year": 2008, "MAG papers": [{"PaperId": 2137880110, "PaperTitle": "fetch criticality reduction through control independence", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of illinois at urbana champaign": 4.0}}, {"PaperId": 3145484724, "PaperTitle": "fetch criticality reduction through control independence", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Two-Level Load/Store Queue Based on Execution Locality.", "DBLP authors": ["Miquel Peric\u00e0s", "Adri\u00e1n Cristal", "Francisco J. Cazorla", "Rub\u00e9n Gonz\u00e1lez", "Alexander V. Veidenbaum", "Daniel A. Jim\u00e9nez", "Mateo Valero"], "year": 2008, "MAG papers": [{"PaperId": 3140105821, "PaperTitle": "a two level load store queue based on execution locality", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}, {"PaperId": 2097798104, "PaperTitle": "a two level load store queue based on execution locality", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of texas at san antonio": 1.0, "polytechnic university of catalonia": 4.0, "university of california irvine": 1.0}}], "source": "ES"}, {"DBLP title": "Self-Optimizing Memory Controllers: A Reinforcement Learning Approach.", "DBLP authors": ["Engin Ipek", "Onur Mutlu", "Jos\u00e9 F. Mart\u00ednez", "Rich Caruana"], "year": 2008, "MAG papers": [{"PaperId": 3147501999, "PaperTitle": "self optimizing memory controllers a reinforcement learning approach", "Year": 2008, "CitationCount": 144, "EstimatedCitation": 222, "Affiliations": {}}, {"PaperId": 3143719465, "PaperTitle": "self optimizing memory controllers a reinforcement learning approach", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2100787464, "PaperTitle": "self optimizing memory controllers a reinforcement learning approach", "Year": 2008, "CitationCount": 360, "EstimatedCitation": 545, "Affiliations": {"cornell university": 3.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies.", "DBLP authors": ["Shyamkumar Thoziyoor", "Jung Ho Ahn", "Matteo Monchiero", "Jay B. Brockman", "Norman P. Jouppi"], "year": 2008, "MAG papers": [{"PaperId": 3145579537, "PaperTitle": "a comprehensive memory modeling tool and its application to the design and analysis of future memory hierarchies", "Year": 2008, "CitationCount": 129, "EstimatedCitation": 193, "Affiliations": {}}, {"PaperId": 2100799944, "PaperTitle": "a comprehensive memory modeling tool and its application to the design and analysis of future memory hierarchies", "Year": 2008, "CitationCount": 185, "EstimatedCitation": 298, "Affiliations": {"hewlett packard": 3.0, "university of notre dame": 2.0}}], "source": "ES"}, {"DBLP title": "Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems.", "DBLP authors": ["Onur Mutlu", "Thomas Moscibroda"], "year": 2008, "MAG papers": [{"PaperId": 2162838417, "PaperTitle": "parallelism aware batch scheduling enhancing both performance and fairness of shared dram systems", "Year": 2008, "CitationCount": 485, "EstimatedCitation": 717, "Affiliations": {"microsoft": 2.0}}], "source": "ES"}, {"DBLP title": "Technology-Driven, Highly-Scalable Dragonfly Topology.", "DBLP authors": ["John Kim", "William J. Dally", "Steve Scott", "Dennis Abts"], "year": 2008, "MAG papers": [{"PaperId": 2155187164, "PaperTitle": "technology driven highly scalable dragonfly topology", "Year": 2008, "CitationCount": 418, "EstimatedCitation": 861, "Affiliations": {"google": 1.0, "stanford university": 1.0, "northwestern university": 1.0}}, {"PaperId": 3147460469, "PaperTitle": "technology driven highly scalable dragonfly topology", "Year": 2008, "CitationCount": 231, "EstimatedCitation": 353, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.", "DBLP authors": ["Jae W. Lee", "Man Cheuk Ng", "Krste Asanovic"], "year": 2008, "MAG papers": [{"PaperId": 2143207886, "PaperTitle": "globally synchronized frames for guaranteed quality of service in on chip networks", "Year": 2008, "CitationCount": 162, "EstimatedCitation": 205, "Affiliations": {"massachusetts institute of technology": 2.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Polymorphic On-Chip Networks.", "DBLP authors": ["Martha Mercaldi Kim", "John D. Davis", "Mark Oskin", "Todd M. Austin"], "year": 2008, "MAG papers": [{"PaperId": 2124542970, "PaperTitle": "polymorphic on chip networks", "Year": 2008, "CitationCount": 66, "EstimatedCitation": 100, "Affiliations": {"microsoft": 1.0, "university of washington": 2.0}}, {"PaperId": 3144430200, "PaperTitle": "polymorphic on chip networks", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 69, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory.", "DBLP authors": ["Lee Baugh", "Naveen Neelakantam", "Craig B. Zilles"], "year": 2008, "MAG papers": [{"PaperId": 2130811714, "PaperTitle": "using hardware memory protection to build a high performance strongly atomic hybrid transactional memory", "Year": 2008, "CitationCount": 77, "EstimatedCitation": 129, "Affiliations": {"university of illinois at urbana champaign": 3.0}}, {"PaperId": 3145216722, "PaperTitle": "using hardware memory protection to build a high performance strongly atomic hybrid transactional memory", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 68, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory.", "DBLP authors": ["Jayaram Bobba", "Neelam Goyal", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "year": 2008, "MAG papers": [{"PaperId": 3145208988, "PaperTitle": "tokentm efficient execution of large transactions with hardware transactional memory", "Year": 2008, "CitationCount": 50, "EstimatedCitation": 77, "Affiliations": {}}, {"PaperId": 2165495454, "PaperTitle": "tokentm efficient execution of large transactions with hardware transactional memory", "Year": 2008, "CitationCount": 97, "EstimatedCitation": 157, "Affiliations": {"university of wisconsin madison": 5.0}}], "source": "ES"}, {"DBLP title": "Flexible Decoupled Transactional Memory Support.", "DBLP authors": ["Arrvindh Shriraman", "Sandhya Dwarkadas", "Michael L. Scott"], "year": 2008, "MAG papers": [{"PaperId": 3152011683, "PaperTitle": "flexible decoupled transactional memory support", "Year": 2008, "CitationCount": 84, "EstimatedCitation": 125, "Affiliations": {}}, {"PaperId": 2169656512, "PaperTitle": "flexible decoupled transactional memory support", "Year": 2008, "CitationCount": 121, "EstimatedCitation": 214, "Affiliations": {"university of rochester": 3.0}}], "source": "ES"}, {"DBLP title": "Corona: System Implications of Emerging Nanophotonic Technology.", "DBLP authors": ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "year": 2008, "MAG papers": [{"PaperId": 3150685302, "PaperTitle": "corona system implications of emerging nanophotonic technology", "Year": 2008, "CitationCount": 286, "EstimatedCitation": 436, "Affiliations": {}}, {"PaperId": 2127795402, "PaperTitle": "corona system implications of emerging nanophotonic technology", "Year": 2008, "CitationCount": 550, "EstimatedCitation": 851, "Affiliations": {"university of utah": 1.0, "hewlett packard": 8.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "Microcoded Architectures for Ion-Tap Quantum Computers.", "DBLP authors": ["Lucas Kreger-Stickles", "Mark Oskin"], "year": 2008, "MAG papers": [{"PaperId": 3147159669, "PaperTitle": "microcoded architectures for ion tap quantum computers", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}, {"PaperId": 2126883658, "PaperTitle": "microcoded architectures for ion tap quantum computers", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of washington": 2.0}}], "source": "ES"}, {"DBLP title": "Running a Quantum Circuit at the Speed of Data.", "DBLP authors": ["Nemanja Isailovic", "Mark Whitney", "Yatish Patel", "John Kubiatowicz"], "year": 2008, "MAG papers": [{"PaperId": 3146524904, "PaperTitle": "running a quantum circuit at the speed of data", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}, {"PaperId": 2949213984, "PaperTitle": "running a quantum circuit at the speed of data", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california berkeley": 4.0}}, {"PaperId": 2153780767, "PaperTitle": "running a quantum circuit at the speed of data", "Year": 2008, "CitationCount": 49, "EstimatedCitation": 62, "Affiliations": {"university of california berkeley": 4.0}}], "source": "ES"}, {"DBLP title": "ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency.", "DBLP authors": ["Xiaoyao Liang", "Gu-Yeon Wei", "David M. Brooks"], "year": 2008, "MAG papers": [{"PaperId": 2127036509, "PaperTitle": "revival a variation tolerant architecture using voltage interpolation and variable latency", "Year": 2008, "CitationCount": 65, "EstimatedCitation": 99, "Affiliations": {"harvard university": 3.0}}], "source": "ES"}, {"DBLP title": "Trading off Cache Capacity for Reliability to Enable Low Voltage Operation.", "DBLP authors": ["Chris Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"], "year": 2008, "MAG papers": [{"PaperId": 2116400939, "PaperTitle": "trading off cache capacity for reliability to enable low voltage operation", "Year": 2008, "CitationCount": 248, "EstimatedCitation": 352, "Affiliations": {"university of central florida": 1.0, "intel": 5.0}}], "source": "ES"}, {"DBLP title": "Counting Dependence Predictors.", "DBLP authors": ["Franziska Roesner", "Doug Burger", "Stephen W. Keckler"], "year": 2008, "MAG papers": [{"PaperId": 3149815369, "PaperTitle": "counting dependence predictors", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}, {"PaperId": 2099776949, "PaperTitle": "counting dependence predictors", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support.", "DBLP authors": ["Natalie D. Enright Jerger", "Li-Shiuan Peh", "Mikko H. Lipasti"], "year": 2008, "MAG papers": [{"PaperId": 2097876246, "PaperTitle": "virtual circuit tree multicasting a case for on chip hardware multicast support", "Year": 2008, "CitationCount": 220, "EstimatedCitation": 308, "Affiliations": {"princeton university": 1.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures.", "DBLP authors": ["Avinash Karanth Kodi", "Ashwini Sarathy", "Ahmed Louri"], "year": 2008, "MAG papers": [{"PaperId": 2148366314, "PaperTitle": "ideal inter router dual function energy and area efficient links for network on chip noc architectures", "Year": 2008, "CitationCount": 56, "EstimatedCitation": 90, "Affiliations": {"ohio university": 3.0}}, {"PaperId": 3151447455, "PaperTitle": "ideal inter router dual function energy and area efficient links for network on chip noc architectures", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "MIRA: A Multi-layered On-Chip Interconnect Router Architecture.", "DBLP authors": ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "year": 2008, "MAG papers": [{"PaperId": 2104283712, "PaperTitle": "mira a multi layered on chip interconnect router architecture", "Year": 2008, "CitationCount": 185, "EstimatedCitation": 313, "Affiliations": {"pennsylvania state university": 7.0}}], "source": "ES"}, {"DBLP title": "Rerun: Exploiting Episodes for Lightweight Memory Race Recording.", "DBLP authors": ["Derek Hower", "Mark D. Hill"], "year": 2008, "MAG papers": [{"PaperId": 2106471636, "PaperTitle": "rerun exploiting episodes for lightweight memory race recording", "Year": 2008, "CitationCount": 145, "EstimatedCitation": 210, "Affiliations": {"university of wisconsin madison": 2.0}}, {"PaperId": 3147275543, "PaperTitle": "rerun exploiting episodes for lightweight memory race recording", "Year": 2008, "CitationCount": 76, "EstimatedCitation": 115, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Atom-Aid: Detecting and Surviving Atomicity Violations.", "DBLP authors": ["Brandon Lucia", "Joseph Devietti", "Karin Strauss", "Luis Ceze"], "year": 2008, "MAG papers": [{"PaperId": 3142284768, "PaperTitle": "atom aid detecting and surviving atomicity violations", "Year": 2008, "CitationCount": 67, "EstimatedCitation": 102, "Affiliations": {}}, {"PaperId": 2160983664, "PaperTitle": "atom aid detecting and surviving atomicity violations", "Year": 2008, "CitationCount": 103, "EstimatedCitation": 152, "Affiliations": {"university of washington": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Effciently.", "DBLP authors": ["Pablo Montesinos", "Luis Ceze", "Josep Torrellas"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Intra-disk Parallelism: An Idea Whose Time Has Come.", "DBLP authors": ["Sriram Sankar", "Sudhanva Gurumurthi", "Mircea R. Stan"], "year": 2008, "MAG papers": [{"PaperId": 3149562420, "PaperTitle": "intra disk parallelism an idea whose time has come", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}, {"PaperId": 2167266641, "PaperTitle": "intra disk parallelism an idea whose time has come", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments.", "DBLP authors": ["Kevin T. Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chandrakant D. Patel", "Trevor N. Mudge", "Steven K. Reinhardt"], "year": 2008, "MAG papers": [{"PaperId": 2121288607, "PaperTitle": "understanding and designing new server architectures for emerging warehouse computing environments", "Year": 2008, "CitationCount": 205, "EstimatedCitation": 299, "Affiliations": {"hewlett packard": 3.0, "university of michigan": 2.0}}, {"PaperId": 3150290710, "PaperTitle": "understanding and designing new server architectures for emerging warehouse computing environments", "Year": 2008, "CitationCount": 128, "EstimatedCitation": 194, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Improving NAND Flash Based Disk Caches.", "DBLP authors": ["Taeho Kgil", "David Roberts", "Trevor N. Mudge"], "year": 2008, "MAG papers": [{"PaperId": 3152210458, "PaperTitle": "improving nand flash based disk caches", "Year": 2008, "CitationCount": 163, "EstimatedCitation": 245, "Affiliations": {}}, {"PaperId": 2095905546, "PaperTitle": "improving nand flash based disk caches", "Year": 2008, "CitationCount": 265, "EstimatedCitation": 390, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Online Estimation of Architectural Vulnerability Factor for Soft Errors.", "DBLP authors": ["Xiaodong Li", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "year": 2008, "MAG papers": [{"PaperId": 2101473122, "PaperTitle": "online estimation of architectural vulnerability factor for soft errors", "Year": 2008, "CitationCount": 78, "EstimatedCitation": 117, "Affiliations": {"ibm": 2.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime.", "DBLP authors": ["Jeonghee Shin", "Victor V. Zyuban", "Pradip Bose", "Timothy Mark Pinkston"], "year": 2008, "MAG papers": [{"PaperId": 2154451732, "PaperTitle": "a proactive wearout recovery approach for exploiting microarchitectural redundancy to extend cache sram lifetime", "Year": 2008, "CitationCount": 104, "EstimatedCitation": 123, "Affiliations": {"ibm": 2.0, "university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors.", "DBLP authors": ["Radu Teodorescu", "Josep Torrellas"], "year": 2008, "MAG papers": [{"PaperId": 2141721356, "PaperTitle": "variation aware application scheduling and power management for chip multiprocessors", "Year": 2008, "CitationCount": 297, "EstimatedCitation": 435, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Flexible Hardware Acceleration for Instruction-Grain Program Monitoring.", "DBLP authors": ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "year": 2008, "MAG papers": [{"PaperId": 3150696551, "PaperTitle": "flexible hardware acceleration for instruction grain program monitoring", "Year": 2008, "CitationCount": 73, "EstimatedCitation": 114, "Affiliations": {}}, {"PaperId": 2139588056, "PaperTitle": "flexible hardware acceleration for instruction grain program monitoring", "Year": 2008, "CitationCount": 112, "EstimatedCitation": 190, "Affiliations": {"carnegie mellon university": 4.0, "ecole polytechnique federale de lausanne": 1.0, "university of texas at austin": 1.0, "intel": 4.0}}], "source": "ES"}, {"DBLP title": "VEAL: Virtualized Execution Accelerator for Loops.", "DBLP authors": ["Nathan Clark", "Amir Hormati", "Scott A. Mahlke"], "year": 2008, "MAG papers": [{"PaperId": 3141428879, "PaperTitle": "veal virtualized execution accelerator for loops", "Year": 2008, "CitationCount": 52, "EstimatedCitation": 79, "Affiliations": {}}, {"PaperId": 2144133815, "PaperTitle": "veal virtualized execution accelerator for loops", "Year": 2008, "CitationCount": 92, "EstimatedCitation": 145, "Affiliations": {"georgia institute of technology": 1.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware.", "DBLP authors": ["Haibo Chen", "Xi Wu", "Liwei Yuan", "Binyu Zang", "Pen-Chung Yew", "Frederic T. Chong"], "year": 2008, "MAG papers": [{"PaperId": 2111276854, "PaperTitle": "from speculation to security practical and efficient information flow tracking using speculative hardware", "Year": 2008, "CitationCount": 47, "EstimatedCitation": 63, "Affiliations": {"university of minnesota": 1.0, "fudan university": 4.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Software-Controlled Priority Characterization of POWER5 Processor.", "DBLP authors": ["Carlos Boneti", "Francisco J. Cazorla", "Roberto Gioiosa", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Mateo Valero"], "year": 2008, "MAG papers": [{"PaperId": 2102621631, "PaperTitle": "software controlled priority characterization of power5 processor", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 52, "Affiliations": {"polytechnic university of catalonia": 2.0, "ibm": 1.0}}, {"PaperId": 3141739369, "PaperTitle": "software controlled priority characterization of power5 processor", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction.", "DBLP authors": ["Alex Shye", "Berkin \u00d6zisikyilmaz", "Arindam Mallik", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick", "Alok N. Choudhary"], "year": 2008, "MAG papers": [{"PaperId": 3151080728, "PaperTitle": "learning and leveraging the relationship between architecture level measurements and individual user satisfaction", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}}, {"PaperId": 2118052934, "PaperTitle": "learning and leveraging the relationship between architecture level measurements and individual user satisfaction", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 62, "Affiliations": {"northwestern university": 7.0}}], "source": "ES"}, {"DBLP title": "Atomic Vector Operations on Chip Multiprocessors.", "DBLP authors": ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"], "year": 2008, "MAG papers": [{"PaperId": 2138520521, "PaperTitle": "atomic vector operations on chip multiprocessors", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 59, "Affiliations": {"intel": 9.0}}], "source": "ES"}, {"DBLP title": "3D-Stacked Memory Architectures for Multi-core Processors.", "DBLP authors": ["Gabriel H. Loh"], "year": 2008, "MAG papers": [{"PaperId": 3139689176, "PaperTitle": "3d stacked memory architectures for multi core processors", "Year": 2008, "CitationCount": 346, "EstimatedCitation": 530, "Affiliations": {}}, {"PaperId": 2131413854, "PaperTitle": "3d stacked memory architectures for multi core processors", "Year": 2008, "CitationCount": 551, "EstimatedCitation": 895, "Affiliations": {"georgia institute of technology": 1.0}}], "source": "ES"}]