{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1618865144859 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARQ_Lab1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ARQ_Lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618865144868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618865144905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618865144905 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618865144974 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1618865144989 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618865145610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1618865145610 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1618865145610 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618865145612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618865145612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1618865145612 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1618865145612 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "No exact pin location assignment(s) for 45 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Enable " "Pin Write_Enable not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Enable } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 400 -96 -80 576 "Write_Enable" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout " "Pin Cout not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Cout } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 824 200 376 840 "Cout" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N " "Pin N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 824 928 1104 840 "N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Pin Z not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Z } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 960 -336 -160 976 "Z" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[5\] " "Pin Enderecoteste\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[5] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 736 -536 -520 928 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[4\] " "Pin Enderecoteste\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[4] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 736 -536 -520 928 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[3\] " "Pin Enderecoteste\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 736 -536 -520 928 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[2\] " "Pin Enderecoteste\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 736 -536 -520 928 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[1\] " "Pin Enderecoteste\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 736 -536 -520 928 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[0\] " "Pin Enderecoteste\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 736 -536 -520 928 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[16\] " "Pin Instrucao\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[16] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[15\] " "Pin Instrucao\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[15] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[14\] " "Pin Instrucao\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[14] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[13\] " "Pin Instrucao\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[13] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[12\] " "Pin Instrucao\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[12] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[11\] " "Pin Instrucao\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[11] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[10\] " "Pin Instrucao\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[10] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[9\] " "Pin Instrucao\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[9] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[8\] " "Pin Instrucao\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[8] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[7\] " "Pin Instrucao\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[7] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[6\] " "Pin Instrucao\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[6] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[5\] " "Pin Instrucao\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[5] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[4\] " "Pin Instrucao\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[4] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[3\] " "Pin Instrucao\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[2\] " "Pin Instrucao\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[1\] " "Pin Instrucao\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[0\] " "Pin Instrucao\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[3\] " "Pin R0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 176 368 384 352 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[2\] " "Pin R0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 176 368 384 352 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[1\] " "Pin R0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 176 368 384 352 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[0\] " "Pin R0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 176 368 384 352 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Pin R1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 192 384 400 368 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Pin R1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 192 384 400 368 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Pin R1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 192 384 400 368 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Pin R1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 192 384 400 368 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[3\] " "Pin R2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 208 400 416 384 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[2\] " "Pin R2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 208 400 416 384 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[1\] " "Pin R2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 208 400 416 384 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[0\] " "Pin R2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 208 400 416 384 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock14 " "Pin Clock14 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock14 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 1064 -304 -128 1080 "Clock14" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 1064 -1056 -880 1080 "Clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Externo3 " "Pin Externo3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Externo3 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 1240 552 728 1256 "Externo3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Externo3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Externo2 " "Pin Externo2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Externo2 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 1208 552 728 1224 "Externo2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Externo2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Externo1 " "Pin Externo1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Externo1 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 1176 552 728 1192 "Externo1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Externo1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Externo0 " "Pin Externo0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Externo0 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 1144 552 728 1160 "Externo0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Externo0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618865145736 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1618865145736 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1618865145860 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARQ_Lab1.sdc " "Synopsys Design Constraints File file not found: 'ARQ_Lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1618865145862 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618865145862 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|RAM~10  from: dataa  to: combout " "Cell: inst14\|RAM~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|RAM~11  from: dataa  to: combout " "Cell: inst14\|RAM~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|WideOr0~4  from: datab  to: combout " "Cell: inst\|WideOr0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|WideOr20~2  from: dataa  to: combout " "Cell: inst\|WideOr20~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|WideOr20~2  from: datac  to: combout " "Cell: inst\|WideOr20~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|WideOr20~2  from: datad  to: combout " "Cell: inst\|WideOr20~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|WideOr22~2  from: dataa  to: combout " "Cell: inst\|WideOr22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|WideOr22~2  from: datab  to: combout " "Cell: inst\|WideOr22~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|WideOr22~2  from: datac  to: combout " "Cell: inst\|WideOr22~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|WideOr24~2  from: datab  to: combout " "Cell: inst\|WideOr24~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|WideOr24~2  from: datac  to: combout " "Cell: inst\|WideOr24~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|WideOr24~2  from: datad  to: combout " "Cell: inst\|WideOr24~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|WideOr26~2  from: datab  to: combout " "Cell: inst\|WideOr26~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|WideOr26~2  from: datad  to: combout " "Cell: inst\|WideOr26~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|WideOr27~2  from: dataa  to: combout " "Cell: inst\|WideOr27~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618865145865 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1618865145865 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1618865145866 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock14 (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clock14 (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618865145889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "8_3AND:inst4\|inst " "Destination node 8_3AND:inst4\|inst" {  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 128 408 472 176 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618865145889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "8_3AND:inst4\|inst2 " "Destination node 8_3AND:inst4\|inst2" {  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 184 408 472 232 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618865145889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "8_3AND:inst4\|inst3 " "Destination node 8_3AND:inst4\|inst3" {  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 240 408 472 288 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618865145889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "8_3AND:inst4\|inst4 " "Destination node 8_3AND:inst4\|inst4" {  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 296 408 472 344 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618865145889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1618865145889 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock14 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 1064 -304 -128 1080 "Clock14" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618865145889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node Clock (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618865145890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[1\] " "Destination node PC:inst16\|endereco_instrucao\[1\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618865145890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[2\] " "Destination node PC:inst16\|endereco_instrucao\[2\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618865145890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[3\] " "Destination node PC:inst16\|endereco_instrucao\[3\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618865145890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[4\] " "Destination node PC:inst16\|endereco_instrucao\[4\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618865145890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[5\] " "Destination node PC:inst16\|endereco_instrucao\[5\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618865145890 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1618865145890 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 1064 -1056 -880 1080 "Clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618865145890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decodificador:inst\|WideOr13~0  " "Automatically promoted node Decodificador:inst\|WideOr13~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618865145890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decodificador:inst\|Enable_Write " "Destination node Decodificador:inst\|Enable_Write" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decodificador:inst|Enable_Write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1618865145890 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1618865145890 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decodificador:inst|WideOr13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618865145890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "8_3AND:inst4\|inst  " "Automatically promoted node 8_3AND:inst4\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618865145891 ""}  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 128 408 472 176 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618865145891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "8_3AND:inst4\|inst2  " "Automatically promoted node 8_3AND:inst4\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618865145891 ""}  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 184 408 472 232 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618865145891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "8_3AND:inst4\|inst3  " "Automatically promoted node 8_3AND:inst4\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618865145891 ""}  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 240 408 472 288 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618865145891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "8_3AND:inst4\|inst4  " "Automatically promoted node 8_3AND:inst4\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618865145891 ""}  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 296 408 472 344 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618865145891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decodificador:inst\|WideOr20~3  " "Automatically promoted node Decodificador:inst\|WideOr20~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1618865145892 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decodificador:inst|WideOr20~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618865145892 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618865145979 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618865145979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618865145980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618865145981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618865145981 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618865145982 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618865145982 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618865145982 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618865146000 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1618865146001 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618865146001 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 3.3V 4 39 0 " "Number of I/O pins in group: 43 (unused VREF, 3.3V VCCIO, 4 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1618865146003 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1618865146003 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1618865146003 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618865146004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618865146004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618865146004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618865146004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618865146004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618865146004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618865146004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1618865146004 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1618865146004 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1618865146004 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618865146032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618865147842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618865148029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618865148039 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618865149185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618865149186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618865149266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1618865150524 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618865150524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618865151435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1618865151438 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618865151438 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1618865151450 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618865151453 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Enable 0 " "Pin \"Write_Enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cout 0 " "Pin \"Cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N 0 " "Pin \"N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z 0 " "Pin \"Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[5\] 0 " "Pin \"Enderecoteste\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[4\] 0 " "Pin \"Enderecoteste\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[3\] 0 " "Pin \"Enderecoteste\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[2\] 0 " "Pin \"Enderecoteste\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[1\] 0 " "Pin \"Enderecoteste\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[0\] 0 " "Pin \"Enderecoteste\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[16\] 0 " "Pin \"Instrucao\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[15\] 0 " "Pin \"Instrucao\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[14\] 0 " "Pin \"Instrucao\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[13\] 0 " "Pin \"Instrucao\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[12\] 0 " "Pin \"Instrucao\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[11\] 0 " "Pin \"Instrucao\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[10\] 0 " "Pin \"Instrucao\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[9\] 0 " "Pin \"Instrucao\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[8\] 0 " "Pin \"Instrucao\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[7\] 0 " "Pin \"Instrucao\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[6\] 0 " "Pin \"Instrucao\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[5\] 0 " "Pin \"Instrucao\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[4\] 0 " "Pin \"Instrucao\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[3\] 0 " "Pin \"Instrucao\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[2\] 0 " "Pin \"Instrucao\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[1\] 0 " "Pin \"Instrucao\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[0\] 0 " "Pin \"Instrucao\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[3\] 0 " "Pin \"R0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[2\] 0 " "Pin \"R0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[1\] 0 " "Pin \"R0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[0\] 0 " "Pin \"R0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[3\] 0 " "Pin \"R1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[2\] 0 " "Pin \"R1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[1\] 0 " "Pin \"R1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[0\] 0 " "Pin \"R1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[3\] 0 " "Pin \"R2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[2\] 0 " "Pin \"R2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[1\] 0 " "Pin \"R2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[0\] 0 " "Pin \"R2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1618865151460 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1618865151460 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618865151599 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618865151619 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618865151760 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618865152098 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1618865152217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/output_files/ARQ_Lab1.fit.smsg " "Generated suppressed messages file C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/output_files/ARQ_Lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618865152328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618865152506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 19 17:45:52 2021 " "Processing ended: Mon Apr 19 17:45:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618865152506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618865152506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618865152506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618865152506 ""}
