
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.49
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv ibex_pkg.sv ibex_tracer_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv spi_host_reg_pkg.sv spi_host_cmd_pkg.sv spi_device_reg_pkg.sv spi_device_pkg.sv top_pkg.sv tlul_pkg.sv ibex_alu.sv ibex_branch_predict.sv ibex_compressed_decoder.sv ibex_controller.sv ibex_core.sv ibex_counter.sv ibex_cs_registers.sv ibex_csr.sv ibex_decoder.sv ibex_dummy_instr.sv ibex_ex_block.sv ibex_prefetch_buffer.sv ibex_fetch_fifo.sv ibex_icache.sv ibex_id_stage.sv ibex_if_stage.sv ibex_load_store_unit.sv ibex_lockstep.sv ibex_multdiv_fast.sv ibex_register_file_ff.sv ibex_top.sv ibex_wb_stage.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_2p.sv prim_ram_2p_adv.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv spi_host.sv spi_host_reg_top.sv spi_host_byte_merge.sv spi_host_byte_select.sv spi_host_command_queue.sv spi_host_core.sv spi_host_data_fifos.sv spi_host_fsm.sv spi_host_shift_register.sv spi_host_window.sv spid_readbuffer.sv spid_readsram.sv spid_status.sv spid_upload.sv spid_fifo2sram_adapter.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_rsp_intg_chk.sv tlul_socket_1n.sv tlul_sram_byte.sv wav_cgc_rl.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv ibex_pkg.sv ibex_tracer_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv spi_host_reg_pkg.sv spi_host_cmd_pkg.sv spi_device_reg_pkg.sv spi_device_pkg.sv top_pkg.sv tlul_pkg.sv ibex_alu.sv ibex_branch_predict.sv ibex_compressed_decoder.sv ibex_controller.sv ibex_core.sv ibex_counter.sv ibex_cs_registers.sv ibex_csr.sv ibex_decoder.sv ibex_dummy_instr.sv ibex_ex_block.sv ibex_prefetch_buffer.sv ibex_fetch_fifo.sv ibex_icache.sv ibex_id_stage.sv ibex_if_stage.sv ibex_load_store_unit.sv ibex_lockstep.sv ibex_multdiv_fast.sv ibex_register_file_ff.sv ibex_top.sv ibex_wb_stage.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_2p.sv prim_ram_2p_adv.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv spi_host.sv spi_host_reg_top.sv spi_host_byte_merge.sv spi_host_byte_select.sv spi_host_command_queue.sv spi_host_core.sv spi_host_data_fifos.sv spi_host_fsm.sv spi_host_shift_register.sv spi_host_window.sv spid_readbuffer.sv spid_readsram.sv spid_status.sv spid_upload.sv spid_fifo2sram_adapter.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_rsp_intg_chk.sv tlul_socket_1n.sv tlul_sram_byte.sv wav_cgc_rl.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:44: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:52: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:83: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:110: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:127: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:143: parameter 'PWR_FLASH_REQ_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:147: parameter 'PWR_FLASH_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:158: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:163: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:164: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_pkg.sv'
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:333: parameter 'ADDR_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:334: parameter 'BUS_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:335: parameter 'BUS_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:336: parameter 'BUS_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:337: parameter 'IC_SIZE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:338: parameter 'IC_NUM_WAYS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:339: parameter 'IC_LINE_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:340: parameter 'IC_LINE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:341: parameter 'IC_LINE_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:342: parameter 'IC_NUM_LINES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:343: parameter 'IC_LINE_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:344: parameter 'IC_LINE_BEATS_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:345: parameter 'IC_INDEX_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:346: parameter 'IC_INDEX_HI' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:347: parameter 'IC_TAG_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:348: parameter 'IC_OUTPUT_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:351: parameter 'PMP_MAX_REGIONS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:352: parameter 'PMP_CFG_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:355: parameter 'PMP_I' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:356: parameter 'PMP_I2' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:357: parameter 'PMP_D' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:550: parameter 'CSR_OFF_PMP_CFG' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:551: parameter 'CSR_OFF_PMP_ADDR' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:554: parameter 'CSR_MSTATUS_MIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:555: parameter 'CSR_MSTATUS_MPIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:556: parameter 'CSR_MSTATUS_MPP_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:557: parameter 'CSR_MSTATUS_MPP_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:558: parameter 'CSR_MSTATUS_MPRV_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:559: parameter 'CSR_MSTATUS_TW_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:562: parameter 'CSR_MISA_MXL' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:565: parameter 'CSR_MSIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:566: parameter 'CSR_MTIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:567: parameter 'CSR_MEIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:568: parameter 'CSR_MFIX_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:569: parameter 'CSR_MFIX_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:572: parameter 'CSR_MSECCFG_MML_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:573: parameter 'CSR_MSECCFG_MMWP_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:574: parameter 'CSR_MSECCFG_RLB_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:595: parameter 'LfsrWidth' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:598: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:599: parameter 'RndCnstLfsrPermDefault' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_tracer_pkg.sv'
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:9: parameter 'OPCODE_C0' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:10: parameter 'OPCODE_C1' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:11: parameter 'OPCODE_C2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:14: parameter 'INSN_LUI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:15: parameter 'INSN_AUIPC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:16: parameter 'INSN_JAL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:17: parameter 'INSN_JALR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:20: parameter 'INSN_BEQ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:21: parameter 'INSN_BNE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:22: parameter 'INSN_BLT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:23: parameter 'INSN_BGE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:24: parameter 'INSN_BLTU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:25: parameter 'INSN_BGEU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:26: parameter 'INSN_BALL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:29: parameter 'INSN_ADDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:30: parameter 'INSN_SLTI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:31: parameter 'INSN_SLTIU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:32: parameter 'INSN_XORI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:33: parameter 'INSN_ORI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:34: parameter 'INSN_ANDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:35: parameter 'INSN_SLLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:36: parameter 'INSN_SRLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:37: parameter 'INSN_SRAI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:40: parameter 'INSN_ADD' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:41: parameter 'INSN_SUB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:42: parameter 'INSN_SLL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:43: parameter 'INSN_SLT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:44: parameter 'INSN_SLTU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:45: parameter 'INSN_XOR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:46: parameter 'INSN_SRL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:47: parameter 'INSN_SRA' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:48: parameter 'INSN_OR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:49: parameter 'INSN_AND' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:52: parameter 'INSN_CSRRW' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:53: parameter 'INSN_CSRRS' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:54: parameter 'INSN_CSRRC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:55: parameter 'INSN_CSRRWI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:56: parameter 'INSN_CSRRSI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:57: parameter 'INSN_CSRRCI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:58: parameter 'INSN_ECALL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:59: parameter 'INSN_EBREAK' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:60: parameter 'INSN_MRET' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:61: parameter 'INSN_DRET' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:62: parameter 'INSN_WFI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:65: parameter 'INSN_DIV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:66: parameter 'INSN_DIVU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:67: parameter 'INSN_REM' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:68: parameter 'INSN_REMU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:69: parameter 'INSN_PMUL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:70: parameter 'INSN_PMUH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:71: parameter 'INSN_PMULHSU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:72: parameter 'INSN_PMULHU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:76: parameter 'INSN_SLOI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:77: parameter 'INSN_SROI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:78: parameter 'INSN_RORI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:79: parameter 'INSN_CLZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:80: parameter 'INSN_CTZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:81: parameter 'INSN_PCNT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:82: parameter 'INSN_SEXTB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:83: parameter 'INSN_SEXTH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:85: parameter 'INSN_ZEXTB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:87: parameter 'INSN_ZEXTH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:89: parameter 'INSN_SLO' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:90: parameter 'INSN_SRO' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:91: parameter 'INSN_ROL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:92: parameter 'INSN_ROR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:93: parameter 'INSN_MIN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:94: parameter 'INSN_MAX' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:95: parameter 'INSN_MINU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:96: parameter 'INSN_MAXU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:97: parameter 'INSN_XNOR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:98: parameter 'INSN_ORN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:99: parameter 'INSN_ANDN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:100: parameter 'INSN_PACK' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:101: parameter 'INSN_PACKU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:102: parameter 'INSN_PACKH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:105: parameter 'INSN_SBCLRI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:106: parameter 'INSN_SBSETI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:107: parameter 'INSN_SBINVI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:108: parameter 'INSN_SBEXTI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:110: parameter 'INSN_SBCLR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:111: parameter 'INSN_SBSET' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:112: parameter 'INSN_SBINV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:113: parameter 'INSN_SBEXT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:117: parameter 'INSN_GREVI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:119: parameter 'INSN_REV_P' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:121: parameter 'INSN_REV2_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:123: parameter 'INSN_REV_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:125: parameter 'INSN_REV4_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:127: parameter 'INSN_REV2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:129: parameter 'INSN_REV_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:131: parameter 'INSN_REV8_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:133: parameter 'INSN_REV4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:135: parameter 'INSN_REV2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:137: parameter 'INSN_REV_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:139: parameter 'INSN_REV16' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:141: parameter 'INSN_REV8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:143: parameter 'INSN_REV4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:145: parameter 'INSN_REV2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:147: parameter 'INSN_REV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:150: parameter 'INSN_GORCI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:152: parameter 'INSN_ORC_P' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:154: parameter 'INSN_ORC2_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:156: parameter 'INSN_ORC_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:158: parameter 'INSN_ORC4_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:160: parameter 'INSN_ORC2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:162: parameter 'INSN_ORC_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:164: parameter 'INSN_ORC8_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:166: parameter 'INSN_ORC4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:168: parameter 'INSN_ORC2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:170: parameter 'INSN_ORC_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:172: parameter 'INSN_ORC16' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:174: parameter 'INSN_ORC8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:176: parameter 'INSN_ORC4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:178: parameter 'INSN_ORC2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:180: parameter 'INSN_ORC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:183: parameter 'INSN_SHFLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:185: parameter 'INSN_ZIP_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:187: parameter 'INSN_ZIP2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:189: parameter 'INSN_ZIP_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:191: parameter 'INSN_ZIP4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:193: parameter 'INSN_ZIP2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:195: parameter 'INSN_ZIP_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:197: parameter 'INSN_ZIP8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:199: parameter 'INSN_ZIP4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:201: parameter 'INSN_ZIP2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:203: parameter 'INSN_ZIP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:206: parameter 'INSN_UNSHFLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:208: parameter 'INSN_UNZIP_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:210: parameter 'INSN_UNZIP2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:212: parameter 'INSN_UNZIP_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:214: parameter 'INSN_UNZIP4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:216: parameter 'INSN_UNZIP2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:218: parameter 'INSN_UNZIP_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:220: parameter 'INSN_UNZIP8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:222: parameter 'INSN_UNZIP4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:224: parameter 'INSN_UNZIP2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:226: parameter 'INSN_UNZIP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:229: parameter 'INSN_GREV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:230: parameter 'INSN_GORC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:231: parameter 'INSN_SHFL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:232: parameter 'INSN_UNSHFL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:235: parameter 'INSN_BDEP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:236: parameter 'INSN_BEXT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:239: parameter 'INSN_FSRI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:241: parameter 'INSN_CMIX' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:242: parameter 'INSN_CMOV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:243: parameter 'INSN_FSL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:244: parameter 'INSN_FSR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:247: parameter 'INSN_BFP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:250: parameter 'INSN_CLMUL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:251: parameter 'INSN_CLMULR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:252: parameter 'INSN_CLMULH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:255: parameter 'INSN_CRC32_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:256: parameter 'INSN_CRC32_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:257: parameter 'INSN_CRC32_W' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:258: parameter 'INSN_CRC32C_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:259: parameter 'INSN_CRC32C_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:260: parameter 'INSN_CRC32C_W' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:263: parameter 'INSN_LOAD' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:264: parameter 'INSN_STORE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:267: parameter 'INSN_FENCE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:268: parameter 'INSN_FENCEI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:272: parameter 'INSN_CADDI4SPN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:273: parameter 'INSN_CLW' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:274: parameter 'INSN_CSW' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:277: parameter 'INSN_CADDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:278: parameter 'INSN_CJAL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:279: parameter 'INSN_CJ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:280: parameter 'INSN_CLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:281: parameter 'INSN_CLUI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:282: parameter 'INSN_CBEQZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:283: parameter 'INSN_CBNEZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:284: parameter 'INSN_CSRLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:285: parameter 'INSN_CSRAI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:286: parameter 'INSN_CANDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:287: parameter 'INSN_CSUB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:288: parameter 'INSN_CXOR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:289: parameter 'INSN_COR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:290: parameter 'INSN_CAND' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:293: parameter 'INSN_CSLLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:294: parameter 'INSN_CLWSP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:295: parameter 'INSN_SWSP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:296: parameter 'INSN_CMV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:297: parameter 'INSN_CADD' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:298: parameter 'INSN_CEBREAK' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:299: parameter 'INSN_CJR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:300: parameter 'INSN_CJALR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:10: parameter 'ByteOrder' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:11: parameter 'NumCS' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:12: parameter 'TxDepth' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:13: parameter 'RxDepth' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:14: parameter 'CmdDepth' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:15: parameter 'NumAlerts' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:18: parameter 'BlockAw' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:303: parameter 'SPI_HOST_INTR_STATE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:304: parameter 'SPI_HOST_INTR_ENABLE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:305: parameter 'SPI_HOST_INTR_TEST_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:306: parameter 'SPI_HOST_ALERT_TEST_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:307: parameter 'SPI_HOST_CONTROL_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:308: parameter 'SPI_HOST_STATUS_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:309: parameter 'SPI_HOST_CONFIGOPTS_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:310: parameter 'SPI_HOST_CSID_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:311: parameter 'SPI_HOST_COMMAND_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:312: parameter 'SPI_HOST_ERROR_ENABLE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:313: parameter 'SPI_HOST_ERROR_STATUS_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:314: parameter 'SPI_HOST_EVENT_ENABLE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:317: parameter 'SPI_HOST_INTR_TEST_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:318: parameter 'SPI_HOST_INTR_TEST_ERROR_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:319: parameter 'SPI_HOST_INTR_TEST_SPI_EVENT_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:320: parameter 'SPI_HOST_ALERT_TEST_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:321: parameter 'SPI_HOST_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:322: parameter 'SPI_HOST_COMMAND_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:323: parameter 'SPI_HOST_COMMAND_LEN_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:324: parameter 'SPI_HOST_COMMAND_CSAAT_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:325: parameter 'SPI_HOST_COMMAND_SPEED_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:326: parameter 'SPI_HOST_COMMAND_DIRECTION_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:329: parameter 'SPI_HOST_RXDATA_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:330: parameter 'SPI_HOST_RXDATA_SIZE' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:331: parameter 'SPI_HOST_TXDATA_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:332: parameter 'SPI_HOST_TXDATA_SIZE' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:351: parameter 'SPI_HOST_PERMIT' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_cmd_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_host_cmd_pkg.sv:10: parameter 'CSW' declared inside package 'spi_host_cmd_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_cmd_pkg.sv:11: parameter 'CmdSize' declared inside package 'spi_host_cmd_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_device_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:10: parameter 'SramDepth' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:11: parameter 'NumCmdInfo' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:12: parameter 'NumLocality' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:13: parameter 'NumAlerts' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:16: parameter 'BlockAw' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:697: parameter 'SPI_DEVICE_INTR_STATE_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:698: parameter 'SPI_DEVICE_INTR_ENABLE_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:699: parameter 'SPI_DEVICE_INTR_TEST_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:700: parameter 'SPI_DEVICE_ALERT_TEST_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:701: parameter 'SPI_DEVICE_CONTROL_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:702: parameter 'SPI_DEVICE_CFG_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:703: parameter 'SPI_DEVICE_FIFO_LEVEL_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:704: parameter 'SPI_DEVICE_ASYNC_FIFO_LEVEL_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:705: parameter 'SPI_DEVICE_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:706: parameter 'SPI_DEVICE_RXF_PTR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:707: parameter 'SPI_DEVICE_TXF_PTR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:708: parameter 'SPI_DEVICE_RXF_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:709: parameter 'SPI_DEVICE_TXF_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:710: parameter 'SPI_DEVICE_INTERCEPT_EN_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:711: parameter 'SPI_DEVICE_LAST_READ_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:712: parameter 'SPI_DEVICE_FLASH_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:713: parameter 'SPI_DEVICE_JEDEC_CC_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:714: parameter 'SPI_DEVICE_JEDEC_ID_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:715: parameter 'SPI_DEVICE_READ_THRESHOLD_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:716: parameter 'SPI_DEVICE_MAILBOX_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:717: parameter 'SPI_DEVICE_UPLOAD_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:718: parameter 'SPI_DEVICE_UPLOAD_CMDFIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:719: parameter 'SPI_DEVICE_UPLOAD_ADDRFIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:720: parameter 'SPI_DEVICE_CMD_FILTER_0_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:721: parameter 'SPI_DEVICE_CMD_FILTER_1_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:722: parameter 'SPI_DEVICE_CMD_FILTER_2_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:723: parameter 'SPI_DEVICE_CMD_FILTER_3_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:724: parameter 'SPI_DEVICE_CMD_FILTER_4_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:725: parameter 'SPI_DEVICE_CMD_FILTER_5_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:726: parameter 'SPI_DEVICE_CMD_FILTER_6_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:727: parameter 'SPI_DEVICE_CMD_FILTER_7_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:728: parameter 'SPI_DEVICE_ADDR_SWAP_MASK_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:729: parameter 'SPI_DEVICE_ADDR_SWAP_DATA_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:730: parameter 'SPI_DEVICE_PAYLOAD_SWAP_MASK_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:731: parameter 'SPI_DEVICE_PAYLOAD_SWAP_DATA_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:732: parameter 'SPI_DEVICE_CMD_INFO_0_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:733: parameter 'SPI_DEVICE_CMD_INFO_1_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:734: parameter 'SPI_DEVICE_CMD_INFO_2_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:735: parameter 'SPI_DEVICE_CMD_INFO_3_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:736: parameter 'SPI_DEVICE_CMD_INFO_4_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:737: parameter 'SPI_DEVICE_CMD_INFO_5_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:738: parameter 'SPI_DEVICE_CMD_INFO_6_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:739: parameter 'SPI_DEVICE_CMD_INFO_7_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:740: parameter 'SPI_DEVICE_CMD_INFO_8_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:741: parameter 'SPI_DEVICE_CMD_INFO_9_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:742: parameter 'SPI_DEVICE_CMD_INFO_10_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:743: parameter 'SPI_DEVICE_CMD_INFO_11_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:744: parameter 'SPI_DEVICE_CMD_INFO_12_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:745: parameter 'SPI_DEVICE_CMD_INFO_13_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:746: parameter 'SPI_DEVICE_CMD_INFO_14_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:747: parameter 'SPI_DEVICE_CMD_INFO_15_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:748: parameter 'SPI_DEVICE_CMD_INFO_16_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:749: parameter 'SPI_DEVICE_CMD_INFO_17_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:750: parameter 'SPI_DEVICE_CMD_INFO_18_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:751: parameter 'SPI_DEVICE_CMD_INFO_19_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:752: parameter 'SPI_DEVICE_CMD_INFO_20_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:753: parameter 'SPI_DEVICE_CMD_INFO_21_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:754: parameter 'SPI_DEVICE_CMD_INFO_22_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:755: parameter 'SPI_DEVICE_CMD_INFO_23_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:756: parameter 'SPI_DEVICE_CMD_INFO_EN4B_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:757: parameter 'SPI_DEVICE_CMD_INFO_EX4B_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:758: parameter 'SPI_DEVICE_TPM_CAP_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:759: parameter 'SPI_DEVICE_TPM_CFG_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:760: parameter 'SPI_DEVICE_TPM_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:761: parameter 'SPI_DEVICE_TPM_ACCESS_0_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:762: parameter 'SPI_DEVICE_TPM_ACCESS_1_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:763: parameter 'SPI_DEVICE_TPM_STS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:764: parameter 'SPI_DEVICE_TPM_INTF_CAPABILITY_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:765: parameter 'SPI_DEVICE_TPM_INT_ENABLE_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:766: parameter 'SPI_DEVICE_TPM_INT_VECTOR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:767: parameter 'SPI_DEVICE_TPM_INT_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:768: parameter 'SPI_DEVICE_TPM_DID_VID_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:769: parameter 'SPI_DEVICE_TPM_RID_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:770: parameter 'SPI_DEVICE_TPM_CMD_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:771: parameter 'SPI_DEVICE_TPM_READ_FIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:772: parameter 'SPI_DEVICE_TPM_WRITE_FIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:775: parameter 'SPI_DEVICE_INTR_TEST_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:776: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_FULL_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:777: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_WATERMARK_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:778: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_TX_WATERMARK_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:779: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_ERROR_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:780: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_OVERFLOW_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:781: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_TX_UNDERFLOW_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:782: parameter 'SPI_DEVICE_INTR_TEST_UPLOAD_CMDFIFO_NOT_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:783: parameter 'SPI_DEVICE_INTR_TEST_UPLOAD_PAYLOAD_NOT_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:784: parameter 'SPI_DEVICE_INTR_TEST_READBUF_WATERMARK_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:785: parameter 'SPI_DEVICE_INTR_TEST_READBUF_FLIP_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:786: parameter 'SPI_DEVICE_INTR_TEST_TPM_HEADER_NOT_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:787: parameter 'SPI_DEVICE_ALERT_TEST_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:788: parameter 'SPI_DEVICE_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:789: parameter 'SPI_DEVICE_ASYNC_FIFO_LEVEL_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:790: parameter 'SPI_DEVICE_STATUS_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:791: parameter 'SPI_DEVICE_STATUS_RXF_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:792: parameter 'SPI_DEVICE_STATUS_TXF_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:793: parameter 'SPI_DEVICE_STATUS_ABORT_DONE_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:794: parameter 'SPI_DEVICE_STATUS_CSB_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:795: parameter 'SPI_DEVICE_LAST_READ_ADDR_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:796: parameter 'SPI_DEVICE_FLASH_STATUS_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:797: parameter 'SPI_DEVICE_UPLOAD_CMDFIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:798: parameter 'SPI_DEVICE_UPLOAD_ADDRFIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:799: parameter 'SPI_DEVICE_TPM_CMD_ADDR_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:800: parameter 'SPI_DEVICE_TPM_READ_FIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:801: parameter 'SPI_DEVICE_TPM_WRITE_FIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:804: parameter 'SPI_DEVICE_BUFFER_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:805: parameter 'SPI_DEVICE_BUFFER_SIZE' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:888: parameter 'SPI_DEVICE_PERMIT' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_device_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:38: parameter 'PASSTHROUGH_REQ_DEFAULT' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:49: parameter 'PASSTHROUGH_RSP_DEFAULT' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:172: parameter 'CmdInfoInput' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:240: parameter 'NumReadCmdInfo' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:248: parameter 'CmdInfoIdxW' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:371: parameter 'SramDw' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:372: parameter 'SramStrbW' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:375: parameter 'SramMsgDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:377: parameter 'SramMailboxDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:382: parameter 'SramSfdpDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:383: parameter 'SramPayloadDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:384: parameter 'SramCmdFifoDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:385: parameter 'SramAddrFifoDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:386: parameter 'SramTotalDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:396: parameter 'SramAw' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:439: parameter 'SramReadBufferIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:440: parameter 'SramReadBufferSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:442: parameter 'SramMailboxIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:443: parameter 'SramMailboxSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:445: parameter 'SramSfdpIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:446: parameter 'SramSfdpSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:448: parameter 'SramPayloadIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:449: parameter 'SramPayloadSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:451: parameter 'SramCmdFifoIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:452: parameter 'SramCmdFifoSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:454: parameter 'SramAddrFifoIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:455: parameter 'SramAddrFifoSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:458: parameter 'BitLength' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:459: parameter 'BitCntW' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_alu.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_branch_predict.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_compressed_decoder.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_controller.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_counter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_cs_registers.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_csr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_decoder.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_dummy_instr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_ex_block.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_prefetch_buffer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_fetch_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_icache.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_id_stage.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_if_stage.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_load_store_unit.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_lockstep.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_multdiv_fast.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_register_file_ff.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_wb_stage.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_fixed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_ppc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_clock_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_gating.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edn_req.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_receiver.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async_sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_en.sv'
VERIFIC-WARNING [VERI-1199] prim_flop_en.sv:30: parameter 'Impl' becomes localparam in 'prim_flop_en' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_en.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_2p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_2p.sv:41: parameter 'Impl' becomes localparam in 'prim_ram_2p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_async_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_slicer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sram_arbiter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_byte_merge.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_byte_select.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_command_queue.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_data_fifos.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_fsm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_shift_register.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_window.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_readbuffer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_readsram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_status.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_upload.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_fifo2sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_sram_byte.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wav_cgc_rl.sv'

yosys> synth_rs -top spi_host -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.58

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top spi_host

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] spi_host_command_queue.sv:52: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] spi_host_data_fifos.sv:90: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] spi_host_data_fifos.sv:112: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] spi_host.sv:10: compiling module 'spi_host'
VERIFIC-INFO [VERI-1018] spi_host_reg_top.sv:8: compiling module 'spi_host_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:38: compiling module 'tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101101,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:9: compiling module 'tlul_err_resp'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=6)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01001)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] spi_host_command_queue.sv:8: compiling module 'spi_host_command_queue'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0101110,Depth=32'b0100)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] spi_host_window.sv:8: compiling module 'spi_host_window'
VERIFIC-INFO [VERI-1018] spi_host_data_fifos.sv:8: compiling module 'spi_host_data_fifos(SwapBytes=1'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] spi_host_core.sv:8: compiling module 'spi_host_core'
VERIFIC-INFO [VERI-1018] spi_host_byte_merge.sv:8: compiling module 'spi_host_byte_merge'
VERIFIC-INFO [VERI-1018] prim_packer_fifo.sv:42: compiling module 'prim_packer_fifo(InW=8,OutW=32)'
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:105: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] spi_host_byte_select.sv:7: compiling module 'spi_host_byte_select'
VERIFIC-INFO [VERI-1018] prim_packer_fifo.sv:42: compiling module 'prim_packer_fifo(InW=36,OutW=9)'
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:142: expression size 32 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:146: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] spi_host_shift_register.sv:8: compiling module 'spi_host_shift_register'
VERIFIC-INFO [VERI-1018] spi_host_fsm.sv:8: compiling module 'spi_host_fsm'
VERIFIC-WARNING [VERI-1209] spi_host_fsm.sv:187: expression size 32 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1209] spi_host_fsm.sv:405: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] spi_host_fsm.sv:435: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_flop_en.sv:16: compiling module 'prim_flop_en'
VERIFIC-INFO [VERI-1018] prim_generic_flop_en.sv:6: compiling module 'prim_generic_flop_en(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
Importing module spi_host.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module spi_host_command_queue.
Importing module prim_fifo_sync(Width=32'b0101110,Depth=32'b0100).
Importing module spi_host_core.
Importing module spi_host_byte_merge.
Importing module prim_packer_fifo(InW=8,OutW=32).
Importing module spi_host_byte_select.
Importing module prim_packer_fifo(InW=36,OutW=9).
Importing module spi_host_data_fifos(SwapBytes=1'b0).
Importing module prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000).
Importing module spi_host_fsm.
Importing module prim_flop_en.
Importing module prim_generic_flop_en(ResetValue=1'b0).
Importing module spi_host_reg_top.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010).
Importing module prim_subreg_ext(DW=32'b01001).
Importing module spi_host_shift_register.
Importing module spi_host_window.
Importing module tlul_adapter_reg(RegAw=6).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Importing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).

3.3.1. Analyzing design hierarchy..
Top module:  \spi_host
Used module:     \prim_intr_hw
Used module:     \spi_host_core
Used module:         \spi_host_fsm
Used module:             \prim_flop_en
Used module:                 \prim_generic_flop_en(ResetValue=1'b0)
Used module:         \spi_host_shift_register
Used module:         \spi_host_byte_select
Used module:             \prim_packer_fifo(InW=36,OutW=9)
Used module:         \spi_host_byte_merge
Used module:             \prim_packer_fifo(InW=8,OutW=32)
Used module:     \spi_host_data_fifos(SwapBytes=1'b0)
Used module:         \prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000)
Used module:     \spi_host_window
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:     \spi_host_command_queue
Used module:         \prim_fifo_sync(Width=32'b0101110,Depth=32'b0100)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \spi_host_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01001)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111)
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.3.2. Analyzing design hierarchy..
Top module:  \spi_host
Used module:     \prim_intr_hw
Used module:     \spi_host_core
Used module:         \spi_host_fsm
Used module:             \prim_flop_en
Used module:                 \prim_generic_flop_en(ResetValue=1'b0)
Used module:         \spi_host_shift_register
Used module:         \spi_host_byte_select
Used module:             \prim_packer_fifo(InW=36,OutW=9)
Used module:         \spi_host_byte_merge
Used module:             \prim_packer_fifo(InW=8,OutW=32)
Used module:     \spi_host_data_fifos(SwapBytes=1'b0)
Used module:         \prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000)
Used module:     \spi_host_window
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:     \spi_host_command_queue
Used module:         \prim_fifo_sync(Width=32'b0101110,Depth=32'b0100)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \spi_host_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01001)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111)
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Optimizing module tlul_err_resp.
<suppressed ~11 debug messages>
Optimizing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
<suppressed ~7 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=6).
<suppressed ~11 debug messages>
Optimizing module spi_host_window.
Optimizing module spi_host_shift_register.
<suppressed ~8 debug messages>
Optimizing module prim_subreg_ext(DW=32'b01001).
Optimizing module prim_subreg_ext(DW=32'b010).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module spi_host_reg_top.
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_en(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_flop_en.
Optimizing module spi_host_fsm.
<suppressed ~37 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module spi_host_data_fifos(SwapBytes=1'b0).
<suppressed ~10 debug messages>
Optimizing module prim_packer_fifo(InW=36,OutW=9).
<suppressed ~9 debug messages>
Optimizing module spi_host_byte_select.
Optimizing module prim_packer_fifo(InW=8,OutW=32).
<suppressed ~6 debug messages>
Optimizing module spi_host_byte_merge.
<suppressed ~1 debug messages>
Optimizing module spi_host_core.
Optimizing module prim_fifo_sync(Width=32'b0101110,Depth=32'b0100).
<suppressed ~3 debug messages>
Optimizing module spi_host_command_queue.
<suppressed ~2 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module spi_host.
<suppressed ~7 debug messages>

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_alert_sender.
Deleting now unused module prim_buf.
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000).
Deleting now unused module prim_fifo_sync(Width=32'b0101110,Depth=32'b0100).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_en.
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop_en(ResetValue=1'b0).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_packer_fifo(InW=36,OutW=9).
Deleting now unused module prim_packer_fifo(InW=8,OutW=32).
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b010).
Deleting now unused module prim_subreg_ext(DW=32'b01001).
Deleting now unused module spi_host_byte_merge.
Deleting now unused module spi_host_byte_select.
Deleting now unused module spi_host_command_queue.
Deleting now unused module spi_host_core.
Deleting now unused module spi_host_data_fifos(SwapBytes=1'b0).
Deleting now unused module spi_host_fsm.
Deleting now unused module spi_host_reg_top.
Deleting now unused module spi_host_shift_register.
Deleting now unused module spi_host_window.
Deleting now unused module tlul_adapter_reg(RegAw=6).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
<suppressed ~109 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~48 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 280 unused cells and 9686 unused wires.
<suppressed ~1405 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module spi_host...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~53 debug messages>

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~228 debug messages>
Removed a total of 76 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_accessinval.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_accessinval.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_cmdbusy.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_cmdbusy.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_cmdinval.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_cmdinval.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_csidinval.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_csidinval.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_overflow.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_overflow.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_underflow.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_underflow.wr_en -> 1'1
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$1915: \gen_alert_tx[0].u_prim_alert_sender.state_q -> 3'000
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$10523: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$10523: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~147 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_25$spi_host_reg_top.sv:131$4847: { $flatten\u_reg.$verific$n1009$3719 $flatten\u_reg.$verific$n1010$3720 }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_281$spi_host_reg_top.sv:1818$6035: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1977$3827 $flatten\u_reg.$verific$n1986$3836 $flatten\u_reg.$verific$n1989$3839 $flatten\u_reg.$verific$n1992$3842 $flatten\u_reg.$verific$n1995$3845 $flatten\u_reg.$verific$n2001$3851 $flatten\u_reg.$verific$n2004$3854 $flatten\u_reg.$verific$n2007$3857 $flatten\u_reg.$verific$n2009$3859 }
    New ctrl vector for $pmux cell $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625: { $flatten\u_spi_core.\u_fsm.$verific$n726$3277 $flatten\u_spi_core.\u_fsm.$verific$n1006$3303 $auto$opt_reduce.cc:134:opt_pmux$10592 }
  Optimizing cells in module \spi_host.
Performed a total of 3 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$idle_q_reg$spi_host.sv:586$1832 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\intr_hw_spi_event.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$2107 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$2040 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$2041 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$2042 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2286 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$2043 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\intr_hw_error.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$2107 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$2040 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$2041 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$2042 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$sd_i_q_reg$spi_host_shift_register.sv:109$6349 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_valid_q_reg$spi_host_shift_register.sv:109$6351 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$gen_unpack_mode.ptr_q_reg$prim_packer_fifo.sv:128$2798 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2792 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2793 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$clr_q_reg$prim_packer_fifo.sv:87$2794 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2650 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2651 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.\u_packer.$verific$clr_q_reg$prim_packer_fifo.sv:87$2652 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.$verific$last_q_reg$spi_host_byte_merge.sv:47$2564 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.\u_sck_flop.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop_en.sv:22$3706 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$wait_cntr_q_reg$spi_host_fsm.sv:448$3642 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q_reg$spi_host_fsm.sv:468$3664 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q2_reg$spi_host_fsm.sv:468$3665 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$full_cyc_q_reg$spi_host_fsm.sv:175$3494 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csntrail_q_reg$spi_host_fsm.sv:175$3497 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csnlead_q_reg$spi_host_fsm.sv:175$3496 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csnidle_q_reg$spi_host_fsm.sv:175$3495 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csid_q_reg[0]$spi_host_fsm.sv:175$3491 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csb_q_reg[0]$spi_host_fsm.sv:503$3685 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csaat_q_reg$spi_host_fsm.sv:175$3499 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cpol_q_reg$spi_host_fsm.sv:175$3492 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cpha_q_reg$spi_host_fsm.sv:175$3493 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cmd_wr_en_q_reg$spi_host_fsm.sv:175$3501 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3502 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cmd_rd_en_q_reg$spi_host_fsm.sv:175$3500 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$clkdiv_q_reg$spi_host_fsm.sv:175$3498 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$clk_cntr_q_reg$spi_host_fsm.sv:319$3558 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$byte_starting_cpha1_reg$spi_host_fsm.sv:345$3585 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$byte_ending_cpha1_reg$spi_host_fsm.sv:345$3586 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$bit_shifting_cpha1_reg$spi_host_fsm.sv:345$3587 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_txstall.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$1950 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$1954 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxstall.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_ready.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_byteorder.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_active.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$9664 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$9666 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$9686 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$9663 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$9665 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:113$8294 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:113$8295 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_error.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_error.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_txempty.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$1953 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$1951 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$1952 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_ready.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_idle.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_accessinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_sw_rst.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_spien.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_output_en.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_fullcyc_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_cpol_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_cpha_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$spi_host_reg_top.sv:66$3993 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3181 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3188 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3094 ($aldff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($adff) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($adff) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($adff) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($adff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($adff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 9 unused cells and 129 unused wires.
<suppressed ~10 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~153 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_intr_enable_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_error.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_txempty.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_ready.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_idle.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_sw_rst.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_spien.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_output_en.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_fullcyc_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_cpol_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_cpha_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($adff) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_cpha_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_cpol_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_fullcyc_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_output_en.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 2 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 3 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 4 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 5 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 6 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_spien.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_sw_rst.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_idle.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_ready.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_txempty.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_error.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~77 debug messages>

3.15.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_cmd_queue.\cmd_fifo.$verific$mux_47$prim_fifo_sync.sv:102$2290.
    dead port 2/2 on $mux $flatten\u_cmd_queue.\cmd_fifo.$verific$mux_47$prim_fifo_sync.sv:102$2290.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10472.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10472.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10475.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10475.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10482.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10482.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10483.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10483.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10484.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10484.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10485.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10485.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10487.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10487.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10488.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10488.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10490.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10490.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10492.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10492.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10493.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10493.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10494.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10494.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10495.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10495.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10497.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10497.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10498.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10498.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10500.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10500.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10502.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10502.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10503.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10503.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10505.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$auto$bmuxmap.cc:60:execute$10505.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$i168$spi_host_fsm.sv:228$3532.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$i168$spi_host_fsm.sv:228$3532.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$i180$spi_host_fsm.sv:268$3542.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$i180$spi_host_fsm.sv:268$3542.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$i182$spi_host_fsm.sv:268$3544.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$i182$spi_host_fsm.sv:268$3544.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_145$spi_host_fsm.sv:187$3511.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_145$spi_host_fsm.sv:187$3511.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_147$spi_host_fsm.sv:187$3513.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_147$spi_host_fsm.sv:187$3513.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_162$spi_host_fsm.sv:204$3528.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_162$spi_host_fsm.sv:204$3528.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_166$spi_host_fsm.sv:228$3531.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_166$spi_host_fsm.sv:228$3531.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_178$spi_host_fsm.sv:268$3541.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_178$spi_host_fsm.sv:268$3541.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_180$spi_host_fsm.sv:268$3543.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_180$spi_host_fsm.sv:268$3543.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_270$spi_host_fsm.sv:389$3600.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_270$spi_host_fsm.sv:389$3600.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_273$spi_host_fsm.sv:396$3602.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_273$spi_host_fsm.sv:396$3602.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_274$spi_host_fsm.sv:396$3603.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_274$spi_host_fsm.sv:396$3603.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_284$spi_host_fsm.sv:405$3611.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_284$spi_host_fsm.sv:405$3611.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_304$spi_host_fsm.sv:436$3629.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_304$spi_host_fsm.sv:436$3629.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_305$spi_host_fsm.sv:436$3630.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_305$spi_host_fsm.sv:436$3630.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_377$spi_host_fsm.sv:531$3689.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_377$spi_host_fsm.sv:531$3689.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_386$spi_host_fsm.sv:282$3680.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_386$spi_host_fsm.sv:282$3680.
    dead port 1/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625.
    dead port 2/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625.
    dead port 3/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625.
    dead port 4/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625.
Removed 78 multiplexer ports.
<suppressed ~119 debug messages>

yosys> opt_reduce

3.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_281$spi_host_reg_top.sv:1818$6035: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1986$3836 $flatten\u_reg.$verific$n1989$3839 $flatten\u_reg.$verific$n2001$3851 $flatten\u_reg.$verific$n2004$3854 $flatten\u_reg.$verific$n2009$3859 }
  Optimizing cells in module \spi_host.
Performed a total of 1 changes.

yosys> opt_merge

3.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_dff -nodffe -nosdff

3.15.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\intr_hw_error.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$2107 ($adff) from module spi_host.

yosys> opt_clean

3.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 69 unused cells and 152 unused wires.
<suppressed ~97 debug messages>

yosys> opt_expr

3.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~8 debug messages>

3.15.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

yosys> opt_reduce

3.15.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.15.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_dff -nodffe -nosdff

3.15.27. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q_reg$spi_host_fsm.sv:468$3664 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q2_reg$spi_host_fsm.sv:468$3665 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$full_cyc_q_reg$spi_host_fsm.sv:175$3494 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$csid_q_reg[0]$spi_host_fsm.sv:175$3491 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cpol_q_reg$spi_host_fsm.sv:175$3492 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cpha_q_reg$spi_host_fsm.sv:175$3493 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cmd_wr_en_q_reg$spi_host_fsm.sv:175$3501 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3502 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cmd_rd_en_q_reg$spi_host_fsm.sv:175$3500 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_status_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($adff) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_error_status_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$bit_shifting_cpha1_reg$spi_host_fsm.sv:345$3587 ($adff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cmd_rd_en_q_reg$spi_host_fsm.sv:175$3500 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3502 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3502 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cmd_wr_en_q_reg$spi_host_fsm.sv:175$3501 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cpha_q_reg$spi_host_fsm.sv:175$3493 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cpol_q_reg$spi_host_fsm.sv:175$3492 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$csid_q_reg[0]$spi_host_fsm.sv:175$3491 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$full_cyc_q_reg$spi_host_fsm.sv:175$3494 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q2_reg$spi_host_fsm.sv:468$3665 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q_reg$spi_host_fsm.sv:468$3664 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($dlatch) from module spi_host.

yosys> opt_clean

3.15.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 8 unused cells and 12 unused wires.
<suppressed ~10 debug messages>

yosys> opt_expr

3.15.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~52 debug messages>

3.15.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~95 debug messages>

yosys> opt_reduce

3.15.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.15.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_dff -nodffe -nosdff

3.15.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_active.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($adff) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$csb_q_reg[0]$spi_host_fsm.sv:503$3685 ($adff) from module spi_host.

yosys> opt_clean

3.15.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 6 unused cells and 40 unused wires.
<suppressed ~19 debug messages>

yosys> opt_expr

3.15.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.15.37. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~95 debug messages>

yosys> opt_reduce

3.15.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.15.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.41. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($adff) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.

yosys> opt_clean

3.15.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.15.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~3 debug messages>

3.15.44. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~94 debug messages>

yosys> opt_reduce

3.15.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.15.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.48. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.15.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.15.51. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~94 debug messages>

yosys> opt_reduce

3.15.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.15.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.55. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.15.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.15.58. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking spi_host.u_reg.u_socket.dev_select_outstanding as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking spi_host.u_window.u_adapter_tx.rdata as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~94 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($adff) from module spi_host (D = { 2'00 \u_window.u_adapter_tx.rd_req }, Q = \u_window.u_adapter_tx.rspop).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_window.u_adapter_tx.reqsz).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_window.u_adapter_tx.reqid).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_tx.$verific$n181$6853, Q = \u_window.u_adapter_tx.rdata).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_tx.$verific$n74$6833, Q = \u_window.u_adapter_tx.outstanding).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_tx.$verific$n247$6835, Q = \u_window.u_adapter_tx.error).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($adff) from module spi_host (D = { 2'00 \u_window.u_adapter_rx.rd_req }, Q = \u_window.u_adapter_rx.rspop).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_window.u_adapter_rx.reqsz).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_window.u_adapter_rx.reqid).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_rx.$verific$n181$6853, Q = \u_window.u_adapter_rx.rdata).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_rx.$verific$n74$6833, Q = \u_window.u_adapter_rx.outstanding).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_rx.$verific$n247$6835, Q = \u_window.u_adapter_rx.error).
Adding EN signal on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_valid_q_reg$spi_host_shift_register.sv:109$6351 ($adff) from module spi_host (D = 1'0, Q = \u_spi_core.u_shift_reg.rx_buf_valid_q).
Adding EN signal on $flatten\u_spi_core.\u_select.\u_packer.$verific$gen_unpack_mode.ptr_q_reg$prim_packer_fifo.sv:128$2798 ($adff) from module spi_host (D = \u_spi_core.u_select.u_packer.gen_unpack_mode.ptr_d, Q = \u_spi_core.u_select.u_packer.gen_unpack_mode.ptr_q).
Adding EN signal on $flatten\u_spi_core.\u_select.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2792 ($adff) from module spi_host (D = \u_spi_core.u_select.u_packer.depth_d, Q = \u_spi_core.u_select.u_packer.depth_q).
Adding EN signal on $flatten\u_spi_core.\u_select.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2793 ($adff) from module spi_host (D = \u_spi_core.u_select.u_packer.data_d, Q = \u_spi_core.u_select.u_packer.data_q).
Adding EN signal on $flatten\u_spi_core.\u_merge.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2650 ($adff) from module spi_host (D = \u_spi_core.u_merge.u_packer.depth_d, Q = \u_spi_core.u_merge.u_packer.depth_q).
Adding EN signal on $flatten\u_spi_core.\u_merge.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2651 ($adff) from module spi_host (D = \u_spi_core.u_merge.u_packer.data_d, Q = \u_spi_core.u_merge.u_packer.data_q).
Adding EN signal on $flatten\u_spi_core.\u_merge.$verific$last_q_reg$spi_host_byte_merge.sv:47$2564 ($adff) from module spi_host (D = 1'0, Q = \u_spi_core.u_merge.last_q).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$9664 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_reg.u_socket.err_resp.err_source).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$9666 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_reg.u_socket.err_resp.err_size).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$9663 ($adff) from module spi_host (D = $flatten\u_reg.\u_socket.\err_resp.$verific$n45$9627, Q = \u_reg.u_socket.err_resp.err_req_pending).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$9665 ($adff) from module spi_host (D = \tl_i.a_opcode, Q = \u_reg.u_socket.err_resp.err_opcode).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:113$8294 ($adff) from module spi_host (D = $flatten\u_reg.\u_socket.$verific$n206$7911, Q = \u_reg.u_socket.num_req_outstanding).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:113$8295 ($adff) from module spi_host (D = \u_reg.reg_steer, Q = \u_reg.u_socket.dev_select_outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($adff) from module spi_host (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($adff) from module spi_host (D = $flatten\u_reg.\u_reg_if.$verific$n181$6853, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($adff) from module spi_host (D = $flatten\u_reg.\u_reg_if.$verific$n74$6833, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($adff) from module spi_host (D = $flatten\u_reg.\u_reg_if.$verific$n247$6835, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = \intr_hw_spi_event.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_spi_event.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_error.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = \intr_hw_error.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_error.q).
Adding EN signal on $flatten\u_reg.\u_error_status_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_underflow.q).
Adding EN signal on $flatten\u_reg.\u_error_status_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_overflow.q).
Adding EN signal on $flatten\u_reg.\u_error_status_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_cmdinval.q).
Adding EN signal on $flatten\u_reg.\u_error_status_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_cmdbusy.q).
Adding EN signal on $flatten\u_reg.\u_error_status_accessinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_accessinval.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$spi_host_reg_top.sv:66$3993 ($adff) from module spi_host (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3181 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_tx_fifo.$verific$n132$3138, Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3188 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_tx_fifo.$verific$n219$3144, Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3087 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_rx_fifo.$verific$n125$3044, Q = \u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3094 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_rx_fifo.$verific$n203$3050, Q = \u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2286 ($adff) from module spi_host (D = $flatten\u_cmd_queue.\cmd_fifo.$verific$n73$2243, Q = \u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$2040 ($adff) from module spi_host (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$2040 ($adff) from module spi_host (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$1950 ($adff) from module spi_host (D = \gen_alert_tx[0].u_prim_alert_sender.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.state_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10638 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10638 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10628 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10625 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10609 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10601 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10601 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10593 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10593 ($adffe) from module spi_host.

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 42 unused cells and 44 unused wires.
<suppressed ~49 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~22 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10619 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10619 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10619 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$10622 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$9686 ($adff) from module spi_host.

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 14 unused cells and 27 unused wires.
<suppressed ~22 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~9 debug messages>

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$10656 ($adffe) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10656 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10656 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10656 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$10656 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$10656 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$10656 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$10656 ($dlatch) from module spi_host.

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 6 unused cells and 9 unused wires.
<suppressed ~8 debug messages>

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~1 debug messages>

3.17.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

yosys> opt_reduce

3.17.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.17.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.17.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.17.30. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell spi_host.$verific$equal_103$spi_host.sv:363$1418 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$verific$equal_104$spi_host.sv:363$1419 ($eq).
Removed top 3 bits (of 4) from port B of cell spi_host.$verific$equal_105$spi_host.sv:363$1420 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$verific$equal_107$spi_host.sv:363$1422 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$verific$equal_108$spi_host.sv:363$1423 ($eq).
Removed top 5 bits (of 6) from port B of cell spi_host.$verific$and_149$spi_host.sv:549$1796 ($and).
Removed top 1 bits (of 3) from port B of cell spi_host.$auto$opt_dff.cc:195:make_patterns_logic$10663 ($ne).
Removed top 1 bits (of 5) from port B of cell spi_host.$auto$opt_dff.cc:195:make_patterns_logic$10677 ($ne).
Removed top 2 bits (of 5) from port B of cell spi_host.$auto$opt_dff.cc:195:make_patterns_logic$10675 ($ne).
Removed top 1 bits (of 3) from port B of cell spi_host.$auto$opt_dff.cc:195:make_patterns_logic$10670 ($ne).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820 ($add).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$equal_28$prim_packer_fifo.sv:134$2804 ($eq).
Removed top 29 bits (of 32) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_41$prim_packer_fifo.sv:142$2817 ($mux).
Removed top 1 bits (of 4) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_45$prim_packer_fifo.sv:146$2822 ($mux).
Removed top 27 bits (of 36) from port Y of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$shift_right_26$prim_packer_fifo.sv:133$2802 ($shr).
Removed top 1 bits (of 4) from port A of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814 ($sub).
Removed top 3 bits (of 4) from port B of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814 ($sub).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$6863 ($eq).
Removed top 8 bits (of 9) from port B of cell spi_host.$flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8289 ($sub).
Removed top 1 bits (of 2) from port B of cell spi_host.$flatten\u_reg.\u_socket.$verific$equal_82$tlul_socket_1n.sv:159$8349 ($eq).
Removed top 1 bits (of 2) from port B of cell spi_host.$flatten\u_reg.\u_socket.$verific$equal_38$tlul_socket_1n.sv:128$8313 ($eq).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_reg.\u_socket.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:75$10437 ($eq).
Removed top 3 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_34$spi_host_reg_top.sv:1595$5878 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_36$spi_host_reg_top.sv:1596$5879 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_38$spi_host_reg_top.sv:1597$5880 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_40$spi_host_reg_top.sv:1598$5881 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_42$spi_host_reg_top.sv:1599$5882 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_44$spi_host_reg_top.sv:1600$5883 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_46$spi_host_reg_top.sv:1601$5884 ($eq).
Removed top 31 bits (of 32) from port A of cell spi_host.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7512 ($shl).
Removed top 28 bits (of 32) from port Y of cell spi_host.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7512 ($shl).
Removed top 6 bits (of 7) from port B of cell spi_host.$flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3090 ($add).
Removed top 7 bits (of 8) from port B of cell spi_host.$flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3184 ($add).
Removed top 7 bits (of 8) from port B of cell spi_host.$flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3176 ($add).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2281 ($add).
Removed top 1 bits (of 3) from mux cell spi_host.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$1915 ($mux).
Removed top 29 bits (of 32) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_40$prim_packer_fifo.sv:142$2816 ($mux).
Removed top 1 bits (of 4) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_44$prim_packer_fifo.sv:146$2821 ($mux).
Removed top 1 bits (of 4) from port Y of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820 ($add).
Removed top 29 bits (of 32) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_39$prim_packer_fifo.sv:142$2815 ($mux).
Removed top 1 bits (of 4) from port Y of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814 ($sub).
Removed top 2 bits (of 4) from wire spi_host.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$10531.
Removed top 1 bits (of 2) from wire spi_host.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$10536.
Removed top 1 bits (of 4) from wire spi_host.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$10551.
Removed top 1 bits (of 4) from wire spi_host.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$10561.
Removed top 1 bits (of 3) from wire spi_host.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$n38$1879.
Removed top 1 bits (of 2) from wire spi_host.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$10506.
Removed top 1 bits (of 2) from wire spi_host.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$10511.
Removed top 3 bits (of 4) from wire spi_host.$flatten\u_reg.$verific$n1562$3864.
Removed top 2 bits (of 4) from wire spi_host.$flatten\u_reg.$verific$n1615$3866.
Removed top 1 bits (of 4) from wire spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$n253$2774.
Removed top 29 bits (of 32) from wire spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$n258$2775.
Removed top 1 bits (of 4) from wire spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$n366$2779.
Removed top 2 bits (of 3) from wire spi_host.fifo_win_d2h[0][d_opcode].
Removed top 2 bits (of 3) from wire spi_host.fifo_win_d2h[1][d_opcode].

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).
shiftmul pattern in spi_host: shift=$flatten\u_spi_core.\u_select.\u_packer.$verific$shift_right_26$prim_packer_fifo.sv:133$2802, mul=$flatten\u_spi_core.\u_select.\u_packer.$verific$mult_25$prim_packer_fifo.sv:133$2801

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 1 unused cells and 20 unused wires.
<suppressed ~3 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module spi_host:
  creating $macc model for $flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2281 ($add).
  creating $macc model for $flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3090 ($add).
  creating $macc model for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3176 ($add).
  creating $macc model for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3184 ($add).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8289 ($sub).
  creating $macc model for $flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820 ($add).
  creating $macc model for $flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814 ($sub).
  creating $alu model for $macc $flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814.
  creating $alu model for $macc $flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8289.
  creating $alu model for $macc $flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3184.
  creating $alu model for $macc $flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3176.
  creating $alu model for $macc $flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3090.
  creating $alu model for $macc $flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2281.
  creating $alu model for $flatten\u_reg.$verific$LessThan_18$spi_host_reg_top.sv:123$4838 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_19$spi_host_reg_top.sv:123$4839 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_21$spi_host_reg_top.sv:126$4841 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_22$spi_host_reg_top.sv:126$4842 ($le): new $alu
  creating $alu cell for $flatten\u_reg.$verific$LessThan_22$spi_host_reg_top.sv:126$4842: $auto$alumacc.cc:485:replace_alu$10701
  creating $alu cell for $flatten\u_reg.$verific$LessThan_21$spi_host_reg_top.sv:126$4841: $auto$alumacc.cc:485:replace_alu$10714
  creating $alu cell for $flatten\u_reg.$verific$LessThan_19$spi_host_reg_top.sv:123$4839: $auto$alumacc.cc:485:replace_alu$10723
  creating $alu cell for $flatten\u_reg.$verific$LessThan_18$spi_host_reg_top.sv:123$4838: $auto$alumacc.cc:485:replace_alu$10736
  creating $alu cell for $flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2281: $auto$alumacc.cc:485:replace_alu$10745
  creating $alu cell for $flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3090: $auto$alumacc.cc:485:replace_alu$10748
  creating $alu cell for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3176: $auto$alumacc.cc:485:replace_alu$10751
  creating $alu cell for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3184: $auto$alumacc.cc:485:replace_alu$10754
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8289: $auto$alumacc.cc:485:replace_alu$10757
  creating $alu cell for $flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820: $auto$alumacc.cc:485:replace_alu$10760
  creating $alu cell for $flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814: $auto$alumacc.cc:485:replace_alu$10763
  created 11 $alu and 0 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.

yosys> opt_dff

3.30. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 1

yosys> stat

3.33. Printing statistics.

=== spi_host ===

   Number of wires:               2955
   Number of wire bits:          14201
   Number of public wires:        2636
   Number of public wire bits:   13281
   Number of memories:               2
   Number of memory bits:         4640
   Number of processes:              0
   Number of cells:                562
     $adff                          20
     $adffe                         41
     $alu                           11
     $and                           92
     $eq                            36
     $logic_not                      6
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                          135
     $ne                             9
     $not                           74
     $or                            56
     $pmux                           2
     $reduce_and                    11
     $reduce_bool                    7
     $reduce_or                     20
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $xor                            6


yosys> memory -nomap

3.34. Executing MEMORY pass.

yosys> opt_mem

3.34.1. Executing OPT_MEM pass (optimize memories).
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 0
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 1
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 2
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 3
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 4
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 5
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 6
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 7
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 8
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 9
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 10
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 11
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 12
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 13
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 14
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 15
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 16
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 17
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 18
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 19
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 20
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 21
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 22
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 23
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 24
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 25
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 26
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 27
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 28
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 29
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 30
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 31
Performed a total of 2 transformations.

yosys> opt_mem_priority

3.34.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.34.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing spi_host.u_data_fifos.u_tx_fifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.34.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.34.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage'[0] in module `\spi_host': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port address `\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage'[0] in module `\spi_host': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.34.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> memory_share

3.34.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.34.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> memory_collect

3.34.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.35. Printing statistics.

=== spi_host ===

   Number of wires:               2955
   Number of wire bits:          14201
   Number of public wires:        2636
   Number of public wire bits:   13281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                559
     $adff                          20
     $adffe                         41
     $alu                           11
     $and                           92
     $eq                            36
     $logic_not                      6
     $mem_v2                         1
     $mux                          135
     $ne                             9
     $not                           74
     $or                            56
     $pmux                           2
     $reduce_and                    11
     $reduce_bool                    7
     $reduce_or                     20
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $xor                            6


yosys> muxpack

3.36. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting spi_host.$flatten\u_reg.\u_socket.$verific$i68$tlul_socket_1n.sv:148$8339 ... spi_host.$flatten\u_reg.\u_socket.$verific$i74$tlul_socket_1n.sv:148$8343 to a pmux with 3 cases.
Converting spi_host.$flatten\u_reg.\u_socket.$verific$mux_81$tlul_socket_1n.sv:159$8348 ... spi_host.$flatten\u_reg.\u_socket.$verific$mux_87$tlul_socket_1n.sv:159$8354 to a pmux with 3 cases.
Converted 6 (p)mux cells into 2 pmux cells.
<suppressed ~113 debug messages>

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> pmuxtree

3.38. Executing PMUXTREE pass.

yosys> muxpack

3.39. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~121 debug messages>

yosys> memory_map

3.40. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage in module \spi_host:
  created 72 $dff cells and 0 static cells of width 36.
  read interface: 0 $dff and 127 $mux cells.
  write interface: 72 write mux blocks.

yosys> stat

3.41. Printing statistics.

=== spi_host ===

   Number of wires:               3633
   Number of wire bits:          31582
   Number of public wires:        2708
   Number of public wire bits:   15873
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1033
     $adff                          20
     $adffe                         41
     $alu                           11
     $and                          264
     $dff                           72
     $eq                            50
     $logic_not                      6
     $mux                          342
     $ne                             9
     $not                           78
     $or                            59
     $reduce_and                    11
     $reduce_bool                    7
     $reduce_or                     25
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $xor                            6


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.42. Executing TECHMAP pass (map to technology primitives).

3.42.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.42.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.42.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:820334db2782a6d4eca8ac031bc043baf65aac9a$paramod$dfddc7c82323d693c6c75cfa2a8cfad766de8e62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~4301 debug messages>

yosys> stat

3.43. Printing statistics.

=== spi_host ===

   Number of wires:               4471
   Number of wire bits:          50359
   Number of public wires:        2708
   Number of public wire bits:   15873
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13138
     $_AND_                        483
     $_DFFE_PN0P_                  241
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     12
     $_DFF_PN1_                      8
     $_DFF_P_                     2592
     $_MUX_                       8262
     $_NOT_                        207
     $_OR_                         376
     $_XOR_                        956


yosys> opt_expr

3.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~1342 debug messages>

yosys> opt_merge -nomux

3.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~2034 debug messages>
Removed a total of 678 cells.

yosys> opt_muxtree

3.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.49. Executing OPT_SHARE pass.

yosys> opt_dff

3.50. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 8926 unused cells and 936 unused wires.
<suppressed ~8935 debug messages>

yosys> opt_expr

3.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~20 debug messages>

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.

yosys> opt_dff

3.57. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$12390 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[51] [0]).
Adding EN signal on $auto$ff.cc:262:slice$12785 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$11949 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[31] [2]).
Adding EN signal on $auto$ff.cc:262:slice$11948 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[31] [1]).
Adding EN signal on $auto$ff.cc:262:slice$12585 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$12782 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$11947 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[31] [0]).
Adding EN signal on $auto$ff.cc:262:slice$12586 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$11950 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[31] [3]).
Adding EN signal on $auto$ff.cc:262:slice$12584 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$12392 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[51] [2]).
Adding EN signal on $auto$ff.cc:262:slice$12583 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$12391 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[51] [1]).
Adding EN signal on $auto$ff.cc:262:slice$12393 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[51] [3]).
Adding EN signal on $auto$ff.cc:262:slice$12432 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[35] [3]).
Adding EN signal on $auto$ff.cc:262:slice$12431 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[35] [2]).
Adding EN signal on $auto$ff.cc:262:slice$12430 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[35] [1]).
Adding EN signal on $auto$ff.cc:262:slice$12429 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[35] [0]).
Adding EN signal on $auto$ff.cc:262:slice$12784 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$12783 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$25163 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[66] [3]).
Adding EN signal on $auto$ff.cc:262:slice$25162 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[66] [2]).
Adding EN signal on $auto$ff.cc:262:slice$25161 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[66] [1]).
Adding EN signal on $auto$ff.cc:262:slice$25160 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[66] [0]).
Adding EN signal on $auto$ff.cc:262:slice$25083 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$25082 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$25081 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$25080 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24581 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[16] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24580 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[16] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24579 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[16] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24578 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[16] [0]).
Adding EN signal on $auto$ff.cc:262:slice$24019 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[17] [3]).
Adding EN signal on $auto$ff.cc:262:slice$24018 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[17] [2]).
Adding EN signal on $auto$ff.cc:262:slice$24017 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[17] [1]).
Adding EN signal on $auto$ff.cc:262:slice$24016 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[17] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23512 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[37] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23511 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[37] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23510 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[37] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23509 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[37] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23366 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[18] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23365 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[18] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23364 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[18] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23363 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[18] [0]).
Adding EN signal on $auto$ff.cc:262:slice$23094 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[30] [3]).
Adding EN signal on $auto$ff.cc:262:slice$23093 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[30] [2]).
Adding EN signal on $auto$ff.cc:262:slice$23092 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[30] [1]).
Adding EN signal on $auto$ff.cc:262:slice$23091 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[30] [0]).
Adding EN signal on $auto$ff.cc:262:slice$22982 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[19] [3]).
Adding EN signal on $auto$ff.cc:262:slice$22981 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[19] [2]).
Adding EN signal on $auto$ff.cc:262:slice$22980 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[19] [1]).
Adding EN signal on $auto$ff.cc:262:slice$22979 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[19] [0]).
Adding EN signal on $auto$ff.cc:262:slice$22946 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$22945 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$22944 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$22943 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$22401 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[20] [3]).
Adding EN signal on $auto$ff.cc:262:slice$22400 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[20] [2]).
Adding EN signal on $auto$ff.cc:262:slice$22399 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[20] [1]).
Adding EN signal on $auto$ff.cc:262:slice$22398 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[20] [0]).
Adding EN signal on $auto$ff.cc:262:slice$22361 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[21] [3]).
Adding EN signal on $auto$ff.cc:262:slice$22360 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[21] [2]).
Adding EN signal on $auto$ff.cc:262:slice$22359 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[21] [1]).
Adding EN signal on $auto$ff.cc:262:slice$22358 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[21] [0]).
Adding EN signal on $auto$ff.cc:262:slice$22246 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[22] [3]).
Adding EN signal on $auto$ff.cc:262:slice$22245 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[22] [2]).
Adding EN signal on $auto$ff.cc:262:slice$22244 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[22] [1]).
Adding EN signal on $auto$ff.cc:262:slice$22243 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[22] [0]).
Adding EN signal on $auto$ff.cc:262:slice$22025 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[23] [3]).
Adding EN signal on $auto$ff.cc:262:slice$22024 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[23] [2]).
Adding EN signal on $auto$ff.cc:262:slice$22023 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[23] [1]).
Adding EN signal on $auto$ff.cc:262:slice$22022 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[23] [0]).
Adding EN signal on $auto$ff.cc:262:slice$21257 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$21256 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$21255 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$21254 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20933 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20932 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20931 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20930 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20848 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20847 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20846 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20845 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20800 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20799 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20798 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20797 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20760 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20759 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20758 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20757 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20724 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20723 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20722 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20721 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20679 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20678 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20677 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20676 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20545 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20544 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20543 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20542 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20199 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[53] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20198 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[53] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20197 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[53] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20196 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[53] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20163 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[38] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20162 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[38] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20161 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[38] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20160 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[38] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20127 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[24] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20126 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[24] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20125 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[24] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20124 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[24] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20055 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[39] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20054 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[39] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20053 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[39] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20052 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[39] [0]).
Adding EN signal on $auto$ff.cc:262:slice$20019 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[54] [3]).
Adding EN signal on $auto$ff.cc:262:slice$20018 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[54] [2]).
Adding EN signal on $auto$ff.cc:262:slice$20017 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[54] [1]).
Adding EN signal on $auto$ff.cc:262:slice$20016 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[54] [0]).
Adding EN signal on $auto$ff.cc:262:slice$19947 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[40] [3]).
Adding EN signal on $auto$ff.cc:262:slice$19946 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[40] [2]).
Adding EN signal on $auto$ff.cc:262:slice$19945 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[40] [1]).
Adding EN signal on $auto$ff.cc:262:slice$19944 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[40] [0]).
Adding EN signal on $auto$ff.cc:262:slice$19906 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[33] [3]).
Adding EN signal on $auto$ff.cc:262:slice$19905 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[33] [2]).
Adding EN signal on $auto$ff.cc:262:slice$19904 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[33] [1]).
Adding EN signal on $auto$ff.cc:262:slice$19903 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[33] [0]).
Adding EN signal on $auto$ff.cc:262:slice$18307 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[36] [3]).
Adding EN signal on $auto$ff.cc:262:slice$18306 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[36] [2]).
Adding EN signal on $auto$ff.cc:262:slice$18305 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[36] [1]).
Adding EN signal on $auto$ff.cc:262:slice$18304 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[36] [0]).
Adding EN signal on $auto$ff.cc:262:slice$18259 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[41] [3]).
Adding EN signal on $auto$ff.cc:262:slice$18258 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[41] [2]).
Adding EN signal on $auto$ff.cc:262:slice$18257 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[41] [1]).
Adding EN signal on $auto$ff.cc:262:slice$18256 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[41] [0]).
Adding EN signal on $auto$ff.cc:262:slice$18077 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[25] [3]).
Adding EN signal on $auto$ff.cc:262:slice$18076 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[25] [2]).
Adding EN signal on $auto$ff.cc:262:slice$18075 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[25] [1]).
Adding EN signal on $auto$ff.cc:262:slice$18074 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[25] [0]).
Adding EN signal on $auto$ff.cc:262:slice$18029 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[47] [3]).
Adding EN signal on $auto$ff.cc:262:slice$18028 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[47] [2]).
Adding EN signal on $auto$ff.cc:262:slice$18027 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[47] [1]).
Adding EN signal on $auto$ff.cc:262:slice$18026 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[47] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17740 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[65] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17739 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[65] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17738 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[65] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17737 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[65] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17704 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[67] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17703 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[67] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17702 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[67] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17701 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[67] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17632 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[64] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17631 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[64] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17630 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[64] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17629 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[64] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17596 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[63] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17595 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[63] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17594 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[63] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17593 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[63] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17524 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[52] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17523 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[52] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17522 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[52] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17521 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[52] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17452 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[59] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17451 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[59] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17450 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[59] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17449 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[59] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17308 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[42] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17307 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[42] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17306 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[42] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17305 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[42] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17272 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[49] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17271 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[49] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17270 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[49] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17269 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[49] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17236 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[34] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17235 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[34] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17234 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[34] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17233 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[34] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16984 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[60] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16983 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[60] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16982 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[60] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16981 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[60] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16948 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[69] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16947 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[69] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16946 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[69] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16945 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[69] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16876 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[68] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16875 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[68] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16874 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[68] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16873 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[68] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16768 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[50] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16767 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[50] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16766 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[50] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16765 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[50] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16696 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[43] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16695 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[43] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16694 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[43] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16693 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[43] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16660 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[44] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16659 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[44] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16658 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[44] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16657 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[44] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16588 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[45] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16587 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[45] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16586 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[45] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16585 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[45] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16516 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[46] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16515 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[46] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16514 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[46] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16513 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[46] [0]).
Adding EN signal on $auto$ff.cc:262:slice$16408 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[48] [3]).
Adding EN signal on $auto$ff.cc:262:slice$16407 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[48] [2]).
Adding EN signal on $auto$ff.cc:262:slice$16406 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[48] [1]).
Adding EN signal on $auto$ff.cc:262:slice$16405 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[48] [0]).
Adding EN signal on $auto$ff.cc:262:slice$15796 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[70] [3]).
Adding EN signal on $auto$ff.cc:262:slice$15795 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[70] [2]).
Adding EN signal on $auto$ff.cc:262:slice$15794 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[70] [1]).
Adding EN signal on $auto$ff.cc:262:slice$15793 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[70] [0]).
Adding EN signal on $auto$ff.cc:262:slice$15760 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[61] [3]).
Adding EN signal on $auto$ff.cc:262:slice$15759 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[61] [2]).
Adding EN signal on $auto$ff.cc:262:slice$15758 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[61] [1]).
Adding EN signal on $auto$ff.cc:262:slice$15757 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[61] [0]).
Adding EN signal on $auto$ff.cc:262:slice$15652 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[62] [3]).
Adding EN signal on $auto$ff.cc:262:slice$15651 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[62] [2]).
Adding EN signal on $auto$ff.cc:262:slice$15650 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[62] [1]).
Adding EN signal on $auto$ff.cc:262:slice$15649 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[62] [0]).
Adding EN signal on $auto$ff.cc:262:slice$15544 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$15543 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$15542 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$15541 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$15428 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[32] [3]).
Adding EN signal on $auto$ff.cc:262:slice$15427 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[32] [2]).
Adding EN signal on $auto$ff.cc:262:slice$15426 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[32] [1]).
Adding EN signal on $auto$ff.cc:262:slice$15425 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[32] [0]).
Adding EN signal on $auto$ff.cc:262:slice$15366 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$15365 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$15364 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$15363 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$15330 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[29] [3]).
Adding EN signal on $auto$ff.cc:262:slice$15329 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[29] [2]).
Adding EN signal on $auto$ff.cc:262:slice$15328 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[29] [1]).
Adding EN signal on $auto$ff.cc:262:slice$15327 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[29] [0]).
Adding EN signal on $auto$ff.cc:262:slice$15258 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$15257 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$15256 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$15255 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14187 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[55] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14186 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[55] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14185 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[55] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14184 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[55] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14151 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[56] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14150 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[56] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14149 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[56] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14148 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[56] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14115 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[57] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14114 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[57] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14113 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[57] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14112 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[57] [0]).
Adding EN signal on $auto$ff.cc:262:slice$14079 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[58] [3]).
Adding EN signal on $auto$ff.cc:262:slice$14078 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[58] [2]).
Adding EN signal on $auto$ff.cc:262:slice$14077 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[58] [1]).
Adding EN signal on $auto$ff.cc:262:slice$14076 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[58] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13576 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[26] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13575 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[26] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13574 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[26] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13573 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[26] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13508 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[27] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13507 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[27] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13506 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[27] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13505 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[27] [0]).
Adding EN signal on $auto$ff.cc:262:slice$13208 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[28] [3]).
Adding EN signal on $auto$ff.cc:262:slice$13207 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[28] [2]).
Adding EN signal on $auto$ff.cc:262:slice$13206 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[28] [1]).
Adding EN signal on $auto$ff.cc:262:slice$13205 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[28] [0]).
Adding EN signal on $auto$ff.cc:262:slice$12947 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[71] [3]).
Adding EN signal on $auto$ff.cc:262:slice$12946 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[71] [2]).
Adding EN signal on $auto$ff.cc:262:slice$12945 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[71] [1]).
Adding EN signal on $auto$ff.cc:262:slice$12944 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[71] [0]).
Adding EN signal on $auto$ff.cc:262:slice$12822 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [3], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$12821 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [2], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$12820 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [1], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$12819 ($_DFF_P_) from module spi_host (D = \tl_i.a_mask [0], Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage[12] [0]).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 288 unused cells and 80 unused wires.
<suppressed ~289 debug messages>

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.

yosys> opt_dff

3.64. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 3

yosys> opt -fast -full

3.67. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.67.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~1625 debug messages>

yosys> opt_merge

3.67.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff

3.67.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$25158 ($_DFFE_PN0P_) from module spi_host (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$26525 ($_DFFE_PN0P_) from module spi_host (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).

yosys> opt_clean

3.67.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 131 unused wires.
<suppressed ~1 debug messages>

3.67.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.67.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~7 debug messages>

yosys> opt_merge

3.67.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff

3.67.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.67.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

3.67.10. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.68. Executing TECHMAP pass (map to technology primitives).

3.68.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.68.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -sat

3.69. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.69.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.69.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.69.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.69.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.69.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.69.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.69.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.69.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.70. Executing ABC pass (technology mapping using ABC).

3.70.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$27842, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$27831, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$11476, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[71][0][0]$y$11858, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[28][0][0]$y$11582, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[27][0][0]$y$11576, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[26][0][0]$y$11570, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[58][0][0]$y$11774, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[57][0][0]$y$11768, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[56][0][0]$y$11762, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[55][0][0]$y$11754, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$11488, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[29][0][0]$y$11588, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$11464, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[32][0][0]$y$11612, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$11382, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[62][0][0]$y$11798, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[61][0][0]$y$11792, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[70][0][0]$y$11852, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[48][0][0]$y$11712, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[46][0][0]$y$11698, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[45][0][0]$y$11692, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[44][0][0]$y$11686, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[43][0][0]$y$11680, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[50][0][0]$y$11724, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[68][0][0]$y$11840, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[69][0][0]$y$11846, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[60][0][0]$y$11786, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[34][0][0]$y$11624, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[49][0][0]$y$11718, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[42][0][0]$y$11674, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[59][0][0]$y$11780, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[52][0][0]$y$11736, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[63][0][0]$y$11804, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[64][0][0]$y$11816, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[67][0][0]$y$11834, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[65][0][0]$y$11822, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[47][0][0]$y$11704, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[25][0][0]$y$11564, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[41][0][0]$y$11668, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[36][0][0]$y$11636, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[33][0][0]$y$11618, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[40][0][0]$y$11662, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[54][0][0]$y$11748, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[39][0][0]$y$11654, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[24][0][0]$y$11558, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[38][0][0]$y$11648, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[53][0][0]$y$11742, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$11414, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$11422, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$11440, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$11432, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$11452, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$11458, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$11402, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$11394, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[23][0][0]$y$11548, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[22][0][0]$y$11542, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[21][0][0]$y$11536, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[20][0][0]$y$11530, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$11372, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[19][0][0]$y$11524, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[30][0][0]$y$11594, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[18][0][0]$y$11518, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[37][0][0]$y$11642, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[17][0][0]$y$11512, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[16][0][0]$y$11506, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$11494, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[66][0][0]$y$11828, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[35][0][0]$y$11630, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$11470, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[31][0][0]$y$11600, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$11482, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[51][0][0]$y$11730, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10671, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10678, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10664, arst=!\rst_ni, srst={ }
  200 cells in clk=\clk_i, en=\u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=\u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_i, en=\u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  136 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10635, arst=!\rst_ni, srst={ }
  63 cells in clk=\clk_i, en=\u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\intr_hw_spi_event.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10643, arst=!\rst_ni, srst={ }
  158 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\intr_hw_error.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\u_reg.u_error_status_underflow.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.u_error_status_overflow.wr_en, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.u_error_status_cmdinval.wr_en, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.u_error_status_cmdbusy.wr_en, arst=!\rst_ni, srst={ }
  60 cells in clk=\clk_i, en=\u_reg.u_error_status_accessinval.wr_en, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10611, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10614, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10617, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=\u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10598, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=\u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10606, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=\u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }

3.70.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 26 wires to a netlist network with 13 inputs and 12 outputs.

3.70.2.1. Executing ABC.

3.70.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$27842, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 6 inputs and 7 outputs.

3.70.3.1. Executing ABC.

3.70.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$27831, asynchronously reset by !\rst_ni
Extracted 19 gates and 30 wires to a netlist network with 10 inputs and 9 outputs.

3.70.4.1. Executing ABC.

3.70.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$11476
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 7 outputs.

3.70.5.1. Executing ABC.

3.70.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[71][0][0]$y$11858
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 6 outputs.

3.70.6.1. Executing ABC.

3.70.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[28][0][0]$y$11582
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 6 outputs.

3.70.7.1. Executing ABC.

3.70.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[27][0][0]$y$11576
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.8.1. Executing ABC.

3.70.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[26][0][0]$y$11570
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.70.9.1. Executing ABC.

3.70.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[58][0][0]$y$11774
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 6 outputs.

3.70.10.1. Executing ABC.

3.70.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[57][0][0]$y$11768
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.11.1. Executing ABC.

3.70.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[56][0][0]$y$11762
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.70.12.1. Executing ABC.

3.70.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[55][0][0]$y$11754
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 6 outputs.

3.70.13.1. Executing ABC.

3.70.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$11488
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 6 outputs.

3.70.14.1. Executing ABC.

3.70.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[29][0][0]$y$11588
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.15.1. Executing ABC.

3.70.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$11464
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.16.1. Executing ABC.

3.70.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[32][0][0]$y$11612
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 6 outputs.

3.70.17.1. Executing ABC.

3.70.18. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$11382
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 7 outputs.

3.70.18.1. Executing ABC.

3.70.19. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[62][0][0]$y$11798
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.19.1. Executing ABC.

3.70.20. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[61][0][0]$y$11792
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.20.1. Executing ABC.

3.70.21. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[70][0][0]$y$11852
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.21.1. Executing ABC.

3.70.22. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[48][0][0]$y$11712
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.22.1. Executing ABC.

3.70.23. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[46][0][0]$y$11698
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 6 outputs.

3.70.23.1. Executing ABC.

3.70.24. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[45][0][0]$y$11692
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.24.1. Executing ABC.

3.70.25. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[44][0][0]$y$11686
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.25.1. Executing ABC.

3.70.26. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[43][0][0]$y$11680
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.26.1. Executing ABC.

3.70.27. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[50][0][0]$y$11724
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.27.1. Executing ABC.

3.70.28. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[68][0][0]$y$11840
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.28.1. Executing ABC.

3.70.29. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[69][0][0]$y$11846
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.29.1. Executing ABC.

3.70.30. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[60][0][0]$y$11786
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.30.1. Executing ABC.

3.70.31. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[34][0][0]$y$11624
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.31.1. Executing ABC.

3.70.32. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[49][0][0]$y$11718
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.32.1. Executing ABC.

3.70.33. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[42][0][0]$y$11674
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.33.1. Executing ABC.

3.70.34. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[59][0][0]$y$11780
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.34.1. Executing ABC.

3.70.35. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[52][0][0]$y$11736
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.35.1. Executing ABC.

3.70.36. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[63][0][0]$y$11804
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.36.1. Executing ABC.

3.70.37. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[64][0][0]$y$11816
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.37.1. Executing ABC.

3.70.38. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[67][0][0]$y$11834
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.38.1. Executing ABC.

3.70.39. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[65][0][0]$y$11822
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.39.1. Executing ABC.

3.70.40. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[47][0][0]$y$11704
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.40.1. Executing ABC.

3.70.41. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[25][0][0]$y$11564
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.41.1. Executing ABC.

3.70.42. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[41][0][0]$y$11668
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.42.1. Executing ABC.

3.70.43. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[36][0][0]$y$11636
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.43.1. Executing ABC.

3.70.44. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[33][0][0]$y$11618
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.44.1. Executing ABC.

3.70.45. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[40][0][0]$y$11662
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.45.1. Executing ABC.

3.70.46. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[54][0][0]$y$11748
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.46.1. Executing ABC.

3.70.47. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[39][0][0]$y$11654
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.47.1. Executing ABC.

3.70.48. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[24][0][0]$y$11558
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.48.1. Executing ABC.

3.70.49. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[38][0][0]$y$11648
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.49.1. Executing ABC.

3.70.50. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[53][0][0]$y$11742
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.50.1. Executing ABC.

3.70.51. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$11414
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.51.1. Executing ABC.

3.70.52. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$11422
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.52.1. Executing ABC.

3.70.53. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$11440
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.53.1. Executing ABC.

3.70.54. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$11432
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.54.1. Executing ABC.

3.70.55. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$11452
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.55.1. Executing ABC.

3.70.56. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$11458
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.56.1. Executing ABC.

3.70.57. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$11402
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.57.1. Executing ABC.

3.70.58. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$11394
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.58.1. Executing ABC.

3.70.59. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[23][0][0]$y$11548
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 7 outputs.

3.70.59.1. Executing ABC.

3.70.60. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[22][0][0]$y$11542
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.60.1. Executing ABC.

3.70.61. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[21][0][0]$y$11536
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.61.1. Executing ABC.

3.70.62. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[20][0][0]$y$11530
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.62.1. Executing ABC.

3.70.63. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$11372
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.63.1. Executing ABC.

3.70.64. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[19][0][0]$y$11524
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.64.1. Executing ABC.

3.70.65. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[30][0][0]$y$11594
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.65.1. Executing ABC.

3.70.66. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[18][0][0]$y$11518
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.66.1. Executing ABC.

3.70.67. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[37][0][0]$y$11642
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.67.1. Executing ABC.

3.70.68. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[17][0][0]$y$11512
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.70.68.1. Executing ABC.

3.70.69. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[16][0][0]$y$11506
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.69.1. Executing ABC.

3.70.70. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$11494
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.70.1. Executing ABC.

3.70.71. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[66][0][0]$y$11828
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.71.1. Executing ABC.

3.70.72. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[35][0][0]$y$11630
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.72.1. Executing ABC.

3.70.73. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$11470
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.73.1. Executing ABC.

3.70.74. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[31][0][0]$y$11600
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.74.1. Executing ABC.

3.70.75. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$11482
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.75.1. Executing ABC.

3.70.76. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[51][0][0]$y$11730
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.70.76.1. Executing ABC.

3.70.77. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10671, asynchronously reset by !\rst_ni
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.70.77.1. Executing ABC.

3.70.78. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10678, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.70.78.1. Executing ABC.

3.70.79. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10664, asynchronously reset by !\rst_ni
Extracted 8 gates and 18 wires to a netlist network with 9 inputs and 6 outputs.

3.70.79.1. Executing ABC.

3.70.80. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 200 gates and 357 wires to a netlist network with 157 inputs and 16 outputs.

3.70.80.1. Executing ABC.

3.70.81. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 17 wires to a netlist network with 2 inputs and 3 outputs.

3.70.81.1. Executing ABC.

3.70.82. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 46 gates and 47 wires to a netlist network with 1 inputs and 2 outputs.

3.70.82.1. Executing ABC.

3.70.83. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 71 gates and 82 wires to a netlist network with 11 inputs and 31 outputs.

3.70.83.1. Executing ABC.

3.70.84. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10635, asynchronously reset by !\rst_ni
Extracted 136 gates and 178 wires to a netlist network with 42 inputs and 36 outputs.

3.70.84.1. Executing ABC.

3.70.85. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 63 gates and 83 wires to a netlist network with 19 inputs and 11 outputs.

3.70.85.1. Executing ABC.

3.70.86. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_spi_event.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 19 wires to a netlist network with 7 inputs and 7 outputs.

3.70.86.1. Executing ABC.

3.70.87. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10643, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.70.87.1. Executing ABC.

3.70.88. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 158 gates and 227 wires to a netlist network with 68 inputs and 28 outputs.

3.70.88.1. Executing ABC.

3.70.89. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_error.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 5 outputs.

3.70.89.1. Executing ABC.

3.70.90. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_underflow.wr_en, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 4 inputs and 4 outputs.

3.70.90.1. Executing ABC.

3.70.91. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.70.91.1. Executing ABC.

3.70.92. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_cmdinval.wr_en, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 6 inputs and 2 outputs.

3.70.92.1. Executing ABC.

3.70.93. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_cmdbusy.wr_en, asynchronously reset by !\rst_ni
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 7 outputs.

3.70.93.1. Executing ABC.

3.70.94. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_accessinval.wr_en, asynchronously reset by !\rst_ni
Extracted 60 gates and 80 wires to a netlist network with 19 inputs and 20 outputs.

3.70.94.1. Executing ABC.

3.70.95. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.70.95.1. Executing ABC.

3.70.96. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10611, asynchronously reset by !\rst_ni
Extracted 19 gates and 27 wires to a netlist network with 7 inputs and 2 outputs.

3.70.96.1. Executing ABC.

3.70.97. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10614, asynchronously reset by !\rst_ni
Extracted 21 gates and 25 wires to a netlist network with 3 inputs and 3 outputs.

3.70.97.1. Executing ABC.

3.70.98. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10617, asynchronously reset by !\rst_ni
Extracted 18 gates and 32 wires to a netlist network with 13 inputs and 5 outputs.

3.70.98.1. Executing ABC.

3.70.99. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 69 gates and 97 wires to a netlist network with 26 inputs and 35 outputs.

3.70.99.1. Executing ABC.

3.70.100. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 26 gates and 48 wires to a netlist network with 22 inputs and 17 outputs.

3.70.100.1. Executing ABC.

3.70.101. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10598, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.70.101.1. Executing ABC.

3.70.102. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 84 gates and 129 wires to a netlist network with 43 inputs and 20 outputs.

3.70.102.1. Executing ABC.

3.70.103. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10606, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.70.103.1. Executing ABC.

3.70.104. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 46 gates and 69 wires to a netlist network with 23 inputs and 22 outputs.

3.70.104.1. Executing ABC.

yosys> abc -dff

3.71. Executing ABC pass (technology mapping using ABC).

3.71.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$29623$auto$opt_dff.cc:194:make_patterns_logic$10643, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$28753$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$11458, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28738$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$11452, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28723$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$11432, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28708$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$11440, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$29807$u_reg.u_error_status_cmdbusy.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$29797$u_reg.u_error_status_cmdinval.wr_en, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$29772$intr_hw_error.new_event, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$29792$u_reg.u_error_status_overflow.wr_en, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$29785$u_reg.u_error_status_underflow.wr_en, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$30103$auto$opt_dff.cc:194:make_patterns_logic$10614, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$30081$auto$opt_dff.cc:194:make_patterns_logic$10611, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$29854$u_reg.intg_err, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$29818$u_reg.u_error_status_accessinval.wr_en, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$30272$auto$opt_dff.cc:194:make_patterns_logic$10598, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$28693$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$11422, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28678$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$11414, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$29612$intr_hw_spi_event.new_event, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_i, en=$abc$29576$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$29358$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$29347$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$29122$auto$opt_dff.cc:219:make_patterns_logic$10664, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$30119$auto$opt_dff.cc:194:make_patterns_logic$10617, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$29010$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$11470, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28995$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[35][0][0]$y$11630, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$29040$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$11482, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28980$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[66][0][0]$y$11828, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$29025$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[31][0][0]$y$11600, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28965$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$11494, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28950$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[16][0][0]$y$11506, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28935$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[17][0][0]$y$11512, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28920$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[37][0][0]$y$11642, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28905$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[18][0][0]$y$11518, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28890$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[30][0][0]$y$11594, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28875$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[19][0][0]$y$11524, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28860$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$11372, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$30372$auto$opt_dff.cc:194:make_patterns_logic$10606, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$28845$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[20][0][0]$y$11530, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$28798$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[23][0][0]$y$11548, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$28815$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[22][0][0]$y$11542, arst={ }, srst={ }
  55 cells in clk=\clk_i, en=$abc$29385$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$28783$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$11394, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28768$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$11402, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28543$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[41][0][0]$y$11668, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28118$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$11488, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28102$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[55][0][0]$y$11754, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28423$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[59][0][0]$y$11780, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28378$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[34][0][0]$y$11624, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28197$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[62][0][0]$y$11798, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28588$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[40][0][0]$y$11662, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28573$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[33][0][0]$y$11618, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28408$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[42][0][0]$y$11674, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28393$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[49][0][0]$y$11718, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$28180$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$11382, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28164$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[32][0][0]$y$11612, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28528$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[25][0][0]$y$11564, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28468$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[64][0][0]$y$11816, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28483$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[67][0][0]$y$11834, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28086$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[56][0][0]$y$11762, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28513$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[47][0][0]$y$11704, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28498$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[65][0][0]$y$11822, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28071$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[57][0][0]$y$11768, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28558$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[36][0][0]$y$11636, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28438$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[52][0][0]$y$11736, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28453$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[63][0][0]$y$11804, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28149$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$11464, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28134$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[29][0][0]$y$11588, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$28663$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[53][0][0]$y$11742, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28273$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[45][0][0]$y$11692, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28603$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[54][0][0]$y$11748, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28363$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[60][0][0]$y$11786, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28618$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[39][0][0]$y$11654, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28348$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[69][0][0]$y$11846, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28333$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[68][0][0]$y$11840, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28257$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[46][0][0]$y$11698, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28242$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[48][0][0]$y$11712, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28212$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[61][0][0]$y$11792, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28227$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[70][0][0]$y$11852, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28633$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[24][0][0]$y$11558, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28648$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[38][0][0]$y$11648, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28318$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[50][0][0]$y$11724, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28288$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[44][0][0]$y$11686, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28303$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[43][0][0]$y$11680, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$30227$u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  87 cells in clk=\clk_i, en=$abc$30279$u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$29055$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[51][0][0]$y$11730, arst={ }, srst={ }
  34 cells in clk=\clk_i, en=$abc$29080$auto$opt_dff.cc:219:make_patterns_logic$10678, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$28830$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[21][0][0]$y$11536, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$29070$auto$opt_dff.cc:219:make_patterns_logic$10671, arst=!\rst_ni, srst={ }
  125 cells in clk=\clk_i, en=$abc$29450$auto$opt_dff.cc:219:make_patterns_logic$10635, arst=!\rst_ni, srst={ }
  319 cells in clk=\clk_i, en=$abc$29133$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  117 cells in clk=\clk_i, en=$abc$29630$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$27940$auto$opt_dff.cc:219:make_patterns_logic$27842, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$27955$auto$opt_dff.cc:219:make_patterns_logic$27831, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$27975$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$11476, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$27992$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[71][0][0]$y$11858, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28008$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[28][0][0]$y$11582, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28024$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[27][0][0]$y$11576, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$28039$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[26][0][0]$y$11570, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$28055$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[58][0][0]$y$11774, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=$abc$30379$u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }

3.71.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.71.2.1. Executing ABC.

3.71.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29623$auto$opt_dff.cc:194:make_patterns_logic$10643, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 6 outputs.

3.71.3.1. Executing ABC.

3.71.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28753$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$11458
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.71.4.1. Executing ABC.

3.71.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28738$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$11452
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.5.1. Executing ABC.

3.71.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28723$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$11432
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.71.6.1. Executing ABC.

3.71.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28708$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$11440
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.7.1. Executing ABC.

3.71.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29807$u_reg.u_error_status_cmdbusy.wr_en, asynchronously reset by !\rst_ni
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.71.8.1. Executing ABC.

3.71.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29797$u_reg.u_error_status_cmdinval.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 2 outputs.

3.71.9.1. Executing ABC.

3.71.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29772$intr_hw_error.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.71.10.1. Executing ABC.

3.71.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29792$u_reg.u_error_status_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 12 gates and 25 wires to a netlist network with 12 inputs and 7 outputs.

3.71.11.1. Executing ABC.

3.71.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29785$u_reg.u_error_status_underflow.wr_en, asynchronously reset by !\rst_ni
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.71.12.1. Executing ABC.

3.71.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30103$auto$opt_dff.cc:194:make_patterns_logic$10614, asynchronously reset by !\rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 3 outputs.

3.71.13.1. Executing ABC.

3.71.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30081$auto$opt_dff.cc:194:make_patterns_logic$10611, asynchronously reset by !\rst_ni
Extracted 17 gates and 22 wires to a netlist network with 5 inputs and 5 outputs.

3.71.14.1. Executing ABC.

3.71.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29854$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.71.15.1. Executing ABC.

3.71.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29818$u_reg.u_error_status_accessinval.wr_en, asynchronously reset by !\rst_ni
Extracted 28 gates and 45 wires to a netlist network with 16 inputs and 16 outputs.

3.71.16.1. Executing ABC.

3.71.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30272$auto$opt_dff.cc:194:make_patterns_logic$10598, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.71.17.1. Executing ABC.

3.71.18. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28693$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$11422
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.71.18.1. Executing ABC.

3.71.19. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28678$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$11414
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.19.1. Executing ABC.

3.71.20. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29612$intr_hw_spi_event.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.71.20.1. Executing ABC.

3.71.21. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29576$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 35 gates and 51 wires to a netlist network with 16 inputs and 11 outputs.

3.71.21.1. Executing ABC.

3.71.22. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29358$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 28 gates and 31 wires to a netlist network with 3 inputs and 3 outputs.

3.71.22.1. Executing ABC.

3.71.23. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29347$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 18 gates and 25 wires to a netlist network with 7 inputs and 9 outputs.

3.71.23.1. Executing ABC.

3.71.24. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29122$auto$opt_dff.cc:219:make_patterns_logic$10664, asynchronously reset by !\rst_ni
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 6 outputs.

3.71.24.1. Executing ABC.

3.71.25. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30119$auto$opt_dff.cc:194:make_patterns_logic$10617, asynchronously reset by !\rst_ni
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 4 outputs.

3.71.25.1. Executing ABC.

3.71.26. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29010$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$11470
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.26.1. Executing ABC.

3.71.27. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28995$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[35][0][0]$y$11630
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.27.1. Executing ABC.

3.71.28. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29040$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$11482
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.71.28.1. Executing ABC.

3.71.29. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28980$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[66][0][0]$y$11828
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.29.1. Executing ABC.

3.71.30. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29025$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[31][0][0]$y$11600
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.30.1. Executing ABC.

3.71.31. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28965$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$11494
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.31.1. Executing ABC.

3.71.32. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28950$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[16][0][0]$y$11506
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.32.1. Executing ABC.

3.71.33. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28935$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[17][0][0]$y$11512
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.33.1. Executing ABC.

3.71.34. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28920$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[37][0][0]$y$11642
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.34.1. Executing ABC.

3.71.35. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28905$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[18][0][0]$y$11518
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.35.1. Executing ABC.

3.71.36. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28890$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[30][0][0]$y$11594
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.36.1. Executing ABC.

3.71.37. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28875$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[19][0][0]$y$11524
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.37.1. Executing ABC.

3.71.38. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28860$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$11372
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.38.1. Executing ABC.

3.71.39. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30372$auto$opt_dff.cc:194:make_patterns_logic$10606, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 7 outputs.

3.71.39.1. Executing ABC.

3.71.40. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28845$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[20][0][0]$y$11530
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 7 outputs.

3.71.40.1. Executing ABC.

3.71.41. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28798$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[23][0][0]$y$11548
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 5 outputs.

3.71.41.1. Executing ABC.

3.71.42. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28815$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[22][0][0]$y$11542
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 5 outputs.

3.71.42.1. Executing ABC.

3.71.43. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29385$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 55 gates and 65 wires to a netlist network with 10 inputs and 30 outputs.

3.71.43.1. Executing ABC.

3.71.44. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28783$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$11394
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.71.44.1. Executing ABC.

3.71.45. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28768$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$11402
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.45.1. Executing ABC.

3.71.46. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28543$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[41][0][0]$y$11668
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.71.46.1. Executing ABC.

3.71.47. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28118$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$11488
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.71.47.1. Executing ABC.

3.71.48. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28102$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[55][0][0]$y$11754
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.48.1. Executing ABC.

3.71.49. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28423$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[59][0][0]$y$11780
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.49.1. Executing ABC.

3.71.50. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28378$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[34][0][0]$y$11624
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.50.1. Executing ABC.

3.71.51. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28197$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[62][0][0]$y$11798
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.51.1. Executing ABC.

3.71.52. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28588$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[40][0][0]$y$11662
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.52.1. Executing ABC.

3.71.53. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28573$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[33][0][0]$y$11618
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.53.1. Executing ABC.

3.71.54. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28408$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[42][0][0]$y$11674
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.54.1. Executing ABC.

3.71.55. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28393$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[49][0][0]$y$11718
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.55.1. Executing ABC.

3.71.56. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28180$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$11382
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 7 outputs.

3.71.56.1. Executing ABC.

3.71.57. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28164$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[32][0][0]$y$11612
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.57.1. Executing ABC.

3.71.58. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28528$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[25][0][0]$y$11564
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.71.58.1. Executing ABC.

3.71.59. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28468$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[64][0][0]$y$11816
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.59.1. Executing ABC.

3.71.60. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28483$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[67][0][0]$y$11834
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.60.1. Executing ABC.

3.71.61. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28086$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[56][0][0]$y$11762
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.71.61.1. Executing ABC.

3.71.62. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28513$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[47][0][0]$y$11704
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.62.1. Executing ABC.

3.71.63. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28498$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[65][0][0]$y$11822
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.63.1. Executing ABC.

3.71.64. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28071$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[57][0][0]$y$11768
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.64.1. Executing ABC.

3.71.65. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28558$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[36][0][0]$y$11636
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.65.1. Executing ABC.

3.71.66. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28438$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[52][0][0]$y$11736
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.66.1. Executing ABC.

3.71.67. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28453$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[63][0][0]$y$11804
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.67.1. Executing ABC.

3.71.68. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28149$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$11464
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.71.68.1. Executing ABC.

3.71.69. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28134$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[29][0][0]$y$11588
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.69.1. Executing ABC.

3.71.70. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28663$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[53][0][0]$y$11742
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 5 outputs.

3.71.70.1. Executing ABC.

3.71.71. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28273$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[45][0][0]$y$11692
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.71.71.1. Executing ABC.

3.71.72. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28603$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[54][0][0]$y$11748
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.72.1. Executing ABC.

3.71.73. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28363$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[60][0][0]$y$11786
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.71.73.1. Executing ABC.

3.71.74. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28618$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[39][0][0]$y$11654
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.71.74.1. Executing ABC.

3.71.75. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28348$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[69][0][0]$y$11846
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.75.1. Executing ABC.

3.71.76. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28333$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[68][0][0]$y$11840
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.71.76.1. Executing ABC.

3.71.77. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28257$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[46][0][0]$y$11698
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.77.1. Executing ABC.

3.71.78. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28242$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[48][0][0]$y$11712
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.71.78.1. Executing ABC.

3.71.79. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28212$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[61][0][0]$y$11792
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.79.1. Executing ABC.

3.71.80. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28227$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[70][0][0]$y$11852
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.71.80.1. Executing ABC.

3.71.81. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28633$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[24][0][0]$y$11558
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.81.1. Executing ABC.

3.71.82. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28648$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[38][0][0]$y$11648
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.82.1. Executing ABC.

3.71.83. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28318$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[50][0][0]$y$11724
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.83.1. Executing ABC.

3.71.84. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28288$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[44][0][0]$y$11686
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.84.1. Executing ABC.

3.71.85. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28303$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[43][0][0]$y$11680
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.71.85.1. Executing ABC.

3.71.86. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30227$u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 38 gates and 72 wires to a netlist network with 34 inputs and 24 outputs.

3.71.86.1. Executing ABC.

3.71.87. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30279$u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 87 gates and 131 wires to a netlist network with 44 inputs and 20 outputs.

3.71.87.1. Executing ABC.

3.71.88. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29055$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[51][0][0]$y$11730
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 5 outputs.

3.71.88.1. Executing ABC.

3.71.89. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29080$auto$opt_dff.cc:219:make_patterns_logic$10678, asynchronously reset by !\rst_ni
Extracted 34 gates and 39 wires to a netlist network with 5 inputs and 9 outputs.

3.71.89.1. Executing ABC.

3.71.90. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 73 gates and 104 wires to a netlist network with 30 inputs and 30 outputs.

3.71.90.1. Executing ABC.

3.71.91. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28830$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[21][0][0]$y$11536
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 5 outputs.

3.71.91.1. Executing ABC.

3.71.92. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29070$auto$opt_dff.cc:219:make_patterns_logic$10671, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 5 outputs.

3.71.92.1. Executing ABC.

3.71.93. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29450$auto$opt_dff.cc:219:make_patterns_logic$10635, asynchronously reset by !\rst_ni
Extracted 125 gates and 167 wires to a netlist network with 42 inputs and 36 outputs.

3.71.93.1. Executing ABC.

3.71.94. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29133$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 319 gates and 587 wires to a netlist network with 268 inputs and 16 outputs.

3.71.94.1. Executing ABC.

3.71.95. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30453$abc$29630$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 117 gates and 177 wires to a netlist network with 60 inputs and 24 outputs.

3.71.95.1. Executing ABC.

3.71.96. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27940$auto$opt_dff.cc:219:make_patterns_logic$27842, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 7 outputs.

3.71.96.1. Executing ABC.

3.71.97. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27955$auto$opt_dff.cc:219:make_patterns_logic$27831, asynchronously reset by !\rst_ni
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 9 outputs.

3.71.97.1. Executing ABC.

3.71.98. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27975$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$11476
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.71.98.1. Executing ABC.

3.71.99. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27992$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[71][0][0]$y$11858
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.71.99.1. Executing ABC.

3.71.100. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28008$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[28][0][0]$y$11582
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.100.1. Executing ABC.

3.71.101. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28024$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[27][0][0]$y$11576
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.71.101.1. Executing ABC.

3.71.102. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28039$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[26][0][0]$y$11570
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 6 outputs.

3.71.102.1. Executing ABC.

3.71.103. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28055$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[58][0][0]$y$11774
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.71.103.1. Executing ABC.

3.71.104. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31211$abc$30379$u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 32 gates and 53 wires to a netlist network with 21 inputs and 19 outputs.

3.71.104.1. Executing ABC.

yosys> abc -dff

3.72. Executing ABC pass (technology mapping using ABC).

3.72.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$30453$abc$29623$auto$opt_dff.cc:194:make_patterns_logic$10643, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$30463$abc$28753$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$11458, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$30478$abc$28738$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$11452, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$30493$abc$28723$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$11432, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$32252$abc$29070$auto$opt_dff.cc:219:make_patterns_logic$10671, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$30523$abc$29807$u_reg.u_error_status_cmdbusy.wr_en, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$33179$abc$28008$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[28][0][0]$y$11582, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$30528$abc$29797$u_reg.u_error_status_cmdinval.wr_en, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$30538$abc$29772$intr_hw_error.new_event, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$30548$abc$29792$u_reg.u_error_status_overflow.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$30563$abc$29785$u_reg.u_error_status_underflow.wr_en, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$30568$abc$30103$auto$opt_dff.cc:194:make_patterns_logic$10614, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$30584$abc$30081$auto$opt_dff.cc:194:make_patterns_logic$10611, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$30603$abc$29854$u_reg.intg_err, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$abc$30829$abc$29818$u_reg.u_error_status_accessinval.wr_en, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$30858$abc$30272$auto$opt_dff.cc:194:make_patterns_logic$10598, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$30865$abc$28693$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$11422, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$30880$abc$28678$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$11414, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$33147$abc$27975$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$11476, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$33130$abc$27955$auto$opt_dff.cc:219:make_patterns_logic$27831, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$33120$abc$27940$auto$opt_dff.cc:219:make_patterns_logic$27842, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$33226$abc$28055$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[58][0][0]$y$11774, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$30895$abc$29612$intr_hw_spi_event.new_event, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$30908$abc$29576$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$30935$abc$29358$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  126 cells in clk=\clk_i, en=$abc$32265$abc$29450$auto$opt_dff.cc:219:make_patterns_logic$10635, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$30982$abc$29122$auto$opt_dff.cc:219:make_patterns_logic$10664, arst=!\rst_ni, srst={ }
  66 cells in clk=\clk_i, en=$abc$30997$abc$30119$auto$opt_dff.cc:194:make_patterns_logic$10617, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$31016$abc$29010$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$11470, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31031$abc$28995$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[35][0][0]$y$11630, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$31046$abc$29040$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$11482, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31061$abc$28980$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[66][0][0]$y$11828, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31076$abc$29025$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[31][0][0]$y$11600, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31091$abc$28965$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$11494, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31106$abc$28950$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[16][0][0]$y$11506, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31121$abc$28935$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[17][0][0]$y$11512, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31136$abc$28920$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[37][0][0]$y$11642, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31151$abc$28905$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[18][0][0]$y$11518, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31166$abc$28890$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[30][0][0]$y$11594, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31181$abc$28875$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[19][0][0]$y$11524, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31196$abc$28860$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$11372, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=1'0, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$31211$abc$30372$auto$opt_dff.cc:194:make_patterns_logic$10606, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$30508$abc$28708$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$11440, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$30964$abc$29347$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$33163$abc$27992$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[71][0][0]$y$11858, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$32237$abc$28830$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[21][0][0]$y$11536, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31222$abc$28845$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[20][0][0]$y$11530, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33194$abc$28024$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[27][0][0]$y$11576, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31239$abc$28798$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[23][0][0]$y$11548, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$31254$abc$28815$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[22][0][0]$y$11542, arst={ }, srst={ }
  54 cells in clk=\clk_i, en=$abc$31269$abc$29385$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$31325$abc$28783$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$11394, arst={ }, srst={ }
  72 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$32100$abc$29055$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[51][0][0]$y$11730, arst={ }, srst={ }
  360 cells in clk=\clk_i, en=$abc$32392$abc$29133$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$31948$abc$28303$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[43][0][0]$y$11680, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$abc$32015$abc$30279$u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$32115$abc$29080$auto$opt_dff.cc:219:make_patterns_logic$10678, arst=!\rst_ni, srst={ }
  113 cells in clk=\clk_i, en=$abc$30453$abc$29630$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$31340$abc$28768$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$11402, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31355$abc$28543$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[41][0][0]$y$11668, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31370$abc$28118$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$11488, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31386$abc$28102$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[55][0][0]$y$11754, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31401$abc$28423$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[59][0][0]$y$11780, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$31416$abc$28378$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[34][0][0]$y$11624, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31431$abc$28197$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[62][0][0]$y$11798, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31446$abc$28588$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[40][0][0]$y$11662, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31461$abc$28573$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[33][0][0]$y$11618, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31476$abc$28408$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[42][0][0]$y$11674, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$31491$abc$28393$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[49][0][0]$y$11718, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$31506$abc$28180$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$11382, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31523$abc$28164$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[32][0][0]$y$11612, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31538$abc$28528$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[25][0][0]$y$11564, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31553$abc$28468$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[64][0][0]$y$11816, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31568$abc$28483$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[67][0][0]$y$11834, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$31583$abc$28086$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[56][0][0]$y$11762, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31599$abc$28513$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[47][0][0]$y$11704, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31614$abc$28498$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[65][0][0]$y$11822, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$33210$abc$28039$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[26][0][0]$y$11570, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$31629$abc$28071$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[57][0][0]$y$11768, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31644$abc$28558$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[36][0][0]$y$11636, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$31659$abc$28438$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[52][0][0]$y$11736, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31674$abc$28453$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[63][0][0]$y$11804, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$31689$abc$28149$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$11464, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31888$abc$28633$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[24][0][0]$y$11558, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$31705$abc$28134$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[29][0][0]$y$11588, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31933$abc$28288$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[44][0][0]$y$11686, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31720$abc$28663$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[53][0][0]$y$11742, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31735$abc$28273$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[45][0][0]$y$11692, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31750$abc$28603$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[54][0][0]$y$11748, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31765$abc$28363$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[60][0][0]$y$11786, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31781$abc$28618$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[39][0][0]$y$11654, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31797$abc$28348$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[69][0][0]$y$11846, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$31903$abc$28648$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[38][0][0]$y$11648, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$31918$abc$28318$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[50][0][0]$y$11724, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31812$abc$28333$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[68][0][0]$y$11840, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$31827$abc$28257$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[46][0][0]$y$11698, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$31842$abc$28242$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[48][0][0]$y$11712, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31858$abc$28212$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[61][0][0]$y$11792, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$31873$abc$28227$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[70][0][0]$y$11852, arst={ }, srst={ }
  49 cells in clk=\clk_i, en=$abc$31211$abc$30379$u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }

3.72.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.72.2.1. Executing ABC.

3.72.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30453$abc$29623$auto$opt_dff.cc:194:make_patterns_logic$10643, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 6 outputs.

3.72.3.1. Executing ABC.

3.72.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30463$abc$28753$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$11458
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.72.4.1. Executing ABC.

3.72.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30478$abc$28738$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$11452
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.72.5.1. Executing ABC.

3.72.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30493$abc$28723$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$11432
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.72.6.1. Executing ABC.

3.72.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32252$abc$29070$auto$opt_dff.cc:219:make_patterns_logic$10671, asynchronously reset by !\rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.72.7.1. Executing ABC.

3.72.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30523$abc$29807$u_reg.u_error_status_cmdbusy.wr_en, asynchronously reset by !\rst_ni
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.72.8.1. Executing ABC.

3.72.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33179$abc$28008$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[28][0][0]$y$11582
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 5 outputs.

3.72.9.1. Executing ABC.

3.72.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30528$abc$29797$u_reg.u_error_status_cmdinval.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 2 outputs.

3.72.10.1. Executing ABC.

3.72.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30538$abc$29772$intr_hw_error.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.72.11.1. Executing ABC.

3.72.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30548$abc$29792$u_reg.u_error_status_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 13 gates and 27 wires to a netlist network with 13 inputs and 7 outputs.

3.72.12.1. Executing ABC.

3.72.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30563$abc$29785$u_reg.u_error_status_underflow.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.72.13.1. Executing ABC.

3.72.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30568$abc$30103$auto$opt_dff.cc:194:make_patterns_logic$10614, asynchronously reset by !\rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 3 outputs.

3.72.14.1. Executing ABC.

3.72.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30584$abc$30081$auto$opt_dff.cc:194:make_patterns_logic$10611, asynchronously reset by !\rst_ni
Extracted 18 gates and 24 wires to a netlist network with 6 inputs and 4 outputs.

3.72.15.1. Executing ABC.

3.72.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30603$abc$29854$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.72.16.1. Executing ABC.

3.72.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30829$abc$29818$u_reg.u_error_status_accessinval.wr_en, asynchronously reset by !\rst_ni
Extracted 29 gates and 45 wires to a netlist network with 15 inputs and 15 outputs.

3.72.17.1. Executing ABC.

3.72.18. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30858$abc$30272$auto$opt_dff.cc:194:make_patterns_logic$10598, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.72.18.1. Executing ABC.

3.72.19. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30865$abc$28693$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$11422
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.72.19.1. Executing ABC.

3.72.20. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30880$abc$28678$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$11414
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 5 outputs.

3.72.20.1. Executing ABC.

3.72.21. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33147$abc$27975$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$11476
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.72.21.1. Executing ABC.

3.72.22. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33130$abc$27955$auto$opt_dff.cc:219:make_patterns_logic$27831, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 10 outputs.

3.72.22.1. Executing ABC.

3.72.23. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33120$abc$27940$auto$opt_dff.cc:219:make_patterns_logic$27842, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.72.23.1. Executing ABC.

3.72.24. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33226$abc$28055$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[58][0][0]$y$11774
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.72.24.1. Executing ABC.

3.72.25. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30895$abc$29612$intr_hw_spi_event.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.72.25.1. Executing ABC.

3.72.26. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30908$abc$29576$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 14 inputs and 8 outputs.

3.72.26.1. Executing ABC.

3.72.27. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30935$abc$29358$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 4 outputs.

3.72.27.1. Executing ABC.

3.72.28. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32265$abc$29450$auto$opt_dff.cc:219:make_patterns_logic$10635, asynchronously reset by !\rst_ni
Extracted 126 gates and 168 wires to a netlist network with 42 inputs and 36 outputs.

3.72.28.1. Executing ABC.

3.72.29. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30982$abc$29122$auto$opt_dff.cc:219:make_patterns_logic$10664, asynchronously reset by !\rst_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 4 outputs.

3.72.29.1. Executing ABC.

3.72.30. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30997$abc$30119$auto$opt_dff.cc:194:make_patterns_logic$10617, asynchronously reset by !\rst_ni
Extracted 66 gates and 127 wires to a netlist network with 61 inputs and 5 outputs.

3.72.30.1. Executing ABC.

3.72.31. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31016$abc$29010$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$11470
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.31.1. Executing ABC.

3.72.32. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31031$abc$28995$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[35][0][0]$y$11630
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.32.1. Executing ABC.

3.72.33. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31046$abc$29040$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$11482
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.72.33.1. Executing ABC.

3.72.34. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31061$abc$28980$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[66][0][0]$y$11828
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.34.1. Executing ABC.

3.72.35. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31076$abc$29025$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[31][0][0]$y$11600
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.72.35.1. Executing ABC.

3.72.36. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31091$abc$28965$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$11494
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.36.1. Executing ABC.

3.72.37. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31106$abc$28950$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[16][0][0]$y$11506
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 5 outputs.

3.72.37.1. Executing ABC.

3.72.38. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31121$abc$28935$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[17][0][0]$y$11512
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.38.1. Executing ABC.

3.72.39. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31136$abc$28920$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[37][0][0]$y$11642
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.39.1. Executing ABC.

3.72.40. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31151$abc$28905$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[18][0][0]$y$11518
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.40.1. Executing ABC.

3.72.41. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31166$abc$28890$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[30][0][0]$y$11594
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.41.1. Executing ABC.

3.72.42. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31181$abc$28875$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[19][0][0]$y$11524
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.42.1. Executing ABC.

3.72.43. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31196$abc$28860$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$11372
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.43.1. Executing ABC.

3.72.44. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0, asynchronously reset by !\rst_ni
Extracted 17 gates and 34 wires to a netlist network with 17 inputs and 11 outputs.

3.72.44.1. Executing ABC.

3.72.45. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31211$abc$30372$auto$opt_dff.cc:194:make_patterns_logic$10606, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.72.45.1. Executing ABC.

3.72.46. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30508$abc$28708$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$11440
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.72.46.1. Executing ABC.

3.72.47. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30964$abc$29347$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 6 outputs.

3.72.47.1. Executing ABC.

3.72.48. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33163$abc$27992$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[71][0][0]$y$11858
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.72.48.1. Executing ABC.

3.72.49. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32237$abc$28830$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[21][0][0]$y$11536
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.72.49.1. Executing ABC.

3.72.50. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31222$abc$28845$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[20][0][0]$y$11530
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 6 outputs.

3.72.50.1. Executing ABC.

3.72.51. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33194$abc$28024$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[27][0][0]$y$11576
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 7 outputs.

3.72.51.1. Executing ABC.

3.72.52. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31239$abc$28798$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[23][0][0]$y$11548
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 5 outputs.

3.72.52.1. Executing ABC.

3.72.53. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31254$abc$28815$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[22][0][0]$y$11542
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.72.53.1. Executing ABC.

3.72.54. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31269$abc$29385$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 54 gates and 63 wires to a netlist network with 9 inputs and 31 outputs.

3.72.54.1. Executing ABC.

3.72.55. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31325$abc$28783$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$11394
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.72.55.1. Executing ABC.

3.72.56. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 72 gates and 105 wires to a netlist network with 32 inputs and 30 outputs.

3.72.56.1. Executing ABC.

3.72.57. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32100$abc$29055$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[51][0][0]$y$11730
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.72.57.1. Executing ABC.

3.72.58. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32392$abc$29133$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 360 gates and 600 wires to a netlist network with 240 inputs and 49 outputs.

3.72.58.1. Executing ABC.

3.72.59. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31948$abc$28303$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[43][0][0]$y$11680
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.59.1. Executing ABC.

3.72.60. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32015$abc$30279$u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 72 gates and 115 wires to a netlist network with 43 inputs and 21 outputs.

3.72.60.1. Executing ABC.

3.72.61. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32115$abc$29080$auto$opt_dff.cc:219:make_patterns_logic$10678, asynchronously reset by !\rst_ni
Extracted 39 gates and 51 wires to a netlist network with 12 inputs and 9 outputs.

3.72.61.1. Executing ABC.

3.72.62. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30453$abc$29630$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 113 gates and 174 wires to a netlist network with 61 inputs and 25 outputs.

3.72.62.1. Executing ABC.

3.72.63. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31340$abc$28768$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$11402
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.63.1. Executing ABC.

3.72.64. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31355$abc$28543$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[41][0][0]$y$11668
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.64.1. Executing ABC.

3.72.65. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31370$abc$28118$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$11488
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.65.1. Executing ABC.

3.72.66. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31386$abc$28102$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[55][0][0]$y$11754
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.66.1. Executing ABC.

3.72.67. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31401$abc$28423$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[59][0][0]$y$11780
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.67.1. Executing ABC.

3.72.68. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31416$abc$28378$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[34][0][0]$y$11624
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.72.68.1. Executing ABC.

3.72.69. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31431$abc$28197$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[62][0][0]$y$11798
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.72.69.1. Executing ABC.

3.72.70. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31446$abc$28588$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[40][0][0]$y$11662
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 6 outputs.

3.72.70.1. Executing ABC.

3.72.71. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31461$abc$28573$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[33][0][0]$y$11618
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.71.1. Executing ABC.

3.72.72. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31476$abc$28408$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[42][0][0]$y$11674
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.72.1. Executing ABC.

3.72.73. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31491$abc$28393$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[49][0][0]$y$11718
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.72.73.1. Executing ABC.

3.72.74. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31506$abc$28180$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$11382
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.72.74.1. Executing ABC.

3.72.75. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31523$abc$28164$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[32][0][0]$y$11612
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.72.75.1. Executing ABC.

3.72.76. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31538$abc$28528$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[25][0][0]$y$11564
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.76.1. Executing ABC.

3.72.77. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31553$abc$28468$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[64][0][0]$y$11816
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.77.1. Executing ABC.

3.72.78. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31568$abc$28483$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[67][0][0]$y$11834
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.78.1. Executing ABC.

3.72.79. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31583$abc$28086$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[56][0][0]$y$11762
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.72.79.1. Executing ABC.

3.72.80. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31599$abc$28513$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[47][0][0]$y$11704
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.80.1. Executing ABC.

3.72.81. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31614$abc$28498$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[65][0][0]$y$11822
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.81.1. Executing ABC.

3.72.82. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33210$abc$28039$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[26][0][0]$y$11570
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.82.1. Executing ABC.

3.72.83. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31629$abc$28071$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[57][0][0]$y$11768
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.72.83.1. Executing ABC.

3.72.84. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31644$abc$28558$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[36][0][0]$y$11636
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.84.1. Executing ABC.

3.72.85. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31659$abc$28438$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[52][0][0]$y$11736
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.72.85.1. Executing ABC.

3.72.86. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31674$abc$28453$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[63][0][0]$y$11804
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.86.1. Executing ABC.

3.72.87. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31689$abc$28149$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$11464
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.72.87.1. Executing ABC.

3.72.88. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31888$abc$28633$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[24][0][0]$y$11558
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 5 outputs.

3.72.88.1. Executing ABC.

3.72.89. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31705$abc$28134$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[29][0][0]$y$11588
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.72.89.1. Executing ABC.

3.72.90. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31933$abc$28288$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[44][0][0]$y$11686
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.72.90.1. Executing ABC.

3.72.91. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31720$abc$28663$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[53][0][0]$y$11742
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 5 outputs.

3.72.91.1. Executing ABC.

3.72.92. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31735$abc$28273$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[45][0][0]$y$11692
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.92.1. Executing ABC.

3.72.93. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31750$abc$28603$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[54][0][0]$y$11748
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.93.1. Executing ABC.

3.72.94. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31765$abc$28363$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[60][0][0]$y$11786
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.94.1. Executing ABC.

3.72.95. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31781$abc$28618$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[39][0][0]$y$11654
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.95.1. Executing ABC.

3.72.96. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31797$abc$28348$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[69][0][0]$y$11846
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 5 outputs.

3.72.96.1. Executing ABC.

3.72.97. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31903$abc$28648$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[38][0][0]$y$11648
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.72.97.1. Executing ABC.

3.72.98. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31918$abc$28318$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[50][0][0]$y$11724
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.72.98.1. Executing ABC.

3.72.99. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31812$abc$28333$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[68][0][0]$y$11840
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 6 outputs.

3.72.99.1. Executing ABC.

3.72.100. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31827$abc$28257$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[46][0][0]$y$11698
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.72.100.1. Executing ABC.

3.72.101. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31842$abc$28242$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[48][0][0]$y$11712
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.72.101.1. Executing ABC.

3.72.102. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31858$abc$28212$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[61][0][0]$y$11792
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.102.1. Executing ABC.

3.72.103. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31873$abc$28227$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[70][0][0]$y$11852
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.72.103.1. Executing ABC.

3.72.104. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31211$abc$30379$u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 35 outputs.

3.72.104.1. Executing ABC.

yosys> abc -dff

3.73. Executing ABC pass (technology mapping using ABC).

3.73.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$33307$abc$30453$abc$29623$auto$opt_dff.cc:194:make_patterns_logic$10643, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$33317$abc$30463$abc$28753$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$11458, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$33332$abc$30478$abc$28738$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$11452, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$33362$abc$32252$abc$29070$auto$opt_dff.cc:219:make_patterns_logic$10671, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$33372$abc$30523$abc$29807$u_reg.u_error_status_cmdbusy.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$33392$abc$30528$abc$29797$u_reg.u_error_status_cmdinval.wr_en, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$33402$abc$30538$abc$29772$intr_hw_error.new_event, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$33412$abc$30548$abc$29792$u_reg.u_error_status_overflow.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$33427$abc$30563$abc$29785$u_reg.u_error_status_underflow.wr_en, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$33437$abc$30568$abc$30103$auto$opt_dff.cc:194:make_patterns_logic$10614, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$33473$abc$30603$abc$29854$u_reg.intg_err, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$33347$abc$30493$abc$28723$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$11432, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$33703$abc$30829$abc$29818$u_reg.u_error_status_accessinval.wr_en, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$33729$abc$30858$abc$30272$auto$opt_dff.cc:194:make_patterns_logic$10598, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$33736$abc$30865$abc$28693$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$11422, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$33454$abc$30584$abc$30081$auto$opt_dff.cc:194:make_patterns_logic$10611, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$33751$abc$30880$abc$28678$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$11414, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$33766$abc$33147$abc$27975$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$11476, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$33781$abc$33130$abc$27955$auto$opt_dff.cc:219:make_patterns_logic$27831, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$33796$abc$33120$abc$27940$auto$opt_dff.cc:219:make_patterns_logic$27842, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$33808$abc$33226$abc$28055$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[58][0][0]$y$11774, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$33823$abc$30895$abc$29612$intr_hw_spi_event.new_event, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$33836$abc$30908$abc$29576$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$33860$abc$30935$abc$29358$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  125 cells in clk=\clk_i, en=$abc$33885$abc$32265$abc$29450$auto$opt_dff.cc:219:make_patterns_logic$10635, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$34011$abc$30982$abc$29122$auto$opt_dff.cc:219:make_patterns_logic$10664, arst=!\rst_ni, srst={ }
  91 cells in clk=\clk_i, en=$abc$34023$abc$30997$abc$30119$auto$opt_dff.cc:194:make_patterns_logic$10617, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$34098$abc$31016$abc$29010$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$11470, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34113$abc$31031$abc$28995$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[35][0][0]$y$11630, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$34128$abc$31046$abc$29040$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$11482, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$34143$abc$31061$abc$28980$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[66][0][0]$y$11828, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$34158$abc$31076$abc$29025$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[31][0][0]$y$11600, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34173$abc$31091$abc$28965$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$11494, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$34188$abc$31106$abc$28950$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[16][0][0]$y$11506, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$34203$abc$31121$abc$28935$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[17][0][0]$y$11512, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34218$abc$31136$abc$28920$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[37][0][0]$y$11642, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34233$abc$31151$abc$28905$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[18][0][0]$y$11518, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$34248$abc$31166$abc$28890$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[30][0][0]$y$11594, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34263$abc$31181$abc$28875$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[19][0][0]$y$11524, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34278$abc$31196$abc$28860$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$11372, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$34328$abc$31211$abc$30372$auto$opt_dff.cc:194:make_patterns_logic$10606, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$33377$abc$33179$abc$28008$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[28][0][0]$y$11582, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$34334$abc$30508$abc$28708$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$11440, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$34349$abc$30964$abc$29347$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$34364$abc$33163$abc$27992$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[71][0][0]$y$11858, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$34379$abc$32237$abc$28830$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[21][0][0]$y$11536, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34394$abc$31222$abc$28845$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[20][0][0]$y$11530, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$34410$abc$33194$abc$28024$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[27][0][0]$y$11576, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$34427$abc$31239$abc$28798$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[23][0][0]$y$11548, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$34442$abc$31254$abc$28815$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[22][0][0]$y$11542, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$34512$abc$31325$abc$28783$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$11394, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=1'0, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$34611$abc$32100$abc$29055$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[51][0][0]$y$11730, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$35877$abc$31873$abc$28227$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[70][0][0]$y$11852, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35012$abc$31948$abc$28303$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[43][0][0]$y$11680, arst={ }, srst={ }
  39 cells in clk=\clk_i, en=$abc$35106$abc$32115$abc$29080$auto$opt_dff.cc:219:make_patterns_logic$10678, arst=!\rst_ni, srst={ }
  68 cells in clk=\clk_i, en=$abc$35027$abc$32015$abc$30279$u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$35271$abc$31340$abc$28768$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$11402, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35286$abc$31355$abc$28543$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[41][0][0]$y$11668, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$35301$abc$31370$abc$28118$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$11488, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35316$abc$31386$abc$28102$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[55][0][0]$y$11754, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35331$abc$31401$abc$28423$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[59][0][0]$y$11780, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35346$abc$31416$abc$28378$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[34][0][0]$y$11624, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35362$abc$31431$abc$28197$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[62][0][0]$y$11798, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$35377$abc$31446$abc$28588$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[40][0][0]$y$11662, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35393$abc$31461$abc$28573$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[33][0][0]$y$11618, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35408$abc$31476$abc$28408$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[42][0][0]$y$11674, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35423$abc$31491$abc$28393$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[49][0][0]$y$11718, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$35438$abc$31506$abc$28180$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$11382, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35454$abc$31523$abc$28164$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[32][0][0]$y$11612, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35469$abc$31538$abc$28528$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[25][0][0]$y$11564, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35484$abc$31553$abc$28468$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[64][0][0]$y$11816, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35499$abc$31568$abc$28483$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[67][0][0]$y$11834, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35514$abc$31583$abc$28086$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[56][0][0]$y$11762, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35529$abc$31599$abc$28513$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[47][0][0]$y$11704, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35544$abc$31614$abc$28498$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[65][0][0]$y$11822, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35559$abc$33210$abc$28039$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[26][0][0]$y$11570, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35574$abc$31629$abc$28071$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[57][0][0]$y$11768, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35589$abc$31644$abc$28558$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[36][0][0]$y$11636, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35604$abc$31659$abc$28438$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[52][0][0]$y$11736, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35619$abc$31674$abc$28453$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[63][0][0]$y$11804, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35634$abc$31689$abc$28149$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$11464, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35650$abc$31888$abc$28633$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[24][0][0]$y$11558, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35665$abc$31705$abc$28134$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[29][0][0]$y$11588, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35680$abc$31933$abc$28288$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[44][0][0]$y$11686, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35695$abc$31720$abc$28663$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[53][0][0]$y$11742, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35710$abc$31735$abc$28273$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[45][0][0]$y$11692, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35725$abc$31750$abc$28603$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[54][0][0]$y$11748, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35740$abc$31765$abc$28363$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[60][0][0]$y$11786, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35755$abc$31781$abc$28618$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[39][0][0]$y$11654, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$35770$abc$31797$abc$28348$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[69][0][0]$y$11846, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35785$abc$31903$abc$28648$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[38][0][0]$y$11648, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$35800$abc$31918$abc$28318$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[50][0][0]$y$11724, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$35815$abc$31812$abc$28333$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[68][0][0]$y$11840, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35831$abc$31827$abc$28257$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[46][0][0]$y$11698, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35847$abc$31842$abc$28242$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[48][0][0]$y$11712, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$35862$abc$31858$abc$28212$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[61][0][0]$y$11792, arst={ }, srst={ }
  59 cells in clk=\clk_i, en=$abc$34457$abc$31269$abc$29385$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  75 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  108 cells in clk=\clk_i, en=$abc$35146$abc$30453$abc$29630$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  365 cells in clk=\clk_i, en=$abc$34626$abc$32392$abc$29133$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  48 cells in clk=\clk_i, en=$abc$35892$abc$31211$abc$30379$u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }

3.73.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.73.2.1. Executing ABC.

3.73.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33307$abc$30453$abc$29623$auto$opt_dff.cc:194:make_patterns_logic$10643, asynchronously reset by !\rst_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 5 outputs.

3.73.3.1. Executing ABC.

3.73.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33317$abc$30463$abc$28753$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$11458
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 5 outputs.

3.73.4.1. Executing ABC.

3.73.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33332$abc$30478$abc$28738$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$11452
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.73.5.1. Executing ABC.

3.73.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33362$abc$32252$abc$29070$auto$opt_dff.cc:219:make_patterns_logic$10671, asynchronously reset by !\rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.73.6.1. Executing ABC.

3.73.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33372$abc$30523$abc$29807$u_reg.u_error_status_cmdbusy.wr_en, asynchronously reset by !\rst_ni
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.73.7.1. Executing ABC.

3.73.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33392$abc$30528$abc$29797$u_reg.u_error_status_cmdinval.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 2 outputs.

3.73.8.1. Executing ABC.

3.73.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33402$abc$30538$abc$29772$intr_hw_error.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.73.9.1. Executing ABC.

3.73.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33412$abc$30548$abc$29792$u_reg.u_error_status_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 13 gates and 27 wires to a netlist network with 13 inputs and 7 outputs.

3.73.10.1. Executing ABC.

3.73.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33427$abc$30563$abc$29785$u_reg.u_error_status_underflow.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.73.11.1. Executing ABC.

3.73.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33437$abc$30568$abc$30103$auto$opt_dff.cc:194:make_patterns_logic$10614, asynchronously reset by !\rst_ni
Extracted 16 gates and 19 wires to a netlist network with 3 inputs and 3 outputs.

3.73.12.1. Executing ABC.

3.73.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33473$abc$30603$abc$29854$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.73.13.1. Executing ABC.

3.73.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33347$abc$30493$abc$28723$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$11432
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 5 outputs.

3.73.14.1. Executing ABC.

3.73.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33703$abc$30829$abc$29818$u_reg.u_error_status_accessinval.wr_en, asynchronously reset by !\rst_ni
Extracted 23 gates and 40 wires to a netlist network with 16 inputs and 14 outputs.

3.73.15.1. Executing ABC.

3.73.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33729$abc$30858$abc$30272$auto$opt_dff.cc:194:make_patterns_logic$10598, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.73.16.1. Executing ABC.

3.73.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33736$abc$30865$abc$28693$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$11422
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.73.17.1. Executing ABC.

3.73.18. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33454$abc$30584$abc$30081$auto$opt_dff.cc:194:make_patterns_logic$10611, asynchronously reset by !\rst_ni
Extracted 18 gates and 24 wires to a netlist network with 6 inputs and 4 outputs.

3.73.18.1. Executing ABC.

3.73.19. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33751$abc$30880$abc$28678$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$11414
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 5 outputs.

3.73.19.1. Executing ABC.

3.73.20. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33766$abc$33147$abc$27975$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$11476
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 5 outputs.

3.73.20.1. Executing ABC.

3.73.21. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33781$abc$33130$abc$27955$auto$opt_dff.cc:219:make_patterns_logic$27831, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 10 outputs.

3.73.21.1. Executing ABC.

3.73.22. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33796$abc$33120$abc$27940$auto$opt_dff.cc:219:make_patterns_logic$27842, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.73.22.1. Executing ABC.

3.73.23. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33808$abc$33226$abc$28055$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[58][0][0]$y$11774
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.23.1. Executing ABC.

3.73.24. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33823$abc$30895$abc$29612$intr_hw_spi_event.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 9 outputs.

3.73.24.1. Executing ABC.

3.73.25. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33836$abc$30908$abc$29576$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 24 gates and 37 wires to a netlist network with 13 inputs and 8 outputs.

3.73.25.1. Executing ABC.

3.73.26. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33860$abc$30935$abc$29358$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 4 outputs.

3.73.26.1. Executing ABC.

3.73.27. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33885$abc$32265$abc$29450$auto$opt_dff.cc:219:make_patterns_logic$10635, asynchronously reset by !\rst_ni
Extracted 125 gates and 167 wires to a netlist network with 42 inputs and 36 outputs.

3.73.27.1. Executing ABC.

3.73.28. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34011$abc$30982$abc$29122$auto$opt_dff.cc:219:make_patterns_logic$10664, asynchronously reset by !\rst_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

3.73.28.1. Executing ABC.

3.73.29. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34023$abc$30997$abc$30119$auto$opt_dff.cc:194:make_patterns_logic$10617, asynchronously reset by !\rst_ni
Extracted 91 gates and 168 wires to a netlist network with 77 inputs and 5 outputs.

3.73.29.1. Executing ABC.

3.73.30. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34098$abc$31016$abc$29010$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$11470
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.30.1. Executing ABC.

3.73.31. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34113$abc$31031$abc$28995$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[35][0][0]$y$11630
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.31.1. Executing ABC.

3.73.32. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34128$abc$31046$abc$29040$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$11482
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.73.32.1. Executing ABC.

3.73.33. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34143$abc$31061$abc$28980$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[66][0][0]$y$11828
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.73.33.1. Executing ABC.

3.73.34. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34158$abc$31076$abc$29025$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[31][0][0]$y$11600
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.34.1. Executing ABC.

3.73.35. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34173$abc$31091$abc$28965$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$11494
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.35.1. Executing ABC.

3.73.36. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34188$abc$31106$abc$28950$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[16][0][0]$y$11506
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 5 outputs.

3.73.36.1. Executing ABC.

3.73.37. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34203$abc$31121$abc$28935$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[17][0][0]$y$11512
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.37.1. Executing ABC.

3.73.38. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34218$abc$31136$abc$28920$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[37][0][0]$y$11642
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.38.1. Executing ABC.

3.73.39. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34233$abc$31151$abc$28905$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[18][0][0]$y$11518
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.73.39.1. Executing ABC.

3.73.40. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34248$abc$31166$abc$28890$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[30][0][0]$y$11594
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.40.1. Executing ABC.

3.73.41. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34263$abc$31181$abc$28875$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[19][0][0]$y$11524
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.41.1. Executing ABC.

3.73.42. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34278$abc$31196$abc$28860$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$11372
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.42.1. Executing ABC.

3.73.43. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34328$abc$31211$abc$30372$auto$opt_dff.cc:194:make_patterns_logic$10606, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.73.43.1. Executing ABC.

3.73.44. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33377$abc$33179$abc$28008$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[28][0][0]$y$11582
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.73.44.1. Executing ABC.

3.73.45. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34334$abc$30508$abc$28708$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$11440
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.73.45.1. Executing ABC.

3.73.46. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34349$abc$30964$abc$29347$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 20 wires to a netlist network with 5 inputs and 7 outputs.

3.73.46.1. Executing ABC.

3.73.47. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34364$abc$33163$abc$27992$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[71][0][0]$y$11858
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

3.73.47.1. Executing ABC.

3.73.48. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34379$abc$32237$abc$28830$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[21][0][0]$y$11536
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.73.48.1. Executing ABC.

3.73.49. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34394$abc$31222$abc$28845$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[20][0][0]$y$11530
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 7 outputs.

3.73.49.1. Executing ABC.

3.73.50. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34410$abc$33194$abc$28024$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[27][0][0]$y$11576
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.50.1. Executing ABC.

3.73.51. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34427$abc$31239$abc$28798$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[23][0][0]$y$11548
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.73.51.1. Executing ABC.

3.73.52. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34442$abc$31254$abc$28815$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[22][0][0]$y$11542
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 5 outputs.

3.73.52.1. Executing ABC.

3.73.53. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34512$abc$31325$abc$28783$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$11394
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.53.1. Executing ABC.

3.73.54. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0, asynchronously reset by !\rst_ni
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 11 outputs.

3.73.54.1. Executing ABC.

3.73.55. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34611$abc$32100$abc$29055$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[51][0][0]$y$11730
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.73.55.1. Executing ABC.

3.73.56. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35877$abc$31873$abc$28227$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[70][0][0]$y$11852
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

3.73.56.1. Executing ABC.

3.73.57. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35012$abc$31948$abc$28303$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[43][0][0]$y$11680
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.57.1. Executing ABC.

3.73.58. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35106$abc$32115$abc$29080$auto$opt_dff.cc:219:make_patterns_logic$10678, asynchronously reset by !\rst_ni
Extracted 39 gates and 51 wires to a netlist network with 12 inputs and 9 outputs.

3.73.58.1. Executing ABC.

3.73.59. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35027$abc$32015$abc$30279$u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 68 gates and 111 wires to a netlist network with 43 inputs and 21 outputs.

3.73.59.1. Executing ABC.

3.73.60. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35271$abc$31340$abc$28768$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$11402
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.60.1. Executing ABC.

3.73.61. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35286$abc$31355$abc$28543$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[41][0][0]$y$11668
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.73.61.1. Executing ABC.

3.73.62. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35301$abc$31370$abc$28118$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$11488
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.73.62.1. Executing ABC.

3.73.63. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35316$abc$31386$abc$28102$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[55][0][0]$y$11754
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.63.1. Executing ABC.

3.73.64. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35331$abc$31401$abc$28423$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[59][0][0]$y$11780
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.64.1. Executing ABC.

3.73.65. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35346$abc$31416$abc$28378$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[34][0][0]$y$11624
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.65.1. Executing ABC.

3.73.66. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35362$abc$31431$abc$28197$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[62][0][0]$y$11798
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.66.1. Executing ABC.

3.73.67. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35377$abc$31446$abc$28588$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[40][0][0]$y$11662
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 6 outputs.

3.73.67.1. Executing ABC.

3.73.68. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35393$abc$31461$abc$28573$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[33][0][0]$y$11618
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.68.1. Executing ABC.

3.73.69. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35408$abc$31476$abc$28408$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[42][0][0]$y$11674
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.69.1. Executing ABC.

3.73.70. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35423$abc$31491$abc$28393$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[49][0][0]$y$11718
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 5 outputs.

3.73.70.1. Executing ABC.

3.73.71. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35438$abc$31506$abc$28180$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$11382
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.73.71.1. Executing ABC.

3.73.72. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35454$abc$31523$abc$28164$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[32][0][0]$y$11612
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.72.1. Executing ABC.

3.73.73. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35469$abc$31538$abc$28528$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[25][0][0]$y$11564
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.73.73.1. Executing ABC.

3.73.74. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35484$abc$31553$abc$28468$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[64][0][0]$y$11816
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.74.1. Executing ABC.

3.73.75. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35499$abc$31568$abc$28483$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[67][0][0]$y$11834
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.73.75.1. Executing ABC.

3.73.76. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35514$abc$31583$abc$28086$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[56][0][0]$y$11762
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 5 outputs.

3.73.76.1. Executing ABC.

3.73.77. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35529$abc$31599$abc$28513$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[47][0][0]$y$11704
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.77.1. Executing ABC.

3.73.78. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35544$abc$31614$abc$28498$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[65][0][0]$y$11822
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.78.1. Executing ABC.

3.73.79. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35559$abc$33210$abc$28039$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[26][0][0]$y$11570
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 6 outputs.

3.73.79.1. Executing ABC.

3.73.80. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35574$abc$31629$abc$28071$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[57][0][0]$y$11768
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 5 outputs.

3.73.80.1. Executing ABC.

3.73.81. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35589$abc$31644$abc$28558$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[36][0][0]$y$11636
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.81.1. Executing ABC.

3.73.82. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35604$abc$31659$abc$28438$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[52][0][0]$y$11736
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 5 outputs.

3.73.82.1. Executing ABC.

3.73.83. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35619$abc$31674$abc$28453$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[63][0][0]$y$11804
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.83.1. Executing ABC.

3.73.84. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35634$abc$31689$abc$28149$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$11464
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.84.1. Executing ABC.

3.73.85. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35650$abc$31888$abc$28633$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[24][0][0]$y$11558
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 5 outputs.

3.73.85.1. Executing ABC.

3.73.86. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35665$abc$31705$abc$28134$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[29][0][0]$y$11588
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 5 outputs.

3.73.86.1. Executing ABC.

3.73.87. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35680$abc$31933$abc$28288$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[44][0][0]$y$11686
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.73.87.1. Executing ABC.

3.73.88. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35695$abc$31720$abc$28663$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[53][0][0]$y$11742
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 5 outputs.

3.73.88.1. Executing ABC.

3.73.89. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35710$abc$31735$abc$28273$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[45][0][0]$y$11692
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.89.1. Executing ABC.

3.73.90. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35725$abc$31750$abc$28603$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[54][0][0]$y$11748
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.90.1. Executing ABC.

3.73.91. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35740$abc$31765$abc$28363$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[60][0][0]$y$11786
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.73.91.1. Executing ABC.

3.73.92. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35755$abc$31781$abc$28618$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[39][0][0]$y$11654
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.92.1. Executing ABC.

3.73.93. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35770$abc$31797$abc$28348$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[69][0][0]$y$11846
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.73.93.1. Executing ABC.

3.73.94. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35785$abc$31903$abc$28648$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[38][0][0]$y$11648
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.94.1. Executing ABC.

3.73.95. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35800$abc$31918$abc$28318$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[50][0][0]$y$11724
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 5 outputs.

3.73.95.1. Executing ABC.

3.73.96. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35815$abc$31812$abc$28333$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[68][0][0]$y$11840
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 6 outputs.

3.73.96.1. Executing ABC.

3.73.97. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35831$abc$31827$abc$28257$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[46][0][0]$y$11698
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 7 outputs.

3.73.97.1. Executing ABC.

3.73.98. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35847$abc$31842$abc$28242$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[48][0][0]$y$11712
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 6 outputs.

3.73.98.1. Executing ABC.

3.73.99. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35862$abc$31858$abc$28212$memory\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage$wren[61][0][0]$y$11792
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 6 outputs.

3.73.99.1. Executing ABC.

3.73.100. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34457$abc$31269$abc$29385$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 59 gates and 71 wires to a netlist network with 12 inputs and 38 outputs.

3.73.100.1. Executing ABC.

3.73.101. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 75 gates and 109 wires to a netlist network with 33 inputs and 30 outputs.

3.73.101.1. Executing ABC.

3.73.102. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35146$abc$30453$abc$29630$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 108 gates and 167 wires to a netlist network with 59 inputs and 25 outputs.

3.73.102.1. Executing ABC.

3.73.103. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34626$abc$32392$abc$29133$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 365 gates and 619 wires to a netlist network with 254 inputs and 57 outputs.

3.73.103.1. Executing ABC.

3.73.104. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35892$abc$31211$abc$30379$u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 48 gates and 87 wires to a netlist network with 39 inputs and 34 outputs.

3.73.104.1. Executing ABC.

yosys> opt_ffinv

3.74. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.75. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.75.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~14 debug messages>

yosys> opt_merge -nomux

3.75.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~198 debug messages>
Removed a total of 66 cells.

yosys> opt_muxtree

3.75.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.75.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.75.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$37118$auto$blifparse.cc:362:parse_blif$37126 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$37118$auto$blifparse.cc:362:parse_blif$37123 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$37118$auto$blifparse.cc:362:parse_blif$37127 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$37118$auto$blifparse.cc:362:parse_blif$37125 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$37118$auto$blifparse.cc:362:parse_blif$37122 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$37118$auto$blifparse.cc:362:parse_blif$37129 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$37118$auto$blifparse.cc:362:parse_blif$37128 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$37118$auto$blifparse.cc:362:parse_blif$37121 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$37118$auto$blifparse.cc:362:parse_blif$37120 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$37118$auto$blifparse.cc:362:parse_blif$37119 ($_DFFE_PN0P_) from module spi_host (removing D path).
Adding EN signal on $abc$37920$auto$blifparse.cc:362:parse_blif$37926 ($_DFFE_PN0P_) from module spi_host (D = $abc$37920$abc$34457$abc$31765$abc$28055$auto$rtlil.cc:2399:And$11758, Q = $abc$37920$lo5).
Handling never-active EN on $abc$37118$auto$blifparse.cc:362:parse_blif$37124 ($_DFFE_PN0P_) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $abc$37118$auto$blifparse.cc:362:parse_blif$37124 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$37118$auto$blifparse.cc:362:parse_blif$37119 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$37118$auto$blifparse.cc:362:parse_blif$37120 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$37118$auto$blifparse.cc:362:parse_blif$37121 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$37118$auto$blifparse.cc:362:parse_blif$37128 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$37118$auto$blifparse.cc:362:parse_blif$37129 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$37118$auto$blifparse.cc:362:parse_blif$37122 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$37118$auto$blifparse.cc:362:parse_blif$37125 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$37118$auto$blifparse.cc:362:parse_blif$37127 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$37118$auto$blifparse.cc:362:parse_blif$37123 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$37118$auto$blifparse.cc:362:parse_blif$37126 ($_DLATCH_N_) from module spi_host.

yosys> opt_clean

3.75.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 3 unused cells and 14891 unused wires.
<suppressed ~226 debug messages>

yosys> opt_expr

3.75.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~1 debug messages>

3.75.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.75.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.75.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -sat

3.75.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.75.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.75.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.75.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.75.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.75.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.75.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.75.23. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.76. Executing BMUXMAP pass.

yosys> demuxmap

3.77. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_0O4TZ0/abc_tmp_1.scr

3.78. Executing ABC pass (technology mapping using ABC).

3.78.1. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Extracted 1644 gates and 2169 wires to a netlist network with 523 inputs and 230 outputs.

3.78.1.1. Executing ABC.
DE:   #PIs = 523  #Luts =   514  Max Lvl =  21  Avg Lvl =  10.10  [   0.38 sec. at Pass 0]
DE:   #PIs = 523  #Luts =   444  Max Lvl =  14  Avg Lvl =   7.13  [   6.39 sec. at Pass 1]
DE:   #PIs = 523  #Luts =   432  Max Lvl =  15  Avg Lvl =   7.94  [   1.95 sec. at Pass 2]
DE:   #PIs = 523  #Luts =   432  Max Lvl =  15  Avg Lvl =   7.94  [   3.37 sec. at Pass 3]
DE:   #PIs = 523  #Luts =   431  Max Lvl =  15  Avg Lvl =   7.36  [   2.52 sec. at Pass 4]
DE:   #PIs = 523  #Luts =   429  Max Lvl =  14  Avg Lvl =   6.72  [   3.48 sec. at Pass 5]
DE:   #PIs = 523  #Luts =   423  Max Lvl =  15  Avg Lvl =   7.97  [   2.68 sec. at Pass 6]
DE:   #PIs = 523  #Luts =   423  Max Lvl =  15  Avg Lvl =   7.97  [   4.53 sec. at Pass 7]
DE:   #PIs = 523  #Luts =   423  Max Lvl =  15  Avg Lvl =   7.97  [   3.39 sec. at Pass 8]
DE:   #PIs = 523  #Luts =   423  Max Lvl =  15  Avg Lvl =   7.97  [   3.84 sec. at Pass 9]
DE:   #PIs = 523  #Luts =   423  Max Lvl =  15  Avg Lvl =   7.97  [   9.00 sec. at Pass 10]
DE:   #PIs = 523  #Luts =   423  Max Lvl =  15  Avg Lvl =   7.97  [   0.73 sec. at Pass 11]

yosys> opt_expr

3.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.84. Executing OPT_SHARE pass.

yosys> opt_dff

3.85. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 2178 unused wires.
<suppressed ~46 debug messages>

yosys> opt_expr

3.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.88. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> stat

3.89. Printing statistics.

=== spi_host ===

   Number of wires:               3177
   Number of wire bits:          16182
   Number of public wires:        2433
   Number of public wire bits:   15431
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                840
     $_DFFE_PN0P_                  112
     $_DFFE_PP_                    288
     $_DFF_PN0_                     18
     $_DFF_PN1_                      1
     $lut                          421


yosys> shregmap -minlen 8 -maxlen 20

3.90. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.91. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.92. Printing statistics.

=== spi_host ===

   Number of wires:               3177
   Number of wire bits:          16182
   Number of public wires:        2433
   Number of public wire bits:   15431
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                840
     $_DFFE_PN0P_                  112
     $_DFFE_PP0P_                  288
     $_DFF_PN0_                     18
     $_DFF_PN1_                      1
     $lut                          421


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.93. Executing TECHMAP pass (map to technology primitives).

3.93.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.93.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.93.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1264 debug messages>

yosys> opt_expr -mux_undef

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~12306 debug messages>

yosys> simplemap

3.95. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge

3.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~4530 debug messages>
Removed a total of 1510 cells.

yosys> opt_dff -nodffe -nosdff

3.98. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 3476 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.100. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.100.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~99 debug messages>

yosys> opt_merge -nomux

3.100.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.100.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.100.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.100.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.100.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.100.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.100.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.100.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.100.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.100.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.100.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.100.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.100.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_0O4TZ0/abc_tmp_2.scr

3.101. Executing ABC pass (technology mapping using ABC).

3.101.1. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Extracted 1676 gates and 2200 wires to a netlist network with 522 inputs and 228 outputs.

3.101.1.1. Executing ABC.
DE:   #PIs = 522  #Luts =   423  Max Lvl =  15  Avg Lvl =   7.99  [   0.25 sec. at Pass 0]
DE:   #PIs = 522  #Luts =   423  Max Lvl =  15  Avg Lvl =   7.99  [   7.00 sec. at Pass 1]
DE:   #PIs = 522  #Luts =   420  Max Lvl =  14  Avg Lvl =   7.61  [   2.27 sec. at Pass 2]
DE:   #PIs = 522  #Luts =   420  Max Lvl =  14  Avg Lvl =   7.61  [   2.78 sec. at Pass 3]
DE:   #PIs = 522  #Luts =   420  Max Lvl =  14  Avg Lvl =   7.61  [   2.13 sec. at Pass 4]
DE:   #PIs = 522  #Luts =   420  Max Lvl =  14  Avg Lvl =   7.61  [   3.16 sec. at Pass 5]
DE:   #PIs = 522  #Luts =   420  Max Lvl =  14  Avg Lvl =   7.61  [   6.60 sec. at Pass 6]
DE:   #PIs = 522  #Luts =   420  Max Lvl =  14  Avg Lvl =   7.61  [   0.55 sec. at Pass 7]

yosys> opt_expr

3.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.107. Executing OPT_SHARE pass.

yosys> opt_dff

3.108. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 1818 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.111. Executing HIERARCHY pass (managing design hierarchy).

3.111.1. Analyzing design hierarchy..
Top module:  \spi_host

3.111.2. Analyzing design hierarchy..
Top module:  \spi_host
Removed 0 unused modules.

yosys> stat

3.112. Printing statistics.

=== spi_host ===

   Number of wires:               3175
   Number of wire bits:          16180
   Number of public wires:        2433
   Number of public wire bits:   15431
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                839
     $lut                          420
     dffsre                        419


yosys> opt_clean -purge

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 2348 unused wires.
<suppressed ~2348 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.114. Executing Verilog backend.
Dumping module `\spi_host'.

Warnings: 643 unique messages, 643 total
End of script. Logfile hash: ca807c5684, CPU: user 32.07s system 4.16s, MEM: 67.22 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 92% 6x abc (325 sec), 1% 53x opt_expr (6 sec), ...
real 218.07
user 320.05
sys 30.08
