--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15207830 paths analyzed, 1052 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.609ns.
--------------------------------------------------------------------------------
Slack:                  1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.552ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.A3       net (fanout=8)        1.103   decoder/Maddsub_n0037_3
    SLICE_X3Y30.A        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X3Y31.C2       net (fanout=13)       0.747   Maddsub_n0037_Madd_cy[3]
    SLICE_X3Y31.C        Tilo                  0.259   decoder/N194
                                                       decoder/Sh17714
    SLICE_X0Y30.B4       net (fanout=1)        0.544   decoder/Sh17714
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.552ns (7.187ns logic, 11.365ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  1.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.551ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.A3       net (fanout=8)        1.103   decoder/Maddsub_n0037_3
    SLICE_X3Y30.A        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X3Y31.C2       net (fanout=13)       0.747   Maddsub_n0037_Madd_cy[3]
    SLICE_X3Y31.C        Tilo                  0.259   decoder/N194
                                                       decoder/Sh17714
    SLICE_X0Y30.B4       net (fanout=1)        0.544   decoder/Sh17714
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.551ns (7.187ns logic, 11.364ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  1.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.454ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.410   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X0Y30.D5       net (fanout=16)       1.260   Maddsub_n0037_4
    SLICE_X0Y30.D        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X0Y30.B3       net (fanout=1)        1.200   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.454ns (7.023ns logic, 11.431ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.453ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.410   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X0Y30.D5       net (fanout=16)       1.260   Maddsub_n0037_4
    SLICE_X0Y30.D        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X0Y30.B3       net (fanout=1)        1.200   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.453ns (7.023ns logic, 11.430ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  1.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.387ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.A3       net (fanout=8)        1.103   decoder/Maddsub_n0037_3
    SLICE_X3Y30.A        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X3Y31.C2       net (fanout=13)       0.747   Maddsub_n0037_Madd_cy[3]
    SLICE_X3Y31.C        Tilo                  0.259   decoder/N194
                                                       decoder/Sh17714
    SLICE_X0Y30.B4       net (fanout=1)        0.544   decoder/Sh17714
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C2       net (fanout=12)       1.729   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y9.B1        net (fanout=7)        0.590   M_alu_a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.387ns (6.956ns logic, 11.431ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.386ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.A3       net (fanout=8)        1.103   decoder/Maddsub_n0037_3
    SLICE_X3Y30.A        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X3Y31.C2       net (fanout=13)       0.747   Maddsub_n0037_Madd_cy[3]
    SLICE_X3Y31.C        Tilo                  0.259   decoder/N194
                                                       decoder/Sh17714
    SLICE_X0Y30.B4       net (fanout=1)        0.544   decoder/Sh17714
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C2       net (fanout=12)       1.729   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y9.B1        net (fanout=7)        0.590   M_alu_a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.386ns (6.956ns logic, 11.430ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_b_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.376ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.333 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_b_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.CQ       Tcko                  0.525   M_player_pos_b_q[1]
                                                       M_player_pos_b_q_1
    SLICE_X5Y35.B6       net (fanout=6)        1.205   M_player_pos_b_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.A3       net (fanout=8)        1.103   decoder/Maddsub_n0037_3
    SLICE_X3Y30.A        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X3Y31.C2       net (fanout=13)       0.747   Maddsub_n0037_Madd_cy[3]
    SLICE_X3Y31.C        Tilo                  0.259   decoder/N194
                                                       decoder/Sh17714
    SLICE_X0Y30.B4       net (fanout=1)        0.544   decoder/Sh17714
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.376ns (7.136ns logic, 11.240ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  1.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_b_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.375ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.333 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_b_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.CQ       Tcko                  0.525   M_player_pos_b_q[1]
                                                       M_player_pos_b_q_1
    SLICE_X5Y35.B6       net (fanout=6)        1.205   M_player_pos_b_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.A3       net (fanout=8)        1.103   decoder/Maddsub_n0037_3
    SLICE_X3Y30.A        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X3Y31.C2       net (fanout=13)       0.747   Maddsub_n0037_Madd_cy[3]
    SLICE_X3Y31.C        Tilo                  0.259   decoder/N194
                                                       decoder/Sh17714
    SLICE_X0Y30.B4       net (fanout=1)        0.544   decoder/Sh17714
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.375ns (7.136ns logic, 11.239ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  1.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.377ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.BX       net (fanout=3)        1.170   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.340   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X0Y30.D5       net (fanout=16)       1.260   Maddsub_n0037_4
    SLICE_X0Y30.D        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X0Y30.B3       net (fanout=1)        1.200   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.377ns (6.953ns logic, 11.424ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  1.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.376ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.BX       net (fanout=3)        1.170   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.340   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X0Y30.D5       net (fanout=16)       1.260   Maddsub_n0037_4
    SLICE_X0Y30.D        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X0Y30.B3       net (fanout=1)        1.200   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.376ns (6.953ns logic, 11.423ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  1.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.356ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y31.B4       net (fanout=8)        1.070   decoder/Maddsub_n0037_3
    SLICE_X3Y31.B        Tilo                  0.259   decoder/N194
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X1Y31.D6       net (fanout=9)        0.608   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X1Y31.D        Tilo                  0.259   N171
                                                       decoder/Sh1776_SW5
    SLICE_X1Y31.B2       net (fanout=2)        0.549   N171
    SLICE_X1Y31.B        Tilo                  0.259   N171
                                                       decoder/Sh1776
    SLICE_X3Y33.C1       net (fanout=11)       1.201   Sh1776
    SLICE_X3Y33.C        Tilo                  0.259   alu/Mmux_alu214
                                                       Mmux_M_alu_a111
    DSP48_X0Y9.B4        net (fanout=10)       1.249   M_alu_a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.356ns (6.961ns logic, 11.395ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  1.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.355ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y31.B4       net (fanout=8)        1.070   decoder/Maddsub_n0037_3
    SLICE_X3Y31.B        Tilo                  0.259   decoder/N194
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X1Y31.D6       net (fanout=9)        0.608   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X1Y31.D        Tilo                  0.259   N171
                                                       decoder/Sh1776_SW5
    SLICE_X1Y31.B2       net (fanout=2)        0.549   N171
    SLICE_X1Y31.B        Tilo                  0.259   N171
                                                       decoder/Sh1776
    SLICE_X3Y33.C1       net (fanout=11)       1.201   Sh1776
    SLICE_X3Y33.C        Tilo                  0.259   alu/Mmux_alu214
                                                       Mmux_M_alu_a111
    DSP48_X0Y9.B4        net (fanout=10)       1.249   M_alu_a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.355ns (6.961ns logic, 11.394ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  1.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.318ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.410   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.B2       net (fanout=16)       1.767   Maddsub_n0037_4
    SLICE_X3Y30.B        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Sh17710
    SLICE_X0Y30.B6       net (fanout=1)        0.552   decoder/Sh17710
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.318ns (7.028ns logic, 11.290ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  1.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.317ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.410   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.B2       net (fanout=16)       1.767   Maddsub_n0037_4
    SLICE_X3Y30.B        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Sh17710
    SLICE_X0Y30.B6       net (fanout=1)        0.552   decoder/Sh17710
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.317ns (7.028ns logic, 11.289ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  1.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.289ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.410   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X0Y30.D5       net (fanout=16)       1.260   Maddsub_n0037_4
    SLICE_X0Y30.D        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X0Y30.B3       net (fanout=1)        1.200   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C2       net (fanout=12)       1.729   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y9.B1        net (fanout=7)        0.590   M_alu_a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.289ns (6.792ns logic, 11.497ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.288ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.410   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X0Y30.D5       net (fanout=16)       1.260   Maddsub_n0037_4
    SLICE_X0Y30.D        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X0Y30.B3       net (fanout=1)        1.200   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C2       net (fanout=12)       1.729   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y9.B1        net (fanout=7)        0.590   M_alu_a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.288ns (6.792ns logic, 11.496ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  1.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_b_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.278ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.333 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_b_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.CQ       Tcko                  0.525   M_player_pos_b_q[1]
                                                       M_player_pos_b_q_1
    SLICE_X5Y35.B6       net (fanout=6)        1.205   M_player_pos_b_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.410   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X0Y30.D5       net (fanout=16)       1.260   Maddsub_n0037_4
    SLICE_X0Y30.D        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X0Y30.B3       net (fanout=1)        1.200   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.278ns (6.972ns logic, 11.306ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  1.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_b_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.277ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.333 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_b_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.CQ       Tcko                  0.525   M_player_pos_b_q[1]
                                                       M_player_pos_b_q_1
    SLICE_X5Y35.B6       net (fanout=6)        1.205   M_player_pos_b_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.410   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X0Y30.D5       net (fanout=16)       1.260   Maddsub_n0037_4
    SLICE_X0Y30.D        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X0Y30.B3       net (fanout=1)        1.200   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.277ns (6.972ns logic, 11.305ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  1.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.238ns (Levels of Logic = 11)
  Clock Path Skew:      -0.038ns (0.317 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.A3       net (fanout=8)        1.103   decoder/Maddsub_n0037_3
    SLICE_X3Y30.A        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X3Y31.C2       net (fanout=13)       0.747   Maddsub_n0037_Madd_cy[3]
    SLICE_X3Y31.C        Tilo                  0.259   decoder/N194
                                                       decoder/Sh17714
    SLICE_X0Y30.B4       net (fanout=1)        0.544   decoder/Sh17714
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X6Y38.B3       net (fanout=3)        0.990   n0022[0]
    SLICE_X6Y38.B        Tilo                  0.235   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X9Y37.AX       net (fanout=1)        0.721   M_alu_alu[0]
    SLICE_X9Y37.CLK      Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.238ns (7.163ns logic, 11.075ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  1.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.241ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.BX       net (fanout=3)        1.170   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.340   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.B2       net (fanout=16)       1.767   Maddsub_n0037_4
    SLICE_X3Y30.B        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Sh17710
    SLICE_X0Y30.B6       net (fanout=1)        0.552   decoder/Sh17710
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.241ns (6.958ns logic, 11.283ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  1.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.240ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.BX       net (fanout=3)        1.170   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.340   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.B2       net (fanout=16)       1.767   Maddsub_n0037_4
    SLICE_X3Y30.B        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Sh17710
    SLICE_X0Y30.B6       net (fanout=1)        0.552   decoder/Sh17710
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.240ns (6.958ns logic, 11.282ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  1.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.228ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BQ       Tcko                  0.525   M_see_q[0]
                                                       M_see_q_0
    SLICE_X5Y35.B4       net (fanout=10)       1.057   M_see_q[0]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.A3       net (fanout=8)        1.103   decoder/Maddsub_n0037_3
    SLICE_X3Y30.A        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X3Y31.C2       net (fanout=13)       0.747   Maddsub_n0037_Madd_cy[3]
    SLICE_X3Y31.C        Tilo                  0.259   decoder/N194
                                                       decoder/Sh17714
    SLICE_X0Y30.B4       net (fanout=1)        0.544   decoder/Sh17714
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.228ns (7.136ns logic, 11.092ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  1.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.227ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BQ       Tcko                  0.525   M_see_q[0]
                                                       M_see_q_0
    SLICE_X5Y35.B4       net (fanout=10)       1.057   M_see_q[0]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.A3       net (fanout=8)        1.103   decoder/Maddsub_n0037_3
    SLICE_X3Y30.A        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X3Y31.C2       net (fanout=13)       0.747   Maddsub_n0037_Madd_cy[3]
    SLICE_X3Y31.C        Tilo                  0.259   decoder/N194
                                                       decoder/Sh17714
    SLICE_X0Y30.B4       net (fanout=1)        0.544   decoder/Sh17714
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.227ns (7.136ns logic, 11.091ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  1.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_b_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.211ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.333 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_b_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.CQ       Tcko                  0.525   M_player_pos_b_q[1]
                                                       M_player_pos_b_q_1
    SLICE_X5Y35.B6       net (fanout=6)        1.205   M_player_pos_b_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.A3       net (fanout=8)        1.103   decoder/Maddsub_n0037_3
    SLICE_X3Y30.A        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X3Y31.C2       net (fanout=13)       0.747   Maddsub_n0037_Madd_cy[3]
    SLICE_X3Y31.C        Tilo                  0.259   decoder/N194
                                                       decoder/Sh17714
    SLICE_X0Y30.B4       net (fanout=1)        0.544   decoder/Sh17714
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C2       net (fanout=12)       1.729   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y9.B1        net (fanout=7)        0.590   M_alu_a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.211ns (6.905ns logic, 11.306ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  1.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_b_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.210ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.333 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_b_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.CQ       Tcko                  0.525   M_player_pos_b_q[1]
                                                       M_player_pos_b_q_1
    SLICE_X5Y35.B6       net (fanout=6)        1.205   M_player_pos_b_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.A3       net (fanout=8)        1.103   decoder/Maddsub_n0037_3
    SLICE_X3Y30.A        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X3Y31.C2       net (fanout=13)       0.747   Maddsub_n0037_Madd_cy[3]
    SLICE_X3Y31.C        Tilo                  0.259   decoder/N194
                                                       decoder/Sh17714
    SLICE_X0Y30.B4       net (fanout=1)        0.544   decoder/Sh17714
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C2       net (fanout=12)       1.729   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y9.B1        net (fanout=7)        0.590   M_alu_a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.210ns (6.905ns logic, 11.305ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  1.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.212ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.BX       net (fanout=3)        1.170   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.340   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X0Y30.D5       net (fanout=16)       1.260   Maddsub_n0037_4
    SLICE_X0Y30.D        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X0Y30.B3       net (fanout=1)        1.200   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C2       net (fanout=12)       1.729   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y9.B1        net (fanout=7)        0.590   M_alu_a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.212ns (6.722ns logic, 11.490ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.211ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.333 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.BMUX     Tshcko                0.576   M_see_q[0]
                                                       M_see_q_1
    SLICE_X5Y35.B3       net (fanout=11)       1.330   M_see_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.BX       net (fanout=3)        1.170   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.340   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X0Y30.D5       net (fanout=16)       1.260   Maddsub_n0037_4
    SLICE_X0Y30.D        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X0Y30.B3       net (fanout=1)        1.200   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X7Y34.C2       net (fanout=12)       1.729   Sh17715
    SLICE_X7Y34.C        Tilo                  0.259   alu/Mmux_alu161
                                                       Mmux_M_alu_a81
    DSP48_X0Y9.B1        net (fanout=7)        0.590   M_alu_a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.211ns (6.722ns logic, 11.489ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_b_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.201ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.333 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_b_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.CQ       Tcko                  0.525   M_player_pos_b_q[1]
                                                       M_player_pos_b_q_1
    SLICE_X5Y35.B6       net (fanout=6)        1.205   M_player_pos_b_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.BX       net (fanout=3)        1.170   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.340   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X0Y30.D5       net (fanout=16)       1.260   Maddsub_n0037_4
    SLICE_X0Y30.D        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X0Y30.B3       net (fanout=1)        1.200   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.201ns (6.902ns logic, 11.299ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  1.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_a_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.208ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.189 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_a_q_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.BQ       Tcko                  0.430   M_player_pos_a_q[3]
                                                       M_player_pos_a_q_1
    SLICE_X5Y35.B1       net (fanout=13)       1.132   M_player_pos_a_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.AX       net (fanout=3)        1.177   decoder/temp_pos[1]
    SLICE_X6Y31.BMUX     Taxb                  0.310   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X3Y30.A3       net (fanout=8)        1.103   decoder/Maddsub_n0037_3
    SLICE_X3Y30.A        Tilo                  0.259   GND_6_o_GND_6_o_add_13_OUT<2>1
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X3Y31.C2       net (fanout=13)       0.747   Maddsub_n0037_Madd_cy[3]
    SLICE_X3Y31.C        Tilo                  0.259   decoder/N194
                                                       decoder/Sh17714
    SLICE_X0Y30.B4       net (fanout=1)        0.544   decoder/Sh17714
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.BX       net (fanout=2)        0.837   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     18.208ns (7.041ns logic, 11.167ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  1.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_b_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.200ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.333 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_b_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.CQ       Tcko                  0.525   M_player_pos_b_q[1]
                                                       M_player_pos_b_q_1
    SLICE_X5Y35.B6       net (fanout=6)        1.205   M_player_pos_b_q[1]
    SLICE_X5Y35.B        Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X4Y31.B4       net (fanout=1)        1.063   decoder/N213
    SLICE_X4Y31.B        Tilo                  0.254   decoder/Mmux__n00403_rs_lut[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X1Y34.C5       net (fanout=11)       1.147   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X1Y34.C        Tilo                  0.259   decoder/temp_pos[1]
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X6Y31.BX       net (fanout=3)        1.170   decoder/temp_pos[1]
    SLICE_X6Y31.CMUX     Taxc                  0.340   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X0Y30.D5       net (fanout=16)       1.260   Maddsub_n0037_4
    SLICE_X0Y30.D        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X0Y30.B3       net (fanout=1)        1.200   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X0Y30.B        Tilo                  0.254   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       decoder/Sh17715
    SLICE_X0Y30.C4       net (fanout=12)       0.345   Sh17715
    SLICE_X0Y30.C        Tilo                  0.255   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
                                                       Mmux_M_alu_a101_SW0
    SLICE_X2Y31.C5       net (fanout=1)        0.461   N177
    SLICE_X2Y31.C        Tilo                  0.235   alu/Mmux_alu241
                                                       Mmux_M_alu_a101
    DSP48_X0Y9.B3        net (fanout=8)        1.447   M_alu_a[3]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X5Y37.C1       net (fanout=3)        1.164   n0022[0]
    SLICE_X5Y37.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X3Y37.AX       net (fanout=2)        0.836   M_state_q_FSM_FFd3-In
    SLICE_X3Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.200ns (6.902ns logic, 11.298ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: reset_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_conditioner/M_ctr_q[3]/CLK
  Logical resource: right_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_conditioner/M_ctr_q[3]/CLK
  Logical resource: right_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_conditioner/M_ctr_q[3]/CLK
  Logical resource: right_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.609|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15207830 paths, 0 nets, and 2246 connections

Design statistics:
   Minimum period:  18.609ns{1}   (Maximum frequency:  53.737MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan  8 20:15:25 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 143 MB



