// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Mon Jun  3 13:31:34 2019
// Host        : AndoUbuntu running 64-bit Ubuntu 16.04.6 LTS
// Command     : write_verilog -force -mode funcsim gig_eth_ptpv2_lite_apb.vm
// Design      : gig_eth_ptpv2_lite_apb
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module dualv2_lite_sync
   (D,
    \sync_sigB_reg[1]_0 ,
    Q,
    \sync_sigB_reg[2]_0 ,
    \sync_sigB_reg[5]_0 ,
    \csr_opa_sec_reg[35] ,
    \csr_opa_sec_reg[43] ,
    \csr_opa_sec_reg[45] ,
    \sync_sigB_reg[25]_0 ,
    \sync_sigB_reg[29]_0 ,
    PSEL_0,
    \sync_sigA_reg[32]_0 ,
    \sync_sigA_reg[31]_0 ,
    PADDR_3_sp_1,
    \PADDR[3]_0 ,
    \PADDR[3]_1 ,
    \csr_timer_usec_reg[4] ,
    \PADDR[3]_2 ,
    \PADDR[3]_3 ,
    \csr_timer_usec_reg[6] ,
    \PADDR[3]_4 ,
    \csr_timer_usec_reg[7] ,
    \PADDR[3]_5 ,
    \sync_sigB_reg[9]_0 ,
    \PADDR[3]_6 ,
    \PADDR[3]_7 ,
    \sync_sigB_reg[12]_0 ,
    \PADDR[3]_8 ,
    \sync_sigB_reg[14]_0 ,
    \PADDR[3]_9 ,
    \sync_sigB_reg[15]_0 ,
    \sync_sigB_reg[17]_0 ,
    \sync_sigB_reg[18]_0 ,
    PSEL_1,
    \sync_sigA_reg[16]_0 ,
    \sync_sigA_reg[17]_0 ,
    \sync_sigA_reg[18]_0 ,
    \sync_sigA_reg[19]_0 ,
    \sync_sigA_reg[20]_0 ,
    \sync_sigA_reg[23]_0 ,
    \sync_sigA_reg[24]_0 ,
    \sync_sigA_reg[26]_0 ,
    \sync_sigA_reg[27]_0 ,
    \sync_sigA_reg[28]_0 ,
    \sync_sigB_reg[0]_0 ,
    \PWDATA[31] ,
    rtc_clk,
    SR,
    \T_RDATA_reg[21] ,
    \T_RDATA_reg[21]_0 ,
    \T_RDATA_reg[21]_1 ,
    \T_RDATA_reg[22] ,
    \T_RDATA_reg[11] ,
    \T_RDATA_reg[9] ,
    tsu_tx_fifo_dat,
    \T_RDATA_reg[25] ,
    \T_RDATA[1]_i_2 ,
    \T_RDATA[2]_i_2 ,
    \T_RDATA[5]_i_2 ,
    \T_RDATA_reg[3] ,
    \T_RDATA_reg[13] ,
    \T_RDATA_reg[3]_0 ,
    \T_RDATA_reg[3]_1 ,
    \T_RDATA_reg[11]_0 ,
    \T_RDATA_reg[13]_0 ,
    \T_RDATA_reg[21]_2 ,
    PADDR,
    PSEL,
    \T_RDATA_reg[22]_0 ,
    \T_RDATA_reg[25]_0 ,
    \T_RDATA_reg[25]_1 ,
    \T_RDATA[29]_i_2 ,
    \T_RDATA_reg[8] ,
    \T_RDATA_reg[9]_0 ,
    \T_RDATA_reg[9]_1 ,
    \T_RDATA[22]_i_2_0 ,
    inc_adj_ns,
    \T_RDATA[22]_i_2_1 ,
    \T_RDATA[22]_i_2_2 ,
    tsu_tx_fifo_vld,
    tsu_tx_fifo_full,
    \T_RDATA_reg[17] ,
    p_19_in,
    PWDATA,
    \reg_sig_reg[0] ,
    csr_tod_req_reg,
    PCLK,
    rtc_tod_sec,
    rtc_tod_ns);
  output [1:0]D;
  output \sync_sigB_reg[1]_0 ;
  output [10:0]Q;
  output \sync_sigB_reg[2]_0 ;
  output \sync_sigB_reg[5]_0 ;
  output \csr_opa_sec_reg[35] ;
  output \csr_opa_sec_reg[43] ;
  output \csr_opa_sec_reg[45] ;
  output \sync_sigB_reg[25]_0 ;
  output \sync_sigB_reg[29]_0 ;
  output PSEL_0;
  output \sync_sigA_reg[32]_0 ;
  output [0:0]\sync_sigA_reg[31]_0 ;
  output PADDR_3_sp_1;
  output \PADDR[3]_0 ;
  output \PADDR[3]_1 ;
  output \csr_timer_usec_reg[4] ;
  output \PADDR[3]_2 ;
  output \PADDR[3]_3 ;
  output \csr_timer_usec_reg[6] ;
  output \PADDR[3]_4 ;
  output \csr_timer_usec_reg[7] ;
  output \PADDR[3]_5 ;
  output \sync_sigB_reg[9]_0 ;
  output \PADDR[3]_6 ;
  output \PADDR[3]_7 ;
  output \sync_sigB_reg[12]_0 ;
  output \PADDR[3]_8 ;
  output \sync_sigB_reg[14]_0 ;
  output \PADDR[3]_9 ;
  output \sync_sigB_reg[15]_0 ;
  output \sync_sigB_reg[17]_0 ;
  output \sync_sigB_reg[18]_0 ;
  output PSEL_1;
  output \sync_sigA_reg[16]_0 ;
  output \sync_sigA_reg[17]_0 ;
  output \sync_sigA_reg[18]_0 ;
  output \sync_sigA_reg[19]_0 ;
  output \sync_sigA_reg[20]_0 ;
  output \sync_sigA_reg[23]_0 ;
  output \sync_sigA_reg[24]_0 ;
  output \sync_sigA_reg[26]_0 ;
  output \sync_sigA_reg[27]_0 ;
  output \sync_sigA_reg[28]_0 ;
  output \sync_sigB_reg[0]_0 ;
  output \PWDATA[31] ;
  input rtc_clk;
  input [0:0]SR;
  input \T_RDATA_reg[21] ;
  input \T_RDATA_reg[21]_0 ;
  input \T_RDATA_reg[21]_1 ;
  input \T_RDATA_reg[22] ;
  input \T_RDATA_reg[11] ;
  input \T_RDATA_reg[9] ;
  input [78:0]tsu_tx_fifo_dat;
  input \T_RDATA_reg[25] ;
  input \T_RDATA[1]_i_2 ;
  input \T_RDATA[2]_i_2 ;
  input \T_RDATA[5]_i_2 ;
  input \T_RDATA_reg[3] ;
  input [2:0]\T_RDATA_reg[13] ;
  input \T_RDATA_reg[3]_0 ;
  input \T_RDATA_reg[3]_1 ;
  input \T_RDATA_reg[11]_0 ;
  input \T_RDATA_reg[13]_0 ;
  input \T_RDATA_reg[21]_2 ;
  input [4:0]PADDR;
  input PSEL;
  input \T_RDATA_reg[22]_0 ;
  input \T_RDATA_reg[25]_0 ;
  input [3:0]\T_RDATA_reg[25]_1 ;
  input \T_RDATA[29]_i_2 ;
  input \T_RDATA_reg[8] ;
  input \T_RDATA_reg[9]_0 ;
  input \T_RDATA_reg[9]_1 ;
  input [10:0]\T_RDATA[22]_i_2_0 ;
  input [3:0]inc_adj_ns;
  input \T_RDATA[22]_i_2_1 ;
  input \T_RDATA[22]_i_2_2 ;
  input tsu_tx_fifo_vld;
  input tsu_tx_fifo_full;
  input \T_RDATA_reg[17] ;
  input [1:0]p_19_in;
  input [0:0]PWDATA;
  input [0:0]\reg_sig_reg[0] ;
  input csr_tod_req_reg;
  input PCLK;
  input [47:0]rtc_tod_sec;
  input [31:0]rtc_tod_ns;

  wire [1:0]D;
  wire [4:0]PADDR;
  wire \PADDR[3]_0 ;
  wire \PADDR[3]_1 ;
  wire \PADDR[3]_2 ;
  wire \PADDR[3]_3 ;
  wire \PADDR[3]_4 ;
  wire \PADDR[3]_5 ;
  wire \PADDR[3]_6 ;
  wire \PADDR[3]_7 ;
  wire \PADDR[3]_8 ;
  wire \PADDR[3]_9 ;
  wire PADDR_3_sn_1;
  wire PCLK;
  wire PSEL;
  wire PSEL_0;
  wire PSEL_1;
  wire [0:0]PWDATA;
  wire \PWDATA[31] ;
  wire [10:0]Q;
  wire [0:0]SR;
  wire \T_RDATA[0]_i_13_n_0 ;
  wire \T_RDATA[10]_i_5_n_0 ;
  wire \T_RDATA[11]_i_13_n_0 ;
  wire \T_RDATA[11]_i_5_n_0 ;
  wire \T_RDATA[11]_i_6_n_0 ;
  wire \T_RDATA[12]_i_5_n_0 ;
  wire \T_RDATA[13]_i_16_n_0 ;
  wire \T_RDATA[13]_i_8_n_0 ;
  wire \T_RDATA[13]_i_9_n_0 ;
  wire \T_RDATA[14]_i_5_n_0 ;
  wire \T_RDATA[15]_i_5_n_0 ;
  wire \T_RDATA[1]_i_15_n_0 ;
  wire \T_RDATA[1]_i_2 ;
  wire \T_RDATA[21]_i_2_n_0 ;
  wire \T_RDATA[21]_i_4_n_0 ;
  wire \T_RDATA[21]_i_6_n_0 ;
  wire [10:0]\T_RDATA[22]_i_2_0 ;
  wire \T_RDATA[22]_i_2_1 ;
  wire \T_RDATA[22]_i_2_2 ;
  wire \T_RDATA[22]_i_2_n_0 ;
  wire \T_RDATA[22]_i_4_n_0 ;
  wire \T_RDATA[22]_i_6_n_0 ;
  wire \T_RDATA[25]_i_6_n_0 ;
  wire \T_RDATA[29]_i_11_n_0 ;
  wire \T_RDATA[29]_i_2 ;
  wire \T_RDATA[2]_i_15_n_0 ;
  wire \T_RDATA[2]_i_2 ;
  wire \T_RDATA[3]_i_14_n_0 ;
  wire \T_RDATA[3]_i_15_n_0 ;
  wire \T_RDATA[3]_i_5_n_0 ;
  wire \T_RDATA[3]_i_6_n_0 ;
  wire \T_RDATA[4]_i_14_n_0 ;
  wire \T_RDATA[4]_i_15_n_0 ;
  wire \T_RDATA[5]_i_15_n_0 ;
  wire \T_RDATA[5]_i_2 ;
  wire \T_RDATA[6]_i_14_n_0 ;
  wire \T_RDATA[6]_i_15_n_0 ;
  wire \T_RDATA[7]_i_17_n_0 ;
  wire \T_RDATA[7]_i_18_n_0 ;
  wire \T_RDATA[8]_i_12_n_0 ;
  wire \T_RDATA[8]_i_5_n_0 ;
  wire \T_RDATA[8]_i_6_n_0 ;
  wire \T_RDATA[9]_i_5_n_0 ;
  wire \T_RDATA_reg[11] ;
  wire \T_RDATA_reg[11]_0 ;
  wire [2:0]\T_RDATA_reg[13] ;
  wire \T_RDATA_reg[13]_0 ;
  wire \T_RDATA_reg[17] ;
  wire \T_RDATA_reg[21] ;
  wire \T_RDATA_reg[21]_0 ;
  wire \T_RDATA_reg[21]_1 ;
  wire \T_RDATA_reg[21]_2 ;
  wire \T_RDATA_reg[22] ;
  wire \T_RDATA_reg[22]_0 ;
  wire \T_RDATA_reg[25] ;
  wire \T_RDATA_reg[25]_0 ;
  wire [3:0]\T_RDATA_reg[25]_1 ;
  wire \T_RDATA_reg[3] ;
  wire \T_RDATA_reg[3]_0 ;
  wire \T_RDATA_reg[3]_1 ;
  wire \T_RDATA_reg[8] ;
  wire \T_RDATA_reg[9] ;
  wire \T_RDATA_reg[9]_0 ;
  wire \T_RDATA_reg[9]_1 ;
  wire \csr_opa_sec_reg[35] ;
  wire \csr_opa_sec_reg[43] ;
  wire \csr_opa_sec_reg[45] ;
  wire \csr_timer_usec_reg[4] ;
  wire \csr_timer_usec_reg[6] ;
  wire \csr_timer_usec_reg[7] ;
  wire csr_tod_req_reg;
  wire [3:0]inc_adj_ns;
  wire [1:0]p_19_in;
  wire [0:0]\reg_sig_reg[0] ;
  wire req_sig_vld;
  wire rtc_clk;
  wire [31:0]rtc_tod_ns;
  wire [47:0]rtc_tod_sec;
  wire sync_req;
  wire [29:0]sync_rtc_tod_ns;
  wire [47:0]sync_rtc_tod_sec;
  wire \sync_sigA_reg[16]_0 ;
  wire \sync_sigA_reg[17]_0 ;
  wire \sync_sigA_reg[18]_0 ;
  wire \sync_sigA_reg[19]_0 ;
  wire \sync_sigA_reg[20]_0 ;
  wire \sync_sigA_reg[23]_0 ;
  wire \sync_sigA_reg[24]_0 ;
  wire \sync_sigA_reg[26]_0 ;
  wire \sync_sigA_reg[27]_0 ;
  wire \sync_sigA_reg[28]_0 ;
  wire [0:0]\sync_sigA_reg[31]_0 ;
  wire \sync_sigA_reg[32]_0 ;
  wire \sync_sigB_reg[0]_0 ;
  wire \sync_sigB_reg[12]_0 ;
  wire \sync_sigB_reg[14]_0 ;
  wire \sync_sigB_reg[15]_0 ;
  wire \sync_sigB_reg[17]_0 ;
  wire \sync_sigB_reg[18]_0 ;
  wire \sync_sigB_reg[1]_0 ;
  wire \sync_sigB_reg[25]_0 ;
  wire \sync_sigB_reg[29]_0 ;
  wire \sync_sigB_reg[2]_0 ;
  wire \sync_sigB_reg[5]_0 ;
  wire \sync_sigB_reg[9]_0 ;
  wire [78:0]tsu_tx_fifo_dat;
  wire tsu_tx_fifo_full;
  wire tsu_tx_fifo_vld;
  wire u_req_n_1;

  assign PADDR_3_sp_1 = PADDR_3_sn_1;
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[0]_i_13 
       (.I0(sync_rtc_tod_sec[32]),
        .I1(sync_rtc_tod_sec[0]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACC0000000000)) 
    \T_RDATA[0]_i_6 
       (.I0(sync_rtc_tod_ns[0]),
        .I1(p_19_in[0]),
        .I2(tsu_tx_fifo_dat[62]),
        .I3(PADDR[2]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\sync_sigB_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \T_RDATA[0]_i_7 
       (.I0(\T_RDATA[0]_i_13_n_0 ),
        .I1(tsu_tx_fifo_dat[31]),
        .I2(\T_RDATA_reg[9] ),
        .I3(tsu_tx_fifo_dat[0]),
        .I4(\T_RDATA_reg[9]_0 ),
        .I5(\T_RDATA_reg[25]_1 [1]),
        .O(\sync_sigA_reg[32]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[10]_i_2 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[10]_i_5_n_0 ),
        .I2(tsu_tx_fifo_dat[41]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[10]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\PADDR[3]_6 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[10]_i_5 
       (.I0(sync_rtc_tod_sec[42]),
        .I1(sync_rtc_tod_sec[10]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[11]_i_13 
       (.I0(sync_rtc_tod_sec[43]),
        .I1(sync_rtc_tod_sec[11]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \T_RDATA[11]_i_2 
       (.I0(\T_RDATA[11]_i_5_n_0 ),
        .I1(\T_RDATA_reg[3] ),
        .I2(\T_RDATA_reg[13] [1]),
        .I3(\T_RDATA_reg[11] ),
        .I4(\T_RDATA[11]_i_6_n_0 ),
        .I5(\T_RDATA_reg[11]_0 ),
        .O(\csr_opa_sec_reg[43] ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[11]_i_5 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[11]_i_13_n_0 ),
        .I2(tsu_tx_fifo_dat[42]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[11]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\T_RDATA[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F0F00000)) 
    \T_RDATA[11]_i_6 
       (.I0(\T_RDATA[22]_i_2_2 ),
        .I1(sync_rtc_tod_ns[11]),
        .I2(\T_RDATA[22]_i_2_0 [4]),
        .I3(tsu_tx_fifo_dat[72]),
        .I4(\T_RDATA[22]_i_2_1 ),
        .I5(\T_RDATA_reg[25]_1 [0]),
        .O(\T_RDATA[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[12]_i_2 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[12]_i_5_n_0 ),
        .I2(tsu_tx_fifo_dat[43]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[12]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\PADDR[3]_7 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[12]_i_5 
       (.I0(sync_rtc_tod_sec[44]),
        .I1(sync_rtc_tod_sec[12]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F0F00000)) 
    \T_RDATA[12]_i_8 
       (.I0(\T_RDATA[22]_i_2_2 ),
        .I1(sync_rtc_tod_ns[12]),
        .I2(\T_RDATA[22]_i_2_0 [5]),
        .I3(tsu_tx_fifo_dat[73]),
        .I4(\T_RDATA[22]_i_2_1 ),
        .I5(\T_RDATA_reg[25]_1 [0]),
        .O(\sync_sigB_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[13]_i_16 
       (.I0(sync_rtc_tod_sec[45]),
        .I1(sync_rtc_tod_sec[13]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \T_RDATA[13]_i_3 
       (.I0(\T_RDATA[13]_i_8_n_0 ),
        .I1(\T_RDATA_reg[3] ),
        .I2(\T_RDATA_reg[13] [2]),
        .I3(\T_RDATA_reg[11] ),
        .I4(\T_RDATA[13]_i_9_n_0 ),
        .I5(\T_RDATA_reg[13]_0 ),
        .O(\csr_opa_sec_reg[45] ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[13]_i_8 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[13]_i_16_n_0 ),
        .I2(tsu_tx_fifo_dat[44]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[13]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\T_RDATA[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F0F00000)) 
    \T_RDATA[13]_i_9 
       (.I0(\T_RDATA[22]_i_2_2 ),
        .I1(sync_rtc_tod_ns[13]),
        .I2(\T_RDATA[22]_i_2_0 [6]),
        .I3(tsu_tx_fifo_dat[74]),
        .I4(\T_RDATA[22]_i_2_1 ),
        .I5(\T_RDATA_reg[25]_1 [0]),
        .O(\T_RDATA[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[14]_i_2 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[14]_i_5_n_0 ),
        .I2(tsu_tx_fifo_dat[45]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[14]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\PADDR[3]_8 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[14]_i_5 
       (.I0(sync_rtc_tod_sec[46]),
        .I1(sync_rtc_tod_sec[14]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F0F00000)) 
    \T_RDATA[14]_i_8 
       (.I0(\T_RDATA[22]_i_2_2 ),
        .I1(sync_rtc_tod_ns[14]),
        .I2(\T_RDATA[22]_i_2_0 [7]),
        .I3(tsu_tx_fifo_dat[75]),
        .I4(\T_RDATA[22]_i_2_1 ),
        .I5(\T_RDATA_reg[25]_1 [0]),
        .O(\sync_sigB_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[15]_i_2 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[15]_i_5_n_0 ),
        .I2(tsu_tx_fifo_dat[46]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[15]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\PADDR[3]_9 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[15]_i_5 
       (.I0(sync_rtc_tod_sec[47]),
        .I1(sync_rtc_tod_sec[15]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F0F00000)) 
    \T_RDATA[15]_i_8 
       (.I0(\T_RDATA[22]_i_2_2 ),
        .I1(sync_rtc_tod_ns[15]),
        .I2(\T_RDATA[22]_i_2_0 [8]),
        .I3(tsu_tx_fifo_dat[76]),
        .I4(\T_RDATA[22]_i_2_1 ),
        .I5(\T_RDATA_reg[25]_1 [0]),
        .O(\sync_sigB_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[16]_i_8 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[16]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[16]),
        .I4(tsu_tx_fifo_dat[47]),
        .I5(\T_RDATA_reg[9] ),
        .O(\sync_sigA_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[17]_i_3 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[17]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[17]),
        .I4(tsu_tx_fifo_dat[48]),
        .I5(\T_RDATA_reg[9] ),
        .O(\sync_sigA_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAC00000000000000)) 
    \T_RDATA[17]_i_6 
       (.I0(tsu_tx_fifo_dat[77]),
        .I1(sync_rtc_tod_ns[17]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\sync_sigB_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[18]_i_3 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[18]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[18]),
        .I4(tsu_tx_fifo_dat[49]),
        .I5(\T_RDATA_reg[9] ),
        .O(\sync_sigA_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAC00000000000000)) 
    \T_RDATA[18]_i_6 
       (.I0(tsu_tx_fifo_dat[78]),
        .I1(sync_rtc_tod_ns[18]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\sync_sigB_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[19]_i_6 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[19]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[19]),
        .I4(tsu_tx_fifo_dat[50]),
        .I5(\T_RDATA_reg[9] ),
        .O(\sync_sigA_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[1]_i_15 
       (.I0(sync_rtc_tod_sec[33]),
        .I1(sync_rtc_tod_sec[1]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \T_RDATA[1]_i_7 
       (.I0(\T_RDATA_reg[11] ),
        .I1(\T_RDATA_reg[9] ),
        .I2(tsu_tx_fifo_dat[63]),
        .I3(sync_rtc_tod_ns[1]),
        .I4(\T_RDATA_reg[25] ),
        .I5(\T_RDATA[1]_i_2 ),
        .O(\sync_sigB_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[1]_i_8 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[1]_i_15_n_0 ),
        .I2(tsu_tx_fifo_dat[32]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[1]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(PADDR_3_sn_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[20]_i_6 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[20]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[20]),
        .I4(tsu_tx_fifo_dat[51]),
        .I5(\T_RDATA_reg[9] ),
        .O(\sync_sigA_reg[20]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \T_RDATA[21]_i_1 
       (.I0(\T_RDATA[21]_i_2_n_0 ),
        .I1(\T_RDATA_reg[21] ),
        .I2(\T_RDATA_reg[21]_0 ),
        .I3(\T_RDATA_reg[21]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00CCF0AAAAAAAAAA)) 
    \T_RDATA[21]_i_2 
       (.I0(\T_RDATA[21]_i_4_n_0 ),
        .I1(\T_RDATA_reg[21]_2 ),
        .I2(\T_RDATA[21]_i_6_n_0 ),
        .I3(PADDR[1]),
        .I4(PADDR[4]),
        .I5(PSEL),
        .O(\T_RDATA[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F0F00000)) 
    \T_RDATA[21]_i_4 
       (.I0(\T_RDATA[22]_i_2_2 ),
        .I1(sync_rtc_tod_ns[21]),
        .I2(\T_RDATA[22]_i_2_0 [9]),
        .I3(tsu_tx_fifo_vld),
        .I4(\T_RDATA[22]_i_2_1 ),
        .I5(\T_RDATA_reg[25]_1 [0]),
        .O(\T_RDATA[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[21]_i_6 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[21]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[21]),
        .I4(tsu_tx_fifo_dat[52]),
        .I5(\T_RDATA_reg[9] ),
        .O(\T_RDATA[21]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \T_RDATA[22]_i_1 
       (.I0(\T_RDATA[22]_i_2_n_0 ),
        .I1(\T_RDATA_reg[21] ),
        .I2(\T_RDATA_reg[22] ),
        .I3(\T_RDATA_reg[21]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00CCF0AAAAAAAAAA)) 
    \T_RDATA[22]_i_2 
       (.I0(\T_RDATA[22]_i_4_n_0 ),
        .I1(\T_RDATA_reg[22]_0 ),
        .I2(\T_RDATA[22]_i_6_n_0 ),
        .I3(PADDR[1]),
        .I4(PADDR[4]),
        .I5(PSEL),
        .O(\T_RDATA[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F0F00000)) 
    \T_RDATA[22]_i_4 
       (.I0(\T_RDATA[22]_i_2_2 ),
        .I1(sync_rtc_tod_ns[22]),
        .I2(\T_RDATA[22]_i_2_0 [10]),
        .I3(tsu_tx_fifo_full),
        .I4(\T_RDATA[22]_i_2_1 ),
        .I5(\T_RDATA_reg[25]_1 [0]),
        .O(\T_RDATA[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[22]_i_6 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[22]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[22]),
        .I4(tsu_tx_fifo_dat[53]),
        .I5(\T_RDATA_reg[9] ),
        .O(\T_RDATA[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[23]_i_6 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[23]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[23]),
        .I4(tsu_tx_fifo_dat[54]),
        .I5(\T_RDATA_reg[9] ),
        .O(\sync_sigA_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[24]_i_3 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[24]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[24]),
        .I4(tsu_tx_fifo_dat[55]),
        .I5(\T_RDATA_reg[9] ),
        .O(\sync_sigA_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h0000F0F0FF008888)) 
    \T_RDATA[25]_i_2 
       (.I0(\T_RDATA_reg[25] ),
        .I1(sync_rtc_tod_ns[25]),
        .I2(\T_RDATA_reg[25]_0 ),
        .I3(\T_RDATA[25]_i_6_n_0 ),
        .I4(\T_RDATA_reg[25]_1 [1]),
        .I5(\T_RDATA_reg[25]_1 [3]),
        .O(\sync_sigB_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[25]_i_6 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[25]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[25]),
        .I4(tsu_tx_fifo_dat[56]),
        .I5(\T_RDATA_reg[9] ),
        .O(\T_RDATA[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[26]_i_3 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[26]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[26]),
        .I4(tsu_tx_fifo_dat[57]),
        .I5(\T_RDATA_reg[9] ),
        .O(\sync_sigA_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[27]_i_3 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[27]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[27]),
        .I4(tsu_tx_fifo_dat[58]),
        .I5(\T_RDATA_reg[9] ),
        .O(\sync_sigA_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[28]_i_3 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[28]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[28]),
        .I4(tsu_tx_fifo_dat[59]),
        .I5(\T_RDATA_reg[9] ),
        .O(\sync_sigA_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[29]_i_11 
       (.I0(\T_RDATA_reg[17] ),
        .I1(sync_rtc_tod_sec[29]),
        .I2(\T_RDATA_reg[9]_0 ),
        .I3(tsu_tx_fifo_dat[29]),
        .I4(tsu_tx_fifo_dat[60]),
        .I5(\T_RDATA_reg[9] ),
        .O(\T_RDATA[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEA00EAEAEA)) 
    \T_RDATA[29]_i_4 
       (.I0(\T_RDATA[29]_i_2 ),
        .I1(sync_rtc_tod_ns[29]),
        .I2(\T_RDATA_reg[25] ),
        .I3(PSEL),
        .I4(PADDR[1]),
        .I5(\T_RDATA[29]_i_11_n_0 ),
        .O(\sync_sigB_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[2]_i_15 
       (.I0(sync_rtc_tod_sec[34]),
        .I1(sync_rtc_tod_sec[2]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \T_RDATA[2]_i_7 
       (.I0(\T_RDATA_reg[11] ),
        .I1(\T_RDATA_reg[9] ),
        .I2(tsu_tx_fifo_dat[64]),
        .I3(sync_rtc_tod_ns[2]),
        .I4(\T_RDATA_reg[25] ),
        .I5(\T_RDATA[2]_i_2 ),
        .O(\sync_sigB_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[2]_i_8 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[2]_i_15_n_0 ),
        .I2(tsu_tx_fifo_dat[33]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[2]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\PADDR[3]_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[3]_i_14 
       (.I0(sync_rtc_tod_sec[35]),
        .I1(sync_rtc_tod_sec[3]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[3]_i_15 
       (.I0(sync_rtc_tod_ns[3]),
        .I1(inc_adj_ns[0]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \T_RDATA[3]_i_2 
       (.I0(\T_RDATA[3]_i_5_n_0 ),
        .I1(\T_RDATA_reg[3] ),
        .I2(\T_RDATA_reg[13] [0]),
        .I3(\T_RDATA[3]_i_6_n_0 ),
        .I4(\T_RDATA_reg[3]_0 ),
        .I5(\T_RDATA_reg[3]_1 ),
        .O(\csr_opa_sec_reg[35] ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[3]_i_5 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[3]_i_14_n_0 ),
        .I2(tsu_tx_fifo_dat[34]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[3]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\T_RDATA[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[3]_i_6 
       (.I0(\T_RDATA_reg[11] ),
        .I1(\T_RDATA[3]_i_15_n_0 ),
        .I2(tsu_tx_fifo_dat[65]),
        .I3(\T_RDATA_reg[9] ),
        .I4(\T_RDATA[22]_i_2_0 [0]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\T_RDATA[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[4]_i_14 
       (.I0(sync_rtc_tod_ns[4]),
        .I1(inc_adj_ns[1]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[4]_i_15 
       (.I0(sync_rtc_tod_sec[36]),
        .I1(sync_rtc_tod_sec[4]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[4]_i_7 
       (.I0(\T_RDATA_reg[11] ),
        .I1(\T_RDATA[4]_i_14_n_0 ),
        .I2(tsu_tx_fifo_dat[66]),
        .I3(\T_RDATA_reg[9] ),
        .I4(\T_RDATA[22]_i_2_0 [1]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\csr_timer_usec_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[4]_i_8 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[4]_i_15_n_0 ),
        .I2(tsu_tx_fifo_dat[35]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[4]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\PADDR[3]_1 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[5]_i_15 
       (.I0(sync_rtc_tod_sec[37]),
        .I1(sync_rtc_tod_sec[5]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \T_RDATA[5]_i_7 
       (.I0(\T_RDATA_reg[11] ),
        .I1(\T_RDATA_reg[9] ),
        .I2(tsu_tx_fifo_dat[67]),
        .I3(sync_rtc_tod_ns[5]),
        .I4(\T_RDATA_reg[25] ),
        .I5(\T_RDATA[5]_i_2 ),
        .O(\sync_sigB_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[5]_i_8 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[5]_i_15_n_0 ),
        .I2(tsu_tx_fifo_dat[36]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[5]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\PADDR[3]_2 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[6]_i_14 
       (.I0(sync_rtc_tod_ns[6]),
        .I1(inc_adj_ns[2]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[6]_i_15 
       (.I0(sync_rtc_tod_sec[38]),
        .I1(sync_rtc_tod_sec[6]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[6]_i_7 
       (.I0(\T_RDATA_reg[11] ),
        .I1(\T_RDATA[6]_i_14_n_0 ),
        .I2(tsu_tx_fifo_dat[68]),
        .I3(\T_RDATA_reg[9] ),
        .I4(\T_RDATA[22]_i_2_0 [2]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\csr_timer_usec_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[6]_i_8 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[6]_i_15_n_0 ),
        .I2(tsu_tx_fifo_dat[37]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[6]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\PADDR[3]_3 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[7]_i_17 
       (.I0(sync_rtc_tod_ns[7]),
        .I1(inc_adj_ns[3]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[7]_i_18 
       (.I0(sync_rtc_tod_sec[39]),
        .I1(sync_rtc_tod_sec[7]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[7]_i_8 
       (.I0(\T_RDATA_reg[11] ),
        .I1(\T_RDATA[7]_i_17_n_0 ),
        .I2(tsu_tx_fifo_dat[69]),
        .I3(\T_RDATA_reg[9] ),
        .I4(\T_RDATA[22]_i_2_0 [3]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\csr_timer_usec_reg[7] ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[7]_i_9 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[7]_i_18_n_0 ),
        .I2(tsu_tx_fifo_dat[38]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[7]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\PADDR[3]_4 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[8]_i_12 
       (.I0(sync_rtc_tod_sec[40]),
        .I1(sync_rtc_tod_sec[8]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \T_RDATA[8]_i_2 
       (.I0(\T_RDATA[8]_i_5_n_0 ),
        .I1(\T_RDATA_reg[25]_1 [1]),
        .I2(\T_RDATA[8]_i_6_n_0 ),
        .I3(\T_RDATA_reg[25]_1 [0]),
        .I4(\T_RDATA_reg[8] ),
        .I5(\T_RDATA_reg[25]_1 [3]),
        .O(PSEL_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0807000)) 
    \T_RDATA[8]_i_5 
       (.I0(PSEL),
        .I1(PADDR[0]),
        .I2(\T_RDATA[22]_i_2_1 ),
        .I3(tsu_tx_fifo_dat[8]),
        .I4(tsu_tx_fifo_dat[39]),
        .I5(\T_RDATA[8]_i_12_n_0 ),
        .O(\T_RDATA[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACC0000000000)) 
    \T_RDATA[8]_i_6 
       (.I0(sync_rtc_tod_ns[8]),
        .I1(p_19_in[1]),
        .I2(tsu_tx_fifo_dat[70]),
        .I3(PADDR[2]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\T_RDATA[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[9]_i_2 
       (.I0(\T_RDATA_reg[9]_1 ),
        .I1(\T_RDATA[9]_i_5_n_0 ),
        .I2(tsu_tx_fifo_dat[40]),
        .I3(\T_RDATA_reg[9] ),
        .I4(tsu_tx_fifo_dat[9]),
        .I5(\T_RDATA_reg[9]_0 ),
        .O(\PADDR[3]_5 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[9]_i_5 
       (.I0(sync_rtc_tod_sec[41]),
        .I1(sync_rtc_tod_sec[9]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAC00000000000000)) 
    \T_RDATA[9]_i_7 
       (.I0(tsu_tx_fifo_dat[71]),
        .I1(sync_rtc_tod_ns[9]),
        .I2(PADDR[2]),
        .I3(PADDR[3]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\sync_sigB_reg[9]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    req_sig_vld_reg
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(SR),
        .D(u_req_n_1),
        .Q(req_sig_vld));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[0] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[0]),
        .Q(sync_rtc_tod_sec[0]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[10] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[10]),
        .Q(sync_rtc_tod_sec[10]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[11] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[11]),
        .Q(sync_rtc_tod_sec[11]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[12] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[12]),
        .Q(sync_rtc_tod_sec[12]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[13] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[13]),
        .Q(sync_rtc_tod_sec[13]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[14] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[14]),
        .Q(sync_rtc_tod_sec[14]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[15] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[15]),
        .Q(sync_rtc_tod_sec[15]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[16] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[16]),
        .Q(sync_rtc_tod_sec[16]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[17] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[17]),
        .Q(sync_rtc_tod_sec[17]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[18] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[18]),
        .Q(sync_rtc_tod_sec[18]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[19] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[19]),
        .Q(sync_rtc_tod_sec[19]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[1] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[1]),
        .Q(sync_rtc_tod_sec[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[20] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[20]),
        .Q(sync_rtc_tod_sec[20]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[21] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[21]),
        .Q(sync_rtc_tod_sec[21]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[22] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[22]),
        .Q(sync_rtc_tod_sec[22]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[23] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[23]),
        .Q(sync_rtc_tod_sec[23]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[24] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[24]),
        .Q(sync_rtc_tod_sec[24]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[25] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[25]),
        .Q(sync_rtc_tod_sec[25]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[26] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[26]),
        .Q(sync_rtc_tod_sec[26]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[27] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[27]),
        .Q(sync_rtc_tod_sec[27]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[28] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[28]),
        .Q(sync_rtc_tod_sec[28]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[29] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[29]),
        .Q(sync_rtc_tod_sec[29]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[2] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[2]),
        .Q(sync_rtc_tod_sec[2]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[30] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[30]),
        .Q(sync_rtc_tod_sec[30]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[31] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[31]),
        .Q(\sync_sigA_reg[31]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[32] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[32]),
        .Q(sync_rtc_tod_sec[32]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[33] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[33]),
        .Q(sync_rtc_tod_sec[33]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[34] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[34]),
        .Q(sync_rtc_tod_sec[34]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[35] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[35]),
        .Q(sync_rtc_tod_sec[35]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[36] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[36]),
        .Q(sync_rtc_tod_sec[36]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[37] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[37]),
        .Q(sync_rtc_tod_sec[37]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[38] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[38]),
        .Q(sync_rtc_tod_sec[38]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[39] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[39]),
        .Q(sync_rtc_tod_sec[39]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[3] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[3]),
        .Q(sync_rtc_tod_sec[3]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[40] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[40]),
        .Q(sync_rtc_tod_sec[40]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[41] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[41]),
        .Q(sync_rtc_tod_sec[41]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[42] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[42]),
        .Q(sync_rtc_tod_sec[42]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[43] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[43]),
        .Q(sync_rtc_tod_sec[43]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[44] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[44]),
        .Q(sync_rtc_tod_sec[44]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[45] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[45]),
        .Q(sync_rtc_tod_sec[45]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[46] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[46]),
        .Q(sync_rtc_tod_sec[46]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[47] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[47]),
        .Q(sync_rtc_tod_sec[47]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[4] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[4]),
        .Q(sync_rtc_tod_sec[4]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[5] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[5]),
        .Q(sync_rtc_tod_sec[5]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[6] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[6]),
        .Q(sync_rtc_tod_sec[6]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[7] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[7]),
        .Q(sync_rtc_tod_sec[7]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[8] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[8]),
        .Q(sync_rtc_tod_sec[8]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigA_reg[9] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_sec[9]),
        .Q(sync_rtc_tod_sec[9]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[0] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[0]),
        .Q(sync_rtc_tod_ns[0]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[10] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[10]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[11] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[11]),
        .Q(sync_rtc_tod_ns[11]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[12] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[12]),
        .Q(sync_rtc_tod_ns[12]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[13] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[13]),
        .Q(sync_rtc_tod_ns[13]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[14] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[14]),
        .Q(sync_rtc_tod_ns[14]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[15] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[15]),
        .Q(sync_rtc_tod_ns[15]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[16] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[16]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[17] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[17]),
        .Q(sync_rtc_tod_ns[17]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[18] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[18]),
        .Q(sync_rtc_tod_ns[18]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[19] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[19]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[1] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[1]),
        .Q(sync_rtc_tod_ns[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[20] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[20]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[21] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[21]),
        .Q(sync_rtc_tod_ns[21]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[22] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[22]),
        .Q(sync_rtc_tod_ns[22]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[23] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[23]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[24] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[24]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[25] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[25]),
        .Q(sync_rtc_tod_ns[25]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[26] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[26]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[27] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[27]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[28] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[28]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[29] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[29]),
        .Q(sync_rtc_tod_ns[29]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[2] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[2]),
        .Q(sync_rtc_tod_ns[2]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[30] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[30]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[31] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[31]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[3] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[3]),
        .Q(sync_rtc_tod_ns[3]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[4] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[4]),
        .Q(sync_rtc_tod_ns[4]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[5] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[5]),
        .Q(sync_rtc_tod_ns[5]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[6] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[6]),
        .Q(sync_rtc_tod_ns[6]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[7] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[7]),
        .Q(sync_rtc_tod_ns[7]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[8] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[8]),
        .Q(sync_rtc_tod_ns[8]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_sigB_reg[9] 
       (.C(rtc_clk),
        .CE(sync_req),
        .CLR(SR),
        .D(rtc_tod_ns[9]),
        .Q(sync_rtc_tod_ns[9]));
  ptpv2_lite_csr_sync_6 u_req
       (.D(req_sig_vld),
        .E(sync_req),
        .SR(SR),
        .\reg_sig_reg[0]_0 (\reg_sig_reg[0] ),
        .\reg_sig_reg[3]_0 (u_req_n_1),
        .rtc_clk(rtc_clk));
  ptpv2_lite_csr_sync_7 u_vld
       (.D(req_sig_vld),
        .PADDR({PADDR[3:2],PADDR[0]}),
        .PCLK(PCLK),
        .PSEL(PSEL),
        .PSEL_0(PSEL_1),
        .PWDATA(PWDATA),
        .\PWDATA[31] (\PWDATA[31] ),
        .Q(sync_rtc_tod_sec[30]),
        .SR(SR),
        .\T_RDATA[30]_i_2 (\T_RDATA[22]_i_2_1 ),
        .csr_tod_req_reg(\reg_sig_reg[0] ),
        .csr_tod_req_reg_0(csr_tod_req_reg),
        .csr_tod_req_reg_1(\T_RDATA_reg[25]_1 [2:1]),
        .tsu_tx_fifo_dat({tsu_tx_fifo_dat[61],tsu_tx_fifo_dat[30]}));
endmodule

(* PTP_GMII_TX_SYNCHRONOUS = "1'b1" *) (* RTC_CLK_FREQ_MHZ = "125" *) (* WID_FIFO = "101" *) 
(* WID_FIFO_DEPTH_RX = "4" *) (* WID_FIFO_DEPTH_TX = "4" *) (* WID_MSG_TYPE = "4" *) 
(* WID_RTC_INC_FNS = "32" *) (* WID_RTC_INC_NS = "8" *) (* WID_RTC_TOD_NS = "32" *) 
(* WID_RTC_TOD_SEC = "48" *) (* WID_SEQ_ID = "16" *) (* WID_TIMESTAMP = "80" *) 
(* WID_TIMESTAMP_NS = "32" *) (* WID_TIMESTAMP_SEC = "48" *) 
(* NotValidForBitStream *)
module gig_eth_ptpv2_lite_apb
   (PRESETn,
    PCLK,
    PSEL,
    PENABLE,
    PADDR,
    PWRITE,
    PWDATA,
    PRDATA,
    IRQ_PTP,
    IRQ_RTC,
    gmii_rx_clk,
    gmii_rxd,
    gmii_rxdv,
    gmii_rxer,
    gmii_tx_clk,
    gmii_txd,
    gmii_txen,
    gmii_txer,
    rtc_clk,
    ptpv2_master,
    ptp_pps,
    ptp_ppms,
    ptp_pp100us,
    ptp_ppus);
  input PRESETn;
  input PCLK;
  input PSEL;
  input PENABLE;
  input [31:0]PADDR;
  input PWRITE;
  input [31:0]PWDATA;
  output [31:0]PRDATA;
  (* mark_debug = "true" *) output IRQ_PTP;
  (* mark_debug = "true" *) output IRQ_RTC;
  input gmii_rx_clk;
  (* mark_debug = "true" *) input [7:0]gmii_rxd;
  (* mark_debug = "true" *) input gmii_rxdv;
  (* mark_debug = "true" *) input gmii_rxer;
  input gmii_tx_clk;
  (* mark_debug = "true" *) input [7:0]gmii_txd;
  (* mark_debug = "true" *) input gmii_txen;
  (* mark_debug = "true" *) input gmii_txer;
  input rtc_clk;
  output ptpv2_master;
  output ptp_pps;
  output ptp_ppms;
  output ptp_pp100us;
  output ptp_ppus;

  (* MARK_DEBUG *) wire IRQ_PTP;
  (* MARK_DEBUG *) wire IRQ_RTC;
  wire [31:0]PADDR;
  wire PCLK;
  wire PENABLE;
  wire [31:0]PRDATA;
  wire PRESETn;
  wire PSEL;
  wire [31:0]PWDATA;
  wire PWRITE;
  wire gmii_rx_clk;
  (* MARK_DEBUG *) wire [7:0]gmii_rxd;
  (* MARK_DEBUG *) wire gmii_rxdv;
  (* MARK_DEBUG *) wire gmii_rxer;
  wire gmii_tx_clk;
  (* MARK_DEBUG *) wire [7:0]gmii_txd;
  (* MARK_DEBUG *) wire gmii_txen;
  (* MARK_DEBUG *) wire gmii_txer;
  wire [47:0]mac_addr;
  wire pipe_tsu_rx_clr;
  wire pipe_tsu_rx_empty;
  wire pipe_tsu_rx_full;
  wire [100:0]pipe_tsu_rx_rd_dat;
  wire pipe_tsu_rx_rd_rdy;
  wire pipe_tsu_rx_rd_vld;
  wire [100:0]pipe_tsu_rx_wr_dat;
  wire pipe_tsu_rx_wr_rdy;
  wire pipe_tsu_rx_wr_vld;
  wire pipe_tsu_tx_clr;
  wire pipe_tsu_tx_empty;
  wire pipe_tsu_tx_full;
  wire [100:0]pipe_tsu_tx_rd_dat;
  wire pipe_tsu_tx_rd_rdy;
  wire pipe_tsu_tx_rd_vld;
  wire [100:0]pipe_tsu_tx_wr_dat;
  wire pipe_tsu_tx_wr_rdy;
  wire pipe_tsu_tx_wr_vld;
  wire ptp_pp100us;
  wire ptp_ppms;
  wire ptp_pps;
  wire ptp_ppus;
  wire ptpv2_master;
  wire rtc_clk;
  wire rtc_enable;
  wire rtc_inc_adj_ack;
  wire rtc_inc_adj_dec;
  wire [31:0]rtc_inc_adj_fns;
  wire rtc_inc_adj_ld;
  wire [7:0]rtc_inc_adj_ns;
  wire rtc_inc_ld_ack;
  wire [31:0]rtc_inc_ld_fns;
  wire rtc_inc_ld_ld;
  wire [7:0]rtc_inc_ld_ns;
  wire [29:0]rtc_ptp_tod_ns;
  wire [47:0]rtc_ptp_tod_sec;
  wire rtc_reset_n;
  wire rtc_tod_adj_ack;
  wire rtc_tod_adj_dec;
  wire rtc_tod_adj_ld;
  wire [31:0]rtc_tod_adj_ns;
  wire rtc_tod_ld_ack;
  wire rtc_tod_ld_ld;
  wire [31:0]rtc_tod_ld_ns;
  wire [47:0]rtc_tod_ld_sec;
  wire tsu_rx_enable;
  wire tsu_rx_reset_n;
  wire tsu_tx_enable;
  wire tsu_tx_reset_n;
  wire NLW_u_tsu_rx_ptp_vld_eth_ptp_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_eth_type_ip_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_ip_dst_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_ip_dst_delay_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_ip_dst_peer_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_mac_dst_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_mac_dst_delay_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_mac_dst_peer_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_mac_dst_udp_delay_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_mac_dst_udp_peer_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_msg_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_msg_event_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_msg_general_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_udp_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_udp_dst_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_udp_dst_event_UNCONNECTED;
  wire NLW_u_tsu_rx_ptp_vld_udp_dst_general_UNCONNECTED;
  wire NLW_u_tsu_rx_vld_mac_dst_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_eth_ptp_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_eth_type_ip_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_ip_dst_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_ip_dst_delay_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_ip_dst_peer_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_mac_dst_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_mac_dst_delay_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_mac_dst_peer_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_mac_dst_udp_delay_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_mac_dst_udp_peer_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_msg_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_msg_event_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_msg_general_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_udp_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_udp_dst_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_udp_dst_event_UNCONNECTED;
  wire NLW_u_tsu_tx_ptp_vld_udp_dst_general_UNCONNECTED;
  wire NLW_u_tsu_tx_vld_mac_dst_UNCONNECTED;

  (* T_ADDR_WID = "8" *) 
  (* WID_FIFO = "101" *) 
  (* WID_MSG_TYPE = "4" *) 
  (* WID_RTC_INC_FNS = "32" *) 
  (* WID_RTC_INC_NS = "8" *) 
  (* WID_RTC_TOD_NS = "32" *) 
  (* WID_RTC_TOD_SEC = "48" *) 
  (* WID_SEQ_ID = "16" *) 
  ptpv2_lite_csr_apb u_csr
       (.IRQ_PTP(IRQ_PTP),
        .IRQ_RTC(IRQ_RTC),
        .PADDR(PADDR),
        .PCLK(PCLK),
        .PENABLE(PENABLE),
        .PRDATA(PRDATA),
        .PRESETn(PRESETn),
        .PSEL(PSEL),
        .PWDATA(PWDATA),
        .PWRITE(PWRITE),
        .inc_adj_ack(rtc_inc_adj_ack),
        .inc_adj_dec(rtc_inc_adj_dec),
        .inc_adj_fns(rtc_inc_adj_fns),
        .inc_adj_ld(rtc_inc_adj_ld),
        .inc_adj_ns(rtc_inc_adj_ns),
        .inc_ld_ack(rtc_inc_ld_ack),
        .inc_ld_fns(rtc_inc_ld_fns),
        .inc_ld_ld(rtc_inc_ld_ld),
        .inc_ld_ns(rtc_inc_ld_ns),
        .mac_addr(mac_addr),
        .ptpv2_master(ptpv2_master),
        .rtc_clk(rtc_clk),
        .rtc_enable(rtc_enable),
        .rtc_ppms(ptp_ppms),
        .rtc_pps(ptp_pps),
        .rtc_ppus(ptp_ppus),
        .rtc_reset_n(rtc_reset_n),
        .rtc_tod_ns({1'b0,1'b0,rtc_ptp_tod_ns}),
        .rtc_tod_sec(rtc_ptp_tod_sec),
        .tod_adj_ack(rtc_tod_adj_ack),
        .tod_adj_dec(rtc_tod_adj_dec),
        .tod_adj_ld(rtc_tod_adj_ld),
        .tod_adj_ns(rtc_tod_adj_ns),
        .tod_ld_ack(rtc_tod_ld_ack),
        .tod_ld_ld(rtc_tod_ld_ld),
        .tod_ld_ns(rtc_tod_ld_ns),
        .tod_ld_sec(rtc_tod_ld_sec),
        .tsu_rx_enable(tsu_rx_enable),
        .tsu_rx_fifo_clr(pipe_tsu_rx_clr),
        .tsu_rx_fifo_dat(pipe_tsu_rx_rd_dat),
        .tsu_rx_fifo_full(pipe_tsu_rx_full),
        .tsu_rx_fifo_rdy(pipe_tsu_rx_rd_rdy),
        .tsu_rx_fifo_vld(pipe_tsu_rx_rd_vld),
        .tsu_rx_reset_n(tsu_rx_reset_n),
        .tsu_tx_enable(tsu_tx_enable),
        .tsu_tx_fifo_clr(pipe_tsu_tx_clr),
        .tsu_tx_fifo_dat(pipe_tsu_tx_rd_dat),
        .tsu_tx_fifo_full(pipe_tsu_tx_full),
        .tsu_tx_fifo_rdy(pipe_tsu_tx_rd_rdy),
        .tsu_tx_fifo_vld(pipe_tsu_tx_rd_vld),
        .tsu_tx_reset_n(tsu_tx_reset_n));
  ptpv2_lite_fifo_async u_pipe_rx
       (.PCLK(PCLK),
        .almost_empty(pipe_tsu_rx_empty),
        .almost_full(pipe_tsu_rx_full),
        .dout(pipe_tsu_rx_rd_dat),
        .fifo_dat(pipe_tsu_rx_wr_dat),
        .fifo_rdy(pipe_tsu_rx_wr_rdy),
        .fifo_vld(pipe_tsu_rx_wr_vld),
        .gmii_rx_clk(gmii_rx_clk),
        .tsu_rx_fifo_clr(pipe_tsu_rx_clr),
        .tsu_rx_fifo_rdy(pipe_tsu_rx_rd_rdy),
        .tsu_rx_reset_n(tsu_rx_reset_n),
        .valid(pipe_tsu_rx_rd_vld));
  ptpv2_lite_fifo_async__xdcDup__1 u_pipe_tx
       (.PCLK(PCLK),
        .almost_full(pipe_tsu_tx_full),
        .dout(pipe_tsu_tx_rd_dat),
        .empty(pipe_tsu_tx_empty),
        .fifo_dat(pipe_tsu_tx_wr_dat),
        .fifo_rdy(pipe_tsu_tx_wr_rdy),
        .fifo_vld(pipe_tsu_tx_wr_vld),
        .gmii_tx_clk(gmii_tx_clk),
        .tsu_tx_fifo_clr(pipe_tsu_tx_clr),
        .tsu_tx_fifo_rdy(pipe_tsu_tx_rd_rdy),
        .tsu_tx_reset_n(tsu_tx_reset_n),
        .valid(pipe_tsu_tx_rd_vld));
  ptpv2_lite_rtc u_rtc
       (.inc_adj_dec(rtc_inc_adj_dec),
        .inc_adj_fns(rtc_inc_adj_fns),
        .inc_adj_ld(rtc_inc_adj_ld),
        .inc_adj_ns(rtc_inc_adj_ns),
        .inc_ld_fns(rtc_inc_ld_fns),
        .inc_ld_ld(rtc_inc_ld_ld),
        .inc_ld_ns(rtc_inc_ld_ns),
        .ptp_pp100us(ptp_pp100us),
        .ptp_ppms(ptp_ppms),
        .ptp_pps(ptp_pps),
        .ptp_ppus(ptp_ppus),
        .ptp_tod_ns(rtc_ptp_tod_ns),
        .ptp_tod_sec(rtc_ptp_tod_sec),
        .rtc_clk(rtc_clk),
        .rtc_enable(rtc_enable),
        .rtc_inc_adj_ack(rtc_inc_adj_ack),
        .rtc_inc_ld_ack(rtc_inc_ld_ack),
        .rtc_reset_n(rtc_reset_n),
        .rtc_tod_adj_ack(rtc_tod_adj_ack),
        .rtc_tod_ld_ack(rtc_tod_ld_ack),
        .tod_adj_dec(rtc_tod_adj_dec),
        .tod_adj_ld(rtc_tod_adj_ld),
        .tod_adj_ns(rtc_tod_adj_ns),
        .tod_ld_ld(rtc_tod_ld_ld),
        .tod_ld_ns(rtc_tod_ld_ns[29:0]),
        .tod_ld_sec(rtc_tod_ld_sec));
  (* IP_DST_DELAY = "-536870527" *) 
  (* IP_DST_PEER = "-536870805" *) 
  (* IP_ETH_TYPE_LENG = "16'b0000100000000000" *) 
  (* IP_PROTO_UDP = "8'b00010001" *) 
  (* PTPV2_MSG_TYPE_Announce = "4'b1011" *) 
  (* PTPV2_MSG_TYPE_Delay_Req = "4'b0001" *) 
  (* PTPV2_MSG_TYPE_Delay_Resp = "4'b1001" *) 
  (* PTPV2_MSG_TYPE_Follow_Up = "4'b1000" *) 
  (* PTPV2_MSG_TYPE_Management = "4'b1101" *) 
  (* PTPV2_MSG_TYPE_Pdelay_Req = "4'b0010" *) 
  (* PTPV2_MSG_TYPE_Pdelay_Resp = "4'b0011" *) 
  (* PTPV2_MSG_TYPE_Pdelay_Resp_Follow_Up = "4'b1010" *) 
  (* PTPV2_MSG_TYPE_Signaling = "4'b1100" *) 
  (* PTPV2_MSG_TYPE_Sync = "4'b0000" *) 
  (* PTP_ETH_TYPE_LENG = "16'b1000100011110111" *) 
  (* PTP_GMII_INCOMMING = "1'b1" *) 
  (* PTP_GMII_SYNCHRONOUS = "0" *) 
  (* PTP_MAC_DST_DELAY = "48'b000000010001101100011001000000000000000000000000" *) 
  (* PTP_MAC_DST_DELAY_UDP = "48'b000000010000000001011110000000000000000110000001" *) 
  (* PTP_MAC_DST_PEER = "48'b000000011000000011000010000000000000000000001110" *) 
  (* PTP_MAC_DST_PEER_UDP = "48'b000000010000000001011110000000000000000001101011" *) 
  (* PTP_UDP_PORT_EVENT = "319" *) 
  (* PTP_UDP_PORT_GENERAL = "320" *) 
  (* STC_CRC = "1" *) 
  (* STC_END = "2" *) 
  (* STC_READY = "0" *) 
  (* ST_CRC_CHECK = "4096" *) 
  (* ST_DECODE = "2048" *) 
  (* ST_DST = "4" *) 
  (* ST_IP = "32" *) 
  (* ST_PTP_CLOCK_ID = "256" *) 
  (* ST_PTP_MSG = "128" *) 
  (* ST_PTP_PORT_ID = "1024" *) 
  (* ST_PTP_TIMESTAMP = "512" *) 
  (* ST_PUSH = "8192" *) 
  (* ST_READY = "1" *) 
  (* ST_SFD = "2" *) 
  (* ST_SKIP = "16384" *) 
  (* ST_SRC = "8" *) 
  (* ST_TYPE = "16" *) 
  (* ST_UDP = "64" *) 
  (* WID_CLOCK_ID = "64" *) 
  (* WID_FIFO = "101" *) 
  (* WID_MSG_TYPE = "4" *) 
  (* WID_PORT_ID = "16" *) 
  (* WID_SEQ_ID = "16" *) 
  (* WID_TIMESTAMP = "80" *) 
  (* WID_TIMESTAMP_NS = "32" *) 
  (* WID_TIMESTAMP_SEC = "48" *) 
  ptpv2_lite_tsu__parameterized0 u_tsu_rx
       (.enable(tsu_rx_enable),
        .fifo_dat(pipe_tsu_rx_wr_dat),
        .fifo_empty(pipe_tsu_rx_empty),
        .fifo_full(pipe_tsu_rx_full),
        .fifo_rdy(pipe_tsu_rx_wr_rdy),
        .fifo_vld(pipe_tsu_rx_wr_vld),
        .gmii_clk(gmii_rx_clk),
        .gmii_dat(gmii_rxd),
        .gmii_err(gmii_rxer),
        .gmii_mac_addr(mac_addr),
        .gmii_vld(gmii_rxdv),
        .ptp_vld_eth_ptp(NLW_u_tsu_rx_ptp_vld_eth_ptp_UNCONNECTED),
        .ptp_vld_eth_type_ip(NLW_u_tsu_rx_ptp_vld_eth_type_ip_UNCONNECTED),
        .ptp_vld_ip_dst(NLW_u_tsu_rx_ptp_vld_ip_dst_UNCONNECTED),
        .ptp_vld_ip_dst_delay(NLW_u_tsu_rx_ptp_vld_ip_dst_delay_UNCONNECTED),
        .ptp_vld_ip_dst_peer(NLW_u_tsu_rx_ptp_vld_ip_dst_peer_UNCONNECTED),
        .ptp_vld_mac_dst(NLW_u_tsu_rx_ptp_vld_mac_dst_UNCONNECTED),
        .ptp_vld_mac_dst_delay(NLW_u_tsu_rx_ptp_vld_mac_dst_delay_UNCONNECTED),
        .ptp_vld_mac_dst_peer(NLW_u_tsu_rx_ptp_vld_mac_dst_peer_UNCONNECTED),
        .ptp_vld_mac_dst_udp_delay(NLW_u_tsu_rx_ptp_vld_mac_dst_udp_delay_UNCONNECTED),
        .ptp_vld_mac_dst_udp_peer(NLW_u_tsu_rx_ptp_vld_mac_dst_udp_peer_UNCONNECTED),
        .ptp_vld_msg(NLW_u_tsu_rx_ptp_vld_msg_UNCONNECTED),
        .ptp_vld_msg_event(NLW_u_tsu_rx_ptp_vld_msg_event_UNCONNECTED),
        .ptp_vld_msg_general(NLW_u_tsu_rx_ptp_vld_msg_general_UNCONNECTED),
        .ptp_vld_udp(NLW_u_tsu_rx_ptp_vld_udp_UNCONNECTED),
        .ptp_vld_udp_dst(NLW_u_tsu_rx_ptp_vld_udp_dst_UNCONNECTED),
        .ptp_vld_udp_dst_event(NLW_u_tsu_rx_ptp_vld_udp_dst_event_UNCONNECTED),
        .ptp_vld_udp_dst_general(NLW_u_tsu_rx_ptp_vld_udp_dst_general_UNCONNECTED),
        .ptpv2_master(ptpv2_master),
        .reset_n(tsu_rx_reset_n),
        .rtc_clk(rtc_clk),
        .rtc_tod_ns({1'b0,1'b0,rtc_ptp_tod_ns}),
        .rtc_tod_sec(rtc_ptp_tod_sec),
        .vld_mac_dst(NLW_u_tsu_rx_vld_mac_dst_UNCONNECTED));
  (* IP_DST_DELAY = "-536870527" *) 
  (* IP_DST_PEER = "-536870805" *) 
  (* IP_ETH_TYPE_LENG = "16'b0000100000000000" *) 
  (* IP_PROTO_UDP = "8'b00010001" *) 
  (* PTPV2_MSG_TYPE_Announce = "4'b1011" *) 
  (* PTPV2_MSG_TYPE_Delay_Req = "4'b0001" *) 
  (* PTPV2_MSG_TYPE_Delay_Resp = "4'b1001" *) 
  (* PTPV2_MSG_TYPE_Follow_Up = "4'b1000" *) 
  (* PTPV2_MSG_TYPE_Management = "4'b1101" *) 
  (* PTPV2_MSG_TYPE_Pdelay_Req = "4'b0010" *) 
  (* PTPV2_MSG_TYPE_Pdelay_Resp = "4'b0011" *) 
  (* PTPV2_MSG_TYPE_Pdelay_Resp_Follow_Up = "4'b1010" *) 
  (* PTPV2_MSG_TYPE_Signaling = "4'b1100" *) 
  (* PTPV2_MSG_TYPE_Sync = "4'b0000" *) 
  (* PTP_ETH_TYPE_LENG = "16'b1000100011110111" *) 
  (* PTP_GMII_INCOMMING = "1'b0" *) 
  (* PTP_GMII_SYNCHRONOUS = "1'b1" *) 
  (* PTP_MAC_DST_DELAY = "48'b000000010001101100011001000000000000000000000000" *) 
  (* PTP_MAC_DST_DELAY_UDP = "48'b000000010000000001011110000000000000000110000001" *) 
  (* PTP_MAC_DST_PEER = "48'b000000011000000011000010000000000000000000001110" *) 
  (* PTP_MAC_DST_PEER_UDP = "48'b000000010000000001011110000000000000000001101011" *) 
  (* PTP_UDP_PORT_EVENT = "319" *) 
  (* PTP_UDP_PORT_GENERAL = "320" *) 
  (* STC_CRC = "1" *) 
  (* STC_END = "2" *) 
  (* STC_READY = "0" *) 
  (* ST_CRC_CHECK = "4096" *) 
  (* ST_DECODE = "2048" *) 
  (* ST_DST = "4" *) 
  (* ST_IP = "32" *) 
  (* ST_PTP_CLOCK_ID = "256" *) 
  (* ST_PTP_MSG = "128" *) 
  (* ST_PTP_PORT_ID = "1024" *) 
  (* ST_PTP_TIMESTAMP = "512" *) 
  (* ST_PUSH = "8192" *) 
  (* ST_READY = "1" *) 
  (* ST_SFD = "2" *) 
  (* ST_SKIP = "16384" *) 
  (* ST_SRC = "8" *) 
  (* ST_TYPE = "16" *) 
  (* ST_UDP = "64" *) 
  (* WID_CLOCK_ID = "64" *) 
  (* WID_FIFO = "101" *) 
  (* WID_MSG_TYPE = "4" *) 
  (* WID_PORT_ID = "16" *) 
  (* WID_SEQ_ID = "16" *) 
  (* WID_TIMESTAMP = "80" *) 
  (* WID_TIMESTAMP_NS = "32" *) 
  (* WID_TIMESTAMP_SEC = "48" *) 
  ptpv2_lite_tsu u_tsu_tx
       (.enable(tsu_tx_enable),
        .fifo_dat(pipe_tsu_tx_wr_dat),
        .fifo_empty(pipe_tsu_tx_empty),
        .fifo_full(pipe_tsu_tx_full),
        .fifo_rdy(pipe_tsu_tx_wr_rdy),
        .fifo_vld(pipe_tsu_tx_wr_vld),
        .gmii_clk(gmii_tx_clk),
        .gmii_dat(gmii_txd),
        .gmii_err(gmii_txer),
        .gmii_mac_addr(mac_addr),
        .gmii_vld(gmii_txen),
        .ptp_vld_eth_ptp(NLW_u_tsu_tx_ptp_vld_eth_ptp_UNCONNECTED),
        .ptp_vld_eth_type_ip(NLW_u_tsu_tx_ptp_vld_eth_type_ip_UNCONNECTED),
        .ptp_vld_ip_dst(NLW_u_tsu_tx_ptp_vld_ip_dst_UNCONNECTED),
        .ptp_vld_ip_dst_delay(NLW_u_tsu_tx_ptp_vld_ip_dst_delay_UNCONNECTED),
        .ptp_vld_ip_dst_peer(NLW_u_tsu_tx_ptp_vld_ip_dst_peer_UNCONNECTED),
        .ptp_vld_mac_dst(NLW_u_tsu_tx_ptp_vld_mac_dst_UNCONNECTED),
        .ptp_vld_mac_dst_delay(NLW_u_tsu_tx_ptp_vld_mac_dst_delay_UNCONNECTED),
        .ptp_vld_mac_dst_peer(NLW_u_tsu_tx_ptp_vld_mac_dst_peer_UNCONNECTED),
        .ptp_vld_mac_dst_udp_delay(NLW_u_tsu_tx_ptp_vld_mac_dst_udp_delay_UNCONNECTED),
        .ptp_vld_mac_dst_udp_peer(NLW_u_tsu_tx_ptp_vld_mac_dst_udp_peer_UNCONNECTED),
        .ptp_vld_msg(NLW_u_tsu_tx_ptp_vld_msg_UNCONNECTED),
        .ptp_vld_msg_event(NLW_u_tsu_tx_ptp_vld_msg_event_UNCONNECTED),
        .ptp_vld_msg_general(NLW_u_tsu_tx_ptp_vld_msg_general_UNCONNECTED),
        .ptp_vld_udp(NLW_u_tsu_tx_ptp_vld_udp_UNCONNECTED),
        .ptp_vld_udp_dst(NLW_u_tsu_tx_ptp_vld_udp_dst_UNCONNECTED),
        .ptp_vld_udp_dst_event(NLW_u_tsu_tx_ptp_vld_udp_dst_event_UNCONNECTED),
        .ptp_vld_udp_dst_general(NLW_u_tsu_tx_ptp_vld_udp_dst_general_UNCONNECTED),
        .ptpv2_master(ptpv2_master),
        .reset_n(tsu_tx_reset_n),
        .rtc_clk(rtc_clk),
        .rtc_tod_ns({1'b0,1'b0,rtc_ptp_tod_ns}),
        .rtc_tod_sec(rtc_ptp_tod_sec),
        .vld_mac_dst(NLW_u_tsu_tx_vld_mac_dst_UNCONNECTED));
endmodule

module ptpv2_lite_add_sec_nsec
   (CO,
    \csr_opb_sec_reg[46] ,
    O,
    \csr_opb_sec_reg[7] ,
    \csr_opb_sec_reg[11] ,
    \csr_opb_sec_reg[15] ,
    \csr_opb_sec_reg[19] ,
    \csr_opb_sec_reg[23] ,
    \csr_opb_sec_reg[27] ,
    \csr_opb_sec_reg[31] ,
    \csr_opb_sec_reg[35] ,
    \csr_opb_sec_reg[39] ,
    \csr_opb_sec_reg[43] ,
    \csr_opb_sec_reg[46]_0 ,
    \csr_opb_nsec_reg[3] ,
    \csr_opb_nsec_reg[7] ,
    \csr_opa_nsec_reg[9] ,
    \csr_opa_nsec_reg[9]_0 ,
    \csr_opa_nsec_reg[19] ,
    \csr_opa_nsec_reg[23] ,
    \csr_opa_nsec_reg[27] ,
    \csr_opb_nsec_reg[29] ,
    \csr_opa_nsec_reg[3] ,
    \csr_opa_nsec_reg[7] ,
    \csr_opb_nsec_reg[9] ,
    \csr_opb_nsec_reg[9]_0 ,
    \csr_opb_nsec_reg[19] ,
    \csr_opb_nsec_reg[23] ,
    \csr_opb_nsec_reg[27] ,
    \csr_opa_nsec_reg[29] ,
    \csr_opa_nsec_reg[11] ,
    \csr_opa_nsec_reg[11]_0 ,
    \csr_opa_nsec_reg[15] ,
    \csr_opa_nsec_reg[15]_0 ,
    \csr_opa_nsec_reg[19]_0 ,
    \csr_opa_nsec_reg[19]_1 ,
    \csr_opa_nsec_reg[23]_0 ,
    \csr_opa_nsec_reg[23]_1 ,
    \csr_opa_nsec_reg[27]_0 ,
    \csr_opa_nsec_reg[27]_1 ,
    \csr_opa_nsec_reg[30] ,
    \csr_opa_nsec_reg[30]_0 ,
    \csr_opa_nsec_reg[3]_0 ,
    \csr_opa_nsec_reg[7]_0 ,
    DI,
    S,
    negD1_carry__1,
    negD1_carry__1_0,
    negD1_carry__2,
    negD1_carry__2_0,
    negD1_carry__3,
    negD1_carry__3_0,
    negD1_carry__4,
    negD1_carry__4_0,
    csr_result_neg_reg,
    csr_result_neg_reg_0,
    \negD1_inferred__0/i__carry__0 ,
    \negD1_inferred__0/i__carry__1 ,
    \negD1_inferred__0/i__carry__2 ,
    csr_result_neg_reg_1,
    Q,
    \csr_result_sec[0]_i_2 ,
    \csr_result_sec[0]_i_2_0 ,
    \csr_result_sec[4]_i_3 ,
    \csr_result_sec[8]_i_3 ,
    \csr_result_sec[12]_i_3 ,
    \csr_result_sec[16]_i_3 ,
    \csr_result_sec[20]_i_3 ,
    \csr_result_sec[24]_i_3 ,
    \csr_result_sec[28]_i_3 ,
    \csr_result_sec[32]_i_3 ,
    \csr_result_sec[36]_i_3 ,
    \csr_result_sec[40]_i_3 ,
    \csr_result_sec[44]_i_3 ,
    nsD0_carry__4_i_1_0,
    \csr_result_nsec[1]_i_3 ,
    \csr_result_nsec[4]_i_3 ,
    \csr_result_nsec[8]_i_3 ,
    \csr_result_nsec[8]_i_3_0 ,
    \csr_result_nsec[12]_i_3 ,
    \csr_result_nsec[12]_i_3_0 ,
    \csr_result_nsec[16]_i_3 ,
    \csr_result_nsec[16]_i_3_0 ,
    \csr_result_nsec[20]_i_3 ,
    \csr_result_nsec[20]_i_3_0 ,
    \csr_result_nsec[24]_i_3 ,
    \csr_result_nsec[24]_i_3_0 ,
    \csr_result_nsec[28]_i_3 ,
    \csr_result_nsec[28]_i_3_0 ,
    nsD0_carry__4_i_1_1,
    \csr_result_nsec[1]_i_2 ,
    \csr_result_nsec[4]_i_2 ,
    \csr_result_nsec[8]_i_2 ,
    \csr_result_nsec[8]_i_2_0 ,
    \csr_result_nsec[12]_i_2 ,
    \csr_result_nsec[12]_i_2_0 ,
    \csr_result_nsec[16]_i_2 ,
    \csr_result_nsec[16]_i_2_0 ,
    \csr_result_nsec[20]_i_2 ,
    \csr_result_nsec[20]_i_2_0 ,
    \csr_result_nsec[24]_i_2 ,
    \csr_result_nsec[24]_i_2_0 ,
    \csr_result_nsec[28]_i_2 ,
    \csr_result_nsec[28]_i_2_0 ,
    \csr_result_nsec_reg[11] ,
    \csr_result_nsec_reg[15] ,
    \csr_result_nsec_reg[19] ,
    \csr_result_nsec_reg[23] ,
    \csr_result_nsec_reg[27] ,
    \csr_result_nsec_reg[31] );
  output [0:0]CO;
  output [0:0]\csr_opb_sec_reg[46] ;
  output [3:0]O;
  output [3:0]\csr_opb_sec_reg[7] ;
  output [3:0]\csr_opb_sec_reg[11] ;
  output [3:0]\csr_opb_sec_reg[15] ;
  output [3:0]\csr_opb_sec_reg[19] ;
  output [3:0]\csr_opb_sec_reg[23] ;
  output [3:0]\csr_opb_sec_reg[27] ;
  output [3:0]\csr_opb_sec_reg[31] ;
  output [3:0]\csr_opb_sec_reg[35] ;
  output [3:0]\csr_opb_sec_reg[39] ;
  output [3:0]\csr_opb_sec_reg[43] ;
  output [3:0]\csr_opb_sec_reg[46]_0 ;
  output [2:0]\csr_opb_nsec_reg[3] ;
  output [3:0]\csr_opb_nsec_reg[7] ;
  output [3:0]\csr_opa_nsec_reg[9] ;
  output [3:0]\csr_opa_nsec_reg[9]_0 ;
  output [3:0]\csr_opa_nsec_reg[19] ;
  output [3:0]\csr_opa_nsec_reg[23] ;
  output [3:0]\csr_opa_nsec_reg[27] ;
  output [3:0]\csr_opb_nsec_reg[29] ;
  output [2:0]\csr_opa_nsec_reg[3] ;
  output [3:0]\csr_opa_nsec_reg[7] ;
  output [3:0]\csr_opb_nsec_reg[9] ;
  output [3:0]\csr_opb_nsec_reg[9]_0 ;
  output [3:0]\csr_opb_nsec_reg[19] ;
  output [3:0]\csr_opb_nsec_reg[23] ;
  output [3:0]\csr_opb_nsec_reg[27] ;
  output [3:0]\csr_opa_nsec_reg[29] ;
  output [3:0]\csr_opa_nsec_reg[11] ;
  output [3:0]\csr_opa_nsec_reg[11]_0 ;
  output [3:0]\csr_opa_nsec_reg[15] ;
  output [3:0]\csr_opa_nsec_reg[15]_0 ;
  output [3:0]\csr_opa_nsec_reg[19]_0 ;
  output [3:0]\csr_opa_nsec_reg[19]_1 ;
  output [3:0]\csr_opa_nsec_reg[23]_0 ;
  output [3:0]\csr_opa_nsec_reg[23]_1 ;
  output [3:0]\csr_opa_nsec_reg[27]_0 ;
  output [3:0]\csr_opa_nsec_reg[27]_1 ;
  output [3:0]\csr_opa_nsec_reg[30] ;
  output [3:0]\csr_opa_nsec_reg[30]_0 ;
  output [3:0]\csr_opa_nsec_reg[3]_0 ;
  output [3:0]\csr_opa_nsec_reg[7]_0 ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]negD1_carry__1;
  input [3:0]negD1_carry__1_0;
  input [3:0]negD1_carry__2;
  input [3:0]negD1_carry__2_0;
  input [3:0]negD1_carry__3;
  input [3:0]negD1_carry__3_0;
  input [3:0]negD1_carry__4;
  input [3:0]negD1_carry__4_0;
  input [3:0]csr_result_neg_reg;
  input [3:0]csr_result_neg_reg_0;
  input [3:0]\negD1_inferred__0/i__carry__0 ;
  input [3:0]\negD1_inferred__0/i__carry__1 ;
  input [3:0]\negD1_inferred__0/i__carry__2 ;
  input [3:0]csr_result_neg_reg_1;
  input [46:0]Q;
  input [0:0]\csr_result_sec[0]_i_2 ;
  input [3:0]\csr_result_sec[0]_i_2_0 ;
  input [3:0]\csr_result_sec[4]_i_3 ;
  input [3:0]\csr_result_sec[8]_i_3 ;
  input [3:0]\csr_result_sec[12]_i_3 ;
  input [3:0]\csr_result_sec[16]_i_3 ;
  input [3:0]\csr_result_sec[20]_i_3 ;
  input [3:0]\csr_result_sec[24]_i_3 ;
  input [3:0]\csr_result_sec[28]_i_3 ;
  input [3:0]\csr_result_sec[32]_i_3 ;
  input [3:0]\csr_result_sec[36]_i_3 ;
  input [3:0]\csr_result_sec[40]_i_3 ;
  input [3:0]\csr_result_sec[44]_i_3 ;
  input [31:0]nsD0_carry__4_i_1_0;
  input [3:0]\csr_result_nsec[1]_i_3 ;
  input [3:0]\csr_result_nsec[4]_i_3 ;
  input [2:0]\csr_result_nsec[8]_i_3 ;
  input [3:0]\csr_result_nsec[8]_i_3_0 ;
  input [3:0]\csr_result_nsec[12]_i_3 ;
  input [3:0]\csr_result_nsec[12]_i_3_0 ;
  input [3:0]\csr_result_nsec[16]_i_3 ;
  input [3:0]\csr_result_nsec[16]_i_3_0 ;
  input [3:0]\csr_result_nsec[20]_i_3 ;
  input [3:0]\csr_result_nsec[20]_i_3_0 ;
  input [3:0]\csr_result_nsec[24]_i_3 ;
  input [3:0]\csr_result_nsec[24]_i_3_0 ;
  input [2:0]\csr_result_nsec[28]_i_3 ;
  input [3:0]\csr_result_nsec[28]_i_3_0 ;
  input [30:0]nsD0_carry__4_i_1_1;
  input [3:0]\csr_result_nsec[1]_i_2 ;
  input [3:0]\csr_result_nsec[4]_i_2 ;
  input [1:0]\csr_result_nsec[8]_i_2 ;
  input [3:0]\csr_result_nsec[8]_i_2_0 ;
  input [3:0]\csr_result_nsec[12]_i_2 ;
  input [3:0]\csr_result_nsec[12]_i_2_0 ;
  input [3:0]\csr_result_nsec[16]_i_2 ;
  input [3:0]\csr_result_nsec[16]_i_2_0 ;
  input [3:0]\csr_result_nsec[20]_i_2 ;
  input [3:0]\csr_result_nsec[20]_i_2_0 ;
  input [3:0]\csr_result_nsec[24]_i_2 ;
  input [3:0]\csr_result_nsec[24]_i_2_0 ;
  input [2:0]\csr_result_nsec[28]_i_2 ;
  input [3:0]\csr_result_nsec[28]_i_2_0 ;
  input [1:0]\csr_result_nsec_reg[11] ;
  input [1:0]\csr_result_nsec_reg[15] ;
  input [1:0]\csr_result_nsec_reg[19] ;
  input [1:0]\csr_result_nsec_reg[23] ;
  input [0:0]\csr_result_nsec_reg[27] ;
  input [1:0]\csr_result_nsec_reg[31] ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [46:0]Q;
  wire [3:0]S;
  wire [3:0]\csr_opa_nsec_reg[11] ;
  wire [3:0]\csr_opa_nsec_reg[11]_0 ;
  wire [3:0]\csr_opa_nsec_reg[15] ;
  wire [3:0]\csr_opa_nsec_reg[15]_0 ;
  wire [3:0]\csr_opa_nsec_reg[19] ;
  wire [3:0]\csr_opa_nsec_reg[19]_0 ;
  wire [3:0]\csr_opa_nsec_reg[19]_1 ;
  wire [3:0]\csr_opa_nsec_reg[23] ;
  wire [3:0]\csr_opa_nsec_reg[23]_0 ;
  wire [3:0]\csr_opa_nsec_reg[23]_1 ;
  wire [3:0]\csr_opa_nsec_reg[27] ;
  wire [3:0]\csr_opa_nsec_reg[27]_0 ;
  wire [3:0]\csr_opa_nsec_reg[27]_1 ;
  wire [3:0]\csr_opa_nsec_reg[29] ;
  wire [3:0]\csr_opa_nsec_reg[30] ;
  wire [3:0]\csr_opa_nsec_reg[30]_0 ;
  wire [2:0]\csr_opa_nsec_reg[3] ;
  wire [3:0]\csr_opa_nsec_reg[3]_0 ;
  wire [3:0]\csr_opa_nsec_reg[7] ;
  wire [3:0]\csr_opa_nsec_reg[7]_0 ;
  wire [3:0]\csr_opa_nsec_reg[9] ;
  wire [3:0]\csr_opa_nsec_reg[9]_0 ;
  wire [3:0]\csr_opb_nsec_reg[19] ;
  wire [3:0]\csr_opb_nsec_reg[23] ;
  wire [3:0]\csr_opb_nsec_reg[27] ;
  wire [3:0]\csr_opb_nsec_reg[29] ;
  wire [2:0]\csr_opb_nsec_reg[3] ;
  wire [3:0]\csr_opb_nsec_reg[7] ;
  wire [3:0]\csr_opb_nsec_reg[9] ;
  wire [3:0]\csr_opb_nsec_reg[9]_0 ;
  wire [3:0]\csr_opb_sec_reg[11] ;
  wire [3:0]\csr_opb_sec_reg[15] ;
  wire [3:0]\csr_opb_sec_reg[19] ;
  wire [3:0]\csr_opb_sec_reg[23] ;
  wire [3:0]\csr_opb_sec_reg[27] ;
  wire [3:0]\csr_opb_sec_reg[31] ;
  wire [3:0]\csr_opb_sec_reg[35] ;
  wire [3:0]\csr_opb_sec_reg[39] ;
  wire [3:0]\csr_opb_sec_reg[43] ;
  wire [0:0]\csr_opb_sec_reg[46] ;
  wire [3:0]\csr_opb_sec_reg[46]_0 ;
  wire [3:0]\csr_opb_sec_reg[7] ;
  wire [3:0]csr_result_neg_reg;
  wire [3:0]csr_result_neg_reg_0;
  wire [3:0]csr_result_neg_reg_1;
  wire [3:0]\csr_result_nsec[12]_i_2 ;
  wire [3:0]\csr_result_nsec[12]_i_2_0 ;
  wire [3:0]\csr_result_nsec[12]_i_3 ;
  wire [3:0]\csr_result_nsec[12]_i_3_0 ;
  wire [3:0]\csr_result_nsec[16]_i_2 ;
  wire [3:0]\csr_result_nsec[16]_i_2_0 ;
  wire [3:0]\csr_result_nsec[16]_i_3 ;
  wire [3:0]\csr_result_nsec[16]_i_3_0 ;
  wire [3:0]\csr_result_nsec[1]_i_2 ;
  wire [3:0]\csr_result_nsec[1]_i_3 ;
  wire [3:0]\csr_result_nsec[20]_i_2 ;
  wire [3:0]\csr_result_nsec[20]_i_2_0 ;
  wire [3:0]\csr_result_nsec[20]_i_3 ;
  wire [3:0]\csr_result_nsec[20]_i_3_0 ;
  wire [3:0]\csr_result_nsec[24]_i_2 ;
  wire [3:0]\csr_result_nsec[24]_i_2_0 ;
  wire [3:0]\csr_result_nsec[24]_i_3 ;
  wire [3:0]\csr_result_nsec[24]_i_3_0 ;
  wire [2:0]\csr_result_nsec[28]_i_2 ;
  wire [3:0]\csr_result_nsec[28]_i_2_0 ;
  wire [2:0]\csr_result_nsec[28]_i_3 ;
  wire [3:0]\csr_result_nsec[28]_i_3_0 ;
  wire \csr_result_nsec[3]_i_4_n_0 ;
  wire \csr_result_nsec[3]_i_5_n_0 ;
  wire \csr_result_nsec[3]_i_6_n_0 ;
  wire \csr_result_nsec[3]_i_7_n_0 ;
  wire [3:0]\csr_result_nsec[4]_i_2 ;
  wire [3:0]\csr_result_nsec[4]_i_3 ;
  wire \csr_result_nsec[7]_i_4_n_0 ;
  wire \csr_result_nsec[7]_i_5_n_0 ;
  wire \csr_result_nsec[7]_i_6_n_0 ;
  wire \csr_result_nsec[7]_i_7_n_0 ;
  wire [1:0]\csr_result_nsec[8]_i_2 ;
  wire [3:0]\csr_result_nsec[8]_i_2_0 ;
  wire [2:0]\csr_result_nsec[8]_i_3 ;
  wire [3:0]\csr_result_nsec[8]_i_3_0 ;
  wire [1:0]\csr_result_nsec_reg[11] ;
  wire [1:0]\csr_result_nsec_reg[15] ;
  wire [1:0]\csr_result_nsec_reg[19] ;
  wire [1:0]\csr_result_nsec_reg[23] ;
  wire [0:0]\csr_result_nsec_reg[27] ;
  wire [1:0]\csr_result_nsec_reg[31] ;
  wire \csr_result_nsec_reg[3]_i_2_n_0 ;
  wire \csr_result_nsec_reg[3]_i_2_n_1 ;
  wire \csr_result_nsec_reg[3]_i_2_n_2 ;
  wire \csr_result_nsec_reg[3]_i_2_n_3 ;
  wire \csr_result_nsec_reg[7]_i_2_n_0 ;
  wire \csr_result_nsec_reg[7]_i_2_n_1 ;
  wire \csr_result_nsec_reg[7]_i_2_n_2 ;
  wire \csr_result_nsec_reg[7]_i_2_n_3 ;
  wire [0:0]\csr_result_sec[0]_i_2 ;
  wire [3:0]\csr_result_sec[0]_i_2_0 ;
  wire [3:0]\csr_result_sec[12]_i_3 ;
  wire [3:0]\csr_result_sec[16]_i_3 ;
  wire [3:0]\csr_result_sec[20]_i_3 ;
  wire [3:0]\csr_result_sec[24]_i_3 ;
  wire [3:0]\csr_result_sec[28]_i_3 ;
  wire [3:0]\csr_result_sec[32]_i_3 ;
  wire [3:0]\csr_result_sec[36]_i_3 ;
  wire [3:0]\csr_result_sec[40]_i_3 ;
  wire [3:0]\csr_result_sec[44]_i_3 ;
  wire [3:0]\csr_result_sec[4]_i_3 ;
  wire [3:0]\csr_result_sec[8]_i_3 ;
  wire [3:0]negD1_carry__1;
  wire [3:0]negD1_carry__1_0;
  wire [3:0]negD1_carry__2;
  wire [3:0]negD1_carry__2_0;
  wire [3:0]negD1_carry__3;
  wire [3:0]negD1_carry__3_0;
  wire [3:0]negD1_carry__4;
  wire [3:0]negD1_carry__4_0;
  wire [3:0]\negD1_inferred__0/i__carry__0 ;
  wire [3:0]\negD1_inferred__0/i__carry__1 ;
  wire [3:0]\negD1_inferred__0/i__carry__2 ;
  wire nsD0_carry__0_i_1_n_0;
  wire nsD0_carry__0_i_1_n_1;
  wire nsD0_carry__0_i_1_n_2;
  wire nsD0_carry__0_i_1_n_3;
  wire nsD0_carry__0_i_4_n_0;
  wire nsD0_carry__0_i_5_n_0;
  wire nsD0_carry__0_i_6_n_0;
  wire nsD0_carry__0_i_7_n_0;
  wire nsD0_carry__0_n_0;
  wire nsD0_carry__0_n_1;
  wire nsD0_carry__0_n_2;
  wire nsD0_carry__0_n_3;
  wire nsD0_carry__1_i_1_n_0;
  wire nsD0_carry__1_i_1_n_1;
  wire nsD0_carry__1_i_1_n_2;
  wire nsD0_carry__1_i_1_n_3;
  wire nsD0_carry__1_i_4_n_0;
  wire nsD0_carry__1_i_5_n_0;
  wire nsD0_carry__1_i_6_n_0;
  wire nsD0_carry__1_i_7_n_0;
  wire nsD0_carry__1_n_0;
  wire nsD0_carry__1_n_1;
  wire nsD0_carry__1_n_2;
  wire nsD0_carry__1_n_3;
  wire nsD0_carry__2_i_1_n_0;
  wire nsD0_carry__2_i_1_n_1;
  wire nsD0_carry__2_i_1_n_2;
  wire nsD0_carry__2_i_1_n_3;
  wire nsD0_carry__2_i_4_n_0;
  wire nsD0_carry__2_i_5_n_0;
  wire nsD0_carry__2_i_6_n_0;
  wire nsD0_carry__2_i_7_n_0;
  wire nsD0_carry__2_n_0;
  wire nsD0_carry__2_n_1;
  wire nsD0_carry__2_n_2;
  wire nsD0_carry__2_n_3;
  wire nsD0_carry__3_i_1_n_0;
  wire nsD0_carry__3_i_1_n_1;
  wire nsD0_carry__3_i_1_n_2;
  wire nsD0_carry__3_i_1_n_3;
  wire nsD0_carry__3_i_3_n_0;
  wire nsD0_carry__3_i_4_n_0;
  wire nsD0_carry__3_i_5_n_0;
  wire nsD0_carry__3_i_6_n_0;
  wire nsD0_carry__3_n_0;
  wire nsD0_carry__3_n_1;
  wire nsD0_carry__3_n_2;
  wire nsD0_carry__3_n_3;
  wire [31:0]nsD0_carry__4_i_1_0;
  wire [30:0]nsD0_carry__4_i_1_1;
  wire nsD0_carry__4_i_1_n_1;
  wire nsD0_carry__4_i_1_n_2;
  wire nsD0_carry__4_i_1_n_3;
  wire nsD0_carry__4_i_4_n_0;
  wire nsD0_carry__4_i_5_n_0;
  wire nsD0_carry__4_i_6_n_0;
  wire nsD0_carry__4_i_7_n_0;
  wire nsD0_carry__4_n_1;
  wire nsD0_carry__4_n_2;
  wire nsD0_carry__4_n_3;
  wire nsD0_carry_i_1_n_0;
  wire nsD0_carry_i_1_n_1;
  wire nsD0_carry_i_1_n_2;
  wire nsD0_carry_i_1_n_3;
  wire nsD0_carry_i_4_n_0;
  wire nsD0_carry_i_5_n_0;
  wire nsD0_carry_i_6_n_0;
  wire nsD0_carry_i_7_n_0;
  wire nsD0_carry_n_0;
  wire nsD0_carry_n_1;
  wire nsD0_carry_n_2;
  wire nsD0_carry_n_3;
  wire [3:3]NLW_nsD0_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_nsD0_carry__4_i_1_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_nsec[3]_i_4 
       (.I0(nsD0_carry__4_i_1_1[3]),
        .I1(nsD0_carry__4_i_1_0[3]),
        .O(\csr_result_nsec[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_nsec[3]_i_5 
       (.I0(nsD0_carry__4_i_1_1[2]),
        .I1(nsD0_carry__4_i_1_0[2]),
        .O(\csr_result_nsec[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_nsec[3]_i_6 
       (.I0(nsD0_carry__4_i_1_1[1]),
        .I1(nsD0_carry__4_i_1_0[1]),
        .O(\csr_result_nsec[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_nsec[3]_i_7 
       (.I0(nsD0_carry__4_i_1_1[0]),
        .I1(nsD0_carry__4_i_1_0[0]),
        .O(\csr_result_nsec[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_nsec[7]_i_4 
       (.I0(nsD0_carry__4_i_1_1[7]),
        .I1(nsD0_carry__4_i_1_0[7]),
        .O(\csr_result_nsec[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_nsec[7]_i_5 
       (.I0(nsD0_carry__4_i_1_1[6]),
        .I1(nsD0_carry__4_i_1_0[6]),
        .O(\csr_result_nsec[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_nsec[7]_i_6 
       (.I0(nsD0_carry__4_i_1_1[5]),
        .I1(nsD0_carry__4_i_1_0[5]),
        .O(\csr_result_nsec[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_nsec[7]_i_7 
       (.I0(nsD0_carry__4_i_1_1[4]),
        .I1(nsD0_carry__4_i_1_0[4]),
        .O(\csr_result_nsec[7]_i_7_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\csr_result_nsec_reg[3]_i_2_n_0 ,\csr_result_nsec_reg[3]_i_2_n_1 ,\csr_result_nsec_reg[3]_i_2_n_2 ,\csr_result_nsec_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(nsD0_carry__4_i_1_1[3:0]),
        .O(\csr_opa_nsec_reg[3]_0 ),
        .S({\csr_result_nsec[3]_i_4_n_0 ,\csr_result_nsec[3]_i_5_n_0 ,\csr_result_nsec[3]_i_6_n_0 ,\csr_result_nsec[3]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[7]_i_2 
       (.CI(\csr_result_nsec_reg[3]_i_2_n_0 ),
        .CO({\csr_result_nsec_reg[7]_i_2_n_0 ,\csr_result_nsec_reg[7]_i_2_n_1 ,\csr_result_nsec_reg[7]_i_2_n_2 ,\csr_result_nsec_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(nsD0_carry__4_i_1_1[7:4]),
        .O(\csr_opa_nsec_reg[7]_0 ),
        .S({\csr_result_nsec[7]_i_4_n_0 ,\csr_result_nsec[7]_i_5_n_0 ,\csr_result_nsec[7]_i_6_n_0 ,\csr_result_nsec[7]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 nsD0_carry
       (.CI(1'b0),
        .CO({nsD0_carry_n_0,nsD0_carry_n_1,nsD0_carry_n_2,nsD0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\csr_opa_nsec_reg[11]_0 [2:1],1'b0}),
        .O(\csr_opa_nsec_reg[11] ),
        .S({\csr_opa_nsec_reg[11]_0 [3],\csr_result_nsec_reg[11] ,\csr_opa_nsec_reg[11]_0 [0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 nsD0_carry__0
       (.CI(nsD0_carry_n_0),
        .CO({nsD0_carry__0_n_0,nsD0_carry__0_n_1,nsD0_carry__0_n_2,nsD0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\csr_opa_nsec_reg[15]_0 [1:0]}),
        .O(\csr_opa_nsec_reg[15] ),
        .S({\csr_opa_nsec_reg[15]_0 [3:2],\csr_result_nsec_reg[15] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 nsD0_carry__0_i_1
       (.CI(nsD0_carry_i_1_n_0),
        .CO({nsD0_carry__0_i_1_n_0,nsD0_carry__0_i_1_n_1,nsD0_carry__0_i_1_n_2,nsD0_carry__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(nsD0_carry__4_i_1_1[14:11]),
        .O(\csr_opa_nsec_reg[15]_0 ),
        .S({nsD0_carry__0_i_4_n_0,nsD0_carry__0_i_5_n_0,nsD0_carry__0_i_6_n_0,nsD0_carry__0_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__0_i_4
       (.I0(nsD0_carry__4_i_1_1[14]),
        .I1(nsD0_carry__4_i_1_0[15]),
        .O(nsD0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__0_i_5
       (.I0(nsD0_carry__4_i_1_1[13]),
        .I1(nsD0_carry__4_i_1_0[14]),
        .O(nsD0_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__0_i_6
       (.I0(nsD0_carry__4_i_1_1[12]),
        .I1(nsD0_carry__4_i_1_0[13]),
        .O(nsD0_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__0_i_7
       (.I0(nsD0_carry__4_i_1_1[11]),
        .I1(nsD0_carry__4_i_1_0[12]),
        .O(nsD0_carry__0_i_7_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 nsD0_carry__1
       (.CI(nsD0_carry__0_n_0),
        .CO({nsD0_carry__1_n_0,nsD0_carry__1_n_1,nsD0_carry__1_n_2,nsD0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\csr_opa_nsec_reg[19]_1 [2],1'b0,\csr_opa_nsec_reg[19]_1 [0]}),
        .O(\csr_opa_nsec_reg[19]_0 ),
        .S({\csr_opa_nsec_reg[19]_1 [3],\csr_result_nsec_reg[19] [1],\csr_opa_nsec_reg[19]_1 [1],\csr_result_nsec_reg[19] [0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 nsD0_carry__1_i_1
       (.CI(nsD0_carry__0_i_1_n_0),
        .CO({nsD0_carry__1_i_1_n_0,nsD0_carry__1_i_1_n_1,nsD0_carry__1_i_1_n_2,nsD0_carry__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(nsD0_carry__4_i_1_1[18:15]),
        .O(\csr_opa_nsec_reg[19]_1 ),
        .S({nsD0_carry__1_i_4_n_0,nsD0_carry__1_i_5_n_0,nsD0_carry__1_i_6_n_0,nsD0_carry__1_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__1_i_4
       (.I0(nsD0_carry__4_i_1_1[18]),
        .I1(nsD0_carry__4_i_1_0[19]),
        .O(nsD0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__1_i_5
       (.I0(nsD0_carry__4_i_1_1[17]),
        .I1(nsD0_carry__4_i_1_0[18]),
        .O(nsD0_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__1_i_6
       (.I0(nsD0_carry__4_i_1_1[16]),
        .I1(nsD0_carry__4_i_1_0[17]),
        .O(nsD0_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__1_i_7
       (.I0(nsD0_carry__4_i_1_1[15]),
        .I1(nsD0_carry__4_i_1_0[16]),
        .O(nsD0_carry__1_i_7_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 nsD0_carry__2
       (.CI(nsD0_carry__1_n_0),
        .CO({nsD0_carry__2_n_0,nsD0_carry__2_n_1,nsD0_carry__2_n_2,nsD0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\csr_opa_nsec_reg[23]_1 [2:1],1'b0}),
        .O(\csr_opa_nsec_reg[23]_0 ),
        .S({\csr_opa_nsec_reg[23]_1 [3],\csr_result_nsec_reg[23] ,\csr_opa_nsec_reg[23]_1 [0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 nsD0_carry__2_i_1
       (.CI(nsD0_carry__1_i_1_n_0),
        .CO({nsD0_carry__2_i_1_n_0,nsD0_carry__2_i_1_n_1,nsD0_carry__2_i_1_n_2,nsD0_carry__2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(nsD0_carry__4_i_1_1[22:19]),
        .O(\csr_opa_nsec_reg[23]_1 ),
        .S({nsD0_carry__2_i_4_n_0,nsD0_carry__2_i_5_n_0,nsD0_carry__2_i_6_n_0,nsD0_carry__2_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__2_i_4
       (.I0(nsD0_carry__4_i_1_1[22]),
        .I1(nsD0_carry__4_i_1_0[23]),
        .O(nsD0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__2_i_5
       (.I0(nsD0_carry__4_i_1_1[21]),
        .I1(nsD0_carry__4_i_1_0[22]),
        .O(nsD0_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__2_i_6
       (.I0(nsD0_carry__4_i_1_1[20]),
        .I1(nsD0_carry__4_i_1_0[21]),
        .O(nsD0_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__2_i_7
       (.I0(nsD0_carry__4_i_1_1[19]),
        .I1(nsD0_carry__4_i_1_0[20]),
        .O(nsD0_carry__2_i_7_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 nsD0_carry__3
       (.CI(nsD0_carry__2_n_0),
        .CO({nsD0_carry__3_n_0,nsD0_carry__3_n_1,nsD0_carry__3_n_2,nsD0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\csr_opa_nsec_reg[27]_1 [2],1'b0,1'b0}),
        .O(\csr_opa_nsec_reg[27]_0 ),
        .S({\csr_opa_nsec_reg[27]_1 [3],\csr_result_nsec_reg[27] ,\csr_opa_nsec_reg[27]_1 [1:0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 nsD0_carry__3_i_1
       (.CI(nsD0_carry__2_i_1_n_0),
        .CO({nsD0_carry__3_i_1_n_0,nsD0_carry__3_i_1_n_1,nsD0_carry__3_i_1_n_2,nsD0_carry__3_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(nsD0_carry__4_i_1_1[26:23]),
        .O(\csr_opa_nsec_reg[27]_1 ),
        .S({nsD0_carry__3_i_3_n_0,nsD0_carry__3_i_4_n_0,nsD0_carry__3_i_5_n_0,nsD0_carry__3_i_6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__3_i_3
       (.I0(nsD0_carry__4_i_1_1[26]),
        .I1(nsD0_carry__4_i_1_0[27]),
        .O(nsD0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__3_i_4
       (.I0(nsD0_carry__4_i_1_1[25]),
        .I1(nsD0_carry__4_i_1_0[26]),
        .O(nsD0_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__3_i_5
       (.I0(nsD0_carry__4_i_1_1[24]),
        .I1(nsD0_carry__4_i_1_0[25]),
        .O(nsD0_carry__3_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__3_i_6
       (.I0(nsD0_carry__4_i_1_1[23]),
        .I1(nsD0_carry__4_i_1_0[24]),
        .O(nsD0_carry__3_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 nsD0_carry__4
       (.CI(nsD0_carry__3_n_0),
        .CO({NLW_nsD0_carry__4_CO_UNCONNECTED[3],nsD0_carry__4_n_1,nsD0_carry__4_n_2,nsD0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\csr_opa_nsec_reg[30]_0 [2],1'b0,1'b0}),
        .O(\csr_opa_nsec_reg[30] ),
        .S({\csr_result_nsec_reg[31] ,\csr_opa_nsec_reg[30]_0 [1:0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 nsD0_carry__4_i_1
       (.CI(nsD0_carry__3_i_1_n_0),
        .CO({NLW_nsD0_carry__4_i_1_CO_UNCONNECTED[3],nsD0_carry__4_i_1_n_1,nsD0_carry__4_i_1_n_2,nsD0_carry__4_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,nsD0_carry__4_i_1_1[29:27]}),
        .O(\csr_opa_nsec_reg[30]_0 ),
        .S({nsD0_carry__4_i_4_n_0,nsD0_carry__4_i_5_n_0,nsD0_carry__4_i_6_n_0,nsD0_carry__4_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__4_i_4
       (.I0(nsD0_carry__4_i_1_1[30]),
        .I1(nsD0_carry__4_i_1_0[31]),
        .O(nsD0_carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__4_i_5
       (.I0(nsD0_carry__4_i_1_1[29]),
        .I1(nsD0_carry__4_i_1_0[30]),
        .O(nsD0_carry__4_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__4_i_6
       (.I0(nsD0_carry__4_i_1_1[28]),
        .I1(nsD0_carry__4_i_1_0[29]),
        .O(nsD0_carry__4_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry__4_i_7
       (.I0(nsD0_carry__4_i_1_1[27]),
        .I1(nsD0_carry__4_i_1_0[28]),
        .O(nsD0_carry__4_i_7_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 nsD0_carry_i_1
       (.CI(\csr_result_nsec_reg[7]_i_2_n_0 ),
        .CO({nsD0_carry_i_1_n_0,nsD0_carry_i_1_n_1,nsD0_carry_i_1_n_2,nsD0_carry_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({nsD0_carry__4_i_1_1[10:9],\csr_result_nsec[8]_i_3 [0],nsD0_carry__4_i_1_1[8]}),
        .O(\csr_opa_nsec_reg[11]_0 ),
        .S({nsD0_carry_i_4_n_0,nsD0_carry_i_5_n_0,nsD0_carry_i_6_n_0,nsD0_carry_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry_i_4
       (.I0(nsD0_carry__4_i_1_1[10]),
        .I1(nsD0_carry__4_i_1_0[11]),
        .O(nsD0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry_i_5
       (.I0(nsD0_carry__4_i_1_1[9]),
        .I1(nsD0_carry__4_i_1_0[10]),
        .O(nsD0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry_i_6
       (.I0(\csr_result_nsec[8]_i_3 [0]),
        .I1(nsD0_carry__4_i_1_0[9]),
        .O(nsD0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    nsD0_carry_i_7
       (.I0(nsD0_carry__4_i_1_1[8]),
        .I1(nsD0_carry__4_i_1_0[8]),
        .O(nsD0_carry_i_7_n_0));
  ptpv2_lite_subtract_sec_nsec u_sub
       (.CO(CO),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\csr_opa_nsec_reg[19] (\csr_opa_nsec_reg[19] ),
        .\csr_opa_nsec_reg[23] (\csr_opa_nsec_reg[23] ),
        .\csr_opa_nsec_reg[27] (\csr_opa_nsec_reg[27] ),
        .\csr_opa_nsec_reg[29] (\csr_opa_nsec_reg[29] ),
        .\csr_opa_nsec_reg[3] (\csr_opa_nsec_reg[3] ),
        .\csr_opa_nsec_reg[7] (\csr_opa_nsec_reg[7] ),
        .\csr_opa_nsec_reg[9] (\csr_opa_nsec_reg[9] ),
        .\csr_opa_nsec_reg[9]_0 (\csr_opa_nsec_reg[9]_0 ),
        .\csr_opb_nsec_reg[19] (\csr_opb_nsec_reg[19] ),
        .\csr_opb_nsec_reg[23] (\csr_opb_nsec_reg[23] ),
        .\csr_opb_nsec_reg[27] (\csr_opb_nsec_reg[27] ),
        .\csr_opb_nsec_reg[29] (\csr_opb_nsec_reg[29] ),
        .\csr_opb_nsec_reg[3] (\csr_opb_nsec_reg[3] ),
        .\csr_opb_nsec_reg[7] (\csr_opb_nsec_reg[7] ),
        .\csr_opb_nsec_reg[9] (\csr_opb_nsec_reg[9] ),
        .\csr_opb_nsec_reg[9]_0 (\csr_opb_nsec_reg[9]_0 ),
        .\csr_opb_sec_reg[11] (\csr_opb_sec_reg[11] ),
        .\csr_opb_sec_reg[15] (\csr_opb_sec_reg[15] ),
        .\csr_opb_sec_reg[19] (\csr_opb_sec_reg[19] ),
        .\csr_opb_sec_reg[23] (\csr_opb_sec_reg[23] ),
        .\csr_opb_sec_reg[27] (\csr_opb_sec_reg[27] ),
        .\csr_opb_sec_reg[31] (\csr_opb_sec_reg[31] ),
        .\csr_opb_sec_reg[35] (\csr_opb_sec_reg[35] ),
        .\csr_opb_sec_reg[39] (\csr_opb_sec_reg[39] ),
        .\csr_opb_sec_reg[43] (\csr_opb_sec_reg[43] ),
        .\csr_opb_sec_reg[46] (\csr_opb_sec_reg[46] ),
        .\csr_opb_sec_reg[46]_0 (\csr_opb_sec_reg[46]_0 ),
        .\csr_opb_sec_reg[7] (\csr_opb_sec_reg[7] ),
        .csr_result_neg_reg(csr_result_neg_reg),
        .csr_result_neg_reg_0(csr_result_neg_reg_0),
        .csr_result_neg_reg_1(csr_result_neg_reg_1),
        .\csr_result_nsec[12]_i_2 (\csr_result_nsec[12]_i_2 ),
        .\csr_result_nsec[12]_i_2_0 (\csr_result_nsec[12]_i_2_0 ),
        .\csr_result_nsec[12]_i_3 (\csr_result_nsec[12]_i_3 ),
        .\csr_result_nsec[12]_i_3_0 (\csr_result_nsec[12]_i_3_0 ),
        .\csr_result_nsec[16]_i_2 (\csr_result_nsec[16]_i_2 ),
        .\csr_result_nsec[16]_i_2_0 (\csr_result_nsec[16]_i_2_0 ),
        .\csr_result_nsec[16]_i_3 (\csr_result_nsec[16]_i_3 ),
        .\csr_result_nsec[16]_i_3_0 (\csr_result_nsec[16]_i_3_0 ),
        .\csr_result_nsec[1]_i_2 (\csr_result_nsec[1]_i_2 ),
        .\csr_result_nsec[1]_i_3 (\csr_result_nsec[1]_i_3 ),
        .\csr_result_nsec[20]_i_2 (\csr_result_nsec[20]_i_2 ),
        .\csr_result_nsec[20]_i_2_0 (\csr_result_nsec[20]_i_2_0 ),
        .\csr_result_nsec[20]_i_3 (\csr_result_nsec[20]_i_3 ),
        .\csr_result_nsec[20]_i_3_0 (\csr_result_nsec[20]_i_3_0 ),
        .\csr_result_nsec[24]_i_2 (\csr_result_nsec[24]_i_2 ),
        .\csr_result_nsec[24]_i_2_0 (\csr_result_nsec[24]_i_2_0 ),
        .\csr_result_nsec[24]_i_3 (\csr_result_nsec[24]_i_3 ),
        .\csr_result_nsec[24]_i_3_0 (\csr_result_nsec[24]_i_3_0 ),
        .\csr_result_nsec[28]_i_2 (\csr_result_nsec[28]_i_2 ),
        .\csr_result_nsec[28]_i_2_0 (\csr_result_nsec[28]_i_2_0 ),
        .\csr_result_nsec[28]_i_3 (\csr_result_nsec[28]_i_3 ),
        .\csr_result_nsec[28]_i_3_0 (\csr_result_nsec[28]_i_3_0 ),
        .\csr_result_nsec[4]_i_2 (\csr_result_nsec[4]_i_2 ),
        .\csr_result_nsec[4]_i_3 (\csr_result_nsec[4]_i_3 ),
        .\csr_result_nsec[8]_i_2 (nsD0_carry__4_i_1_0[9:0]),
        .\csr_result_nsec[8]_i_2_0 (nsD0_carry__4_i_1_1[8:0]),
        .\csr_result_nsec[8]_i_2_1 (\csr_result_nsec[8]_i_2 ),
        .\csr_result_nsec[8]_i_2_2 (\csr_result_nsec[8]_i_2_0 ),
        .\csr_result_nsec[8]_i_3 (\csr_result_nsec[8]_i_3 ),
        .\csr_result_nsec[8]_i_3_0 (\csr_result_nsec[8]_i_3_0 ),
        .\csr_result_sec[0]_i_2 (\csr_result_sec[0]_i_2 ),
        .\csr_result_sec[0]_i_2_0 (\csr_result_sec[0]_i_2_0 ),
        .\csr_result_sec[12]_i_3 (\csr_result_sec[12]_i_3 ),
        .\csr_result_sec[16]_i_3 (\csr_result_sec[16]_i_3 ),
        .\csr_result_sec[20]_i_3 (\csr_result_sec[20]_i_3 ),
        .\csr_result_sec[24]_i_3 (\csr_result_sec[24]_i_3 ),
        .\csr_result_sec[28]_i_3 (\csr_result_sec[28]_i_3 ),
        .\csr_result_sec[32]_i_3 (\csr_result_sec[32]_i_3 ),
        .\csr_result_sec[36]_i_3 (\csr_result_sec[36]_i_3 ),
        .\csr_result_sec[40]_i_3 (\csr_result_sec[40]_i_3 ),
        .\csr_result_sec[44]_i_3 (\csr_result_sec[44]_i_3 ),
        .\csr_result_sec[4]_i_3 (\csr_result_sec[4]_i_3 ),
        .\csr_result_sec[8]_i_3 (\csr_result_sec[8]_i_3 ),
        .negD1_carry__1_0(negD1_carry__1),
        .negD1_carry__1_1(negD1_carry__1_0),
        .negD1_carry__2_0(negD1_carry__2),
        .negD1_carry__2_1(negD1_carry__2_0),
        .negD1_carry__3_0(negD1_carry__3),
        .negD1_carry__3_1(negD1_carry__3_0),
        .negD1_carry__4_0(negD1_carry__4),
        .negD1_carry__4_1(negD1_carry__4_0),
        .\negD1_inferred__0/i__carry__0_0 (\negD1_inferred__0/i__carry__0 ),
        .\negD1_inferred__0/i__carry__1_0 (\negD1_inferred__0/i__carry__1 ),
        .\negD1_inferred__0/i__carry__2_0 (\negD1_inferred__0/i__carry__2 ));
endmodule

module ptpv2_lite_csr
   (tsu_tx_enable,
    SR,
    tsu_rx_enable,
    rtc_enable,
    ptpv2_master,
    p_19_in,
    Q,
    inc_adj_dec,
    IRQ_RTC,
    tod_ld_ld,
    tod_adj_dec,
    tod_adj_ld,
    inc_ld_ld,
    inc_adj_ld,
    rtc_tod_req,
    tsu_tx_fifo_clr,
    tsu_tx_fifo_rdy,
    tsu_rx_fifo_clr,
    tsu_rx_fifo_rdy,
    \csr_opa_sec_reg[45]_0 ,
    PADDR_6_sp_1,
    PSEL_0,
    tod_ld_ns,
    PADDR_7_sp_1,
    PADDR_3_sp_1,
    PENABLE_0,
    PENABLE_1,
    \PADDR[3]_0 ,
    \PADDR[6]_0 ,
    \PADDR[6]_1 ,
    PADDR_5_sp_1,
    \PADDR[3]_1 ,
    \PADDR[6]_2 ,
    PADDR_4_sp_1,
    \csr_timer_usec_reg[1]_0 ,
    inc_adj_ns,
    \csr_timer_usec_reg[2]_0 ,
    \PADDR[6]_3 ,
    inc_ld_fns,
    tod_ld_sec,
    \PADDR[7]_0 ,
    \csr_tod_adj_ns_reg[22]_0 ,
    tod_adj_ns,
    inc_adj_fns,
    \PADDR[4]_0 ,
    mac_addr,
    PSEL_1,
    \csr_opa_sec_reg[11]_0 ,
    \csr_opa_sec_reg[13]_0 ,
    \csr_clock_id_reg[53]_0 ,
    \csr_clock_id_reg[54]_0 ,
    \PADDR[4]_1 ,
    \csr_clock_id_reg[57]_0 ,
    inc_ld_ns,
    IRQ_PTP,
    rtc_reset_n,
    p_0_in9_in,
    csr_tsu_rx_en_reg_0,
    PADDR_2_sp_1,
    \PADDR[6]_4 ,
    tsu_rx_reset_n,
    tsu_tx_reset_n,
    PRDATA,
    PWDATA,
    PCLK,
    rtc_ppus,
    csr_tod_ld_wr_reg_0,
    csr_tod_adj_wr_reg_0,
    csr_inc_ld_wr_reg_0,
    csr_inc_adj_wr_reg_0,
    csr_tod_req_reg_0,
    \T_RDATA_reg[3]_0 ,
    \T_RDATA_reg[11]_0 ,
    \T_RDATA_reg[13]_0 ,
    PADDR,
    PSEL,
    PENABLE,
    PWRITE,
    \T_RDATA_reg[29]_0 ,
    \T_RDATA_reg[1]_0 ,
    \T_RDATA_reg[1]_1 ,
    \T_RDATA_reg[2]_0 ,
    \T_RDATA_reg[2]_1 ,
    \T_RDATA_reg[4]_0 ,
    \T_RDATA_reg[4]_1 ,
    \T_RDATA_reg[5]_0 ,
    \T_RDATA_reg[5]_1 ,
    \T_RDATA_reg[6]_0 ,
    \T_RDATA_reg[6]_1 ,
    \T_RDATA_reg[7]_0 ,
    \T_RDATA_reg[7]_1 ,
    \T_RDATA_reg[8]_0 ,
    \T_RDATA_reg[9]_0 ,
    \T_RDATA_reg[10]_0 ,
    \T_RDATA_reg[12]_0 ,
    \T_RDATA_reg[14]_0 ,
    \T_RDATA_reg[15]_0 ,
    \T_RDATA_reg[17]_0 ,
    \T_RDATA_reg[18]_0 ,
    \T_RDATA_reg[24]_0 ,
    \T_RDATA_reg[25]_0 ,
    \T_RDATA_reg[26]_0 ,
    \T_RDATA_reg[27]_0 ,
    \T_RDATA_reg[28]_0 ,
    \T_RDATA_reg[30]_0 ,
    tsu_rx_fifo_vld,
    tsu_tx_fifo_vld,
    PRESETn,
    tsu_tx_fifo_dat,
    \T_RDATA[31]_i_3_0 ,
    \T_RDATA_reg[0]_0 ,
    \T_RDATA_reg[0]_1 ,
    \T_RDATA_reg[9]_1 ,
    \T_RDATA_reg[12]_1 ,
    \T_RDATA_reg[14]_1 ,
    \T_RDATA_reg[15]_1 ,
    \T_RDATA_reg[16]_0 ,
    \T_RDATA_reg[17]_1 ,
    \T_RDATA_reg[18]_1 ,
    \T_RDATA_reg[19]_0 ,
    \T_RDATA_reg[20]_0 ,
    \T_RDATA_reg[23]_0 ,
    tsu_rx_fifo_dat,
    \T_RDATA[31]_i_9_0 ,
    tsu_rx_fifo_full,
    D);
  output tsu_tx_enable;
  output [0:0]SR;
  output tsu_rx_enable;
  output rtc_enable;
  output ptpv2_master;
  output [1:0]p_19_in;
  output [10:0]Q;
  output inc_adj_dec;
  output IRQ_RTC;
  output tod_ld_ld;
  output tod_adj_dec;
  output tod_adj_ld;
  output inc_ld_ld;
  output inc_adj_ld;
  output rtc_tod_req;
  output tsu_tx_fifo_clr;
  output tsu_tx_fifo_rdy;
  output tsu_rx_fifo_clr;
  output tsu_rx_fifo_rdy;
  output [2:0]\csr_opa_sec_reg[45]_0 ;
  output PADDR_6_sp_1;
  output [3:0]PSEL_0;
  output [31:0]tod_ld_ns;
  output PADDR_7_sp_1;
  output PADDR_3_sp_1;
  output PENABLE_0;
  output PENABLE_1;
  output \PADDR[3]_0 ;
  output \PADDR[6]_0 ;
  output \PADDR[6]_1 ;
  output PADDR_5_sp_1;
  output \PADDR[3]_1 ;
  output \PADDR[6]_2 ;
  output PADDR_4_sp_1;
  output \csr_timer_usec_reg[1]_0 ;
  output [7:0]inc_adj_ns;
  output \csr_timer_usec_reg[2]_0 ;
  output \PADDR[6]_3 ;
  output [31:0]inc_ld_fns;
  output [47:0]tod_ld_sec;
  output \PADDR[7]_0 ;
  output \csr_tod_adj_ns_reg[22]_0 ;
  output [31:0]tod_adj_ns;
  output [31:0]inc_adj_fns;
  output \PADDR[4]_0 ;
  output [47:0]mac_addr;
  output PSEL_1;
  output \csr_opa_sec_reg[11]_0 ;
  output \csr_opa_sec_reg[13]_0 ;
  output \csr_clock_id_reg[53]_0 ;
  output \csr_clock_id_reg[54]_0 ;
  output \PADDR[4]_1 ;
  output \csr_clock_id_reg[57]_0 ;
  output [7:0]inc_ld_ns;
  output IRQ_PTP;
  output rtc_reset_n;
  output p_0_in9_in;
  output csr_tsu_rx_en_reg_0;
  output PADDR_2_sp_1;
  output \PADDR[6]_4 ;
  output tsu_rx_reset_n;
  output tsu_tx_reset_n;
  output [31:0]PRDATA;
  input [31:0]PWDATA;
  input PCLK;
  input rtc_ppus;
  input csr_tod_ld_wr_reg_0;
  input csr_tod_adj_wr_reg_0;
  input csr_inc_ld_wr_reg_0;
  input csr_inc_adj_wr_reg_0;
  input csr_tod_req_reg_0;
  input \T_RDATA_reg[3]_0 ;
  input \T_RDATA_reg[11]_0 ;
  input \T_RDATA_reg[13]_0 ;
  input [7:0]PADDR;
  input PSEL;
  input PENABLE;
  input PWRITE;
  input \T_RDATA_reg[29]_0 ;
  input \T_RDATA_reg[1]_0 ;
  input \T_RDATA_reg[1]_1 ;
  input \T_RDATA_reg[2]_0 ;
  input \T_RDATA_reg[2]_1 ;
  input \T_RDATA_reg[4]_0 ;
  input \T_RDATA_reg[4]_1 ;
  input \T_RDATA_reg[5]_0 ;
  input \T_RDATA_reg[5]_1 ;
  input \T_RDATA_reg[6]_0 ;
  input \T_RDATA_reg[6]_1 ;
  input \T_RDATA_reg[7]_0 ;
  input \T_RDATA_reg[7]_1 ;
  input \T_RDATA_reg[8]_0 ;
  input \T_RDATA_reg[9]_0 ;
  input \T_RDATA_reg[10]_0 ;
  input \T_RDATA_reg[12]_0 ;
  input \T_RDATA_reg[14]_0 ;
  input \T_RDATA_reg[15]_0 ;
  input \T_RDATA_reg[17]_0 ;
  input \T_RDATA_reg[18]_0 ;
  input \T_RDATA_reg[24]_0 ;
  input \T_RDATA_reg[25]_0 ;
  input \T_RDATA_reg[26]_0 ;
  input \T_RDATA_reg[27]_0 ;
  input \T_RDATA_reg[28]_0 ;
  input \T_RDATA_reg[30]_0 ;
  input tsu_rx_fifo_vld;
  input tsu_tx_fifo_vld;
  input PRESETn;
  input [21:0]tsu_tx_fifo_dat;
  input [10:0]\T_RDATA[31]_i_3_0 ;
  input \T_RDATA_reg[0]_0 ;
  input \T_RDATA_reg[0]_1 ;
  input \T_RDATA_reg[9]_1 ;
  input \T_RDATA_reg[12]_1 ;
  input \T_RDATA_reg[14]_1 ;
  input \T_RDATA_reg[15]_1 ;
  input \T_RDATA_reg[16]_0 ;
  input \T_RDATA_reg[17]_1 ;
  input \T_RDATA_reg[18]_1 ;
  input \T_RDATA_reg[19]_0 ;
  input \T_RDATA_reg[20]_0 ;
  input \T_RDATA_reg[23]_0 ;
  input [100:0]tsu_rx_fifo_dat;
  input [0:0]\T_RDATA[31]_i_9_0 ;
  input tsu_rx_fifo_full;
  input [1:0]D;

  wire [1:0]D;
  wire IRQ_PTP;
  wire IRQ_RTC;
  wire [7:0]PADDR;
  wire \PADDR[3]_0 ;
  wire \PADDR[3]_1 ;
  wire \PADDR[4]_0 ;
  wire \PADDR[4]_1 ;
  wire \PADDR[6]_0 ;
  wire \PADDR[6]_1 ;
  wire \PADDR[6]_2 ;
  wire \PADDR[6]_3 ;
  wire \PADDR[6]_4 ;
  wire \PADDR[7]_0 ;
  wire PADDR_2_sn_1;
  wire PADDR_3_sn_1;
  wire PADDR_4_sn_1;
  wire PADDR_5_sn_1;
  wire PADDR_6_sn_1;
  wire PADDR_7_sn_1;
  wire PCLK;
  wire PENABLE;
  wire PENABLE_0;
  wire PENABLE_1;
  wire [31:0]PRDATA;
  wire PRESETn;
  wire PSEL;
  wire [3:0]PSEL_0;
  wire PSEL_1;
  wire [31:0]PWDATA;
  wire PWRITE;
  wire [10:0]Q;
  wire [0:0]SR;
  wire [6:1]T_ADDR;
  wire \T_RDATA[0]_i_10_n_0 ;
  wire \T_RDATA[0]_i_11_n_0 ;
  wire \T_RDATA[0]_i_12_n_0 ;
  wire \T_RDATA[0]_i_14_n_0 ;
  wire \T_RDATA[0]_i_15_n_0 ;
  wire \T_RDATA[0]_i_16_n_0 ;
  wire \T_RDATA[0]_i_17_n_0 ;
  wire \T_RDATA[0]_i_18_n_0 ;
  wire \T_RDATA[0]_i_19_n_0 ;
  wire \T_RDATA[0]_i_1_n_0 ;
  wire \T_RDATA[0]_i_2_n_0 ;
  wire \T_RDATA[0]_i_3_n_0 ;
  wire \T_RDATA[0]_i_4_n_0 ;
  wire \T_RDATA[0]_i_5_n_0 ;
  wire \T_RDATA[0]_i_8_n_0 ;
  wire \T_RDATA[0]_i_9_n_0 ;
  wire \T_RDATA[10]_i_10_n_0 ;
  wire \T_RDATA[10]_i_11_n_0 ;
  wire \T_RDATA[10]_i_12_n_0 ;
  wire \T_RDATA[10]_i_13_n_0 ;
  wire \T_RDATA[10]_i_14_n_0 ;
  wire \T_RDATA[10]_i_15_n_0 ;
  wire \T_RDATA[10]_i_1_n_0 ;
  wire \T_RDATA[10]_i_3_n_0 ;
  wire \T_RDATA[10]_i_4_n_0 ;
  wire \T_RDATA[10]_i_6_n_0 ;
  wire \T_RDATA[10]_i_7_n_0 ;
  wire \T_RDATA[10]_i_8_n_0 ;
  wire \T_RDATA[10]_i_9_n_0 ;
  wire \T_RDATA[11]_i_10_n_0 ;
  wire \T_RDATA[11]_i_11_n_0 ;
  wire \T_RDATA[11]_i_12_n_0 ;
  wire \T_RDATA[11]_i_14_n_0 ;
  wire \T_RDATA[11]_i_15_n_0 ;
  wire \T_RDATA[11]_i_1_n_0 ;
  wire \T_RDATA[11]_i_3_n_0 ;
  wire \T_RDATA[11]_i_4_n_0 ;
  wire \T_RDATA[11]_i_8_n_0 ;
  wire \T_RDATA[11]_i_9_n_0 ;
  wire \T_RDATA[12]_i_10_n_0 ;
  wire \T_RDATA[12]_i_11_n_0 ;
  wire \T_RDATA[12]_i_12_n_0 ;
  wire \T_RDATA[12]_i_13_n_0 ;
  wire \T_RDATA[12]_i_14_n_0 ;
  wire \T_RDATA[12]_i_15_n_0 ;
  wire \T_RDATA[12]_i_1_n_0 ;
  wire \T_RDATA[12]_i_3_n_0 ;
  wire \T_RDATA[12]_i_4_n_0 ;
  wire \T_RDATA[12]_i_6_n_0 ;
  wire \T_RDATA[12]_i_7_n_0 ;
  wire \T_RDATA[12]_i_9_n_0 ;
  wire \T_RDATA[13]_i_11_n_0 ;
  wire \T_RDATA[13]_i_12_n_0 ;
  wire \T_RDATA[13]_i_13_n_0 ;
  wire \T_RDATA[13]_i_14_n_0 ;
  wire \T_RDATA[13]_i_15_n_0 ;
  wire \T_RDATA[13]_i_17_n_0 ;
  wire \T_RDATA[13]_i_18_n_0 ;
  wire \T_RDATA[13]_i_1_n_0 ;
  wire \T_RDATA[13]_i_2_n_0 ;
  wire \T_RDATA[13]_i_4_n_0 ;
  wire \T_RDATA[13]_i_5_n_0 ;
  wire \T_RDATA[13]_i_6_n_0 ;
  wire \T_RDATA[14]_i_10_n_0 ;
  wire \T_RDATA[14]_i_11_n_0 ;
  wire \T_RDATA[14]_i_12_n_0 ;
  wire \T_RDATA[14]_i_13_n_0 ;
  wire \T_RDATA[14]_i_14_n_0 ;
  wire \T_RDATA[14]_i_15_n_0 ;
  wire \T_RDATA[14]_i_1_n_0 ;
  wire \T_RDATA[14]_i_3_n_0 ;
  wire \T_RDATA[14]_i_4_n_0 ;
  wire \T_RDATA[14]_i_6_n_0 ;
  wire \T_RDATA[14]_i_7_n_0 ;
  wire \T_RDATA[14]_i_9_n_0 ;
  wire \T_RDATA[15]_i_10_n_0 ;
  wire \T_RDATA[15]_i_11_n_0 ;
  wire \T_RDATA[15]_i_12_n_0 ;
  wire \T_RDATA[15]_i_13_n_0 ;
  wire \T_RDATA[15]_i_14_n_0 ;
  wire \T_RDATA[15]_i_15_n_0 ;
  wire \T_RDATA[15]_i_1_n_0 ;
  wire \T_RDATA[15]_i_3_n_0 ;
  wire \T_RDATA[15]_i_4_n_0 ;
  wire \T_RDATA[15]_i_6_n_0 ;
  wire \T_RDATA[15]_i_7_n_0 ;
  wire \T_RDATA[15]_i_9_n_0 ;
  wire \T_RDATA[16]_i_10_n_0 ;
  wire \T_RDATA[16]_i_11_n_0 ;
  wire \T_RDATA[16]_i_12_n_0 ;
  wire \T_RDATA[16]_i_13_n_0 ;
  wire \T_RDATA[16]_i_14_n_0 ;
  wire \T_RDATA[16]_i_1_n_0 ;
  wire \T_RDATA[16]_i_2_n_0 ;
  wire \T_RDATA[16]_i_4_n_0 ;
  wire \T_RDATA[16]_i_5_n_0 ;
  wire \T_RDATA[16]_i_6_n_0 ;
  wire \T_RDATA[16]_i_7_n_0 ;
  wire \T_RDATA[16]_i_9_n_0 ;
  wire \T_RDATA[17]_i_10_n_0 ;
  wire \T_RDATA[17]_i_11_n_0 ;
  wire \T_RDATA[17]_i_12_n_0 ;
  wire \T_RDATA[17]_i_13_n_0 ;
  wire \T_RDATA[17]_i_1_n_0 ;
  wire \T_RDATA[17]_i_2_n_0 ;
  wire \T_RDATA[17]_i_4_n_0 ;
  wire \T_RDATA[17]_i_5_n_0 ;
  wire \T_RDATA[17]_i_7_n_0 ;
  wire \T_RDATA[17]_i_8_n_0 ;
  wire \T_RDATA[17]_i_9_n_0 ;
  wire \T_RDATA[18]_i_10_n_0 ;
  wire \T_RDATA[18]_i_11_n_0 ;
  wire \T_RDATA[18]_i_12_n_0 ;
  wire \T_RDATA[18]_i_1_n_0 ;
  wire \T_RDATA[18]_i_2_n_0 ;
  wire \T_RDATA[18]_i_4_n_0 ;
  wire \T_RDATA[18]_i_5_n_0 ;
  wire \T_RDATA[18]_i_7_n_0 ;
  wire \T_RDATA[18]_i_8_n_0 ;
  wire \T_RDATA[18]_i_9_n_0 ;
  wire \T_RDATA[19]_i_10_n_0 ;
  wire \T_RDATA[19]_i_11_n_0 ;
  wire \T_RDATA[19]_i_1_n_0 ;
  wire \T_RDATA[19]_i_2_n_0 ;
  wire \T_RDATA[19]_i_3_n_0 ;
  wire \T_RDATA[19]_i_4_n_0 ;
  wire \T_RDATA[19]_i_5_n_0 ;
  wire \T_RDATA[19]_i_7_n_0 ;
  wire \T_RDATA[19]_i_8_n_0 ;
  wire \T_RDATA[19]_i_9_n_0 ;
  wire \T_RDATA[1]_i_10_n_0 ;
  wire \T_RDATA[1]_i_11_n_0 ;
  wire \T_RDATA[1]_i_12_n_0 ;
  wire \T_RDATA[1]_i_13_n_0 ;
  wire \T_RDATA[1]_i_16_n_0 ;
  wire \T_RDATA[1]_i_1_n_0 ;
  wire \T_RDATA[1]_i_2_n_0 ;
  wire \T_RDATA[1]_i_3_n_0 ;
  wire \T_RDATA[1]_i_4_n_0 ;
  wire \T_RDATA[1]_i_5_n_0 ;
  wire \T_RDATA[1]_i_6_n_0 ;
  wire \T_RDATA[1]_i_9_n_0 ;
  wire \T_RDATA[20]_i_10_n_0 ;
  wire \T_RDATA[20]_i_11_n_0 ;
  wire \T_RDATA[20]_i_1_n_0 ;
  wire \T_RDATA[20]_i_2_n_0 ;
  wire \T_RDATA[20]_i_3_n_0 ;
  wire \T_RDATA[20]_i_4_n_0 ;
  wire \T_RDATA[20]_i_5_n_0 ;
  wire \T_RDATA[20]_i_7_n_0 ;
  wire \T_RDATA[20]_i_8_n_0 ;
  wire \T_RDATA[20]_i_9_n_0 ;
  wire \T_RDATA[21]_i_10_n_0 ;
  wire \T_RDATA[21]_i_11_n_0 ;
  wire \T_RDATA[21]_i_12_n_0 ;
  wire \T_RDATA[21]_i_7_n_0 ;
  wire \T_RDATA[21]_i_8_n_0 ;
  wire \T_RDATA[21]_i_9_n_0 ;
  wire \T_RDATA[22]_i_10_n_0 ;
  wire \T_RDATA[22]_i_11_n_0 ;
  wire \T_RDATA[22]_i_7_n_0 ;
  wire \T_RDATA[22]_i_8_n_0 ;
  wire \T_RDATA[22]_i_9_n_0 ;
  wire \T_RDATA[23]_i_10_n_0 ;
  wire \T_RDATA[23]_i_11_n_0 ;
  wire \T_RDATA[23]_i_1_n_0 ;
  wire \T_RDATA[23]_i_2_n_0 ;
  wire \T_RDATA[23]_i_3_n_0 ;
  wire \T_RDATA[23]_i_4_n_0 ;
  wire \T_RDATA[23]_i_5_n_0 ;
  wire \T_RDATA[23]_i_7_n_0 ;
  wire \T_RDATA[23]_i_8_n_0 ;
  wire \T_RDATA[23]_i_9_n_0 ;
  wire \T_RDATA[24]_i_10_n_0 ;
  wire \T_RDATA[24]_i_1_n_0 ;
  wire \T_RDATA[24]_i_2_n_0 ;
  wire \T_RDATA[24]_i_4_n_0 ;
  wire \T_RDATA[24]_i_5_n_0 ;
  wire \T_RDATA[24]_i_6_n_0 ;
  wire \T_RDATA[24]_i_7_n_0 ;
  wire \T_RDATA[24]_i_8_n_0 ;
  wire \T_RDATA[24]_i_9_n_0 ;
  wire \T_RDATA[25]_i_10_n_0 ;
  wire \T_RDATA[25]_i_11_n_0 ;
  wire \T_RDATA[25]_i_1_n_0 ;
  wire \T_RDATA[25]_i_3_n_0 ;
  wire \T_RDATA[25]_i_4_n_0 ;
  wire \T_RDATA[25]_i_7_n_0 ;
  wire \T_RDATA[25]_i_8_n_0 ;
  wire \T_RDATA[25]_i_9_n_0 ;
  wire \T_RDATA[26]_i_10_n_0 ;
  wire \T_RDATA[26]_i_1_n_0 ;
  wire \T_RDATA[26]_i_2_n_0 ;
  wire \T_RDATA[26]_i_4_n_0 ;
  wire \T_RDATA[26]_i_5_n_0 ;
  wire \T_RDATA[26]_i_6_n_0 ;
  wire \T_RDATA[26]_i_7_n_0 ;
  wire \T_RDATA[26]_i_8_n_0 ;
  wire \T_RDATA[26]_i_9_n_0 ;
  wire \T_RDATA[27]_i_10_n_0 ;
  wire \T_RDATA[27]_i_1_n_0 ;
  wire \T_RDATA[27]_i_2_n_0 ;
  wire \T_RDATA[27]_i_4_n_0 ;
  wire \T_RDATA[27]_i_5_n_0 ;
  wire \T_RDATA[27]_i_6_n_0 ;
  wire \T_RDATA[27]_i_7_n_0 ;
  wire \T_RDATA[27]_i_8_n_0 ;
  wire \T_RDATA[27]_i_9_n_0 ;
  wire \T_RDATA[28]_i_10_n_0 ;
  wire \T_RDATA[28]_i_11_n_0 ;
  wire \T_RDATA[28]_i_12_n_0 ;
  wire \T_RDATA[28]_i_13_n_0 ;
  wire \T_RDATA[28]_i_14_n_0 ;
  wire \T_RDATA[28]_i_1_n_0 ;
  wire \T_RDATA[28]_i_2_n_0 ;
  wire \T_RDATA[28]_i_6_n_0 ;
  wire \T_RDATA[28]_i_7_n_0 ;
  wire \T_RDATA[29]_i_12_n_0 ;
  wire \T_RDATA[29]_i_1_n_0 ;
  wire \T_RDATA[29]_i_2_n_0 ;
  wire \T_RDATA[29]_i_3_n_0 ;
  wire \T_RDATA[29]_i_5_n_0 ;
  wire \T_RDATA[29]_i_6_n_0 ;
  wire \T_RDATA[29]_i_7_n_0 ;
  wire \T_RDATA[29]_i_8_n_0 ;
  wire \T_RDATA[29]_i_9_n_0 ;
  wire \T_RDATA[2]_i_10_n_0 ;
  wire \T_RDATA[2]_i_11_n_0 ;
  wire \T_RDATA[2]_i_12_n_0 ;
  wire \T_RDATA[2]_i_13_n_0 ;
  wire \T_RDATA[2]_i_16_n_0 ;
  wire \T_RDATA[2]_i_1_n_0 ;
  wire \T_RDATA[2]_i_2_n_0 ;
  wire \T_RDATA[2]_i_3_n_0 ;
  wire \T_RDATA[2]_i_4_n_0 ;
  wire \T_RDATA[2]_i_5_n_0 ;
  wire \T_RDATA[2]_i_6_n_0 ;
  wire \T_RDATA[2]_i_9_n_0 ;
  wire \T_RDATA[30]_i_10_n_0 ;
  wire \T_RDATA[30]_i_11_n_0 ;
  wire \T_RDATA[30]_i_13_n_0 ;
  wire \T_RDATA[30]_i_1_n_0 ;
  wire \T_RDATA[30]_i_2_n_0 ;
  wire \T_RDATA[30]_i_3_n_0 ;
  wire \T_RDATA[30]_i_4_n_0 ;
  wire \T_RDATA[30]_i_5_n_0 ;
  wire \T_RDATA[30]_i_6_n_0 ;
  wire \T_RDATA[30]_i_8_n_0 ;
  wire \T_RDATA[30]_i_9_n_0 ;
  wire \T_RDATA[31]_i_10_n_0 ;
  wire \T_RDATA[31]_i_11_n_0 ;
  wire \T_RDATA[31]_i_12_n_0 ;
  wire \T_RDATA[31]_i_13_n_0 ;
  wire \T_RDATA[31]_i_14_n_0 ;
  wire \T_RDATA[31]_i_15_n_0 ;
  wire \T_RDATA[31]_i_16_n_0 ;
  wire \T_RDATA[31]_i_17_n_0 ;
  wire \T_RDATA[31]_i_18_n_0 ;
  wire \T_RDATA[31]_i_1_n_0 ;
  wire [10:0]\T_RDATA[31]_i_3_0 ;
  wire \T_RDATA[31]_i_3_n_0 ;
  wire \T_RDATA[31]_i_4_n_0 ;
  wire \T_RDATA[31]_i_5_n_0 ;
  wire \T_RDATA[31]_i_7_n_0 ;
  wire [0:0]\T_RDATA[31]_i_9_0 ;
  wire \T_RDATA[31]_i_9_n_0 ;
  wire \T_RDATA[3]_i_10_n_0 ;
  wire \T_RDATA[3]_i_11_n_0 ;
  wire \T_RDATA[3]_i_12_n_0 ;
  wire \T_RDATA[3]_i_13_n_0 ;
  wire \T_RDATA[3]_i_16_n_0 ;
  wire \T_RDATA[3]_i_17_n_0 ;
  wire \T_RDATA[3]_i_1_n_0 ;
  wire \T_RDATA[3]_i_3_n_0 ;
  wire \T_RDATA[3]_i_4_n_0 ;
  wire \T_RDATA[3]_i_8_n_0 ;
  wire \T_RDATA[3]_i_9_n_0 ;
  wire \T_RDATA[4]_i_10_n_0 ;
  wire \T_RDATA[4]_i_11_n_0 ;
  wire \T_RDATA[4]_i_12_n_0 ;
  wire \T_RDATA[4]_i_13_n_0 ;
  wire \T_RDATA[4]_i_16_n_0 ;
  wire \T_RDATA[4]_i_1_n_0 ;
  wire \T_RDATA[4]_i_2_n_0 ;
  wire \T_RDATA[4]_i_3_n_0 ;
  wire \T_RDATA[4]_i_4_n_0 ;
  wire \T_RDATA[4]_i_5_n_0 ;
  wire \T_RDATA[4]_i_6_n_0 ;
  wire \T_RDATA[4]_i_9_n_0 ;
  wire \T_RDATA[5]_i_10_n_0 ;
  wire \T_RDATA[5]_i_11_n_0 ;
  wire \T_RDATA[5]_i_12_n_0 ;
  wire \T_RDATA[5]_i_13_n_0 ;
  wire \T_RDATA[5]_i_16_n_0 ;
  wire \T_RDATA[5]_i_1_n_0 ;
  wire \T_RDATA[5]_i_2_n_0 ;
  wire \T_RDATA[5]_i_3_n_0 ;
  wire \T_RDATA[5]_i_4_n_0 ;
  wire \T_RDATA[5]_i_5_n_0 ;
  wire \T_RDATA[5]_i_6_n_0 ;
  wire \T_RDATA[5]_i_9_n_0 ;
  wire \T_RDATA[6]_i_10_n_0 ;
  wire \T_RDATA[6]_i_11_n_0 ;
  wire \T_RDATA[6]_i_12_n_0 ;
  wire \T_RDATA[6]_i_13_n_0 ;
  wire \T_RDATA[6]_i_16_n_0 ;
  wire \T_RDATA[6]_i_1_n_0 ;
  wire \T_RDATA[6]_i_2_n_0 ;
  wire \T_RDATA[6]_i_3_n_0 ;
  wire \T_RDATA[6]_i_4_n_0 ;
  wire \T_RDATA[6]_i_5_n_0 ;
  wire \T_RDATA[6]_i_6_n_0 ;
  wire \T_RDATA[6]_i_9_n_0 ;
  wire \T_RDATA[7]_i_10_n_0 ;
  wire \T_RDATA[7]_i_11_n_0 ;
  wire \T_RDATA[7]_i_12_n_0 ;
  wire \T_RDATA[7]_i_13_n_0 ;
  wire \T_RDATA[7]_i_14_n_0 ;
  wire \T_RDATA[7]_i_15_n_0 ;
  wire \T_RDATA[7]_i_16_n_0 ;
  wire \T_RDATA[7]_i_19_n_0 ;
  wire \T_RDATA[7]_i_1_n_0 ;
  wire \T_RDATA[7]_i_2_n_0 ;
  wire \T_RDATA[7]_i_4_n_0 ;
  wire \T_RDATA[7]_i_5_n_0 ;
  wire \T_RDATA[7]_i_6_n_0 ;
  wire \T_RDATA[7]_i_7_n_0 ;
  wire \T_RDATA[8]_i_10_n_0 ;
  wire \T_RDATA[8]_i_11_n_0 ;
  wire \T_RDATA[8]_i_13_n_0 ;
  wire \T_RDATA[8]_i_14_n_0 ;
  wire \T_RDATA[8]_i_15_n_0 ;
  wire \T_RDATA[8]_i_16_n_0 ;
  wire \T_RDATA[8]_i_1_n_0 ;
  wire \T_RDATA[8]_i_3_n_0 ;
  wire \T_RDATA[8]_i_4_n_0 ;
  wire \T_RDATA[8]_i_8_n_0 ;
  wire \T_RDATA[8]_i_9_n_0 ;
  wire \T_RDATA[9]_i_10_n_0 ;
  wire \T_RDATA[9]_i_11_n_0 ;
  wire \T_RDATA[9]_i_12_n_0 ;
  wire \T_RDATA[9]_i_13_n_0 ;
  wire \T_RDATA[9]_i_14_n_0 ;
  wire \T_RDATA[9]_i_15_n_0 ;
  wire \T_RDATA[9]_i_16_n_0 ;
  wire \T_RDATA[9]_i_1_n_0 ;
  wire \T_RDATA[9]_i_3_n_0 ;
  wire \T_RDATA[9]_i_4_n_0 ;
  wire \T_RDATA[9]_i_6_n_0 ;
  wire \T_RDATA[9]_i_8_n_0 ;
  wire \T_RDATA[9]_i_9_n_0 ;
  wire \T_RDATA_reg[0]_0 ;
  wire \T_RDATA_reg[0]_1 ;
  wire \T_RDATA_reg[10]_0 ;
  wire \T_RDATA_reg[11]_0 ;
  wire \T_RDATA_reg[12]_0 ;
  wire \T_RDATA_reg[12]_1 ;
  wire \T_RDATA_reg[13]_0 ;
  wire \T_RDATA_reg[14]_0 ;
  wire \T_RDATA_reg[14]_1 ;
  wire \T_RDATA_reg[15]_0 ;
  wire \T_RDATA_reg[15]_1 ;
  wire \T_RDATA_reg[16]_0 ;
  wire \T_RDATA_reg[17]_0 ;
  wire \T_RDATA_reg[17]_1 ;
  wire \T_RDATA_reg[18]_0 ;
  wire \T_RDATA_reg[18]_1 ;
  wire \T_RDATA_reg[19]_0 ;
  wire \T_RDATA_reg[1]_0 ;
  wire \T_RDATA_reg[1]_1 ;
  wire \T_RDATA_reg[20]_0 ;
  wire \T_RDATA_reg[23]_0 ;
  wire \T_RDATA_reg[24]_0 ;
  wire \T_RDATA_reg[25]_0 ;
  wire \T_RDATA_reg[26]_0 ;
  wire \T_RDATA_reg[27]_0 ;
  wire \T_RDATA_reg[28]_0 ;
  wire \T_RDATA_reg[29]_0 ;
  wire \T_RDATA_reg[2]_0 ;
  wire \T_RDATA_reg[2]_1 ;
  wire \T_RDATA_reg[30]_0 ;
  wire \T_RDATA_reg[3]_0 ;
  wire \T_RDATA_reg[4]_0 ;
  wire \T_RDATA_reg[4]_1 ;
  wire \T_RDATA_reg[5]_0 ;
  wire \T_RDATA_reg[5]_1 ;
  wire \T_RDATA_reg[6]_0 ;
  wire \T_RDATA_reg[6]_1 ;
  wire \T_RDATA_reg[7]_0 ;
  wire \T_RDATA_reg[7]_1 ;
  wire \T_RDATA_reg[8]_0 ;
  wire \T_RDATA_reg[9]_0 ;
  wire \T_RDATA_reg[9]_1 ;
  wire T_WREN;
  wire add_result_neg;
  wire [31:0]add_result_nsec;
  wire add_result_over;
  wire [47:0]add_result_sec;
  wire \csr_clock_id[31]_i_1_n_0 ;
  wire \csr_clock_id[63]_i_1_n_0 ;
  wire \csr_clock_id[63]_i_2_n_0 ;
  wire \csr_clock_id_reg[53]_0 ;
  wire \csr_clock_id_reg[54]_0 ;
  wire \csr_clock_id_reg[57]_0 ;
  wire \csr_clock_id_reg_n_0_[0] ;
  wire \csr_clock_id_reg_n_0_[10] ;
  wire \csr_clock_id_reg_n_0_[11] ;
  wire \csr_clock_id_reg_n_0_[12] ;
  wire \csr_clock_id_reg_n_0_[13] ;
  wire \csr_clock_id_reg_n_0_[14] ;
  wire \csr_clock_id_reg_n_0_[15] ;
  wire \csr_clock_id_reg_n_0_[16] ;
  wire \csr_clock_id_reg_n_0_[17] ;
  wire \csr_clock_id_reg_n_0_[18] ;
  wire \csr_clock_id_reg_n_0_[19] ;
  wire \csr_clock_id_reg_n_0_[1] ;
  wire \csr_clock_id_reg_n_0_[20] ;
  wire \csr_clock_id_reg_n_0_[21] ;
  wire \csr_clock_id_reg_n_0_[22] ;
  wire \csr_clock_id_reg_n_0_[23] ;
  wire \csr_clock_id_reg_n_0_[24] ;
  wire \csr_clock_id_reg_n_0_[25] ;
  wire \csr_clock_id_reg_n_0_[26] ;
  wire \csr_clock_id_reg_n_0_[27] ;
  wire \csr_clock_id_reg_n_0_[28] ;
  wire \csr_clock_id_reg_n_0_[29] ;
  wire \csr_clock_id_reg_n_0_[2] ;
  wire \csr_clock_id_reg_n_0_[30] ;
  wire \csr_clock_id_reg_n_0_[31] ;
  wire \csr_clock_id_reg_n_0_[3] ;
  wire \csr_clock_id_reg_n_0_[4] ;
  wire \csr_clock_id_reg_n_0_[5] ;
  wire \csr_clock_id_reg_n_0_[6] ;
  wire \csr_clock_id_reg_n_0_[7] ;
  wire \csr_clock_id_reg_n_0_[8] ;
  wire \csr_clock_id_reg_n_0_[9] ;
  wire \csr_inc_adj_fns[31]_i_1_n_0 ;
  wire \csr_inc_adj_ns[7]_i_1_n_0 ;
  wire csr_inc_adj_wr_reg_0;
  wire \csr_inc_ld_fns[31]_i_1_n_0 ;
  wire \csr_inc_ld_ns[7]_i_1_n_0 ;
  wire csr_inc_ld_wr_reg_0;
  wire \csr_mac_addr[31]_i_1_n_0 ;
  wire \csr_mac_addr[47]_i_1_n_0 ;
  wire \csr_mac_addr[47]_i_2_n_0 ;
  wire csr_opa_neg_i_1_n_0;
  wire \csr_opa_nsec[31]_i_1_n_0 ;
  wire \csr_opa_nsec[31]_i_2_n_0 ;
  wire \csr_opa_nsec_reg_n_0_[0] ;
  wire \csr_opa_nsec_reg_n_0_[10] ;
  wire \csr_opa_nsec_reg_n_0_[11] ;
  wire \csr_opa_nsec_reg_n_0_[12] ;
  wire \csr_opa_nsec_reg_n_0_[13] ;
  wire \csr_opa_nsec_reg_n_0_[14] ;
  wire \csr_opa_nsec_reg_n_0_[15] ;
  wire \csr_opa_nsec_reg_n_0_[16] ;
  wire \csr_opa_nsec_reg_n_0_[17] ;
  wire \csr_opa_nsec_reg_n_0_[18] ;
  wire \csr_opa_nsec_reg_n_0_[19] ;
  wire \csr_opa_nsec_reg_n_0_[1] ;
  wire \csr_opa_nsec_reg_n_0_[20] ;
  wire \csr_opa_nsec_reg_n_0_[21] ;
  wire \csr_opa_nsec_reg_n_0_[22] ;
  wire \csr_opa_nsec_reg_n_0_[23] ;
  wire \csr_opa_nsec_reg_n_0_[24] ;
  wire \csr_opa_nsec_reg_n_0_[25] ;
  wire \csr_opa_nsec_reg_n_0_[26] ;
  wire \csr_opa_nsec_reg_n_0_[27] ;
  wire \csr_opa_nsec_reg_n_0_[28] ;
  wire \csr_opa_nsec_reg_n_0_[29] ;
  wire \csr_opa_nsec_reg_n_0_[2] ;
  wire \csr_opa_nsec_reg_n_0_[30] ;
  wire \csr_opa_nsec_reg_n_0_[31] ;
  wire \csr_opa_nsec_reg_n_0_[3] ;
  wire \csr_opa_nsec_reg_n_0_[4] ;
  wire \csr_opa_nsec_reg_n_0_[5] ;
  wire \csr_opa_nsec_reg_n_0_[6] ;
  wire \csr_opa_nsec_reg_n_0_[7] ;
  wire \csr_opa_nsec_reg_n_0_[8] ;
  wire \csr_opa_nsec_reg_n_0_[9] ;
  wire \csr_opa_sec[31]_i_1_n_0 ;
  wire \csr_opa_sec[31]_i_2_n_0 ;
  wire \csr_opa_sec[47]_i_1_n_0 ;
  wire \csr_opa_sec[47]_i_2_n_0 ;
  wire \csr_opa_sec_reg[11]_0 ;
  wire \csr_opa_sec_reg[13]_0 ;
  wire [2:0]\csr_opa_sec_reg[45]_0 ;
  wire \csr_opa_sec_reg_n_0_[0] ;
  wire \csr_opa_sec_reg_n_0_[10] ;
  wire \csr_opa_sec_reg_n_0_[11] ;
  wire \csr_opa_sec_reg_n_0_[12] ;
  wire \csr_opa_sec_reg_n_0_[13] ;
  wire \csr_opa_sec_reg_n_0_[14] ;
  wire \csr_opa_sec_reg_n_0_[15] ;
  wire \csr_opa_sec_reg_n_0_[16] ;
  wire \csr_opa_sec_reg_n_0_[17] ;
  wire \csr_opa_sec_reg_n_0_[18] ;
  wire \csr_opa_sec_reg_n_0_[19] ;
  wire \csr_opa_sec_reg_n_0_[1] ;
  wire \csr_opa_sec_reg_n_0_[20] ;
  wire \csr_opa_sec_reg_n_0_[21] ;
  wire \csr_opa_sec_reg_n_0_[22] ;
  wire \csr_opa_sec_reg_n_0_[23] ;
  wire \csr_opa_sec_reg_n_0_[24] ;
  wire \csr_opa_sec_reg_n_0_[25] ;
  wire \csr_opa_sec_reg_n_0_[26] ;
  wire \csr_opa_sec_reg_n_0_[27] ;
  wire \csr_opa_sec_reg_n_0_[28] ;
  wire \csr_opa_sec_reg_n_0_[29] ;
  wire \csr_opa_sec_reg_n_0_[2] ;
  wire \csr_opa_sec_reg_n_0_[30] ;
  wire \csr_opa_sec_reg_n_0_[31] ;
  wire \csr_opa_sec_reg_n_0_[3] ;
  wire \csr_opa_sec_reg_n_0_[4] ;
  wire \csr_opa_sec_reg_n_0_[5] ;
  wire \csr_opa_sec_reg_n_0_[6] ;
  wire \csr_opa_sec_reg_n_0_[7] ;
  wire \csr_opa_sec_reg_n_0_[8] ;
  wire \csr_opa_sec_reg_n_0_[9] ;
  wire csr_opb_neg_i_1_n_0;
  wire csr_opb_neg_i_2_n_0;
  wire \csr_opb_nsec[31]_i_1_n_0 ;
  wire \csr_opb_nsec_reg_n_0_[0] ;
  wire \csr_opb_nsec_reg_n_0_[10] ;
  wire \csr_opb_nsec_reg_n_0_[11] ;
  wire \csr_opb_nsec_reg_n_0_[12] ;
  wire \csr_opb_nsec_reg_n_0_[13] ;
  wire \csr_opb_nsec_reg_n_0_[14] ;
  wire \csr_opb_nsec_reg_n_0_[15] ;
  wire \csr_opb_nsec_reg_n_0_[16] ;
  wire \csr_opb_nsec_reg_n_0_[17] ;
  wire \csr_opb_nsec_reg_n_0_[18] ;
  wire \csr_opb_nsec_reg_n_0_[19] ;
  wire \csr_opb_nsec_reg_n_0_[1] ;
  wire \csr_opb_nsec_reg_n_0_[20] ;
  wire \csr_opb_nsec_reg_n_0_[21] ;
  wire \csr_opb_nsec_reg_n_0_[22] ;
  wire \csr_opb_nsec_reg_n_0_[23] ;
  wire \csr_opb_nsec_reg_n_0_[24] ;
  wire \csr_opb_nsec_reg_n_0_[25] ;
  wire \csr_opb_nsec_reg_n_0_[26] ;
  wire \csr_opb_nsec_reg_n_0_[27] ;
  wire \csr_opb_nsec_reg_n_0_[28] ;
  wire \csr_opb_nsec_reg_n_0_[29] ;
  wire \csr_opb_nsec_reg_n_0_[2] ;
  wire \csr_opb_nsec_reg_n_0_[30] ;
  wire \csr_opb_nsec_reg_n_0_[31] ;
  wire \csr_opb_nsec_reg_n_0_[3] ;
  wire \csr_opb_nsec_reg_n_0_[4] ;
  wire \csr_opb_nsec_reg_n_0_[5] ;
  wire \csr_opb_nsec_reg_n_0_[6] ;
  wire \csr_opb_nsec_reg_n_0_[7] ;
  wire \csr_opb_nsec_reg_n_0_[8] ;
  wire \csr_opb_nsec_reg_n_0_[9] ;
  wire \csr_opb_sec[31]_i_1_n_0 ;
  wire \csr_opb_sec[47]_i_1_n_0 ;
  wire \csr_opb_sec_reg_n_0_[0] ;
  wire \csr_opb_sec_reg_n_0_[10] ;
  wire \csr_opb_sec_reg_n_0_[11] ;
  wire \csr_opb_sec_reg_n_0_[12] ;
  wire \csr_opb_sec_reg_n_0_[13] ;
  wire \csr_opb_sec_reg_n_0_[14] ;
  wire \csr_opb_sec_reg_n_0_[15] ;
  wire \csr_opb_sec_reg_n_0_[16] ;
  wire \csr_opb_sec_reg_n_0_[17] ;
  wire \csr_opb_sec_reg_n_0_[18] ;
  wire \csr_opb_sec_reg_n_0_[19] ;
  wire \csr_opb_sec_reg_n_0_[1] ;
  wire \csr_opb_sec_reg_n_0_[20] ;
  wire \csr_opb_sec_reg_n_0_[21] ;
  wire \csr_opb_sec_reg_n_0_[22] ;
  wire \csr_opb_sec_reg_n_0_[23] ;
  wire \csr_opb_sec_reg_n_0_[24] ;
  wire \csr_opb_sec_reg_n_0_[25] ;
  wire \csr_opb_sec_reg_n_0_[26] ;
  wire \csr_opb_sec_reg_n_0_[27] ;
  wire \csr_opb_sec_reg_n_0_[28] ;
  wire \csr_opb_sec_reg_n_0_[29] ;
  wire \csr_opb_sec_reg_n_0_[2] ;
  wire \csr_opb_sec_reg_n_0_[30] ;
  wire \csr_opb_sec_reg_n_0_[31] ;
  wire \csr_opb_sec_reg_n_0_[3] ;
  wire \csr_opb_sec_reg_n_0_[4] ;
  wire \csr_opb_sec_reg_n_0_[5] ;
  wire \csr_opb_sec_reg_n_0_[6] ;
  wire \csr_opb_sec_reg_n_0_[7] ;
  wire \csr_opb_sec_reg_n_0_[8] ;
  wire \csr_opb_sec_reg_n_0_[9] ;
  wire \csr_port_id[15]_i_1_n_0 ;
  wire \csr_port_id_reg_n_0_[0] ;
  wire \csr_port_id_reg_n_0_[10] ;
  wire \csr_port_id_reg_n_0_[11] ;
  wire \csr_port_id_reg_n_0_[12] ;
  wire \csr_port_id_reg_n_0_[13] ;
  wire \csr_port_id_reg_n_0_[14] ;
  wire \csr_port_id_reg_n_0_[15] ;
  wire \csr_port_id_reg_n_0_[1] ;
  wire \csr_port_id_reg_n_0_[2] ;
  wire \csr_port_id_reg_n_0_[3] ;
  wire \csr_port_id_reg_n_0_[4] ;
  wire \csr_port_id_reg_n_0_[5] ;
  wire \csr_port_id_reg_n_0_[6] ;
  wire \csr_port_id_reg_n_0_[7] ;
  wire \csr_port_id_reg_n_0_[8] ;
  wire \csr_port_id_reg_n_0_[9] ;
  wire csr_result_neg;
  wire csr_result_neg_i_10_n_0;
  wire csr_result_neg_i_11_n_0;
  wire csr_result_neg_i_13_n_0;
  wire csr_result_neg_i_14_n_0;
  wire csr_result_neg_i_15_n_0;
  wire csr_result_neg_i_16_n_0;
  wire csr_result_neg_i_17_n_0;
  wire csr_result_neg_i_18_n_0;
  wire csr_result_neg_i_19_n_0;
  wire csr_result_neg_i_20_n_0;
  wire csr_result_neg_i_22_n_0;
  wire csr_result_neg_i_23_n_0;
  wire csr_result_neg_i_24_n_0;
  wire csr_result_neg_i_25_n_0;
  wire csr_result_neg_i_26_n_0;
  wire csr_result_neg_i_27_n_0;
  wire csr_result_neg_i_28_n_0;
  wire csr_result_neg_i_29_n_0;
  wire csr_result_neg_i_30_n_0;
  wire csr_result_neg_i_31_n_0;
  wire csr_result_neg_i_32_n_0;
  wire csr_result_neg_i_33_n_0;
  wire csr_result_neg_i_34_n_0;
  wire csr_result_neg_i_35_n_0;
  wire csr_result_neg_i_36_n_0;
  wire csr_result_neg_i_37_n_0;
  wire csr_result_neg_i_4_n_0;
  wire csr_result_neg_i_5_n_0;
  wire csr_result_neg_i_6_n_0;
  wire csr_result_neg_i_7_n_0;
  wire csr_result_neg_i_8_n_0;
  wire csr_result_neg_i_9_n_0;
  wire csr_result_neg_reg_i_12_n_0;
  wire csr_result_neg_reg_i_12_n_1;
  wire csr_result_neg_reg_i_12_n_2;
  wire csr_result_neg_reg_i_12_n_3;
  wire csr_result_neg_reg_i_21_n_0;
  wire csr_result_neg_reg_i_21_n_1;
  wire csr_result_neg_reg_i_21_n_2;
  wire csr_result_neg_reg_i_21_n_3;
  wire csr_result_neg_reg_i_2_n_0;
  wire csr_result_neg_reg_i_2_n_1;
  wire csr_result_neg_reg_i_2_n_2;
  wire csr_result_neg_reg_i_2_n_3;
  wire csr_result_neg_reg_i_3_n_0;
  wire csr_result_neg_reg_i_3_n_1;
  wire csr_result_neg_reg_i_3_n_2;
  wire csr_result_neg_reg_i_3_n_3;
  wire [31:0]csr_result_nsec;
  wire \csr_result_nsec[0]_i_3_n_0 ;
  wire \csr_result_nsec[0]_i_4_n_0 ;
  wire \csr_result_nsec[10]_i_2_n_0 ;
  wire \csr_result_nsec[10]_i_3_n_0 ;
  wire \csr_result_nsec[11]_i_10_n_0 ;
  wire \csr_result_nsec[11]_i_11_n_0 ;
  wire \csr_result_nsec[11]_i_12_n_0 ;
  wire \csr_result_nsec[11]_i_13_n_0 ;
  wire \csr_result_nsec[11]_i_2_n_0 ;
  wire \csr_result_nsec[11]_i_4_n_0 ;
  wire \csr_result_nsec[11]_i_5_n_0 ;
  wire \csr_result_nsec[11]_i_6_n_0 ;
  wire \csr_result_nsec[11]_i_7_n_0 ;
  wire \csr_result_nsec[11]_i_8_n_0 ;
  wire \csr_result_nsec[12]_i_2_n_0 ;
  wire \csr_result_nsec[12]_i_3_n_0 ;
  wire \csr_result_nsec[13]_i_2_n_0 ;
  wire \csr_result_nsec[13]_i_3_n_0 ;
  wire \csr_result_nsec[14]_i_2_n_0 ;
  wire \csr_result_nsec[14]_i_3_n_0 ;
  wire \csr_result_nsec[15]_i_10_n_0 ;
  wire \csr_result_nsec[15]_i_11_n_0 ;
  wire \csr_result_nsec[15]_i_12_n_0 ;
  wire \csr_result_nsec[15]_i_13_n_0 ;
  wire \csr_result_nsec[15]_i_2_n_0 ;
  wire \csr_result_nsec[15]_i_4_n_0 ;
  wire \csr_result_nsec[15]_i_5_n_0 ;
  wire \csr_result_nsec[15]_i_6_n_0 ;
  wire \csr_result_nsec[15]_i_7_n_0 ;
  wire \csr_result_nsec[15]_i_8_n_0 ;
  wire \csr_result_nsec[16]_i_2_n_0 ;
  wire \csr_result_nsec[16]_i_3_n_0 ;
  wire \csr_result_nsec[17]_i_2_n_0 ;
  wire \csr_result_nsec[17]_i_3_n_0 ;
  wire \csr_result_nsec[18]_i_2_n_0 ;
  wire \csr_result_nsec[18]_i_3_n_0 ;
  wire \csr_result_nsec[19]_i_10_n_0 ;
  wire \csr_result_nsec[19]_i_11_n_0 ;
  wire \csr_result_nsec[19]_i_12_n_0 ;
  wire \csr_result_nsec[19]_i_13_n_0 ;
  wire \csr_result_nsec[19]_i_2_n_0 ;
  wire \csr_result_nsec[19]_i_4_n_0 ;
  wire \csr_result_nsec[19]_i_5_n_0 ;
  wire \csr_result_nsec[19]_i_6_n_0 ;
  wire \csr_result_nsec[19]_i_7_n_0 ;
  wire \csr_result_nsec[19]_i_8_n_0 ;
  wire \csr_result_nsec[1]_i_3_n_0 ;
  wire \csr_result_nsec[20]_i_2_n_0 ;
  wire \csr_result_nsec[20]_i_3_n_0 ;
  wire \csr_result_nsec[21]_i_2_n_0 ;
  wire \csr_result_nsec[21]_i_3_n_0 ;
  wire \csr_result_nsec[22]_i_2_n_0 ;
  wire \csr_result_nsec[22]_i_3_n_0 ;
  wire \csr_result_nsec[23]_i_10_n_0 ;
  wire \csr_result_nsec[23]_i_11_n_0 ;
  wire \csr_result_nsec[23]_i_12_n_0 ;
  wire \csr_result_nsec[23]_i_13_n_0 ;
  wire \csr_result_nsec[23]_i_2_n_0 ;
  wire \csr_result_nsec[23]_i_4_n_0 ;
  wire \csr_result_nsec[23]_i_5_n_0 ;
  wire \csr_result_nsec[23]_i_6_n_0 ;
  wire \csr_result_nsec[23]_i_7_n_0 ;
  wire \csr_result_nsec[23]_i_8_n_0 ;
  wire \csr_result_nsec[24]_i_2_n_0 ;
  wire \csr_result_nsec[24]_i_3_n_0 ;
  wire \csr_result_nsec[25]_i_2_n_0 ;
  wire \csr_result_nsec[25]_i_3_n_0 ;
  wire \csr_result_nsec[26]_i_2_n_0 ;
  wire \csr_result_nsec[26]_i_3_n_0 ;
  wire \csr_result_nsec[27]_i_10_n_0 ;
  wire \csr_result_nsec[27]_i_11_n_0 ;
  wire \csr_result_nsec[27]_i_12_n_0 ;
  wire \csr_result_nsec[27]_i_13_n_0 ;
  wire \csr_result_nsec[27]_i_2_n_0 ;
  wire \csr_result_nsec[27]_i_4_n_0 ;
  wire \csr_result_nsec[27]_i_5_n_0 ;
  wire \csr_result_nsec[27]_i_6_n_0 ;
  wire \csr_result_nsec[27]_i_7_n_0 ;
  wire \csr_result_nsec[27]_i_8_n_0 ;
  wire \csr_result_nsec[28]_i_2_n_0 ;
  wire \csr_result_nsec[28]_i_3_n_0 ;
  wire \csr_result_nsec[29]_i_2_n_0 ;
  wire \csr_result_nsec[29]_i_3_n_0 ;
  wire \csr_result_nsec[2]_i_3_n_0 ;
  wire \csr_result_nsec[30]_i_2_n_0 ;
  wire \csr_result_nsec[30]_i_3_n_0 ;
  wire \csr_result_nsec[31]_i_10_n_0 ;
  wire \csr_result_nsec[31]_i_11_n_0 ;
  wire \csr_result_nsec[31]_i_12_n_0 ;
  wire \csr_result_nsec[31]_i_13_n_0 ;
  wire \csr_result_nsec[31]_i_15_n_0 ;
  wire \csr_result_nsec[31]_i_16_n_0 ;
  wire \csr_result_nsec[31]_i_17_n_0 ;
  wire \csr_result_nsec[31]_i_18_n_0 ;
  wire \csr_result_nsec[31]_i_19_n_0 ;
  wire \csr_result_nsec[31]_i_20_n_0 ;
  wire \csr_result_nsec[31]_i_21_n_0 ;
  wire \csr_result_nsec[31]_i_22_n_0 ;
  wire \csr_result_nsec[31]_i_23_n_0 ;
  wire \csr_result_nsec[31]_i_24_n_0 ;
  wire \csr_result_nsec[31]_i_2_n_0 ;
  wire \csr_result_nsec[31]_i_3_n_0 ;
  wire \csr_result_nsec[31]_i_4_n_0 ;
  wire \csr_result_nsec[31]_i_6_n_0 ;
  wire \csr_result_nsec[31]_i_8_n_0 ;
  wire \csr_result_nsec[31]_i_9_n_0 ;
  wire \csr_result_nsec[3]_i_11_n_0 ;
  wire \csr_result_nsec[3]_i_12_n_0 ;
  wire \csr_result_nsec[3]_i_13_n_0 ;
  wire \csr_result_nsec[3]_i_14_n_0 ;
  wire \csr_result_nsec[3]_i_15_n_0 ;
  wire \csr_result_nsec[3]_i_16_n_0 ;
  wire \csr_result_nsec[3]_i_17_n_0 ;
  wire \csr_result_nsec[3]_i_18_n_0 ;
  wire \csr_result_nsec[3]_i_8_n_0 ;
  wire \csr_result_nsec[4]_i_3_n_0 ;
  wire \csr_result_nsec[5]_i_3_n_0 ;
  wire \csr_result_nsec[6]_i_3_n_0 ;
  wire \csr_result_nsec[7]_i_11_n_0 ;
  wire \csr_result_nsec[7]_i_12_n_0 ;
  wire \csr_result_nsec[7]_i_13_n_0 ;
  wire \csr_result_nsec[7]_i_14_n_0 ;
  wire \csr_result_nsec[7]_i_15_n_0 ;
  wire \csr_result_nsec[7]_i_16_n_0 ;
  wire \csr_result_nsec[7]_i_17_n_0 ;
  wire \csr_result_nsec[7]_i_18_n_0 ;
  wire \csr_result_nsec[7]_i_8_n_0 ;
  wire \csr_result_nsec[8]_i_2_n_0 ;
  wire \csr_result_nsec[8]_i_3_n_0 ;
  wire \csr_result_nsec[9]_i_2_n_0 ;
  wire \csr_result_nsec[9]_i_3_n_0 ;
  wire \csr_result_nsec_reg[11]_i_3_n_0 ;
  wire \csr_result_nsec_reg[11]_i_3_n_1 ;
  wire \csr_result_nsec_reg[11]_i_3_n_2 ;
  wire \csr_result_nsec_reg[11]_i_3_n_3 ;
  wire \csr_result_nsec_reg[11]_i_3_n_4 ;
  wire \csr_result_nsec_reg[11]_i_3_n_5 ;
  wire \csr_result_nsec_reg[11]_i_3_n_6 ;
  wire \csr_result_nsec_reg[11]_i_3_n_7 ;
  wire \csr_result_nsec_reg[11]_i_9_n_0 ;
  wire \csr_result_nsec_reg[11]_i_9_n_1 ;
  wire \csr_result_nsec_reg[11]_i_9_n_2 ;
  wire \csr_result_nsec_reg[11]_i_9_n_3 ;
  wire \csr_result_nsec_reg[11]_i_9_n_4 ;
  wire \csr_result_nsec_reg[11]_i_9_n_5 ;
  wire \csr_result_nsec_reg[11]_i_9_n_6 ;
  wire \csr_result_nsec_reg[11]_i_9_n_7 ;
  wire \csr_result_nsec_reg[15]_i_3_n_0 ;
  wire \csr_result_nsec_reg[15]_i_3_n_1 ;
  wire \csr_result_nsec_reg[15]_i_3_n_2 ;
  wire \csr_result_nsec_reg[15]_i_3_n_3 ;
  wire \csr_result_nsec_reg[15]_i_3_n_4 ;
  wire \csr_result_nsec_reg[15]_i_3_n_5 ;
  wire \csr_result_nsec_reg[15]_i_3_n_6 ;
  wire \csr_result_nsec_reg[15]_i_3_n_7 ;
  wire \csr_result_nsec_reg[15]_i_9_n_0 ;
  wire \csr_result_nsec_reg[15]_i_9_n_1 ;
  wire \csr_result_nsec_reg[15]_i_9_n_2 ;
  wire \csr_result_nsec_reg[15]_i_9_n_3 ;
  wire \csr_result_nsec_reg[15]_i_9_n_4 ;
  wire \csr_result_nsec_reg[15]_i_9_n_5 ;
  wire \csr_result_nsec_reg[15]_i_9_n_6 ;
  wire \csr_result_nsec_reg[15]_i_9_n_7 ;
  wire \csr_result_nsec_reg[19]_i_3_n_0 ;
  wire \csr_result_nsec_reg[19]_i_3_n_1 ;
  wire \csr_result_nsec_reg[19]_i_3_n_2 ;
  wire \csr_result_nsec_reg[19]_i_3_n_3 ;
  wire \csr_result_nsec_reg[19]_i_3_n_4 ;
  wire \csr_result_nsec_reg[19]_i_3_n_5 ;
  wire \csr_result_nsec_reg[19]_i_3_n_6 ;
  wire \csr_result_nsec_reg[19]_i_3_n_7 ;
  wire \csr_result_nsec_reg[19]_i_9_n_0 ;
  wire \csr_result_nsec_reg[19]_i_9_n_1 ;
  wire \csr_result_nsec_reg[19]_i_9_n_2 ;
  wire \csr_result_nsec_reg[19]_i_9_n_3 ;
  wire \csr_result_nsec_reg[19]_i_9_n_4 ;
  wire \csr_result_nsec_reg[19]_i_9_n_5 ;
  wire \csr_result_nsec_reg[19]_i_9_n_6 ;
  wire \csr_result_nsec_reg[19]_i_9_n_7 ;
  wire \csr_result_nsec_reg[23]_i_3_n_0 ;
  wire \csr_result_nsec_reg[23]_i_3_n_1 ;
  wire \csr_result_nsec_reg[23]_i_3_n_2 ;
  wire \csr_result_nsec_reg[23]_i_3_n_3 ;
  wire \csr_result_nsec_reg[23]_i_3_n_4 ;
  wire \csr_result_nsec_reg[23]_i_3_n_5 ;
  wire \csr_result_nsec_reg[23]_i_3_n_6 ;
  wire \csr_result_nsec_reg[23]_i_3_n_7 ;
  wire \csr_result_nsec_reg[23]_i_9_n_0 ;
  wire \csr_result_nsec_reg[23]_i_9_n_1 ;
  wire \csr_result_nsec_reg[23]_i_9_n_2 ;
  wire \csr_result_nsec_reg[23]_i_9_n_3 ;
  wire \csr_result_nsec_reg[23]_i_9_n_4 ;
  wire \csr_result_nsec_reg[23]_i_9_n_5 ;
  wire \csr_result_nsec_reg[23]_i_9_n_6 ;
  wire \csr_result_nsec_reg[23]_i_9_n_7 ;
  wire \csr_result_nsec_reg[27]_i_3_n_0 ;
  wire \csr_result_nsec_reg[27]_i_3_n_1 ;
  wire \csr_result_nsec_reg[27]_i_3_n_2 ;
  wire \csr_result_nsec_reg[27]_i_3_n_3 ;
  wire \csr_result_nsec_reg[27]_i_3_n_4 ;
  wire \csr_result_nsec_reg[27]_i_3_n_5 ;
  wire \csr_result_nsec_reg[27]_i_3_n_6 ;
  wire \csr_result_nsec_reg[27]_i_3_n_7 ;
  wire \csr_result_nsec_reg[27]_i_9_n_0 ;
  wire \csr_result_nsec_reg[27]_i_9_n_1 ;
  wire \csr_result_nsec_reg[27]_i_9_n_2 ;
  wire \csr_result_nsec_reg[27]_i_9_n_3 ;
  wire \csr_result_nsec_reg[27]_i_9_n_4 ;
  wire \csr_result_nsec_reg[27]_i_9_n_5 ;
  wire \csr_result_nsec_reg[27]_i_9_n_6 ;
  wire \csr_result_nsec_reg[27]_i_9_n_7 ;
  wire \csr_result_nsec_reg[31]_i_14_n_1 ;
  wire \csr_result_nsec_reg[31]_i_14_n_2 ;
  wire \csr_result_nsec_reg[31]_i_14_n_3 ;
  wire \csr_result_nsec_reg[31]_i_14_n_4 ;
  wire \csr_result_nsec_reg[31]_i_14_n_5 ;
  wire \csr_result_nsec_reg[31]_i_14_n_6 ;
  wire \csr_result_nsec_reg[31]_i_14_n_7 ;
  wire \csr_result_nsec_reg[31]_i_5_n_1 ;
  wire \csr_result_nsec_reg[31]_i_5_n_2 ;
  wire \csr_result_nsec_reg[31]_i_5_n_3 ;
  wire \csr_result_nsec_reg[31]_i_5_n_4 ;
  wire \csr_result_nsec_reg[31]_i_5_n_5 ;
  wire \csr_result_nsec_reg[31]_i_5_n_6 ;
  wire \csr_result_nsec_reg[31]_i_5_n_7 ;
  wire \csr_result_nsec_reg[3]_i_10_n_0 ;
  wire \csr_result_nsec_reg[3]_i_10_n_1 ;
  wire \csr_result_nsec_reg[3]_i_10_n_2 ;
  wire \csr_result_nsec_reg[3]_i_10_n_3 ;
  wire \csr_result_nsec_reg[3]_i_10_n_4 ;
  wire \csr_result_nsec_reg[3]_i_10_n_5 ;
  wire \csr_result_nsec_reg[3]_i_10_n_6 ;
  wire \csr_result_nsec_reg[3]_i_10_n_7 ;
  wire \csr_result_nsec_reg[3]_i_9_n_0 ;
  wire \csr_result_nsec_reg[3]_i_9_n_1 ;
  wire \csr_result_nsec_reg[3]_i_9_n_2 ;
  wire \csr_result_nsec_reg[3]_i_9_n_3 ;
  wire \csr_result_nsec_reg[3]_i_9_n_4 ;
  wire \csr_result_nsec_reg[3]_i_9_n_5 ;
  wire \csr_result_nsec_reg[3]_i_9_n_6 ;
  wire \csr_result_nsec_reg[3]_i_9_n_7 ;
  wire \csr_result_nsec_reg[7]_i_10_n_0 ;
  wire \csr_result_nsec_reg[7]_i_10_n_1 ;
  wire \csr_result_nsec_reg[7]_i_10_n_2 ;
  wire \csr_result_nsec_reg[7]_i_10_n_3 ;
  wire \csr_result_nsec_reg[7]_i_10_n_4 ;
  wire \csr_result_nsec_reg[7]_i_10_n_5 ;
  wire \csr_result_nsec_reg[7]_i_10_n_6 ;
  wire \csr_result_nsec_reg[7]_i_10_n_7 ;
  wire \csr_result_nsec_reg[7]_i_9_n_0 ;
  wire \csr_result_nsec_reg[7]_i_9_n_1 ;
  wire \csr_result_nsec_reg[7]_i_9_n_2 ;
  wire \csr_result_nsec_reg[7]_i_9_n_3 ;
  wire \csr_result_nsec_reg[7]_i_9_n_4 ;
  wire \csr_result_nsec_reg[7]_i_9_n_5 ;
  wire \csr_result_nsec_reg[7]_i_9_n_6 ;
  wire \csr_result_nsec_reg[7]_i_9_n_7 ;
  wire csr_result_over;
  wire [47:0]csr_result_sec;
  wire \csr_result_sec[0]_i_2_n_0 ;
  wire \csr_result_sec[10]_i_2_n_0 ;
  wire \csr_result_sec[11]_i_10_n_0 ;
  wire \csr_result_sec[11]_i_11_n_0 ;
  wire \csr_result_sec[11]_i_12_n_0 ;
  wire \csr_result_sec[11]_i_3_n_0 ;
  wire \csr_result_sec[11]_i_4_n_0 ;
  wire \csr_result_sec[11]_i_5_n_0 ;
  wire \csr_result_sec[11]_i_6_n_0 ;
  wire \csr_result_sec[11]_i_7_n_0 ;
  wire \csr_result_sec[11]_i_9_n_0 ;
  wire \csr_result_sec[12]_i_3_n_0 ;
  wire \csr_result_sec[13]_i_2_n_0 ;
  wire \csr_result_sec[14]_i_2_n_0 ;
  wire \csr_result_sec[15]_i_10_n_0 ;
  wire \csr_result_sec[15]_i_11_n_0 ;
  wire \csr_result_sec[15]_i_12_n_0 ;
  wire \csr_result_sec[15]_i_3_n_0 ;
  wire \csr_result_sec[15]_i_4_n_0 ;
  wire \csr_result_sec[15]_i_5_n_0 ;
  wire \csr_result_sec[15]_i_6_n_0 ;
  wire \csr_result_sec[15]_i_7_n_0 ;
  wire \csr_result_sec[15]_i_9_n_0 ;
  wire \csr_result_sec[16]_i_3_n_0 ;
  wire \csr_result_sec[17]_i_2_n_0 ;
  wire \csr_result_sec[18]_i_2_n_0 ;
  wire \csr_result_sec[19]_i_10_n_0 ;
  wire \csr_result_sec[19]_i_11_n_0 ;
  wire \csr_result_sec[19]_i_12_n_0 ;
  wire \csr_result_sec[19]_i_3_n_0 ;
  wire \csr_result_sec[19]_i_4_n_0 ;
  wire \csr_result_sec[19]_i_5_n_0 ;
  wire \csr_result_sec[19]_i_6_n_0 ;
  wire \csr_result_sec[19]_i_7_n_0 ;
  wire \csr_result_sec[19]_i_9_n_0 ;
  wire \csr_result_sec[1]_i_2_n_0 ;
  wire \csr_result_sec[20]_i_3_n_0 ;
  wire \csr_result_sec[21]_i_2_n_0 ;
  wire \csr_result_sec[22]_i_2_n_0 ;
  wire \csr_result_sec[23]_i_10_n_0 ;
  wire \csr_result_sec[23]_i_11_n_0 ;
  wire \csr_result_sec[23]_i_12_n_0 ;
  wire \csr_result_sec[23]_i_3_n_0 ;
  wire \csr_result_sec[23]_i_4_n_0 ;
  wire \csr_result_sec[23]_i_5_n_0 ;
  wire \csr_result_sec[23]_i_6_n_0 ;
  wire \csr_result_sec[23]_i_7_n_0 ;
  wire \csr_result_sec[23]_i_9_n_0 ;
  wire \csr_result_sec[24]_i_3_n_0 ;
  wire \csr_result_sec[25]_i_2_n_0 ;
  wire \csr_result_sec[26]_i_2_n_0 ;
  wire \csr_result_sec[27]_i_10_n_0 ;
  wire \csr_result_sec[27]_i_11_n_0 ;
  wire \csr_result_sec[27]_i_12_n_0 ;
  wire \csr_result_sec[27]_i_3_n_0 ;
  wire \csr_result_sec[27]_i_4_n_0 ;
  wire \csr_result_sec[27]_i_5_n_0 ;
  wire \csr_result_sec[27]_i_6_n_0 ;
  wire \csr_result_sec[27]_i_7_n_0 ;
  wire \csr_result_sec[27]_i_9_n_0 ;
  wire \csr_result_sec[28]_i_3_n_0 ;
  wire \csr_result_sec[29]_i_2_n_0 ;
  wire \csr_result_sec[2]_i_2_n_0 ;
  wire \csr_result_sec[30]_i_2_n_0 ;
  wire \csr_result_sec[31]_i_10_n_0 ;
  wire \csr_result_sec[31]_i_11_n_0 ;
  wire \csr_result_sec[31]_i_12_n_0 ;
  wire \csr_result_sec[31]_i_3_n_0 ;
  wire \csr_result_sec[31]_i_4_n_0 ;
  wire \csr_result_sec[31]_i_5_n_0 ;
  wire \csr_result_sec[31]_i_6_n_0 ;
  wire \csr_result_sec[31]_i_7_n_0 ;
  wire \csr_result_sec[31]_i_9_n_0 ;
  wire \csr_result_sec[32]_i_3_n_0 ;
  wire \csr_result_sec[33]_i_2_n_0 ;
  wire \csr_result_sec[34]_i_2_n_0 ;
  wire \csr_result_sec[35]_i_10_n_0 ;
  wire \csr_result_sec[35]_i_11_n_0 ;
  wire \csr_result_sec[35]_i_12_n_0 ;
  wire \csr_result_sec[35]_i_3_n_0 ;
  wire \csr_result_sec[35]_i_4_n_0 ;
  wire \csr_result_sec[35]_i_5_n_0 ;
  wire \csr_result_sec[35]_i_6_n_0 ;
  wire \csr_result_sec[35]_i_7_n_0 ;
  wire \csr_result_sec[35]_i_9_n_0 ;
  wire \csr_result_sec[36]_i_3_n_0 ;
  wire \csr_result_sec[37]_i_2_n_0 ;
  wire \csr_result_sec[38]_i_2_n_0 ;
  wire \csr_result_sec[39]_i_10_n_0 ;
  wire \csr_result_sec[39]_i_11_n_0 ;
  wire \csr_result_sec[39]_i_12_n_0 ;
  wire \csr_result_sec[39]_i_3_n_0 ;
  wire \csr_result_sec[39]_i_4_n_0 ;
  wire \csr_result_sec[39]_i_5_n_0 ;
  wire \csr_result_sec[39]_i_6_n_0 ;
  wire \csr_result_sec[39]_i_7_n_0 ;
  wire \csr_result_sec[39]_i_9_n_0 ;
  wire \csr_result_sec[3]_i_10_n_0 ;
  wire \csr_result_sec[3]_i_11_n_0 ;
  wire \csr_result_sec[3]_i_12_n_0 ;
  wire \csr_result_sec[3]_i_3_n_0 ;
  wire \csr_result_sec[3]_i_4_n_0 ;
  wire \csr_result_sec[3]_i_5_n_0 ;
  wire \csr_result_sec[3]_i_6_n_0 ;
  wire \csr_result_sec[3]_i_7_n_0 ;
  wire \csr_result_sec[3]_i_9_n_0 ;
  wire \csr_result_sec[40]_i_3_n_0 ;
  wire \csr_result_sec[41]_i_2_n_0 ;
  wire \csr_result_sec[42]_i_2_n_0 ;
  wire \csr_result_sec[43]_i_10_n_0 ;
  wire \csr_result_sec[43]_i_11_n_0 ;
  wire \csr_result_sec[43]_i_12_n_0 ;
  wire \csr_result_sec[43]_i_3_n_0 ;
  wire \csr_result_sec[43]_i_4_n_0 ;
  wire \csr_result_sec[43]_i_5_n_0 ;
  wire \csr_result_sec[43]_i_6_n_0 ;
  wire \csr_result_sec[43]_i_7_n_0 ;
  wire \csr_result_sec[43]_i_9_n_0 ;
  wire \csr_result_sec[44]_i_3_n_0 ;
  wire \csr_result_sec[45]_i_2_n_0 ;
  wire \csr_result_sec[46]_i_2_n_0 ;
  wire \csr_result_sec[47]_i_10_n_0 ;
  wire \csr_result_sec[47]_i_11_n_0 ;
  wire \csr_result_sec[47]_i_12_n_0 ;
  wire \csr_result_sec[47]_i_13_n_0 ;
  wire \csr_result_sec[47]_i_4_n_0 ;
  wire \csr_result_sec[47]_i_5_n_0 ;
  wire \csr_result_sec[47]_i_6_n_0 ;
  wire \csr_result_sec[47]_i_7_n_0 ;
  wire \csr_result_sec[47]_i_8_n_0 ;
  wire \csr_result_sec[4]_i_3_n_0 ;
  wire \csr_result_sec[5]_i_2_n_0 ;
  wire \csr_result_sec[6]_i_2_n_0 ;
  wire \csr_result_sec[7]_i_10_n_0 ;
  wire \csr_result_sec[7]_i_11_n_0 ;
  wire \csr_result_sec[7]_i_12_n_0 ;
  wire \csr_result_sec[7]_i_3_n_0 ;
  wire \csr_result_sec[7]_i_4_n_0 ;
  wire \csr_result_sec[7]_i_5_n_0 ;
  wire \csr_result_sec[7]_i_6_n_0 ;
  wire \csr_result_sec[7]_i_7_n_0 ;
  wire \csr_result_sec[7]_i_9_n_0 ;
  wire \csr_result_sec[8]_i_3_n_0 ;
  wire \csr_result_sec[9]_i_2_n_0 ;
  wire \csr_result_sec_reg[11]_i_2_n_0 ;
  wire \csr_result_sec_reg[11]_i_2_n_1 ;
  wire \csr_result_sec_reg[11]_i_2_n_2 ;
  wire \csr_result_sec_reg[11]_i_2_n_3 ;
  wire \csr_result_sec_reg[11]_i_2_n_4 ;
  wire \csr_result_sec_reg[11]_i_2_n_5 ;
  wire \csr_result_sec_reg[11]_i_2_n_6 ;
  wire \csr_result_sec_reg[11]_i_2_n_7 ;
  wire \csr_result_sec_reg[11]_i_8_n_0 ;
  wire \csr_result_sec_reg[11]_i_8_n_1 ;
  wire \csr_result_sec_reg[11]_i_8_n_2 ;
  wire \csr_result_sec_reg[11]_i_8_n_3 ;
  wire \csr_result_sec_reg[11]_i_8_n_4 ;
  wire \csr_result_sec_reg[11]_i_8_n_5 ;
  wire \csr_result_sec_reg[11]_i_8_n_6 ;
  wire \csr_result_sec_reg[11]_i_8_n_7 ;
  wire \csr_result_sec_reg[12]_i_2_n_0 ;
  wire \csr_result_sec_reg[12]_i_2_n_1 ;
  wire \csr_result_sec_reg[12]_i_2_n_2 ;
  wire \csr_result_sec_reg[12]_i_2_n_3 ;
  wire \csr_result_sec_reg[12]_i_2_n_4 ;
  wire \csr_result_sec_reg[12]_i_2_n_5 ;
  wire \csr_result_sec_reg[12]_i_2_n_6 ;
  wire \csr_result_sec_reg[12]_i_2_n_7 ;
  wire \csr_result_sec_reg[15]_i_2_n_0 ;
  wire \csr_result_sec_reg[15]_i_2_n_1 ;
  wire \csr_result_sec_reg[15]_i_2_n_2 ;
  wire \csr_result_sec_reg[15]_i_2_n_3 ;
  wire \csr_result_sec_reg[15]_i_2_n_4 ;
  wire \csr_result_sec_reg[15]_i_2_n_5 ;
  wire \csr_result_sec_reg[15]_i_2_n_6 ;
  wire \csr_result_sec_reg[15]_i_2_n_7 ;
  wire \csr_result_sec_reg[15]_i_8_n_0 ;
  wire \csr_result_sec_reg[15]_i_8_n_1 ;
  wire \csr_result_sec_reg[15]_i_8_n_2 ;
  wire \csr_result_sec_reg[15]_i_8_n_3 ;
  wire \csr_result_sec_reg[15]_i_8_n_4 ;
  wire \csr_result_sec_reg[15]_i_8_n_5 ;
  wire \csr_result_sec_reg[15]_i_8_n_6 ;
  wire \csr_result_sec_reg[15]_i_8_n_7 ;
  wire \csr_result_sec_reg[16]_i_2_n_0 ;
  wire \csr_result_sec_reg[16]_i_2_n_1 ;
  wire \csr_result_sec_reg[16]_i_2_n_2 ;
  wire \csr_result_sec_reg[16]_i_2_n_3 ;
  wire \csr_result_sec_reg[16]_i_2_n_4 ;
  wire \csr_result_sec_reg[16]_i_2_n_5 ;
  wire \csr_result_sec_reg[16]_i_2_n_6 ;
  wire \csr_result_sec_reg[16]_i_2_n_7 ;
  wire \csr_result_sec_reg[19]_i_2_n_0 ;
  wire \csr_result_sec_reg[19]_i_2_n_1 ;
  wire \csr_result_sec_reg[19]_i_2_n_2 ;
  wire \csr_result_sec_reg[19]_i_2_n_3 ;
  wire \csr_result_sec_reg[19]_i_2_n_4 ;
  wire \csr_result_sec_reg[19]_i_2_n_5 ;
  wire \csr_result_sec_reg[19]_i_2_n_6 ;
  wire \csr_result_sec_reg[19]_i_2_n_7 ;
  wire \csr_result_sec_reg[19]_i_8_n_0 ;
  wire \csr_result_sec_reg[19]_i_8_n_1 ;
  wire \csr_result_sec_reg[19]_i_8_n_2 ;
  wire \csr_result_sec_reg[19]_i_8_n_3 ;
  wire \csr_result_sec_reg[19]_i_8_n_4 ;
  wire \csr_result_sec_reg[19]_i_8_n_5 ;
  wire \csr_result_sec_reg[19]_i_8_n_6 ;
  wire \csr_result_sec_reg[19]_i_8_n_7 ;
  wire \csr_result_sec_reg[20]_i_2_n_0 ;
  wire \csr_result_sec_reg[20]_i_2_n_1 ;
  wire \csr_result_sec_reg[20]_i_2_n_2 ;
  wire \csr_result_sec_reg[20]_i_2_n_3 ;
  wire \csr_result_sec_reg[20]_i_2_n_4 ;
  wire \csr_result_sec_reg[20]_i_2_n_5 ;
  wire \csr_result_sec_reg[20]_i_2_n_6 ;
  wire \csr_result_sec_reg[20]_i_2_n_7 ;
  wire \csr_result_sec_reg[23]_i_2_n_0 ;
  wire \csr_result_sec_reg[23]_i_2_n_1 ;
  wire \csr_result_sec_reg[23]_i_2_n_2 ;
  wire \csr_result_sec_reg[23]_i_2_n_3 ;
  wire \csr_result_sec_reg[23]_i_2_n_4 ;
  wire \csr_result_sec_reg[23]_i_2_n_5 ;
  wire \csr_result_sec_reg[23]_i_2_n_6 ;
  wire \csr_result_sec_reg[23]_i_2_n_7 ;
  wire \csr_result_sec_reg[23]_i_8_n_0 ;
  wire \csr_result_sec_reg[23]_i_8_n_1 ;
  wire \csr_result_sec_reg[23]_i_8_n_2 ;
  wire \csr_result_sec_reg[23]_i_8_n_3 ;
  wire \csr_result_sec_reg[23]_i_8_n_4 ;
  wire \csr_result_sec_reg[23]_i_8_n_5 ;
  wire \csr_result_sec_reg[23]_i_8_n_6 ;
  wire \csr_result_sec_reg[23]_i_8_n_7 ;
  wire \csr_result_sec_reg[24]_i_2_n_0 ;
  wire \csr_result_sec_reg[24]_i_2_n_1 ;
  wire \csr_result_sec_reg[24]_i_2_n_2 ;
  wire \csr_result_sec_reg[24]_i_2_n_3 ;
  wire \csr_result_sec_reg[24]_i_2_n_4 ;
  wire \csr_result_sec_reg[24]_i_2_n_5 ;
  wire \csr_result_sec_reg[24]_i_2_n_6 ;
  wire \csr_result_sec_reg[24]_i_2_n_7 ;
  wire \csr_result_sec_reg[27]_i_2_n_0 ;
  wire \csr_result_sec_reg[27]_i_2_n_1 ;
  wire \csr_result_sec_reg[27]_i_2_n_2 ;
  wire \csr_result_sec_reg[27]_i_2_n_3 ;
  wire \csr_result_sec_reg[27]_i_2_n_4 ;
  wire \csr_result_sec_reg[27]_i_2_n_5 ;
  wire \csr_result_sec_reg[27]_i_2_n_6 ;
  wire \csr_result_sec_reg[27]_i_2_n_7 ;
  wire \csr_result_sec_reg[27]_i_8_n_0 ;
  wire \csr_result_sec_reg[27]_i_8_n_1 ;
  wire \csr_result_sec_reg[27]_i_8_n_2 ;
  wire \csr_result_sec_reg[27]_i_8_n_3 ;
  wire \csr_result_sec_reg[27]_i_8_n_4 ;
  wire \csr_result_sec_reg[27]_i_8_n_5 ;
  wire \csr_result_sec_reg[27]_i_8_n_6 ;
  wire \csr_result_sec_reg[27]_i_8_n_7 ;
  wire \csr_result_sec_reg[28]_i_2_n_0 ;
  wire \csr_result_sec_reg[28]_i_2_n_1 ;
  wire \csr_result_sec_reg[28]_i_2_n_2 ;
  wire \csr_result_sec_reg[28]_i_2_n_3 ;
  wire \csr_result_sec_reg[28]_i_2_n_4 ;
  wire \csr_result_sec_reg[28]_i_2_n_5 ;
  wire \csr_result_sec_reg[28]_i_2_n_6 ;
  wire \csr_result_sec_reg[28]_i_2_n_7 ;
  wire \csr_result_sec_reg[31]_i_2_n_0 ;
  wire \csr_result_sec_reg[31]_i_2_n_1 ;
  wire \csr_result_sec_reg[31]_i_2_n_2 ;
  wire \csr_result_sec_reg[31]_i_2_n_3 ;
  wire \csr_result_sec_reg[31]_i_2_n_4 ;
  wire \csr_result_sec_reg[31]_i_2_n_5 ;
  wire \csr_result_sec_reg[31]_i_2_n_6 ;
  wire \csr_result_sec_reg[31]_i_2_n_7 ;
  wire \csr_result_sec_reg[31]_i_8_n_0 ;
  wire \csr_result_sec_reg[31]_i_8_n_1 ;
  wire \csr_result_sec_reg[31]_i_8_n_2 ;
  wire \csr_result_sec_reg[31]_i_8_n_3 ;
  wire \csr_result_sec_reg[31]_i_8_n_4 ;
  wire \csr_result_sec_reg[31]_i_8_n_5 ;
  wire \csr_result_sec_reg[31]_i_8_n_6 ;
  wire \csr_result_sec_reg[31]_i_8_n_7 ;
  wire \csr_result_sec_reg[32]_i_2_n_0 ;
  wire \csr_result_sec_reg[32]_i_2_n_1 ;
  wire \csr_result_sec_reg[32]_i_2_n_2 ;
  wire \csr_result_sec_reg[32]_i_2_n_3 ;
  wire \csr_result_sec_reg[32]_i_2_n_4 ;
  wire \csr_result_sec_reg[32]_i_2_n_5 ;
  wire \csr_result_sec_reg[32]_i_2_n_6 ;
  wire \csr_result_sec_reg[32]_i_2_n_7 ;
  wire \csr_result_sec_reg[35]_i_2_n_0 ;
  wire \csr_result_sec_reg[35]_i_2_n_1 ;
  wire \csr_result_sec_reg[35]_i_2_n_2 ;
  wire \csr_result_sec_reg[35]_i_2_n_3 ;
  wire \csr_result_sec_reg[35]_i_2_n_4 ;
  wire \csr_result_sec_reg[35]_i_2_n_5 ;
  wire \csr_result_sec_reg[35]_i_2_n_6 ;
  wire \csr_result_sec_reg[35]_i_2_n_7 ;
  wire \csr_result_sec_reg[35]_i_8_n_0 ;
  wire \csr_result_sec_reg[35]_i_8_n_1 ;
  wire \csr_result_sec_reg[35]_i_8_n_2 ;
  wire \csr_result_sec_reg[35]_i_8_n_3 ;
  wire \csr_result_sec_reg[35]_i_8_n_4 ;
  wire \csr_result_sec_reg[35]_i_8_n_5 ;
  wire \csr_result_sec_reg[35]_i_8_n_6 ;
  wire \csr_result_sec_reg[35]_i_8_n_7 ;
  wire \csr_result_sec_reg[36]_i_2_n_0 ;
  wire \csr_result_sec_reg[36]_i_2_n_1 ;
  wire \csr_result_sec_reg[36]_i_2_n_2 ;
  wire \csr_result_sec_reg[36]_i_2_n_3 ;
  wire \csr_result_sec_reg[36]_i_2_n_4 ;
  wire \csr_result_sec_reg[36]_i_2_n_5 ;
  wire \csr_result_sec_reg[36]_i_2_n_6 ;
  wire \csr_result_sec_reg[36]_i_2_n_7 ;
  wire \csr_result_sec_reg[39]_i_2_n_0 ;
  wire \csr_result_sec_reg[39]_i_2_n_1 ;
  wire \csr_result_sec_reg[39]_i_2_n_2 ;
  wire \csr_result_sec_reg[39]_i_2_n_3 ;
  wire \csr_result_sec_reg[39]_i_2_n_4 ;
  wire \csr_result_sec_reg[39]_i_2_n_5 ;
  wire \csr_result_sec_reg[39]_i_2_n_6 ;
  wire \csr_result_sec_reg[39]_i_2_n_7 ;
  wire \csr_result_sec_reg[39]_i_8_n_0 ;
  wire \csr_result_sec_reg[39]_i_8_n_1 ;
  wire \csr_result_sec_reg[39]_i_8_n_2 ;
  wire \csr_result_sec_reg[39]_i_8_n_3 ;
  wire \csr_result_sec_reg[39]_i_8_n_4 ;
  wire \csr_result_sec_reg[39]_i_8_n_5 ;
  wire \csr_result_sec_reg[39]_i_8_n_6 ;
  wire \csr_result_sec_reg[39]_i_8_n_7 ;
  wire \csr_result_sec_reg[3]_i_2_n_0 ;
  wire \csr_result_sec_reg[3]_i_2_n_1 ;
  wire \csr_result_sec_reg[3]_i_2_n_2 ;
  wire \csr_result_sec_reg[3]_i_2_n_3 ;
  wire \csr_result_sec_reg[3]_i_2_n_4 ;
  wire \csr_result_sec_reg[3]_i_2_n_5 ;
  wire \csr_result_sec_reg[3]_i_2_n_6 ;
  wire \csr_result_sec_reg[3]_i_2_n_7 ;
  wire \csr_result_sec_reg[3]_i_8_n_0 ;
  wire \csr_result_sec_reg[3]_i_8_n_1 ;
  wire \csr_result_sec_reg[3]_i_8_n_2 ;
  wire \csr_result_sec_reg[3]_i_8_n_3 ;
  wire \csr_result_sec_reg[3]_i_8_n_4 ;
  wire \csr_result_sec_reg[3]_i_8_n_5 ;
  wire \csr_result_sec_reg[3]_i_8_n_6 ;
  wire \csr_result_sec_reg[3]_i_8_n_7 ;
  wire \csr_result_sec_reg[40]_i_2_n_0 ;
  wire \csr_result_sec_reg[40]_i_2_n_1 ;
  wire \csr_result_sec_reg[40]_i_2_n_2 ;
  wire \csr_result_sec_reg[40]_i_2_n_3 ;
  wire \csr_result_sec_reg[40]_i_2_n_4 ;
  wire \csr_result_sec_reg[40]_i_2_n_5 ;
  wire \csr_result_sec_reg[40]_i_2_n_6 ;
  wire \csr_result_sec_reg[40]_i_2_n_7 ;
  wire \csr_result_sec_reg[43]_i_2_n_0 ;
  wire \csr_result_sec_reg[43]_i_2_n_1 ;
  wire \csr_result_sec_reg[43]_i_2_n_2 ;
  wire \csr_result_sec_reg[43]_i_2_n_3 ;
  wire \csr_result_sec_reg[43]_i_2_n_4 ;
  wire \csr_result_sec_reg[43]_i_2_n_5 ;
  wire \csr_result_sec_reg[43]_i_2_n_6 ;
  wire \csr_result_sec_reg[43]_i_2_n_7 ;
  wire \csr_result_sec_reg[43]_i_8_n_0 ;
  wire \csr_result_sec_reg[43]_i_8_n_1 ;
  wire \csr_result_sec_reg[43]_i_8_n_2 ;
  wire \csr_result_sec_reg[43]_i_8_n_3 ;
  wire \csr_result_sec_reg[43]_i_8_n_4 ;
  wire \csr_result_sec_reg[43]_i_8_n_5 ;
  wire \csr_result_sec_reg[43]_i_8_n_6 ;
  wire \csr_result_sec_reg[43]_i_8_n_7 ;
  wire \csr_result_sec_reg[44]_i_2_n_0 ;
  wire \csr_result_sec_reg[44]_i_2_n_1 ;
  wire \csr_result_sec_reg[44]_i_2_n_2 ;
  wire \csr_result_sec_reg[44]_i_2_n_3 ;
  wire \csr_result_sec_reg[44]_i_2_n_4 ;
  wire \csr_result_sec_reg[44]_i_2_n_5 ;
  wire \csr_result_sec_reg[44]_i_2_n_6 ;
  wire \csr_result_sec_reg[44]_i_2_n_7 ;
  wire \csr_result_sec_reg[47]_i_2_n_0 ;
  wire \csr_result_sec_reg[47]_i_2_n_1 ;
  wire \csr_result_sec_reg[47]_i_2_n_2 ;
  wire \csr_result_sec_reg[47]_i_2_n_3 ;
  wire \csr_result_sec_reg[47]_i_2_n_4 ;
  wire \csr_result_sec_reg[47]_i_2_n_5 ;
  wire \csr_result_sec_reg[47]_i_2_n_6 ;
  wire \csr_result_sec_reg[47]_i_2_n_7 ;
  wire \csr_result_sec_reg[47]_i_3_n_1 ;
  wire \csr_result_sec_reg[47]_i_3_n_2 ;
  wire \csr_result_sec_reg[47]_i_3_n_3 ;
  wire \csr_result_sec_reg[47]_i_3_n_5 ;
  wire \csr_result_sec_reg[47]_i_3_n_6 ;
  wire \csr_result_sec_reg[47]_i_3_n_7 ;
  wire \csr_result_sec_reg[47]_i_9_n_1 ;
  wire \csr_result_sec_reg[47]_i_9_n_2 ;
  wire \csr_result_sec_reg[47]_i_9_n_3 ;
  wire \csr_result_sec_reg[47]_i_9_n_4 ;
  wire \csr_result_sec_reg[47]_i_9_n_5 ;
  wire \csr_result_sec_reg[47]_i_9_n_6 ;
  wire \csr_result_sec_reg[47]_i_9_n_7 ;
  wire \csr_result_sec_reg[4]_i_2_n_0 ;
  wire \csr_result_sec_reg[4]_i_2_n_1 ;
  wire \csr_result_sec_reg[4]_i_2_n_2 ;
  wire \csr_result_sec_reg[4]_i_2_n_3 ;
  wire \csr_result_sec_reg[4]_i_2_n_4 ;
  wire \csr_result_sec_reg[4]_i_2_n_5 ;
  wire \csr_result_sec_reg[4]_i_2_n_6 ;
  wire \csr_result_sec_reg[4]_i_2_n_7 ;
  wire \csr_result_sec_reg[7]_i_2_n_0 ;
  wire \csr_result_sec_reg[7]_i_2_n_1 ;
  wire \csr_result_sec_reg[7]_i_2_n_2 ;
  wire \csr_result_sec_reg[7]_i_2_n_3 ;
  wire \csr_result_sec_reg[7]_i_2_n_4 ;
  wire \csr_result_sec_reg[7]_i_2_n_5 ;
  wire \csr_result_sec_reg[7]_i_2_n_6 ;
  wire \csr_result_sec_reg[7]_i_2_n_7 ;
  wire \csr_result_sec_reg[7]_i_8_n_0 ;
  wire \csr_result_sec_reg[7]_i_8_n_1 ;
  wire \csr_result_sec_reg[7]_i_8_n_2 ;
  wire \csr_result_sec_reg[7]_i_8_n_3 ;
  wire \csr_result_sec_reg[7]_i_8_n_4 ;
  wire \csr_result_sec_reg[7]_i_8_n_5 ;
  wire \csr_result_sec_reg[7]_i_8_n_6 ;
  wire \csr_result_sec_reg[7]_i_8_n_7 ;
  wire \csr_result_sec_reg[8]_i_2_n_0 ;
  wire \csr_result_sec_reg[8]_i_2_n_1 ;
  wire \csr_result_sec_reg[8]_i_2_n_2 ;
  wire \csr_result_sec_reg[8]_i_2_n_3 ;
  wire \csr_result_sec_reg[8]_i_2_n_4 ;
  wire \csr_result_sec_reg[8]_i_2_n_5 ;
  wire \csr_result_sec_reg[8]_i_2_n_6 ;
  wire \csr_result_sec_reg[8]_i_2_n_7 ;
  wire csr_rtc_en_i_1_n_0;
  wire csr_rtc_en_i_2_n_0;
  wire csr_rtc_en_i_3_n_0;
  wire csr_rtc_en_i_4_n_0;
  wire csr_rtc_ip_i_1_n_0;
  wire csr_rtc_ip_i_2_n_0;
  wire csr_rtc_ip_i_3_n_0;
  wire csr_rtc_ip_i_4_n_0;
  wire csr_rtc_ip_i_5_n_0;
  wire csr_rtc_ip_i_6_n_0;
  wire csr_timer_en14_out;
  wire \csr_timer_usec[23]_i_2_n_0 ;
  wire \csr_timer_usec_reg[1]_0 ;
  wire \csr_timer_usec_reg[2]_0 ;
  wire csr_tod_adj_dec_i_1_n_0;
  wire csr_tod_adj_dec_i_4_n_0;
  wire \csr_tod_adj_ns[31]_i_1_n_0 ;
  wire \csr_tod_adj_ns[31]_i_2_n_0 ;
  wire \csr_tod_adj_ns[31]_i_4_n_0 ;
  wire \csr_tod_adj_ns_reg[22]_0 ;
  wire csr_tod_adj_wr_i_3_n_0;
  wire csr_tod_adj_wr_reg_0;
  wire \csr_tod_ld_ns[31]_i_1_n_0 ;
  wire \csr_tod_ld_ns[31]_i_2_n_0 ;
  wire \csr_tod_ld_ns[31]_i_3_n_0 ;
  wire \csr_tod_ld_sec[31]_i_1_n_0 ;
  wire \csr_tod_ld_sec[47]_i_1_n_0 ;
  wire \csr_tod_ld_sec[47]_i_3_n_0 ;
  wire csr_tod_ld_wr_reg_0;
  wire csr_tod_req_reg_0;
  wire csr_tsu_rx_clr_i_1_n_0;
  wire csr_tsu_rx_clr_i_3_n_0;
  wire csr_tsu_rx_clr_i_4_n_0;
  wire csr_tsu_rx_en_reg_0;
  wire csr_tsu_rx_ip;
  wire csr_tsu_rx_rd_i_1_n_0;
  wire csr_tsu_tx_clr_i_1_n_0;
  wire csr_tsu_tx_ip;
  wire csr_tsu_tx_rd_i_1_n_0;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_3__3_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_5_n_1;
  wire i__carry__0_i_5_n_2;
  wire i__carry__0_i_5_n_3;
  wire i__carry__0_i_5_n_4;
  wire i__carry__0_i_5_n_5;
  wire i__carry__0_i_5_n_6;
  wire i__carry__0_i_5_n_7;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_6_n_1;
  wire i__carry__0_i_6_n_2;
  wire i__carry__0_i_6_n_3;
  wire i__carry__0_i_6_n_4;
  wire i__carry__0_i_6_n_5;
  wire i__carry__0_i_6_n_6;
  wire i__carry__0_i_6_n_7;
  wire i__carry__10_i_1_n_0;
  wire i__carry__10_i_2_n_0;
  wire i__carry__10_i_3_n_0;
  wire i__carry__10_i_4_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_1__2_n_1;
  wire i__carry__1_i_1__2_n_2;
  wire i__carry__1_i_1__2_n_3;
  wire i__carry__1_i_1__2_n_4;
  wire i__carry__1_i_1__2_n_5;
  wire i__carry__1_i_1__2_n_6;
  wire i__carry__1_i_1__2_n_7;
  wire i__carry__1_i_1__3_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_2__2_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_3__2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__1_i_4__2_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5__0_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6__0_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_1__1_n_0;
  wire i__carry__2_i_1__2_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_2__1_n_0;
  wire i__carry__2_i_2__2_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_3__1_n_0;
  wire i__carry__2_i_3__2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry__2_i_4__1_n_0;
  wire i__carry__2_i_4__2_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5__0_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6__0_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7__0_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__2_i_8__0_n_0;
  wire i__carry__2_i_8_n_0;
  wire i__carry__3_i_1__0_n_0;
  wire i__carry__3_i_1__1_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2__0_n_0;
  wire i__carry__3_i_2__1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3__0_n_0;
  wire i__carry__3_i_3__1_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4__0_n_0;
  wire i__carry__3_i_4__1_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__3_i_5__0_n_0;
  wire i__carry__3_i_5_n_0;
  wire i__carry__3_i_6__0_n_0;
  wire i__carry__3_i_6_n_0;
  wire i__carry__3_i_7__0_n_0;
  wire i__carry__3_i_7_n_0;
  wire i__carry__3_i_8__0_n_0;
  wire i__carry__3_i_8_n_0;
  wire i__carry__4_i_1__0_n_0;
  wire i__carry__4_i_1__1_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2__0_n_0;
  wire i__carry__4_i_2__1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3__0_n_0;
  wire i__carry__4_i_3__1_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4__0_n_0;
  wire i__carry__4_i_4__1_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__4_i_5__0_n_0;
  wire i__carry__4_i_5_n_0;
  wire i__carry__4_i_6__0_n_0;
  wire i__carry__4_i_6_n_0;
  wire i__carry__4_i_7__0_n_0;
  wire i__carry__4_i_7_n_0;
  wire i__carry__4_i_8__0_n_0;
  wire i__carry__4_i_8_n_0;
  wire i__carry__5_i_1__0_n_0;
  wire i__carry__5_i_1__1_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2__0_n_0;
  wire i__carry__5_i_2__1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3__0_n_0;
  wire i__carry__5_i_3__1_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4__0_n_0;
  wire i__carry__5_i_4__1_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__5_i_5__0_n_0;
  wire i__carry__5_i_5_n_0;
  wire i__carry__5_i_6__0_n_0;
  wire i__carry__5_i_6_n_0;
  wire i__carry__5_i_7__0_n_0;
  wire i__carry__5_i_7_n_0;
  wire i__carry__5_i_8__0_n_0;
  wire i__carry__5_i_8_n_0;
  wire i__carry__6_i_1__0_n_0;
  wire i__carry__6_i_1__1_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2__0_n_0;
  wire i__carry__6_i_2__1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3__0_n_0;
  wire i__carry__6_i_3__1_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4__0_n_0;
  wire i__carry__6_i_4__1_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry__6_i_5__0_n_0;
  wire i__carry__6_i_5_n_0;
  wire i__carry__6_i_6__0_n_0;
  wire i__carry__6_i_6_n_0;
  wire i__carry__6_i_7__0_n_0;
  wire i__carry__6_i_7_n_0;
  wire i__carry__7_i_1_n_0;
  wire i__carry__7_i_2_n_0;
  wire i__carry__7_i_3_n_0;
  wire i__carry__7_i_4_n_0;
  wire i__carry__8_i_1_n_0;
  wire i__carry__8_i_2_n_0;
  wire i__carry__8_i_3_n_0;
  wire i__carry__8_i_4_n_0;
  wire i__carry__9_i_1_n_0;
  wire i__carry__9_i_2_n_0;
  wire i__carry__9_i_3_n_0;
  wire i__carry__9_i_4_n_0;
  wire i__carry_i_10_n_0;
  wire i__carry_i_11_n_0;
  wire i__carry_i_12_n_0;
  wire i__carry_i_13_n_0;
  wire i__carry_i_14_n_0;
  wire i__carry_i_15_n_0;
  wire i__carry_i_16_n_0;
  wire i__carry_i_16_n_1;
  wire i__carry_i_16_n_2;
  wire i__carry_i_16_n_3;
  wire i__carry_i_17_n_0;
  wire i__carry_i_18_n_0;
  wire i__carry_i_19_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_20_n_0;
  wire i__carry_i_21_n_0;
  wire i__carry_i_22_n_0;
  wire i__carry_i_23_n_0;
  wire i__carry_i_24_n_0;
  wire i__carry_i_25_n_0;
  wire i__carry_i_25_n_1;
  wire i__carry_i_25_n_2;
  wire i__carry_i_25_n_3;
  wire i__carry_i_26_n_0;
  wire i__carry_i_27_n_0;
  wire i__carry_i_28_n_0;
  wire i__carry_i_29_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_30_n_0;
  wire i__carry_i_31_n_0;
  wire i__carry_i_32_n_0;
  wire i__carry_i_33_n_0;
  wire i__carry_i_34_n_0;
  wire i__carry_i_35_n_0;
  wire i__carry_i_36_n_0;
  wire i__carry_i_37_n_0;
  wire i__carry_i_38_n_0;
  wire i__carry_i_39_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_40_n_0;
  wire i__carry_i_41_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_5_n_1;
  wire i__carry_i_5_n_2;
  wire i__carry_i_5_n_3;
  wire i__carry_i_5_n_4;
  wire i__carry_i_5_n_5;
  wire i__carry_i_5_n_6;
  wire i__carry_i_5_n_7;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__0_n_1;
  wire i__carry_i_6__0_n_2;
  wire i__carry_i_6__0_n_3;
  wire i__carry_i_6_n_0;
  wire i__carry_i_6_n_1;
  wire i__carry_i_6_n_2;
  wire i__carry_i_6_n_3;
  wire i__carry_i_6_n_4;
  wire i__carry_i_6_n_5;
  wire i__carry_i_6_n_6;
  wire i__carry_i_6_n_7;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7__0_n_1;
  wire i__carry_i_7__0_n_2;
  wire i__carry_i_7__0_n_3;
  wire i__carry_i_7_n_0;
  wire i__carry_i_7_n_1;
  wire i__carry_i_7_n_2;
  wire i__carry_i_7_n_3;
  wire i__carry_i_7_n_4;
  wire i__carry_i_7_n_5;
  wire i__carry_i_7_n_6;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9_n_0;
  wire inc_adj_dec;
  wire [31:0]inc_adj_fns;
  wire inc_adj_ld;
  wire [7:0]inc_adj_ns;
  wire [31:0]inc_ld_fns;
  wire inc_ld_ld;
  wire [7:0]inc_ld_ns;
  wire [47:0]mac_addr;
  wire negD1_carry__0_i_1_n_0;
  wire negD1_carry__0_i_2_n_0;
  wire negD1_carry__0_i_3_n_0;
  wire negD1_carry__0_i_4_n_0;
  wire negD1_carry__0_i_5_n_0;
  wire negD1_carry__0_i_6_n_0;
  wire negD1_carry__0_i_7_n_0;
  wire negD1_carry__0_i_8_n_0;
  wire negD1_carry__1_i_1_n_0;
  wire negD1_carry__1_i_2_n_0;
  wire negD1_carry__1_i_3_n_0;
  wire negD1_carry__1_i_4_n_0;
  wire negD1_carry__1_i_5_n_0;
  wire negD1_carry__1_i_6_n_0;
  wire negD1_carry__1_i_7_n_0;
  wire negD1_carry__1_i_8_n_0;
  wire negD1_carry__2_i_1_n_0;
  wire negD1_carry__2_i_2_n_0;
  wire negD1_carry__2_i_3_n_0;
  wire negD1_carry__2_i_4_n_0;
  wire negD1_carry__2_i_5_n_0;
  wire negD1_carry__2_i_6_n_0;
  wire negD1_carry__2_i_7_n_0;
  wire negD1_carry__2_i_8_n_0;
  wire negD1_carry__3_i_1_n_0;
  wire negD1_carry__3_i_2_n_0;
  wire negD1_carry__3_i_3_n_0;
  wire negD1_carry__3_i_4_n_0;
  wire negD1_carry__3_i_5_n_0;
  wire negD1_carry__3_i_6_n_0;
  wire negD1_carry__3_i_7_n_0;
  wire negD1_carry__3_i_8_n_0;
  wire negD1_carry__4_i_1_n_0;
  wire negD1_carry__4_i_2_n_0;
  wire negD1_carry__4_i_3_n_0;
  wire negD1_carry__4_i_4_n_0;
  wire negD1_carry__4_i_5_n_0;
  wire negD1_carry__4_i_6_n_0;
  wire negD1_carry__4_i_7_n_0;
  wire negD1_carry__4_i_8_n_0;
  wire negD1_carry_i_1_n_0;
  wire negD1_carry_i_2_n_0;
  wire negD1_carry_i_3_n_0;
  wire negD1_carry_i_4_n_0;
  wire negD1_carry_i_5_n_0;
  wire negD1_carry_i_6_n_0;
  wire negD1_carry_i_7_n_0;
  wire negD1_carry_i_8_n_0;
  wire [7:0]nsC;
  wire nsD0_carry__0_i_2_n_0;
  wire nsD0_carry__0_i_3_n_0;
  wire nsD0_carry__1_i_2_n_0;
  wire nsD0_carry__1_i_3_n_0;
  wire nsD0_carry__2_i_2_n_0;
  wire nsD0_carry__2_i_3_n_0;
  wire nsD0_carry__3_i_2_n_0;
  wire nsD0_carry__4_i_2_n_0;
  wire nsD0_carry__4_i_3_n_0;
  wire nsD0_carry_i_2_n_0;
  wire nsD0_carry_i_3_n_0;
  wire overD1__21;
  wire p_0_in;
  wire p_0_in9_in;
  wire [31:0]p_13_in;
  wire [1:0]p_19_in;
  wire p_1_in;
  wire p_1_in27_in;
  wire p_1_in28_in;
  wire p_1_in_0;
  wire [18:1]p_20_in;
  wire [16:0]p_2_in;
  wire p_3_in;
  wire [16:0]p_4_in;
  wire [31:0]p_7_in;
  wire ptpv2_master;
  wire rtc_enable;
  wire rtc_ppus;
  wire rtc_reset_n;
  wire rtc_tod_req;
  wire tod_adj_dec;
  wire tod_adj_ld;
  wire [31:0]tod_adj_ns;
  wire tod_ld_ld;
  wire [31:0]tod_ld_ns;
  wire [47:0]tod_ld_sec;
  wire tsu_rx_enable;
  wire tsu_rx_fifo_clr;
  wire [100:0]tsu_rx_fifo_dat;
  wire tsu_rx_fifo_full;
  wire tsu_rx_fifo_rdy;
  wire tsu_rx_fifo_vld;
  wire tsu_rx_reset_n;
  wire tsu_tx_enable;
  wire tsu_tx_fifo_clr;
  wire [21:0]tsu_tx_fifo_dat;
  wire tsu_tx_fifo_rdy;
  wire tsu_tx_fifo_vld;
  wire tsu_tx_reset_n;
  wire u_adder_n_0;
  wire u_adder_n_1;
  wire u_adder_n_10;
  wire u_adder_n_100;
  wire u_adder_n_101;
  wire u_adder_n_102;
  wire u_adder_n_103;
  wire u_adder_n_104;
  wire u_adder_n_105;
  wire u_adder_n_106;
  wire u_adder_n_107;
  wire u_adder_n_108;
  wire u_adder_n_109;
  wire u_adder_n_11;
  wire u_adder_n_110;
  wire u_adder_n_111;
  wire u_adder_n_112;
  wire u_adder_n_113;
  wire u_adder_n_114;
  wire u_adder_n_115;
  wire u_adder_n_116;
  wire u_adder_n_117;
  wire u_adder_n_118;
  wire u_adder_n_119;
  wire u_adder_n_12;
  wire u_adder_n_120;
  wire u_adder_n_121;
  wire u_adder_n_122;
  wire u_adder_n_123;
  wire u_adder_n_124;
  wire u_adder_n_125;
  wire u_adder_n_126;
  wire u_adder_n_127;
  wire u_adder_n_128;
  wire u_adder_n_129;
  wire u_adder_n_13;
  wire u_adder_n_130;
  wire u_adder_n_131;
  wire u_adder_n_132;
  wire u_adder_n_133;
  wire u_adder_n_134;
  wire u_adder_n_135;
  wire u_adder_n_136;
  wire u_adder_n_137;
  wire u_adder_n_138;
  wire u_adder_n_139;
  wire u_adder_n_14;
  wire u_adder_n_140;
  wire u_adder_n_141;
  wire u_adder_n_142;
  wire u_adder_n_143;
  wire u_adder_n_144;
  wire u_adder_n_145;
  wire u_adder_n_146;
  wire u_adder_n_147;
  wire u_adder_n_148;
  wire u_adder_n_149;
  wire u_adder_n_15;
  wire u_adder_n_150;
  wire u_adder_n_151;
  wire u_adder_n_152;
  wire u_adder_n_153;
  wire u_adder_n_154;
  wire u_adder_n_155;
  wire u_adder_n_156;
  wire u_adder_n_157;
  wire u_adder_n_158;
  wire u_adder_n_159;
  wire u_adder_n_16;
  wire u_adder_n_160;
  wire u_adder_n_161;
  wire u_adder_n_162;
  wire u_adder_n_163;
  wire u_adder_n_164;
  wire u_adder_n_165;
  wire u_adder_n_166;
  wire u_adder_n_167;
  wire u_adder_n_17;
  wire u_adder_n_18;
  wire u_adder_n_19;
  wire u_adder_n_2;
  wire u_adder_n_20;
  wire u_adder_n_21;
  wire u_adder_n_22;
  wire u_adder_n_23;
  wire u_adder_n_24;
  wire u_adder_n_25;
  wire u_adder_n_26;
  wire u_adder_n_27;
  wire u_adder_n_28;
  wire u_adder_n_29;
  wire u_adder_n_3;
  wire u_adder_n_30;
  wire u_adder_n_31;
  wire u_adder_n_32;
  wire u_adder_n_33;
  wire u_adder_n_34;
  wire u_adder_n_35;
  wire u_adder_n_36;
  wire u_adder_n_37;
  wire u_adder_n_38;
  wire u_adder_n_39;
  wire u_adder_n_4;
  wire u_adder_n_40;
  wire u_adder_n_41;
  wire u_adder_n_42;
  wire u_adder_n_43;
  wire u_adder_n_44;
  wire u_adder_n_45;
  wire u_adder_n_46;
  wire u_adder_n_47;
  wire u_adder_n_48;
  wire u_adder_n_49;
  wire u_adder_n_5;
  wire u_adder_n_50;
  wire u_adder_n_51;
  wire u_adder_n_52;
  wire u_adder_n_53;
  wire u_adder_n_54;
  wire u_adder_n_55;
  wire u_adder_n_56;
  wire u_adder_n_57;
  wire u_adder_n_58;
  wire u_adder_n_59;
  wire u_adder_n_6;
  wire u_adder_n_60;
  wire u_adder_n_61;
  wire u_adder_n_62;
  wire u_adder_n_63;
  wire u_adder_n_64;
  wire u_adder_n_65;
  wire u_adder_n_66;
  wire u_adder_n_67;
  wire u_adder_n_68;
  wire u_adder_n_69;
  wire u_adder_n_7;
  wire u_adder_n_70;
  wire u_adder_n_71;
  wire u_adder_n_72;
  wire u_adder_n_73;
  wire u_adder_n_74;
  wire u_adder_n_75;
  wire u_adder_n_76;
  wire u_adder_n_77;
  wire u_adder_n_78;
  wire u_adder_n_79;
  wire u_adder_n_8;
  wire u_adder_n_80;
  wire u_adder_n_81;
  wire u_adder_n_82;
  wire u_adder_n_83;
  wire u_adder_n_84;
  wire u_adder_n_85;
  wire u_adder_n_86;
  wire u_adder_n_87;
  wire u_adder_n_88;
  wire u_adder_n_89;
  wire u_adder_n_9;
  wire u_adder_n_90;
  wire u_adder_n_91;
  wire u_adder_n_92;
  wire u_adder_n_93;
  wire u_adder_n_94;
  wire u_adder_n_95;
  wire u_adder_n_96;
  wire u_adder_n_97;
  wire u_adder_n_98;
  wire u_adder_n_99;
  wire usec_cnt0_carry__0_n_0;
  wire usec_cnt0_carry__0_n_1;
  wire usec_cnt0_carry__0_n_2;
  wire usec_cnt0_carry__0_n_3;
  wire usec_cnt0_carry__0_n_4;
  wire usec_cnt0_carry__0_n_5;
  wire usec_cnt0_carry__0_n_6;
  wire usec_cnt0_carry__0_n_7;
  wire usec_cnt0_carry__1_n_0;
  wire usec_cnt0_carry__1_n_1;
  wire usec_cnt0_carry__1_n_2;
  wire usec_cnt0_carry__1_n_3;
  wire usec_cnt0_carry__1_n_4;
  wire usec_cnt0_carry__1_n_5;
  wire usec_cnt0_carry__1_n_6;
  wire usec_cnt0_carry__1_n_7;
  wire usec_cnt0_carry__2_n_0;
  wire usec_cnt0_carry__2_n_1;
  wire usec_cnt0_carry__2_n_2;
  wire usec_cnt0_carry__2_n_3;
  wire usec_cnt0_carry__2_n_4;
  wire usec_cnt0_carry__2_n_5;
  wire usec_cnt0_carry__2_n_6;
  wire usec_cnt0_carry__2_n_7;
  wire usec_cnt0_carry__3_n_0;
  wire usec_cnt0_carry__3_n_1;
  wire usec_cnt0_carry__3_n_2;
  wire usec_cnt0_carry__3_n_3;
  wire usec_cnt0_carry__3_n_4;
  wire usec_cnt0_carry__3_n_5;
  wire usec_cnt0_carry__3_n_6;
  wire usec_cnt0_carry__3_n_7;
  wire usec_cnt0_carry__4_n_2;
  wire usec_cnt0_carry__4_n_3;
  wire usec_cnt0_carry__4_n_5;
  wire usec_cnt0_carry__4_n_6;
  wire usec_cnt0_carry__4_n_7;
  wire usec_cnt0_carry_n_0;
  wire usec_cnt0_carry_n_1;
  wire usec_cnt0_carry_n_2;
  wire usec_cnt0_carry_n_3;
  wire usec_cnt0_carry_n_4;
  wire usec_cnt0_carry_n_5;
  wire usec_cnt0_carry_n_6;
  wire usec_cnt0_carry_n_7;
  wire usec_cnt1;
  wire usec_cnt14_in;
  wire \usec_cnt1_inferred__1/i__carry__0_n_0 ;
  wire \usec_cnt1_inferred__1/i__carry__0_n_1 ;
  wire \usec_cnt1_inferred__1/i__carry__0_n_2 ;
  wire \usec_cnt1_inferred__1/i__carry__0_n_3 ;
  wire \usec_cnt1_inferred__1/i__carry_n_0 ;
  wire \usec_cnt1_inferred__1/i__carry_n_1 ;
  wire \usec_cnt1_inferred__1/i__carry_n_2 ;
  wire \usec_cnt1_inferred__1/i__carry_n_3 ;
  wire \usec_cnt[0]_i_1_n_0 ;
  wire \usec_cnt[10]_i_1_n_0 ;
  wire \usec_cnt[11]_i_1_n_0 ;
  wire \usec_cnt[12]_i_1_n_0 ;
  wire \usec_cnt[13]_i_1_n_0 ;
  wire \usec_cnt[14]_i_1_n_0 ;
  wire \usec_cnt[15]_i_1_n_0 ;
  wire \usec_cnt[16]_i_1_n_0 ;
  wire \usec_cnt[17]_i_1_n_0 ;
  wire \usec_cnt[18]_i_1_n_0 ;
  wire \usec_cnt[19]_i_1_n_0 ;
  wire \usec_cnt[1]_i_1_n_0 ;
  wire \usec_cnt[20]_i_1_n_0 ;
  wire \usec_cnt[21]_i_1_n_0 ;
  wire \usec_cnt[22]_i_1_n_0 ;
  wire \usec_cnt[23]_i_10_n_0 ;
  wire \usec_cnt[23]_i_1_n_0 ;
  wire \usec_cnt[23]_i_2_n_0 ;
  wire \usec_cnt[23]_i_5_n_0 ;
  wire \usec_cnt[23]_i_6_n_0 ;
  wire \usec_cnt[23]_i_7_n_0 ;
  wire \usec_cnt[23]_i_8_n_0 ;
  wire \usec_cnt[23]_i_9_n_0 ;
  wire \usec_cnt[2]_i_1_n_0 ;
  wire \usec_cnt[3]_i_1_n_0 ;
  wire \usec_cnt[4]_i_1_n_0 ;
  wire \usec_cnt[5]_i_1_n_0 ;
  wire \usec_cnt[6]_i_1_n_0 ;
  wire \usec_cnt[7]_i_1_n_0 ;
  wire \usec_cnt[8]_i_1_n_0 ;
  wire \usec_cnt[9]_i_1_n_0 ;
  wire \usec_cnt_reg_n_0_[0] ;
  wire \usec_cnt_reg_n_0_[10] ;
  wire \usec_cnt_reg_n_0_[11] ;
  wire \usec_cnt_reg_n_0_[12] ;
  wire \usec_cnt_reg_n_0_[13] ;
  wire \usec_cnt_reg_n_0_[14] ;
  wire \usec_cnt_reg_n_0_[15] ;
  wire \usec_cnt_reg_n_0_[16] ;
  wire \usec_cnt_reg_n_0_[17] ;
  wire \usec_cnt_reg_n_0_[18] ;
  wire \usec_cnt_reg_n_0_[19] ;
  wire \usec_cnt_reg_n_0_[1] ;
  wire \usec_cnt_reg_n_0_[20] ;
  wire \usec_cnt_reg_n_0_[21] ;
  wire \usec_cnt_reg_n_0_[22] ;
  wire \usec_cnt_reg_n_0_[23] ;
  wire \usec_cnt_reg_n_0_[2] ;
  wire \usec_cnt_reg_n_0_[3] ;
  wire \usec_cnt_reg_n_0_[4] ;
  wire \usec_cnt_reg_n_0_[5] ;
  wire \usec_cnt_reg_n_0_[6] ;
  wire \usec_cnt_reg_n_0_[7] ;
  wire \usec_cnt_reg_n_0_[8] ;
  wire \usec_cnt_reg_n_0_[9] ;
  wire usec_pulse;
  wire usec_pulse_reg__0;
  wire usec_pulse_sync;
  wire usec_pulse_sync0;
  wire [3:0]NLW_csr_result_neg_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_csr_result_neg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_csr_result_neg_reg_i_21_O_UNCONNECTED;
  wire [3:0]NLW_csr_result_neg_reg_i_3_O_UNCONNECTED;
  wire [3:3]\NLW_csr_result_nsec_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_csr_result_nsec_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:1]NLW_csr_result_over_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_csr_result_over_reg_i_2_O_UNCONNECTED;
  wire [3:3]\NLW_csr_result_sec_reg[47]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_csr_result_sec_reg[47]_i_9_CO_UNCONNECTED ;
  wire [3:3]NLW_i__carry__1_i_1__2_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_16_O_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_25_O_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_6__0_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_7_O_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_7__0_O_UNCONNECTED;
  wire [3:2]NLW_usec_cnt0_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_usec_cnt0_carry__4_O_UNCONNECTED;
  wire [3:0]\NLW_usec_cnt1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_usec_cnt1_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_usec_cnt1_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_usec_cnt1_inferred__1/i__carry__1_O_UNCONNECTED ;

  assign PADDR_2_sp_1 = PADDR_2_sn_1;
  assign PADDR_3_sp_1 = PADDR_3_sn_1;
  assign PADDR_4_sp_1 = PADDR_4_sn_1;
  assign PADDR_5_sp_1 = PADDR_5_sn_1;
  assign PADDR_6_sp_1 = PADDR_6_sn_1;
  assign PADDR_7_sp_1 = PADDR_7_sn_1;
  LUT2 #(
    .INIT(4'hE)) 
    IRQ_PTP_INST_0
       (.I0(p_19_in[1]),
        .I1(p_19_in[0]),
        .O(IRQ_PTP));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA800000)) 
    \T_RDATA[0]_i_1 
       (.I0(\T_RDATA[13]_i_2_n_0 ),
        .I1(PADDR_6_sn_1),
        .I2(p_4_in[0]),
        .I3(\T_RDATA[0]_i_2_n_0 ),
        .I4(\T_RDATA[13]_i_4_n_0 ),
        .I5(\T_RDATA[0]_i_3_n_0 ),
        .O(\T_RDATA[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF88800000000)) 
    \T_RDATA[0]_i_10 
       (.I0(inc_adj_fns[0]),
        .I1(\T_RDATA[7]_i_10_n_0 ),
        .I2(tod_adj_ns[0]),
        .I3(\T_RDATA[7]_i_11_n_0 ),
        .I4(\T_RDATA[0]_i_18_n_0 ),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h37373337)) 
    \T_RDATA[0]_i_11 
       (.I0(PADDR[7]),
        .I1(PSEL),
        .I2(PADDR[1]),
        .I3(PADDR[5]),
        .I4(PADDR[0]),
        .O(\T_RDATA[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[0]_i_12 
       (.I0(\csr_port_id_reg_n_0_[0] ),
        .I1(p_7_in[0]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h08080008)) 
    \T_RDATA[0]_i_14 
       (.I0(PADDR[7]),
        .I1(PSEL),
        .I2(PADDR[1]),
        .I3(PADDR[5]),
        .I4(PADDR[0]),
        .O(\T_RDATA[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[0]_i_15 
       (.I0(tsu_rx_fifo_dat[32]),
        .I1(\csr_clock_id_reg_n_0_[0] ),
        .I2(\T_RDATA[0]_i_19_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[0]_i_16 
       (.I0(mac_addr[0]),
        .I1(csr_result_sec[0]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[80]),
        .I5(\csr_opb_sec_reg_n_0_[0] ),
        .O(\T_RDATA[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[0]_i_17 
       (.I0(tsu_rx_fifo_dat[64]),
        .I1(csr_result_nsec[0]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[2]),
        .I5(\csr_opb_nsec_reg_n_0_[0] ),
        .O(\T_RDATA[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[0]_i_18 
       (.I0(inc_ld_ns[0]),
        .I1(tod_ld_sec[32]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .I4(PADDR[4]),
        .I5(PADDR[6]),
        .O(\T_RDATA[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[0]_i_19 
       (.I0(mac_addr[32]),
        .I1(csr_result_sec[32]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[0]),
        .I5(p_2_in[0]),
        .O(\T_RDATA[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABABA)) 
    \T_RDATA[0]_i_2 
       (.I0(\T_RDATA[0]_i_4_n_0 ),
        .I1(PSEL_0[3]),
        .I2(\T_RDATA[0]_i_5_n_0 ),
        .I3(\csr_opa_sec[31]_i_2_n_0 ),
        .I4(\T_RDATA_reg[0]_0 ),
        .I5(\T_RDATA_reg[0]_1 ),
        .O(\T_RDATA[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \T_RDATA[0]_i_3 
       (.I0(\T_RDATA[0]_i_8_n_0 ),
        .I1(\T_RDATA[25]_i_9_n_0 ),
        .I2(tod_ld_ns[0]),
        .I3(\T_RDATA[0]_i_9_n_0 ),
        .I4(\T_RDATA[0]_i_10_n_0 ),
        .I5(\T_RDATA[0]_i_11_n_0 ),
        .O(\T_RDATA[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \T_RDATA[0]_i_4 
       (.I0(PADDR_7_sn_1),
        .I1(\T_RDATA[0]_i_12_n_0 ),
        .I2(\csr_opa_sec_reg_n_0_[0] ),
        .I3(\csr_opa_nsec_reg_n_0_[0] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E6A2C480)) 
    \T_RDATA[0]_i_5 
       (.I0(T_ADDR[6]),
        .I1(PSEL_0[2]),
        .I2(p_13_in[0]),
        .I3(tsu_tx_enable),
        .I4(inc_adj_ns[0]),
        .I5(csr_rtc_en_i_2_n_0),
        .O(\T_RDATA[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A8A8A808080)) 
    \T_RDATA[0]_i_8 
       (.I0(\T_RDATA[0]_i_14_n_0 ),
        .I1(\T_RDATA[0]_i_15_n_0 ),
        .I2(PSEL_0[1]),
        .I3(\T_RDATA[0]_i_16_n_0 ),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[0]_i_17_n_0 ),
        .O(\T_RDATA[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA2AA22AAA22A222A)) 
    \T_RDATA[0]_i_9 
       (.I0(\csr_opa_sec[31]_i_2_n_0 ),
        .I1(PSEL),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(inc_ld_fns[0]),
        .I5(tod_ld_sec[0]),
        .O(\T_RDATA[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEA0000)) 
    \T_RDATA[10]_i_1 
       (.I0(\T_RDATA_reg[10]_0 ),
        .I1(PADDR_6_sn_1),
        .I2(p_4_in[10]),
        .I3(\T_RDATA[10]_i_3_n_0 ),
        .I4(PENABLE_1),
        .I5(\T_RDATA[10]_i_4_n_0 ),
        .O(\T_RDATA[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC00E2E23333CCCC)) 
    \T_RDATA[10]_i_10 
       (.I0(tod_ld_ns[10]),
        .I1(PSEL_0[0]),
        .I2(tod_ld_sec[10]),
        .I3(inc_ld_fns[10]),
        .I4(PSEL_0[2]),
        .I5(T_ADDR[6]),
        .O(\T_RDATA[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[10]_i_11 
       (.I0(\csr_port_id_reg_n_0_[10] ),
        .I1(p_7_in[10]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[10]_i_12 
       (.I0(tsu_rx_fifo_dat[74]),
        .I1(csr_result_nsec[10]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[12]),
        .I5(\csr_opb_nsec_reg_n_0_[10] ),
        .O(\T_RDATA[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[10]_i_13 
       (.I0(mac_addr[10]),
        .I1(csr_result_sec[10]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[90]),
        .I5(\csr_opb_sec_reg_n_0_[10] ),
        .O(\T_RDATA[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[10]_i_14 
       (.I0(tsu_rx_fifo_dat[42]),
        .I1(\csr_clock_id_reg_n_0_[10] ),
        .I2(\T_RDATA[10]_i_15_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[10]_i_15 
       (.I0(mac_addr[42]),
        .I1(csr_result_sec[42]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[10]),
        .I5(p_2_in[10]),
        .O(\T_RDATA[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \T_RDATA[10]_i_3 
       (.I0(\T_RDATA[10]_i_6_n_0 ),
        .I1(PADDR_7_sn_1),
        .I2(\T_RDATA[10]_i_7_n_0 ),
        .I3(tsu_tx_fifo_dat[18]),
        .I4(\PADDR[6]_1 ),
        .I5(PADDR_3_sn_1),
        .O(\T_RDATA[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \T_RDATA[10]_i_4 
       (.I0(PENABLE_0),
        .I1(\T_RDATA[10]_i_8_n_0 ),
        .I2(PSEL_0[3]),
        .I3(\T_RDATA[10]_i_9_n_0 ),
        .I4(\T_RDATA[10]_i_10_n_0 ),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0807000)) 
    \T_RDATA[10]_i_6 
       (.I0(PSEL),
        .I1(PADDR[2]),
        .I2(csr_rtc_en_i_3_n_0),
        .I3(\csr_opa_nsec_reg_n_0_[10] ),
        .I4(\csr_opa_sec_reg_n_0_[10] ),
        .I5(\T_RDATA[10]_i_11_n_0 ),
        .O(\T_RDATA[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3300888830303333)) 
    \T_RDATA[10]_i_7 
       (.I0(\T_RDATA[31]_i_3_0 [0]),
        .I1(PSEL_0[0]),
        .I2(p_20_in[10]),
        .I3(p_13_in[10]),
        .I4(PSEL_0[2]),
        .I5(T_ADDR[6]),
        .O(\T_RDATA[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    \T_RDATA[10]_i_8 
       (.I0(\T_RDATA[10]_i_12_n_0 ),
        .I1(PADDR[2]),
        .I2(\T_RDATA[10]_i_13_n_0 ),
        .I3(PSEL),
        .I4(PADDR[3]),
        .I5(\T_RDATA[10]_i_14_n_0 ),
        .O(\T_RDATA[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCC00AAF000000000)) 
    \T_RDATA[10]_i_9 
       (.I0(tod_adj_ns[10]),
        .I1(inc_adj_fns[10]),
        .I2(tod_ld_sec[42]),
        .I3(PSEL_0[0]),
        .I4(PSEL_0[2]),
        .I5(T_ADDR[6]),
        .O(\T_RDATA[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \T_RDATA[11]_i_1 
       (.I0(\T_RDATA[13]_i_2_n_0 ),
        .I1(\T_RDATA_reg[11]_0 ),
        .I2(\T_RDATA[13]_i_4_n_0 ),
        .I3(\T_RDATA[11]_i_3_n_0 ),
        .I4(\T_RDATA[11]_i_4_n_0 ),
        .I5(PSEL_0[3]),
        .O(\T_RDATA[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[11]_i_10 
       (.I0(tsu_rx_fifo_dat[43]),
        .I1(\csr_clock_id_reg_n_0_[11] ),
        .I2(\T_RDATA[11]_i_15_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[11]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hCA0FFFFF)) 
    \T_RDATA[11]_i_11 
       (.I0(tod_ld_sec[11]),
        .I1(inc_ld_fns[11]),
        .I2(PADDR[4]),
        .I3(PADDR[6]),
        .I4(PSEL),
        .O(\T_RDATA[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCC00AAF000000000)) 
    \T_RDATA[11]_i_12 
       (.I0(tod_adj_ns[11]),
        .I1(inc_adj_fns[11]),
        .I2(tod_ld_sec[43]),
        .I3(PSEL_0[0]),
        .I4(PSEL_0[2]),
        .I5(T_ADDR[6]),
        .O(\T_RDATA[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[11]_i_14 
       (.I0(\csr_port_id_reg_n_0_[11] ),
        .I1(p_7_in[11]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[11]_i_15 
       (.I0(mac_addr[43]),
        .I1(csr_result_sec[43]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[11]),
        .I5(p_2_in[11]),
        .O(\T_RDATA[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    \T_RDATA[11]_i_3 
       (.I0(\T_RDATA[11]_i_8_n_0 ),
        .I1(PADDR[2]),
        .I2(\T_RDATA[11]_i_9_n_0 ),
        .I3(PSEL),
        .I4(PADDR[3]),
        .I5(\T_RDATA[11]_i_10_n_0 ),
        .O(\T_RDATA[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \T_RDATA[11]_i_4 
       (.I0(\PADDR[6]_0 ),
        .I1(PSEL_0[0]),
        .I2(tod_ld_ns[11]),
        .I3(\T_RDATA[11]_i_11_n_0 ),
        .I4(PSEL_0[1]),
        .I5(\T_RDATA[11]_i_12_n_0 ),
        .O(\T_RDATA[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \T_RDATA[11]_i_7 
       (.I0(PADDR_7_sn_1),
        .I1(\T_RDATA[11]_i_14_n_0 ),
        .I2(\csr_opa_sec_reg_n_0_[11] ),
        .I3(\csr_opa_nsec_reg_n_0_[11] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\csr_opa_sec_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[11]_i_8 
       (.I0(tsu_rx_fifo_dat[75]),
        .I1(csr_result_nsec[11]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[13]),
        .I5(\csr_opb_nsec_reg_n_0_[11] ),
        .O(\T_RDATA[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[11]_i_9 
       (.I0(mac_addr[11]),
        .I1(csr_result_sec[11]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[91]),
        .I5(\csr_opb_sec_reg_n_0_[11] ),
        .O(\T_RDATA[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEA0000)) 
    \T_RDATA[12]_i_1 
       (.I0(\T_RDATA_reg[12]_0 ),
        .I1(PADDR_6_sn_1),
        .I2(p_4_in[12]),
        .I3(\T_RDATA[12]_i_3_n_0 ),
        .I4(PENABLE_1),
        .I5(\T_RDATA[12]_i_4_n_0 ),
        .O(\T_RDATA[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC00AAF000000000)) 
    \T_RDATA[12]_i_10 
       (.I0(tod_adj_ns[12]),
        .I1(inc_adj_fns[12]),
        .I2(tod_ld_sec[44]),
        .I3(PSEL_0[0]),
        .I4(PSEL_0[2]),
        .I5(T_ADDR[6]),
        .O(\T_RDATA[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC0A000FFC0A0000F)) 
    \T_RDATA[12]_i_11 
       (.I0(tod_ld_sec[12]),
        .I1(inc_ld_fns[12]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(PSEL_0[0]),
        .I5(tod_ld_ns[12]),
        .O(\T_RDATA[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[12]_i_12 
       (.I0(tsu_rx_fifo_dat[76]),
        .I1(csr_result_nsec[12]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[14]),
        .I5(\csr_opb_nsec_reg_n_0_[12] ),
        .O(\T_RDATA[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[12]_i_13 
       (.I0(mac_addr[12]),
        .I1(csr_result_sec[12]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[92]),
        .I5(\csr_opb_sec_reg_n_0_[12] ),
        .O(\T_RDATA[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[12]_i_14 
       (.I0(tsu_rx_fifo_dat[44]),
        .I1(\csr_clock_id_reg_n_0_[12] ),
        .I2(\T_RDATA[12]_i_15_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[12]_i_15 
       (.I0(mac_addr[44]),
        .I1(csr_result_sec[44]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[12]),
        .I5(p_2_in[12]),
        .O(\T_RDATA[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000EEF0F0F0F0F0)) 
    \T_RDATA[12]_i_3 
       (.I0(\T_RDATA[12]_i_6_n_0 ),
        .I1(\T_RDATA[12]_i_7_n_0 ),
        .I2(\T_RDATA_reg[12]_1 ),
        .I3(PADDR[7]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\T_RDATA[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \T_RDATA[12]_i_4 
       (.I0(PENABLE_0),
        .I1(\T_RDATA[12]_i_9_n_0 ),
        .I2(PSEL_0[3]),
        .I3(\T_RDATA[12]_i_10_n_0 ),
        .I4(\T_RDATA[12]_i_11_n_0 ),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[12]_i_6 
       (.I0(\csr_opa_sec_reg_n_0_[12] ),
        .I1(\csr_opa_nsec_reg_n_0_[12] ),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[12]_i_7 
       (.I0(\csr_port_id_reg_n_0_[12] ),
        .I1(p_7_in[12]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    \T_RDATA[12]_i_9 
       (.I0(\T_RDATA[12]_i_12_n_0 ),
        .I1(PADDR[2]),
        .I2(\T_RDATA[12]_i_13_n_0 ),
        .I3(PSEL),
        .I4(PADDR[3]),
        .I5(\T_RDATA[12]_i_14_n_0 ),
        .O(\T_RDATA[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \T_RDATA[13]_i_1 
       (.I0(\T_RDATA[13]_i_2_n_0 ),
        .I1(\T_RDATA_reg[13]_0 ),
        .I2(\T_RDATA[13]_i_4_n_0 ),
        .I3(\T_RDATA[13]_i_5_n_0 ),
        .I4(\T_RDATA[13]_i_6_n_0 ),
        .I5(PSEL_0[3]),
        .O(\T_RDATA[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \T_RDATA[13]_i_10 
       (.I0(PADDR_7_sn_1),
        .I1(\T_RDATA[13]_i_17_n_0 ),
        .I2(\csr_opa_sec_reg_n_0_[13] ),
        .I3(\csr_opa_nsec_reg_n_0_[13] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\csr_opa_sec_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[13]_i_11 
       (.I0(tsu_rx_fifo_dat[77]),
        .I1(csr_result_nsec[13]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[15]),
        .I5(\csr_opb_nsec_reg_n_0_[13] ),
        .O(\T_RDATA[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[13]_i_12 
       (.I0(mac_addr[13]),
        .I1(csr_result_sec[13]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[93]),
        .I5(\csr_opb_sec_reg_n_0_[13] ),
        .O(\T_RDATA[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[13]_i_13 
       (.I0(tsu_rx_fifo_dat[45]),
        .I1(\csr_clock_id_reg_n_0_[13] ),
        .I2(\T_RDATA[13]_i_18_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[13]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC00000)) 
    \T_RDATA[13]_i_14 
       (.I0(inc_ld_fns[13]),
        .I1(tod_ld_sec[13]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PSEL),
        .O(\T_RDATA[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCF0FCF0FAFFFAF0F)) 
    \T_RDATA[13]_i_15 
       (.I0(tod_adj_ns[13]),
        .I1(inc_adj_fns[13]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[0]),
        .I4(tod_ld_sec[45]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[13]_i_17 
       (.I0(\csr_port_id_reg_n_0_[13] ),
        .I1(p_7_in[13]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[13]_i_18 
       (.I0(mac_addr[45]),
        .I1(csr_result_sec[45]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[13]),
        .I5(p_2_in[13]),
        .O(\T_RDATA[13]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \T_RDATA[13]_i_2 
       (.I0(PADDR[0]),
        .I1(PENABLE),
        .I2(PWRITE),
        .I3(PADDR[1]),
        .I4(PSEL),
        .O(\T_RDATA[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \T_RDATA[13]_i_4 
       (.I0(PADDR[0]),
        .I1(PADDR[5]),
        .I2(PSEL),
        .I3(PADDR[1]),
        .O(\T_RDATA[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    \T_RDATA[13]_i_5 
       (.I0(\T_RDATA[13]_i_11_n_0 ),
        .I1(PADDR[2]),
        .I2(\T_RDATA[13]_i_12_n_0 ),
        .I3(PSEL),
        .I4(PADDR[3]),
        .I5(\T_RDATA[13]_i_13_n_0 ),
        .O(\T_RDATA[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \T_RDATA[13]_i_6 
       (.I0(\PADDR[6]_0 ),
        .I1(PSEL_0[0]),
        .I2(tod_ld_ns[13]),
        .I3(\T_RDATA[13]_i_14_n_0 ),
        .I4(PSEL_0[1]),
        .I5(\T_RDATA[13]_i_15_n_0 ),
        .O(\T_RDATA[13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \T_RDATA[13]_i_7 
       (.I0(PSEL),
        .I1(PADDR[7]),
        .O(PSEL_0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEA0000)) 
    \T_RDATA[14]_i_1 
       (.I0(\T_RDATA_reg[14]_0 ),
        .I1(PADDR_6_sn_1),
        .I2(p_4_in[14]),
        .I3(\T_RDATA[14]_i_3_n_0 ),
        .I4(PENABLE_1),
        .I5(\T_RDATA[14]_i_4_n_0 ),
        .O(\T_RDATA[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC00AAF000000000)) 
    \T_RDATA[14]_i_10 
       (.I0(tod_adj_ns[14]),
        .I1(inc_adj_fns[14]),
        .I2(tod_ld_sec[46]),
        .I3(PSEL_0[0]),
        .I4(PSEL_0[2]),
        .I5(T_ADDR[6]),
        .O(\T_RDATA[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCC00E2E23333FFFF)) 
    \T_RDATA[14]_i_11 
       (.I0(tod_ld_ns[14]),
        .I1(PSEL_0[0]),
        .I2(tod_ld_sec[14]),
        .I3(inc_ld_fns[14]),
        .I4(PSEL_0[2]),
        .I5(T_ADDR[6]),
        .O(\T_RDATA[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[14]_i_12 
       (.I0(tsu_rx_fifo_dat[78]),
        .I1(csr_result_nsec[14]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[16]),
        .I5(\csr_opb_nsec_reg_n_0_[14] ),
        .O(\T_RDATA[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[14]_i_13 
       (.I0(mac_addr[14]),
        .I1(csr_result_sec[14]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[94]),
        .I5(\csr_opb_sec_reg_n_0_[14] ),
        .O(\T_RDATA[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[14]_i_14 
       (.I0(tsu_rx_fifo_dat[46]),
        .I1(\csr_clock_id_reg_n_0_[14] ),
        .I2(\T_RDATA[14]_i_15_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[14]_i_15 
       (.I0(mac_addr[46]),
        .I1(csr_result_sec[46]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[14]),
        .I5(p_2_in[14]),
        .O(\T_RDATA[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000EEF0F0F0F0F0)) 
    \T_RDATA[14]_i_3 
       (.I0(\T_RDATA[14]_i_6_n_0 ),
        .I1(\T_RDATA[14]_i_7_n_0 ),
        .I2(\T_RDATA_reg[14]_1 ),
        .I3(PADDR[7]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\T_RDATA[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \T_RDATA[14]_i_4 
       (.I0(PENABLE_0),
        .I1(\T_RDATA[14]_i_9_n_0 ),
        .I2(PSEL_0[3]),
        .I3(\T_RDATA[14]_i_10_n_0 ),
        .I4(\T_RDATA[14]_i_11_n_0 ),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[14]_i_6 
       (.I0(\csr_opa_sec_reg_n_0_[14] ),
        .I1(\csr_opa_nsec_reg_n_0_[14] ),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[14]_i_7 
       (.I0(\csr_port_id_reg_n_0_[14] ),
        .I1(p_7_in[14]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    \T_RDATA[14]_i_9 
       (.I0(\T_RDATA[14]_i_12_n_0 ),
        .I1(PADDR[2]),
        .I2(\T_RDATA[14]_i_13_n_0 ),
        .I3(PSEL),
        .I4(PADDR[3]),
        .I5(\T_RDATA[14]_i_14_n_0 ),
        .O(\T_RDATA[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEA0000)) 
    \T_RDATA[15]_i_1 
       (.I0(\T_RDATA_reg[15]_0 ),
        .I1(PADDR_6_sn_1),
        .I2(p_4_in[15]),
        .I3(\T_RDATA[15]_i_3_n_0 ),
        .I4(PENABLE_1),
        .I5(\T_RDATA[15]_i_4_n_0 ),
        .O(\T_RDATA[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC00AAF000000000)) 
    \T_RDATA[15]_i_10 
       (.I0(tod_adj_ns[15]),
        .I1(inc_adj_fns[15]),
        .I2(tod_ld_sec[47]),
        .I3(PSEL_0[0]),
        .I4(PSEL_0[2]),
        .I5(T_ADDR[6]),
        .O(\T_RDATA[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[15]_i_11 
       (.I0(\PADDR[4]_0 ),
        .I1(tod_ld_ns[15]),
        .I2(\PADDR[4]_1 ),
        .I3(tod_ld_sec[15]),
        .I4(inc_ld_fns[15]),
        .I5(\PADDR[6]_1 ),
        .O(\T_RDATA[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[15]_i_12 
       (.I0(tsu_rx_fifo_dat[79]),
        .I1(csr_result_nsec[15]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[17]),
        .I5(\csr_opb_nsec_reg_n_0_[15] ),
        .O(\T_RDATA[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[15]_i_13 
       (.I0(mac_addr[15]),
        .I1(csr_result_sec[15]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[95]),
        .I5(\csr_opb_sec_reg_n_0_[15] ),
        .O(\T_RDATA[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[15]_i_14 
       (.I0(tsu_rx_fifo_dat[47]),
        .I1(\csr_clock_id_reg_n_0_[15] ),
        .I2(\T_RDATA[15]_i_15_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[15]_i_15 
       (.I0(mac_addr[47]),
        .I1(csr_result_sec[47]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[15]),
        .I5(p_2_in[15]),
        .O(\T_RDATA[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000EEF0F0F0F0F0)) 
    \T_RDATA[15]_i_3 
       (.I0(\T_RDATA[15]_i_6_n_0 ),
        .I1(\T_RDATA[15]_i_7_n_0 ),
        .I2(\T_RDATA_reg[15]_1 ),
        .I3(PADDR[7]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\T_RDATA[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \T_RDATA[15]_i_4 
       (.I0(PENABLE_0),
        .I1(\T_RDATA[15]_i_9_n_0 ),
        .I2(PSEL_0[3]),
        .I3(\T_RDATA[15]_i_10_n_0 ),
        .I4(\T_RDATA[15]_i_11_n_0 ),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[15]_i_6 
       (.I0(\csr_opa_sec_reg_n_0_[15] ),
        .I1(\csr_opa_nsec_reg_n_0_[15] ),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[15]_i_7 
       (.I0(\csr_port_id_reg_n_0_[15] ),
        .I1(p_7_in[15]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    \T_RDATA[15]_i_9 
       (.I0(\T_RDATA[15]_i_12_n_0 ),
        .I1(PADDR[2]),
        .I2(\T_RDATA[15]_i_13_n_0 ),
        .I3(PSEL),
        .I4(PADDR[3]),
        .I5(\T_RDATA[15]_i_14_n_0 ),
        .O(\T_RDATA[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \T_RDATA[16]_i_1 
       (.I0(\T_RDATA[16]_i_2_n_0 ),
        .I1(p_4_in[16]),
        .I2(PADDR_6_sn_1),
        .I3(PENABLE_1),
        .I4(\T_RDATA[16]_i_4_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[16]_i_10 
       (.I0(tsu_rx_fifo_dat[48]),
        .I1(\csr_clock_id_reg_n_0_[16] ),
        .I2(\T_RDATA[16]_i_13_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC0A00FF0C0A00F00)) 
    \T_RDATA[16]_i_11 
       (.I0(tod_ld_sec[16]),
        .I1(inc_ld_fns[16]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(PSEL_0[0]),
        .I5(tod_ld_ns[16]),
        .O(\T_RDATA[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[16]_i_12 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[16] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[16]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[16]_i_14_n_0 ),
        .O(\T_RDATA[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF0CC00AAAAAAAAAA)) 
    \T_RDATA[16]_i_13 
       (.I0(tsu_rx_fifo_dat[16]),
        .I1(p_2_in[16]),
        .I2(csr_result_neg),
        .I3(PADDR[4]),
        .I4(PADDR[6]),
        .I5(PSEL),
        .O(\T_RDATA[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[16]_i_14 
       (.I0(mac_addr[16]),
        .I1(csr_result_sec[16]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[96]),
        .I5(\csr_opb_sec_reg_n_0_[16] ),
        .O(\T_RDATA[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h3333BBB83330BBB8)) 
    \T_RDATA[16]_i_2 
       (.I0(\T_RDATA[16]_i_5_n_0 ),
        .I1(PSEL_0[3]),
        .I2(\T_RDATA[16]_i_6_n_0 ),
        .I3(\T_RDATA[16]_i_7_n_0 ),
        .I4(PSEL_0[1]),
        .I5(\T_RDATA_reg[16]_0 ),
        .O(\T_RDATA[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \T_RDATA[16]_i_3 
       (.I0(PADDR[6]),
        .I1(PADDR[4]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .I4(PADDR[3]),
        .I5(PADDR[7]),
        .O(PADDR_6_sn_1));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \T_RDATA[16]_i_4 
       (.I0(\T_RDATA[16]_i_9_n_0 ),
        .I1(\T_RDATA[16]_i_10_n_0 ),
        .I2(PSEL_0[1]),
        .I3(PSEL_0[3]),
        .I4(\T_RDATA[16]_i_11_n_0 ),
        .I5(\T_RDATA[16]_i_12_n_0 ),
        .O(\T_RDATA[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[16]_i_5 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[16]),
        .I2(\csr_opa_nsec_reg_n_0_[16] ),
        .I3(\csr_opa_sec_reg_n_0_[16] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F777D757)) 
    \T_RDATA[16]_i_6 
       (.I0(PSEL),
        .I1(PADDR[6]),
        .I2(PADDR[4]),
        .I3(p_13_in[16]),
        .I4(rtc_enable),
        .I5(csr_rtc_en_i_2_n_0),
        .O(\T_RDATA[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    \T_RDATA[16]_i_7 
       (.I0(\csr_opa_sec[31]_i_2_n_0 ),
        .I1(T_ADDR[6]),
        .I2(PSEL_0[2]),
        .I3(tsu_tx_fifo_dat[19]),
        .I4(IRQ_RTC),
        .I5(\T_RDATA[31]_i_3_0 [1]),
        .O(\T_RDATA[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCAFF00FF00FF0FFF)) 
    \T_RDATA[16]_i_9 
       (.I0(tod_adj_ns[16]),
        .I1(inc_adj_fns[16]),
        .I2(PADDR[4]),
        .I3(PSEL),
        .I4(PADDR[2]),
        .I5(PADDR[6]),
        .O(\T_RDATA[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \T_RDATA[17]_i_1 
       (.I0(\T_RDATA[17]_i_2_n_0 ),
        .I1(\T_RDATA_reg[17]_0 ),
        .I2(\PADDR[3]_0 ),
        .I3(PENABLE_1),
        .I4(\T_RDATA[17]_i_4_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0ACC00CC00CC0CCC)) 
    \T_RDATA[17]_i_10 
       (.I0(csr_result_over),
        .I1(tsu_rx_fifo_dat[17]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .I4(PADDR[6]),
        .I5(PADDR[4]),
        .O(\T_RDATA[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A000C000)) 
    \T_RDATA[17]_i_11 
       (.I0(\csr_clock_id_reg_n_0_[17] ),
        .I1(tsu_rx_fifo_dat[49]),
        .I2(PSEL),
        .I3(PADDR[2]),
        .I4(PADDR[4]),
        .I5(PADDR[6]),
        .O(\T_RDATA[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hC0A00FF0C0A00F00)) 
    \T_RDATA[17]_i_12 
       (.I0(tod_ld_sec[17]),
        .I1(inc_ld_fns[17]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(PSEL_0[0]),
        .I5(tod_ld_ns[17]),
        .O(\T_RDATA[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[17]_i_13 
       (.I0(mac_addr[17]),
        .I1(csr_result_sec[17]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[97]),
        .I5(\csr_opb_sec_reg_n_0_[17] ),
        .O(\T_RDATA[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAFCFCFCFCFC)) 
    \T_RDATA[17]_i_2 
       (.I0(\T_RDATA[17]_i_5_n_0 ),
        .I1(\T_RDATA_reg[17]_1 ),
        .I2(\T_RDATA[17]_i_7_n_0 ),
        .I3(PADDR[7]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\T_RDATA[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0AAAACCCCAAAA)) 
    \T_RDATA[17]_i_4 
       (.I0(\T_RDATA[17]_i_8_n_0 ),
        .I1(\T_RDATA[17]_i_9_n_0 ),
        .I2(\T_RDATA[17]_i_10_n_0 ),
        .I3(\T_RDATA[17]_i_11_n_0 ),
        .I4(PSEL_0[3]),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[17]_i_5 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[17]),
        .I2(\csr_opa_nsec_reg_n_0_[17] ),
        .I3(\csr_opa_sec_reg_n_0_[17] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000AC0000000000)) 
    \T_RDATA[17]_i_7 
       (.I0(p_13_in[17]),
        .I1(p_20_in[17]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0AAAAAAAA)) 
    \T_RDATA[17]_i_8 
       (.I0(\T_RDATA[17]_i_12_n_0 ),
        .I1(\T_RDATA[7]_i_11_n_0 ),
        .I2(tod_adj_ns[17]),
        .I3(inc_adj_fns[17]),
        .I4(\T_RDATA[7]_i_10_n_0 ),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[17]_i_9 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[17] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[17]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[17]_i_13_n_0 ),
        .O(\T_RDATA[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \T_RDATA[18]_i_1 
       (.I0(\T_RDATA[18]_i_2_n_0 ),
        .I1(\T_RDATA_reg[18]_0 ),
        .I2(\PADDR[3]_0 ),
        .I3(PENABLE_1),
        .I4(\T_RDATA[18]_i_4_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0A000FFC0A0000F)) 
    \T_RDATA[18]_i_10 
       (.I0(tod_ld_sec[18]),
        .I1(inc_ld_fns[18]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(PSEL_0[0]),
        .I5(tod_ld_ns[18]),
        .O(\T_RDATA[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[18]_i_11 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[18] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[18]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[18]_i_12_n_0 ),
        .O(\T_RDATA[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[18]_i_12 
       (.I0(mac_addr[18]),
        .I1(csr_result_sec[18]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[98]),
        .I5(\csr_opb_sec_reg_n_0_[18] ),
        .O(\T_RDATA[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAFCFCFCFCFC)) 
    \T_RDATA[18]_i_2 
       (.I0(\T_RDATA[18]_i_5_n_0 ),
        .I1(\T_RDATA_reg[18]_1 ),
        .I2(\T_RDATA[18]_i_7_n_0 ),
        .I3(PADDR[7]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\T_RDATA[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \T_RDATA[18]_i_4 
       (.I0(\T_RDATA[18]_i_8_n_0 ),
        .I1(\T_RDATA[18]_i_9_n_0 ),
        .I2(PSEL_0[1]),
        .I3(PSEL_0[3]),
        .I4(\T_RDATA[18]_i_10_n_0 ),
        .I5(\T_RDATA[18]_i_11_n_0 ),
        .O(\T_RDATA[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[18]_i_5 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[18]),
        .I2(\csr_opa_nsec_reg_n_0_[18] ),
        .I3(\csr_opa_sec_reg_n_0_[18] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000AC0000000000)) 
    \T_RDATA[18]_i_7 
       (.I0(p_13_in[18]),
        .I1(p_20_in[18]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCAFF00FF00FF0FFF)) 
    \T_RDATA[18]_i_8 
       (.I0(tod_adj_ns[18]),
        .I1(inc_adj_fns[18]),
        .I2(PADDR[4]),
        .I3(PSEL),
        .I4(PADDR[2]),
        .I5(PADDR[6]),
        .O(\T_RDATA[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[18]_i_9 
       (.I0(tsu_rx_fifo_dat[50]),
        .I1(\csr_clock_id_reg_n_0_[18] ),
        .I2(tsu_rx_fifo_dat[18]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[18]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \T_RDATA[19]_i_1 
       (.I0(\T_RDATA[19]_i_2_n_0 ),
        .I1(PENABLE_1),
        .I2(\T_RDATA[19]_i_3_n_0 ),
        .I3(PENABLE_0),
        .O(\T_RDATA[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[19]_i_10 
       (.I0(\PADDR[4]_0 ),
        .I1(tod_ld_ns[19]),
        .I2(\PADDR[4]_1 ),
        .I3(tod_ld_sec[19]),
        .I4(inc_ld_fns[19]),
        .I5(\PADDR[6]_1 ),
        .O(\T_RDATA[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[19]_i_11 
       (.I0(mac_addr[19]),
        .I1(csr_result_sec[19]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[99]),
        .I5(\csr_opb_sec_reg_n_0_[19] ),
        .O(\T_RDATA[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00CCF0AAAAAAAAAA)) 
    \T_RDATA[19]_i_2 
       (.I0(\T_RDATA[19]_i_4_n_0 ),
        .I1(\T_RDATA[19]_i_5_n_0 ),
        .I2(\T_RDATA_reg[19]_0 ),
        .I3(PADDR[3]),
        .I4(PADDR[7]),
        .I5(PSEL),
        .O(\T_RDATA[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCAAAAAAAAAA)) 
    \T_RDATA[19]_i_3 
       (.I0(\T_RDATA[19]_i_7_n_0 ),
        .I1(\T_RDATA[19]_i_8_n_0 ),
        .I2(\T_RDATA[19]_i_9_n_0 ),
        .I3(PADDR[7]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\T_RDATA[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0F0A00FC000A00F)) 
    \T_RDATA[19]_i_4 
       (.I0(p_13_in[19]),
        .I1(tsu_tx_fifo_dat[20]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[31]_i_3_0 [2]),
        .O(\T_RDATA[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[19]_i_5 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[19]),
        .I2(\csr_opa_nsec_reg_n_0_[19] ),
        .I3(\csr_opa_sec_reg_n_0_[19] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0AAAAAAAA)) 
    \T_RDATA[19]_i_7 
       (.I0(\T_RDATA[19]_i_10_n_0 ),
        .I1(\T_RDATA[7]_i_11_n_0 ),
        .I2(tod_adj_ns[19]),
        .I3(inc_adj_fns[19]),
        .I4(\T_RDATA[7]_i_10_n_0 ),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[19]_i_8 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[19] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[19]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[19]_i_11_n_0 ),
        .O(\T_RDATA[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[19]_i_9 
       (.I0(tsu_rx_fifo_dat[51]),
        .I1(\csr_clock_id_reg_n_0_[19] ),
        .I2(tsu_rx_fifo_dat[19]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \T_RDATA[1]_i_1 
       (.I0(\T_RDATA[1]_i_2_n_0 ),
        .I1(PADDR_3_sn_1),
        .I2(\T_RDATA[1]_i_3_n_0 ),
        .I3(\T_RDATA[1]_i_4_n_0 ),
        .I4(\T_RDATA[1]_i_5_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[1]_i_10 
       (.I0(tsu_rx_fifo_dat[33]),
        .I1(\csr_clock_id_reg_n_0_[1] ),
        .I2(\T_RDATA[1]_i_16_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[1]_i_11 
       (.I0(mac_addr[1]),
        .I1(csr_result_sec[1]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[81]),
        .I5(\csr_opb_sec_reg_n_0_[1] ),
        .O(\T_RDATA[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[1]_i_12 
       (.I0(tsu_rx_fifo_dat[65]),
        .I1(csr_result_nsec[1]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[3]),
        .I5(\csr_opb_nsec_reg_n_0_[1] ),
        .O(\T_RDATA[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[1]_i_13 
       (.I0(\csr_port_id_reg_n_0_[1] ),
        .I1(p_7_in[1]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E6A2C480)) 
    \T_RDATA[1]_i_14 
       (.I0(T_ADDR[6]),
        .I1(PSEL_0[2]),
        .I2(p_13_in[1]),
        .I3(p_20_in[1]),
        .I4(inc_adj_ns[1]),
        .I5(PSEL_0[0]),
        .O(\csr_timer_usec_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[1]_i_16 
       (.I0(mac_addr[33]),
        .I1(csr_result_sec[33]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[1]),
        .I5(p_2_in[1]),
        .O(\T_RDATA[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \T_RDATA[1]_i_2 
       (.I0(PENABLE_1),
        .I1(\T_RDATA[1]_i_6_n_0 ),
        .I2(\T_RDATA_reg[1]_0 ),
        .I3(p_4_in[1]),
        .I4(PADDR_6_sn_1),
        .I5(\T_RDATA_reg[1]_1 ),
        .O(\T_RDATA[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC00FA0FFC00FA00F)) 
    \T_RDATA[1]_i_3 
       (.I0(tod_ld_sec[1]),
        .I1(inc_ld_fns[1]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[0]),
        .I4(PSEL_0[2]),
        .I5(tod_ld_ns[1]),
        .O(\T_RDATA[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \T_RDATA[1]_i_4 
       (.I0(\PADDR[3]_0 ),
        .I1(inc_adj_fns[1]),
        .I2(\T_RDATA[7]_i_10_n_0 ),
        .I3(tod_adj_ns[1]),
        .I4(\T_RDATA[7]_i_11_n_0 ),
        .I5(\T_RDATA[1]_i_9_n_0 ),
        .O(\T_RDATA[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88800000000)) 
    \T_RDATA[1]_i_5 
       (.I0(\T_RDATA[1]_i_10_n_0 ),
        .I1(PSEL_0[1]),
        .I2(\T_RDATA[1]_i_11_n_0 ),
        .I3(PSEL_0[0]),
        .I4(\T_RDATA[1]_i_12_n_0 ),
        .I5(PSEL_0[3]),
        .O(\T_RDATA[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \T_RDATA[1]_i_6 
       (.I0(PADDR_7_sn_1),
        .I1(\T_RDATA[1]_i_13_n_0 ),
        .I2(\csr_opa_sec_reg_n_0_[1] ),
        .I3(\csr_opa_nsec_reg_n_0_[1] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[1]_i_9 
       (.I0(inc_ld_ns[1]),
        .I1(tod_ld_sec[33]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .I4(PADDR[4]),
        .I5(PADDR[6]),
        .O(\T_RDATA[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \T_RDATA[20]_i_1 
       (.I0(\T_RDATA[20]_i_2_n_0 ),
        .I1(PENABLE_1),
        .I2(\T_RDATA[20]_i_3_n_0 ),
        .I3(PENABLE_0),
        .O(\T_RDATA[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC00FA0FFC00FA00F)) 
    \T_RDATA[20]_i_10 
       (.I0(tod_ld_sec[20]),
        .I1(inc_ld_fns[20]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[0]),
        .I4(PSEL_0[2]),
        .I5(tod_ld_ns[20]),
        .O(\T_RDATA[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[20]_i_11 
       (.I0(mac_addr[20]),
        .I1(csr_result_sec[20]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[100]),
        .I5(\csr_opb_sec_reg_n_0_[20] ),
        .O(\T_RDATA[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00CCF0AAAAAAAAAA)) 
    \T_RDATA[20]_i_2 
       (.I0(\T_RDATA[20]_i_4_n_0 ),
        .I1(\T_RDATA[20]_i_5_n_0 ),
        .I2(\T_RDATA_reg[20]_0 ),
        .I3(PADDR[3]),
        .I4(PADDR[7]),
        .I5(PSEL),
        .O(\T_RDATA[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCAAAAAAAAAA)) 
    \T_RDATA[20]_i_3 
       (.I0(\T_RDATA[20]_i_7_n_0 ),
        .I1(\T_RDATA[20]_i_8_n_0 ),
        .I2(\T_RDATA[20]_i_9_n_0 ),
        .I3(PADDR[7]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\T_RDATA[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0F0A00FC000A00F)) 
    \T_RDATA[20]_i_4 
       (.I0(p_13_in[20]),
        .I1(tsu_tx_fifo_dat[21]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[31]_i_3_0 [3]),
        .O(\T_RDATA[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[20]_i_5 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[20]),
        .I2(\csr_opa_nsec_reg_n_0_[20] ),
        .I3(\csr_opa_sec_reg_n_0_[20] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0AAAAAAAA)) 
    \T_RDATA[20]_i_7 
       (.I0(\T_RDATA[20]_i_10_n_0 ),
        .I1(\T_RDATA[7]_i_11_n_0 ),
        .I2(tod_adj_ns[20]),
        .I3(inc_adj_fns[20]),
        .I4(\T_RDATA[7]_i_10_n_0 ),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[20]_i_8 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[20] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[20]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[20]_i_11_n_0 ),
        .O(\T_RDATA[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[20]_i_9 
       (.I0(tsu_rx_fifo_dat[52]),
        .I1(\csr_clock_id_reg_n_0_[20] ),
        .I2(tsu_rx_fifo_dat[20]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF5FDF)) 
    \T_RDATA[21]_i_10 
       (.I0(PADDR[6]),
        .I1(tod_ld_sec[21]),
        .I2(PSEL),
        .I3(PADDR[4]),
        .I4(inc_ld_fns[21]),
        .O(\T_RDATA[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCF0F0000AF000000)) 
    \T_RDATA[21]_i_11 
       (.I0(tod_adj_ns[21]),
        .I1(inc_adj_fns[21]),
        .I2(PADDR[6]),
        .I3(PADDR[2]),
        .I4(PSEL),
        .I5(PADDR[4]),
        .O(\T_RDATA[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[21]_i_12 
       (.I0(mac_addr[21]),
        .I1(csr_result_sec[21]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_vld),
        .I5(\csr_opb_sec_reg_n_0_[21] ),
        .O(\T_RDATA[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCAAAAAAAAAA)) 
    \T_RDATA[21]_i_3 
       (.I0(\T_RDATA[21]_i_7_n_0 ),
        .I1(\T_RDATA[21]_i_8_n_0 ),
        .I2(\T_RDATA[21]_i_9_n_0 ),
        .I3(PADDR[7]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\PADDR[7]_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[21]_i_5 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[21]),
        .I2(\csr_opa_nsec_reg_n_0_[21] ),
        .I3(\csr_opa_sec_reg_n_0_[21] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\csr_clock_id_reg[53]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \T_RDATA[21]_i_7 
       (.I0(\PADDR[6]_0 ),
        .I1(PSEL_0[0]),
        .I2(tod_ld_ns[21]),
        .I3(\T_RDATA[21]_i_10_n_0 ),
        .I4(PSEL_0[1]),
        .I5(\T_RDATA[21]_i_11_n_0 ),
        .O(\T_RDATA[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[21]_i_8 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[21] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[21]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[21]_i_12_n_0 ),
        .O(\T_RDATA[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[21]_i_9 
       (.I0(tsu_rx_fifo_dat[53]),
        .I1(\csr_clock_id_reg_n_0_[21] ),
        .I2(tsu_rx_fifo_dat[21]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[22]_i_10 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[22] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[22]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[22]_i_11_n_0 ),
        .O(\T_RDATA[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[22]_i_11 
       (.I0(mac_addr[22]),
        .I1(csr_result_sec[22]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_full),
        .I5(\csr_opb_sec_reg_n_0_[22] ),
        .O(\T_RDATA[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \T_RDATA[22]_i_3 
       (.I0(\T_RDATA[22]_i_7_n_0 ),
        .I1(\T_RDATA[22]_i_8_n_0 ),
        .I2(PSEL_0[1]),
        .I3(PSEL_0[3]),
        .I4(\T_RDATA[22]_i_9_n_0 ),
        .I5(\T_RDATA[22]_i_10_n_0 ),
        .O(\csr_tod_adj_ns_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[22]_i_5 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[22]),
        .I2(\csr_opa_nsec_reg_n_0_[22] ),
        .I3(\csr_opa_sec_reg_n_0_[22] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\csr_clock_id_reg[54]_0 ));
  LUT6 #(
    .INIT(64'hCAFF00FF00FF0FFF)) 
    \T_RDATA[22]_i_7 
       (.I0(tod_adj_ns[22]),
        .I1(inc_adj_fns[22]),
        .I2(PADDR[4]),
        .I3(PSEL),
        .I4(PADDR[2]),
        .I5(PADDR[6]),
        .O(\T_RDATA[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[22]_i_8 
       (.I0(tsu_rx_fifo_dat[54]),
        .I1(\csr_clock_id_reg_n_0_[22] ),
        .I2(tsu_rx_fifo_dat[22]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC00FA0FFC00FA00F)) 
    \T_RDATA[22]_i_9 
       (.I0(tod_ld_sec[22]),
        .I1(inc_ld_fns[22]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[0]),
        .I4(PSEL_0[2]),
        .I5(tod_ld_ns[22]),
        .O(\T_RDATA[22]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \T_RDATA[23]_i_1 
       (.I0(\T_RDATA[23]_i_2_n_0 ),
        .I1(PENABLE_1),
        .I2(\T_RDATA[23]_i_3_n_0 ),
        .I3(PENABLE_0),
        .O(\T_RDATA[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[23]_i_10 
       (.I0(\PADDR[4]_0 ),
        .I1(tod_ld_ns[23]),
        .I2(\PADDR[4]_1 ),
        .I3(tod_ld_sec[23]),
        .I4(inc_ld_fns[23]),
        .I5(\PADDR[6]_1 ),
        .O(\T_RDATA[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[23]_i_11 
       (.I0(mac_addr[23]),
        .I1(csr_result_sec[23]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_clr),
        .I5(\csr_opb_sec_reg_n_0_[23] ),
        .O(\T_RDATA[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00CCF0AAAAAAAAAA)) 
    \T_RDATA[23]_i_2 
       (.I0(\T_RDATA[23]_i_4_n_0 ),
        .I1(\T_RDATA[23]_i_5_n_0 ),
        .I2(\T_RDATA_reg[23]_0 ),
        .I3(PADDR[3]),
        .I4(PADDR[7]),
        .I5(PSEL),
        .O(\T_RDATA[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCAAAAAAAAAA)) 
    \T_RDATA[23]_i_3 
       (.I0(\T_RDATA[23]_i_7_n_0 ),
        .I1(\T_RDATA[23]_i_8_n_0 ),
        .I2(\T_RDATA[23]_i_9_n_0 ),
        .I3(PADDR[7]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\T_RDATA[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F0F00000)) 
    \T_RDATA[23]_i_4 
       (.I0(\PADDR[6]_0 ),
        .I1(\T_RDATA[31]_i_3_0 [4]),
        .I2(p_13_in[23]),
        .I3(tsu_tx_fifo_clr),
        .I4(PADDR_4_sn_1),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[23]_i_5 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[23]),
        .I2(\csr_opa_nsec_reg_n_0_[23] ),
        .I3(\csr_opa_sec_reg_n_0_[23] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0AAAAAAAA)) 
    \T_RDATA[23]_i_7 
       (.I0(\T_RDATA[23]_i_10_n_0 ),
        .I1(\T_RDATA[7]_i_11_n_0 ),
        .I2(tod_adj_ns[23]),
        .I3(inc_adj_fns[23]),
        .I4(\T_RDATA[7]_i_10_n_0 ),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[23]_i_8 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[23] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[23]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[23]_i_11_n_0 ),
        .O(\T_RDATA[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[23]_i_9 
       (.I0(tsu_rx_fifo_dat[55]),
        .I1(\csr_clock_id_reg_n_0_[23] ),
        .I2(tsu_rx_fifo_dat[23]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \T_RDATA[24]_i_1 
       (.I0(\T_RDATA[24]_i_2_n_0 ),
        .I1(\T_RDATA_reg[24]_0 ),
        .I2(\PADDR[3]_0 ),
        .I3(PENABLE_1),
        .I4(\T_RDATA[24]_i_4_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACC0000000000)) 
    \T_RDATA[24]_i_10 
       (.I0(\csr_opb_sec_reg_n_0_[24] ),
        .I1(mac_addr[24]),
        .I2(csr_result_sec[24]),
        .I3(PADDR[4]),
        .I4(PADDR[6]),
        .I5(PSEL),
        .O(\T_RDATA[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0CAC0CCC00A00000)) 
    \T_RDATA[24]_i_2 
       (.I0(\T_RDATA[24]_i_5_n_0 ),
        .I1(\T_RDATA[31]_i_3_0 [5]),
        .I2(PSEL),
        .I3(PADDR[3]),
        .I4(PADDR[7]),
        .I5(\PADDR[4]_1 ),
        .O(\T_RDATA[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCAAAAAAAAAA)) 
    \T_RDATA[24]_i_4 
       (.I0(\T_RDATA[24]_i_6_n_0 ),
        .I1(\T_RDATA[24]_i_7_n_0 ),
        .I2(\T_RDATA[24]_i_8_n_0 ),
        .I3(PADDR[7]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\T_RDATA[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[24]_i_5 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[24]),
        .I2(\csr_opa_nsec_reg_n_0_[24] ),
        .I3(\csr_opa_sec_reg_n_0_[24] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0AAAAAAAA)) 
    \T_RDATA[24]_i_6 
       (.I0(\T_RDATA[24]_i_9_n_0 ),
        .I1(\T_RDATA[7]_i_11_n_0 ),
        .I2(tod_adj_ns[24]),
        .I3(inc_adj_fns[24]),
        .I4(\T_RDATA[7]_i_10_n_0 ),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[24]_i_7 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[24] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[24]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[24]_i_10_n_0 ),
        .O(\T_RDATA[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[24]_i_8 
       (.I0(tsu_rx_fifo_dat[56]),
        .I1(\csr_clock_id_reg_n_0_[24] ),
        .I2(tsu_rx_fifo_dat[24]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[24]_i_9 
       (.I0(\PADDR[4]_0 ),
        .I1(tod_ld_ns[24]),
        .I2(\PADDR[4]_1 ),
        .I3(tod_ld_sec[24]),
        .I4(inc_ld_fns[24]),
        .I5(\PADDR[6]_1 ),
        .O(\T_RDATA[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \T_RDATA[25]_i_1 
       (.I0(\T_RDATA_reg[25]_0 ),
        .I1(PENABLE_1),
        .I2(\T_RDATA[25]_i_3_n_0 ),
        .I3(\T_RDATA[25]_i_4_n_0 ),
        .I4(\T_RDATA[30]_i_4_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2AA22AAA22A222A)) 
    \T_RDATA[25]_i_10 
       (.I0(\csr_opa_sec[31]_i_2_n_0 ),
        .I1(PSEL),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(inc_ld_fns[25]),
        .I5(tod_ld_sec[25]),
        .O(\T_RDATA[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \T_RDATA[25]_i_11 
       (.I0(T_ADDR[6]),
        .I1(PSEL_0[2]),
        .I2(csr_result_sec[25]),
        .I3(mac_addr[25]),
        .I4(\csr_opb_sec_reg_n_0_[25] ),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABABA)) 
    \T_RDATA[25]_i_3 
       (.I0(\T_RDATA[25]_i_7_n_0 ),
        .I1(PSEL_0[3]),
        .I2(\T_RDATA[25]_i_8_n_0 ),
        .I3(\T_RDATA[25]_i_9_n_0 ),
        .I4(tod_ld_ns[25]),
        .I5(\T_RDATA[25]_i_10_n_0 ),
        .O(\T_RDATA[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[25]_i_4 
       (.I0(tsu_rx_fifo_dat[57]),
        .I1(\csr_clock_id_reg_n_0_[25] ),
        .I2(tsu_rx_fifo_dat[25]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[25]_i_5 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[25]),
        .I2(\csr_opa_nsec_reg_n_0_[25] ),
        .I3(\csr_opa_sec_reg_n_0_[25] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\csr_clock_id_reg[57]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[25]_i_7 
       (.I0(PADDR_7_sn_1),
        .I1(\T_RDATA[25]_i_11_n_0 ),
        .I2(csr_result_nsec[25]),
        .I3(\PADDR[6]_2 ),
        .I4(\csr_opb_nsec_reg_n_0_[25] ),
        .I5(\PADDR[4]_0 ),
        .O(\T_RDATA[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF888000000000000)) 
    \T_RDATA[25]_i_8 
       (.I0(inc_adj_fns[25]),
        .I1(\T_RDATA[7]_i_10_n_0 ),
        .I2(tod_adj_ns[25]),
        .I3(\T_RDATA[7]_i_11_n_0 ),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\T_RDATA[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \T_RDATA[25]_i_9 
       (.I0(PADDR[2]),
        .I1(PADDR[6]),
        .I2(PADDR[4]),
        .I3(PADDR[3]),
        .I4(PSEL),
        .O(\T_RDATA[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \T_RDATA[26]_i_1 
       (.I0(\T_RDATA[26]_i_2_n_0 ),
        .I1(\T_RDATA_reg[26]_0 ),
        .I2(\PADDR[3]_0 ),
        .I3(PENABLE_1),
        .I4(\T_RDATA[26]_i_4_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACC0000000000)) 
    \T_RDATA[26]_i_10 
       (.I0(\csr_opb_sec_reg_n_0_[26] ),
        .I1(mac_addr[26]),
        .I2(csr_result_sec[26]),
        .I3(PADDR[4]),
        .I4(PADDR[6]),
        .I5(PSEL),
        .O(\T_RDATA[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0CAC0CCC00A00000)) 
    \T_RDATA[26]_i_2 
       (.I0(\T_RDATA[26]_i_5_n_0 ),
        .I1(\T_RDATA[31]_i_3_0 [6]),
        .I2(PSEL),
        .I3(PADDR[3]),
        .I4(PADDR[7]),
        .I5(\PADDR[4]_1 ),
        .O(\T_RDATA[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \T_RDATA[26]_i_4 
       (.I0(\T_RDATA[26]_i_6_n_0 ),
        .I1(\T_RDATA[26]_i_7_n_0 ),
        .I2(PSEL_0[1]),
        .I3(PSEL_0[3]),
        .I4(\T_RDATA[26]_i_8_n_0 ),
        .I5(\T_RDATA[26]_i_9_n_0 ),
        .O(\T_RDATA[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[26]_i_5 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[26]),
        .I2(\csr_opa_nsec_reg_n_0_[26] ),
        .I3(\csr_opa_sec_reg_n_0_[26] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCAFF00FF00FF0FFF)) 
    \T_RDATA[26]_i_6 
       (.I0(tod_adj_ns[26]),
        .I1(inc_adj_fns[26]),
        .I2(PADDR[4]),
        .I3(PSEL),
        .I4(PADDR[2]),
        .I5(PADDR[6]),
        .O(\T_RDATA[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[26]_i_7 
       (.I0(tsu_rx_fifo_dat[58]),
        .I1(\csr_clock_id_reg_n_0_[26] ),
        .I2(tsu_rx_fifo_dat[26]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[26]_i_8 
       (.I0(\PADDR[4]_0 ),
        .I1(tod_ld_ns[26]),
        .I2(\PADDR[4]_1 ),
        .I3(tod_ld_sec[26]),
        .I4(inc_ld_fns[26]),
        .I5(\PADDR[6]_1 ),
        .O(\T_RDATA[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[26]_i_9 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[26] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[26]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[26]_i_10_n_0 ),
        .O(\T_RDATA[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \T_RDATA[27]_i_1 
       (.I0(\T_RDATA[27]_i_2_n_0 ),
        .I1(\T_RDATA_reg[27]_0 ),
        .I2(\PADDR[3]_0 ),
        .I3(PENABLE_1),
        .I4(\T_RDATA[27]_i_4_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACC0000000000)) 
    \T_RDATA[27]_i_10 
       (.I0(\csr_opb_sec_reg_n_0_[27] ),
        .I1(mac_addr[27]),
        .I2(csr_result_sec[27]),
        .I3(PADDR[4]),
        .I4(PADDR[6]),
        .I5(PSEL),
        .O(\T_RDATA[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0CAC0CCC00A00000)) 
    \T_RDATA[27]_i_2 
       (.I0(\T_RDATA[27]_i_5_n_0 ),
        .I1(\T_RDATA[31]_i_3_0 [7]),
        .I2(PSEL),
        .I3(PADDR[3]),
        .I4(PADDR[7]),
        .I5(\PADDR[4]_1 ),
        .O(\T_RDATA[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCAAAAAAAAAA)) 
    \T_RDATA[27]_i_4 
       (.I0(\T_RDATA[27]_i_6_n_0 ),
        .I1(\T_RDATA[27]_i_7_n_0 ),
        .I2(\T_RDATA[27]_i_8_n_0 ),
        .I3(PADDR[7]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\T_RDATA[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[27]_i_5 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[27]),
        .I2(\csr_opa_nsec_reg_n_0_[27] ),
        .I3(\csr_opa_sec_reg_n_0_[27] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0AAAAAAAA)) 
    \T_RDATA[27]_i_6 
       (.I0(\T_RDATA[27]_i_9_n_0 ),
        .I1(\T_RDATA[7]_i_11_n_0 ),
        .I2(tod_adj_ns[27]),
        .I3(inc_adj_fns[27]),
        .I4(\T_RDATA[7]_i_10_n_0 ),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[27]_i_7 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[27] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[27]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[27]_i_10_n_0 ),
        .O(\T_RDATA[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[27]_i_8 
       (.I0(tsu_rx_fifo_dat[59]),
        .I1(\csr_clock_id_reg_n_0_[27] ),
        .I2(tsu_rx_fifo_dat[27]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[27]_i_9 
       (.I0(\PADDR[4]_0 ),
        .I1(tod_ld_ns[27]),
        .I2(\PADDR[4]_1 ),
        .I3(tod_ld_sec[27]),
        .I4(inc_ld_fns[27]),
        .I5(\PADDR[6]_1 ),
        .O(\T_RDATA[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \T_RDATA[28]_i_1 
       (.I0(\T_RDATA[28]_i_2_n_0 ),
        .I1(\T_RDATA_reg[28]_0 ),
        .I2(\PADDR[3]_0 ),
        .I3(PENABLE_1),
        .I4(\T_RDATA[28]_i_6_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCAFF00FF00FF0FFF)) 
    \T_RDATA[28]_i_10 
       (.I0(tod_adj_ns[28]),
        .I1(inc_adj_fns[28]),
        .I2(PADDR[4]),
        .I3(PSEL),
        .I4(PADDR[2]),
        .I5(PADDR[6]),
        .O(\T_RDATA[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[28]_i_11 
       (.I0(tsu_rx_fifo_dat[60]),
        .I1(\csr_clock_id_reg_n_0_[28] ),
        .I2(tsu_rx_fifo_dat[28]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCC00E2E20000FFFF)) 
    \T_RDATA[28]_i_12 
       (.I0(tod_ld_ns[28]),
        .I1(PSEL_0[0]),
        .I2(tod_ld_sec[28]),
        .I3(inc_ld_fns[28]),
        .I4(PSEL_0[2]),
        .I5(T_ADDR[6]),
        .O(\T_RDATA[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[28]_i_13 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[28] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[28]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[28]_i_14_n_0 ),
        .O(\T_RDATA[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACC0000000000)) 
    \T_RDATA[28]_i_14 
       (.I0(\csr_opb_sec_reg_n_0_[28] ),
        .I1(mac_addr[28]),
        .I2(csr_result_sec[28]),
        .I3(PADDR[4]),
        .I4(PADDR[6]),
        .I5(PSEL),
        .O(\T_RDATA[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0CAC0CCC00A00000)) 
    \T_RDATA[28]_i_2 
       (.I0(\T_RDATA[28]_i_7_n_0 ),
        .I1(\T_RDATA[31]_i_3_0 [8]),
        .I2(PSEL),
        .I3(PADDR[3]),
        .I4(PADDR[7]),
        .I5(\PADDR[4]_1 ),
        .O(\T_RDATA[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \T_RDATA[28]_i_4 
       (.I0(PADDR[3]),
        .I1(PADDR[7]),
        .I2(PSEL),
        .O(\PADDR[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \T_RDATA[28]_i_5 
       (.I0(PENABLE),
        .I1(PWRITE),
        .I2(PSEL),
        .I3(PADDR[1]),
        .I4(PADDR[5]),
        .I5(PADDR[0]),
        .O(PENABLE_1));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \T_RDATA[28]_i_6 
       (.I0(\T_RDATA[28]_i_10_n_0 ),
        .I1(\T_RDATA[28]_i_11_n_0 ),
        .I2(PSEL_0[1]),
        .I3(PSEL_0[3]),
        .I4(\T_RDATA[28]_i_12_n_0 ),
        .I5(\T_RDATA[28]_i_13_n_0 ),
        .O(\T_RDATA[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[28]_i_7 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[28]),
        .I2(\csr_opa_nsec_reg_n_0_[28] ),
        .I3(\csr_opa_sec_reg_n_0_[28] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[28]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \T_RDATA[28]_i_8 
       (.I0(PADDR[4]),
        .I1(PADDR[6]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .O(\PADDR[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \T_RDATA[28]_i_9 
       (.I0(PADDR[4]),
        .I1(PADDR[6]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .O(\PADDR[4]_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \T_RDATA[29]_i_1 
       (.I0(PADDR[0]),
        .I1(PADDR[1]),
        .I2(PSEL),
        .I3(PENABLE),
        .I4(PWRITE),
        .I5(\T_RDATA[29]_i_2_n_0 ),
        .O(\T_RDATA[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \T_RDATA[29]_i_10 
       (.I0(PADDR[2]),
        .I1(PADDR[6]),
        .I2(PADDR[4]),
        .I3(PSEL),
        .O(PADDR_2_sn_1));
  LUT6 #(
    .INIT(64'hF0AACC0000000000)) 
    \T_RDATA[29]_i_12 
       (.I0(\csr_opb_sec_reg_n_0_[29] ),
        .I1(mac_addr[29]),
        .I2(csr_result_sec[29]),
        .I3(PADDR[4]),
        .I4(PADDR[6]),
        .I5(PSEL),
        .O(\T_RDATA[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF30AAAA3030AAAA)) 
    \T_RDATA[29]_i_2 
       (.I0(\T_RDATA[29]_i_3_n_0 ),
        .I1(PSEL_0[3]),
        .I2(\T_RDATA_reg[29]_0 ),
        .I3(\T_RDATA[29]_i_5_n_0 ),
        .I4(\T_RDATA[13]_i_4_n_0 ),
        .I5(PADDR_7_sn_1),
        .O(\T_RDATA[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \T_RDATA[29]_i_3 
       (.I0(\T_RDATA[29]_i_6_n_0 ),
        .I1(\T_RDATA[29]_i_7_n_0 ),
        .I2(PSEL_0[1]),
        .I3(PSEL_0[3]),
        .I4(\T_RDATA[29]_i_8_n_0 ),
        .I5(\T_RDATA[29]_i_9_n_0 ),
        .O(\T_RDATA[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[29]_i_5 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[29]),
        .I2(\csr_opa_nsec_reg_n_0_[29] ),
        .I3(\csr_opa_sec_reg_n_0_[29] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCF0F0000AF000000)) 
    \T_RDATA[29]_i_6 
       (.I0(tod_adj_ns[29]),
        .I1(inc_adj_fns[29]),
        .I2(PADDR[6]),
        .I3(PADDR[2]),
        .I4(PSEL),
        .I5(PADDR[4]),
        .O(\T_RDATA[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[29]_i_7 
       (.I0(tsu_rx_fifo_dat[61]),
        .I1(\csr_clock_id_reg_n_0_[29] ),
        .I2(tsu_rx_fifo_dat[29]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFEC2C0F0FEC2C)) 
    \T_RDATA[29]_i_8 
       (.I0(tod_ld_ns[29]),
        .I1(PSEL_0[0]),
        .I2(T_ADDR[6]),
        .I3(tod_ld_sec[29]),
        .I4(PSEL_0[2]),
        .I5(inc_ld_fns[29]),
        .O(\T_RDATA[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[29]_i_9 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[29] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[29]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[29]_i_12_n_0 ),
        .O(\T_RDATA[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \T_RDATA[2]_i_1 
       (.I0(\T_RDATA[2]_i_2_n_0 ),
        .I1(PADDR_3_sn_1),
        .I2(\T_RDATA[2]_i_3_n_0 ),
        .I3(\T_RDATA[2]_i_4_n_0 ),
        .I4(\T_RDATA[2]_i_5_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[2]_i_10 
       (.I0(tsu_rx_fifo_dat[34]),
        .I1(\csr_clock_id_reg_n_0_[2] ),
        .I2(\T_RDATA[2]_i_16_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[2]_i_11 
       (.I0(mac_addr[2]),
        .I1(csr_result_sec[2]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[82]),
        .I5(\csr_opb_sec_reg_n_0_[2] ),
        .O(\T_RDATA[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[2]_i_12 
       (.I0(tsu_rx_fifo_dat[66]),
        .I1(csr_result_nsec[2]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[4]),
        .I5(\csr_opb_nsec_reg_n_0_[2] ),
        .O(\T_RDATA[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[2]_i_13 
       (.I0(\csr_port_id_reg_n_0_[2] ),
        .I1(p_7_in[2]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E6A2C480)) 
    \T_RDATA[2]_i_14 
       (.I0(T_ADDR[6]),
        .I1(PSEL_0[2]),
        .I2(p_13_in[2]),
        .I3(p_20_in[2]),
        .I4(inc_adj_ns[2]),
        .I5(PSEL_0[0]),
        .O(\csr_timer_usec_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[2]_i_16 
       (.I0(mac_addr[34]),
        .I1(csr_result_sec[34]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[2]),
        .I5(p_2_in[2]),
        .O(\T_RDATA[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \T_RDATA[2]_i_2 
       (.I0(PENABLE_1),
        .I1(\T_RDATA[2]_i_6_n_0 ),
        .I2(\T_RDATA_reg[2]_0 ),
        .I3(p_4_in[2]),
        .I4(PADDR_6_sn_1),
        .I5(\T_RDATA_reg[2]_1 ),
        .O(\T_RDATA[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC00FA0FFC00FA00F)) 
    \T_RDATA[2]_i_3 
       (.I0(tod_ld_sec[2]),
        .I1(inc_ld_fns[2]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[0]),
        .I4(PSEL_0[2]),
        .I5(tod_ld_ns[2]),
        .O(\T_RDATA[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \T_RDATA[2]_i_4 
       (.I0(\PADDR[3]_0 ),
        .I1(inc_adj_fns[2]),
        .I2(\T_RDATA[7]_i_10_n_0 ),
        .I3(tod_adj_ns[2]),
        .I4(\T_RDATA[7]_i_11_n_0 ),
        .I5(\T_RDATA[2]_i_9_n_0 ),
        .O(\T_RDATA[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88800000000)) 
    \T_RDATA[2]_i_5 
       (.I0(\T_RDATA[2]_i_10_n_0 ),
        .I1(PSEL_0[1]),
        .I2(\T_RDATA[2]_i_11_n_0 ),
        .I3(PSEL_0[0]),
        .I4(\T_RDATA[2]_i_12_n_0 ),
        .I5(PSEL_0[3]),
        .O(\T_RDATA[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \T_RDATA[2]_i_6 
       (.I0(PADDR_7_sn_1),
        .I1(\T_RDATA[2]_i_13_n_0 ),
        .I2(\csr_opa_sec_reg_n_0_[2] ),
        .I3(\csr_opa_nsec_reg_n_0_[2] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[2]_i_9 
       (.I0(inc_ld_ns[2]),
        .I1(tod_ld_sec[34]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .I4(PADDR[4]),
        .I5(PADDR[6]),
        .O(\T_RDATA[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEAAAAAAAA)) 
    \T_RDATA[30]_i_1 
       (.I0(\T_RDATA[30]_i_2_n_0 ),
        .I1(\T_RDATA[30]_i_3_n_0 ),
        .I2(\T_RDATA[30]_i_4_n_0 ),
        .I3(\T_RDATA[30]_i_5_n_0 ),
        .I4(\T_RDATA[30]_i_6_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[30]_i_10 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[30] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[30]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[30]_i_13_n_0 ),
        .O(\T_RDATA[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h3300B8B800003333)) 
    \T_RDATA[30]_i_11 
       (.I0(tod_ld_sec[30]),
        .I1(PSEL_0[0]),
        .I2(tod_ld_ns[30]),
        .I3(tod_adj_dec),
        .I4(PSEL_0[2]),
        .I5(T_ADDR[6]),
        .O(\T_RDATA[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACC0000000000)) 
    \T_RDATA[30]_i_13 
       (.I0(\csr_opb_sec_reg_n_0_[30] ),
        .I1(mac_addr[30]),
        .I2(csr_result_sec[30]),
        .I3(PADDR[4]),
        .I4(PADDR[6]),
        .I5(PSEL),
        .O(\T_RDATA[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \T_RDATA[30]_i_2 
       (.I0(PENABLE_1),
        .I1(PSEL_0[3]),
        .I2(PSEL_0[1]),
        .I3(\T_RDATA_reg[30]_0 ),
        .I4(\T_RDATA[30]_i_8_n_0 ),
        .I5(\T_RDATA[30]_i_9_n_0 ),
        .O(\T_RDATA[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8082008280020002)) 
    \T_RDATA[30]_i_3 
       (.I0(\PADDR[3]_0 ),
        .I1(T_ADDR[6]),
        .I2(PSEL_0[0]),
        .I3(PSEL_0[2]),
        .I4(inc_adj_fns[30]),
        .I5(tod_adj_ns[30]),
        .O(\T_RDATA[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \T_RDATA[30]_i_4 
       (.I0(PADDR[7]),
        .I1(PADDR[3]),
        .I2(PSEL),
        .O(\T_RDATA[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[30]_i_5 
       (.I0(tsu_rx_fifo_dat[62]),
        .I1(\csr_clock_id_reg_n_0_[30] ),
        .I2(tsu_rx_fifo_dat[30]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F888888888)) 
    \T_RDATA[30]_i_6 
       (.I0(\T_RDATA[30]_i_10_n_0 ),
        .I1(PADDR_7_sn_1),
        .I2(\T_RDATA[30]_i_11_n_0 ),
        .I3(inc_ld_fns[30]),
        .I4(\PADDR[6]_1 ),
        .I5(PADDR_3_sn_1),
        .O(\T_RDATA[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[30]_i_8 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[30]),
        .I2(\csr_opa_nsec_reg_n_0_[30] ),
        .I3(\csr_opa_sec_reg_n_0_[30] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0FF888888)) 
    \T_RDATA[30]_i_9 
       (.I0(\PADDR[6]_0 ),
        .I1(inc_adj_dec),
        .I2(\T_RDATA[31]_i_3_0 [9]),
        .I3(p_13_in[30]),
        .I4(PADDR_4_sn_1),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    \T_RDATA[31]_i_1 
       (.I0(\T_RDATA[31]_i_3_n_0 ),
        .I1(\T_RDATA[31]_i_4_n_0 ),
        .I2(\T_RDATA[31]_i_5_n_0 ),
        .I3(PADDR_7_sn_1),
        .I4(\T_RDATA[31]_i_7_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000F8F88888)) 
    \T_RDATA[31]_i_10 
       (.I0(\csr_clock_id[63]_i_2_n_0 ),
        .I1(p_7_in[31]),
        .I2(\csr_opa_nsec_reg_n_0_[31] ),
        .I3(\csr_opa_sec_reg_n_0_[31] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0C0C0AAAAAAAA)) 
    \T_RDATA[31]_i_11 
       (.I0(\T_RDATA[31]_i_18_n_0 ),
        .I1(\PADDR[6]_0 ),
        .I2(\T_RDATA[31]_i_3_0 [10]),
        .I3(tsu_tx_fifo_rdy),
        .I4(PADDR_4_sn_1),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \T_RDATA[31]_i_12 
       (.I0(tsu_rx_fifo_dat[63]),
        .I1(\csr_clock_id_reg_n_0_[31] ),
        .I2(tsu_rx_fifo_dat[31]),
        .I3(PSEL_0[0]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[31]_i_13 
       (.I0(inc_ld_ld),
        .I1(tod_ld_ld),
        .I2(PADDR[2]),
        .I3(PSEL),
        .I4(PADDR[4]),
        .I5(PADDR[6]),
        .O(\T_RDATA[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \T_RDATA[31]_i_14 
       (.I0(inc_adj_fns[31]),
        .I1(tod_adj_ns[31]),
        .I2(PSEL),
        .I3(PADDR[2]),
        .I4(PADDR[4]),
        .I5(PADDR[6]),
        .O(\T_RDATA[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[31]_i_15 
       (.I0(tod_ld_sec[31]),
        .I1(tod_ld_ns[31]),
        .I2(PADDR[4]),
        .I3(PADDR[6]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[31]_i_16 
       (.I0(mac_addr[31]),
        .I1(csr_result_sec[31]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_rdy),
        .I5(\csr_opb_sec_reg_n_0_[31] ),
        .O(\T_RDATA[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[31]_i_17 
       (.I0(rtc_tod_req),
        .I1(\T_RDATA[31]_i_9_0 ),
        .I2(PADDR[4]),
        .I3(PADDR[6]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACC0000000000)) 
    \T_RDATA[31]_i_18 
       (.I0(inc_adj_ld),
        .I1(ptpv2_master),
        .I2(p_13_in[31]),
        .I3(PADDR[4]),
        .I4(PADDR[6]),
        .I5(PSEL),
        .O(\T_RDATA[31]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \T_RDATA[31]_i_2 
       (.I0(PRESETn),
        .O(SR));
  LUT6 #(
    .INIT(64'h2A0A220228082000)) 
    \T_RDATA[31]_i_3 
       (.I0(PENABLE_1),
        .I1(PSEL_0[3]),
        .I2(PSEL_0[1]),
        .I3(\T_RDATA[31]_i_9_n_0 ),
        .I4(\T_RDATA[31]_i_10_n_0 ),
        .I5(\T_RDATA[31]_i_11_n_0 ),
        .O(\T_RDATA[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00FC0000000000)) 
    \T_RDATA[31]_i_4 
       (.I0(\T_RDATA[31]_i_12_n_0 ),
        .I1(\T_RDATA[31]_i_13_n_0 ),
        .I2(\T_RDATA[31]_i_14_n_0 ),
        .I3(PADDR[3]),
        .I4(PADDR[7]),
        .I5(PSEL),
        .O(\T_RDATA[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[31]_i_5 
       (.I0(PADDR_3_sn_1),
        .I1(\T_RDATA[31]_i_15_n_0 ),
        .I2(inc_ld_fns[31]),
        .I3(\PADDR[6]_1 ),
        .I4(tod_adj_ld),
        .I5(\PADDR[6]_2 ),
        .O(\T_RDATA[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \T_RDATA[31]_i_6 
       (.I0(PADDR[7]),
        .I1(PADDR[3]),
        .I2(PSEL),
        .O(PADDR_7_sn_1));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \T_RDATA[31]_i_7 
       (.I0(\PADDR[6]_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[31] ),
        .I2(PADDR_4_sn_1),
        .I3(csr_result_nsec[31]),
        .I4(PSEL_0[0]),
        .I5(\T_RDATA[31]_i_16_n_0 ),
        .O(\T_RDATA[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \T_RDATA[31]_i_8 
       (.I0(PENABLE),
        .I1(PWRITE),
        .I2(PSEL),
        .I3(PADDR[1]),
        .I4(PADDR[5]),
        .I5(PADDR[0]),
        .O(PENABLE_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0807000)) 
    \T_RDATA[31]_i_9 
       (.I0(PSEL),
        .I1(PADDR[2]),
        .I2(PADDR_4_sn_1),
        .I3(tsu_tx_fifo_dat[0]),
        .I4(tsu_tx_fifo_dat[1]),
        .I5(\T_RDATA[31]_i_17_n_0 ),
        .O(\T_RDATA[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \T_RDATA[3]_i_1 
       (.I0(\T_RDATA[13]_i_2_n_0 ),
        .I1(\T_RDATA_reg[3]_0 ),
        .I2(\T_RDATA[13]_i_4_n_0 ),
        .I3(\T_RDATA[3]_i_3_n_0 ),
        .I4(\T_RDATA[3]_i_4_n_0 ),
        .I5(PSEL_0[3]),
        .O(\T_RDATA[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[3]_i_10 
       (.I0(tsu_rx_fifo_dat[35]),
        .I1(\csr_clock_id_reg_n_0_[3] ),
        .I2(\T_RDATA[3]_i_17_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA2AA22AAA22A222A)) 
    \T_RDATA[3]_i_11 
       (.I0(\csr_opa_sec[31]_i_2_n_0 ),
        .I1(PSEL),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(inc_ld_fns[3]),
        .I5(tod_ld_sec[3]),
        .O(\T_RDATA[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[3]_i_12 
       (.I0(inc_ld_ns[3]),
        .I1(tod_ld_sec[35]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .I4(PADDR[4]),
        .I5(PADDR[6]),
        .O(\T_RDATA[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \T_RDATA[3]_i_13 
       (.I0(inc_adj_fns[3]),
        .I1(tod_adj_ns[3]),
        .I2(PSEL),
        .I3(PADDR[2]),
        .I4(PADDR[4]),
        .I5(PADDR[6]),
        .O(\T_RDATA[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[3]_i_16 
       (.I0(\csr_port_id_reg_n_0_[3] ),
        .I1(p_7_in[3]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[3]_i_17 
       (.I0(mac_addr[35]),
        .I1(csr_result_sec[35]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[3]),
        .I5(p_2_in[3]),
        .O(\T_RDATA[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    \T_RDATA[3]_i_3 
       (.I0(\T_RDATA[3]_i_8_n_0 ),
        .I1(PADDR[2]),
        .I2(\T_RDATA[3]_i_9_n_0 ),
        .I3(PSEL),
        .I4(PADDR[3]),
        .I5(\T_RDATA[3]_i_10_n_0 ),
        .O(\T_RDATA[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8FFF8FFF8F0F8)) 
    \T_RDATA[3]_i_4 
       (.I0(\PADDR[4]_0 ),
        .I1(tod_ld_ns[3]),
        .I2(\T_RDATA[3]_i_11_n_0 ),
        .I3(PSEL_0[1]),
        .I4(\T_RDATA[3]_i_12_n_0 ),
        .I5(\T_RDATA[3]_i_13_n_0 ),
        .O(\T_RDATA[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0807000)) 
    \T_RDATA[3]_i_7 
       (.I0(PSEL),
        .I1(PADDR[2]),
        .I2(csr_rtc_en_i_3_n_0),
        .I3(\csr_opa_nsec_reg_n_0_[3] ),
        .I4(\csr_opa_sec_reg_n_0_[3] ),
        .I5(\T_RDATA[3]_i_16_n_0 ),
        .O(PSEL_1));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[3]_i_8 
       (.I0(tsu_rx_fifo_dat[67]),
        .I1(csr_result_nsec[3]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[5]),
        .I5(\csr_opb_nsec_reg_n_0_[3] ),
        .O(\T_RDATA[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[3]_i_9 
       (.I0(mac_addr[3]),
        .I1(csr_result_sec[3]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[83]),
        .I5(\csr_opb_sec_reg_n_0_[3] ),
        .O(\T_RDATA[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \T_RDATA[4]_i_1 
       (.I0(\T_RDATA[4]_i_2_n_0 ),
        .I1(PADDR_3_sn_1),
        .I2(\T_RDATA[4]_i_3_n_0 ),
        .I3(\T_RDATA[4]_i_4_n_0 ),
        .I4(\T_RDATA[4]_i_5_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[4]_i_10 
       (.I0(tsu_rx_fifo_dat[36]),
        .I1(\csr_clock_id_reg_n_0_[4] ),
        .I2(\T_RDATA[4]_i_16_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[4]_i_11 
       (.I0(mac_addr[4]),
        .I1(csr_result_sec[4]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[84]),
        .I5(\csr_opb_sec_reg_n_0_[4] ),
        .O(\T_RDATA[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[4]_i_12 
       (.I0(tsu_rx_fifo_dat[68]),
        .I1(csr_result_nsec[4]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[6]),
        .I5(\csr_opb_nsec_reg_n_0_[4] ),
        .O(\T_RDATA[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[4]_i_13 
       (.I0(\csr_port_id_reg_n_0_[4] ),
        .I1(p_7_in[4]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[4]_i_16 
       (.I0(mac_addr[36]),
        .I1(csr_result_sec[36]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[4]),
        .I5(p_2_in[4]),
        .O(\T_RDATA[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \T_RDATA[4]_i_2 
       (.I0(PENABLE_1),
        .I1(\T_RDATA[4]_i_6_n_0 ),
        .I2(\T_RDATA_reg[4]_0 ),
        .I3(p_4_in[4]),
        .I4(PADDR_6_sn_1),
        .I5(\T_RDATA_reg[4]_1 ),
        .O(\T_RDATA[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0A000FFC0A0000F)) 
    \T_RDATA[4]_i_3 
       (.I0(tod_ld_sec[4]),
        .I1(inc_ld_fns[4]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(PSEL_0[0]),
        .I5(tod_ld_ns[4]),
        .O(\T_RDATA[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \T_RDATA[4]_i_4 
       (.I0(\PADDR[3]_0 ),
        .I1(inc_adj_fns[4]),
        .I2(\T_RDATA[7]_i_10_n_0 ),
        .I3(tod_adj_ns[4]),
        .I4(\T_RDATA[7]_i_11_n_0 ),
        .I5(\T_RDATA[4]_i_9_n_0 ),
        .O(\T_RDATA[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88800000000)) 
    \T_RDATA[4]_i_5 
       (.I0(\T_RDATA[4]_i_10_n_0 ),
        .I1(PSEL_0[1]),
        .I2(\T_RDATA[4]_i_11_n_0 ),
        .I3(PSEL_0[0]),
        .I4(\T_RDATA[4]_i_12_n_0 ),
        .I5(PSEL_0[3]),
        .O(\T_RDATA[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \T_RDATA[4]_i_6 
       (.I0(PADDR_7_sn_1),
        .I1(\T_RDATA[4]_i_13_n_0 ),
        .I2(\csr_opa_sec_reg_n_0_[4] ),
        .I3(\csr_opa_nsec_reg_n_0_[4] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[4]_i_9 
       (.I0(inc_ld_ns[4]),
        .I1(tod_ld_sec[36]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .I4(PADDR[4]),
        .I5(PADDR[6]),
        .O(\T_RDATA[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \T_RDATA[5]_i_1 
       (.I0(\T_RDATA[5]_i_2_n_0 ),
        .I1(PADDR_3_sn_1),
        .I2(\T_RDATA[5]_i_3_n_0 ),
        .I3(\T_RDATA[5]_i_4_n_0 ),
        .I4(\T_RDATA[5]_i_5_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[5]_i_10 
       (.I0(tsu_rx_fifo_dat[37]),
        .I1(\csr_clock_id_reg_n_0_[5] ),
        .I2(\T_RDATA[5]_i_16_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[5]_i_11 
       (.I0(mac_addr[5]),
        .I1(csr_result_sec[5]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[85]),
        .I5(\csr_opb_sec_reg_n_0_[5] ),
        .O(\T_RDATA[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[5]_i_12 
       (.I0(tsu_rx_fifo_dat[69]),
        .I1(csr_result_nsec[5]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[7]),
        .I5(\csr_opb_nsec_reg_n_0_[5] ),
        .O(\T_RDATA[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[5]_i_13 
       (.I0(\csr_port_id_reg_n_0_[5] ),
        .I1(p_7_in[5]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000B391FFFFFFFF)) 
    \T_RDATA[5]_i_14 
       (.I0(PADDR[6]),
        .I1(PADDR[4]),
        .I2(p_13_in[5]),
        .I3(inc_adj_ns[5]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\PADDR[6]_3 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[5]_i_16 
       (.I0(mac_addr[37]),
        .I1(csr_result_sec[37]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[5]),
        .I5(p_2_in[5]),
        .O(\T_RDATA[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \T_RDATA[5]_i_2 
       (.I0(PENABLE_1),
        .I1(\T_RDATA[5]_i_6_n_0 ),
        .I2(\T_RDATA_reg[5]_0 ),
        .I3(p_4_in[5]),
        .I4(PADDR_6_sn_1),
        .I5(\T_RDATA_reg[5]_1 ),
        .O(\T_RDATA[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0CCCCEE223333)) 
    \T_RDATA[5]_i_3 
       (.I0(tod_ld_ns[5]),
        .I1(PSEL_0[0]),
        .I2(inc_ld_fns[5]),
        .I3(tod_ld_sec[5]),
        .I4(T_ADDR[6]),
        .I5(PSEL_0[2]),
        .O(\T_RDATA[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \T_RDATA[5]_i_4 
       (.I0(\PADDR[3]_0 ),
        .I1(\T_RDATA[5]_i_9_n_0 ),
        .I2(inc_adj_fns[5]),
        .I3(\T_RDATA[7]_i_10_n_0 ),
        .I4(tod_adj_ns[5]),
        .I5(\T_RDATA[7]_i_11_n_0 ),
        .O(\T_RDATA[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88800000000)) 
    \T_RDATA[5]_i_5 
       (.I0(\T_RDATA[5]_i_10_n_0 ),
        .I1(PSEL_0[1]),
        .I2(\T_RDATA[5]_i_11_n_0 ),
        .I3(PSEL_0[0]),
        .I4(\T_RDATA[5]_i_12_n_0 ),
        .I5(PSEL_0[3]),
        .O(\T_RDATA[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \T_RDATA[5]_i_6 
       (.I0(PADDR_7_sn_1),
        .I1(\T_RDATA[5]_i_13_n_0 ),
        .I2(\csr_opa_sec_reg_n_0_[5] ),
        .I3(\csr_opa_nsec_reg_n_0_[5] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00FFE4FFFFFFFFFF)) 
    \T_RDATA[5]_i_9 
       (.I0(PADDR[4]),
        .I1(tod_ld_sec[37]),
        .I2(inc_ld_ns[5]),
        .I3(PSEL),
        .I4(PADDR[2]),
        .I5(PADDR[6]),
        .O(\T_RDATA[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \T_RDATA[6]_i_1 
       (.I0(\T_RDATA[6]_i_2_n_0 ),
        .I1(PADDR_3_sn_1),
        .I2(\T_RDATA[6]_i_3_n_0 ),
        .I3(\T_RDATA[6]_i_4_n_0 ),
        .I4(\T_RDATA[6]_i_5_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[6]_i_10 
       (.I0(tsu_rx_fifo_dat[38]),
        .I1(\csr_clock_id_reg_n_0_[6] ),
        .I2(\T_RDATA[6]_i_16_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[6]_i_11 
       (.I0(mac_addr[6]),
        .I1(csr_result_sec[6]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[86]),
        .I5(\csr_opb_sec_reg_n_0_[6] ),
        .O(\T_RDATA[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[6]_i_12 
       (.I0(tsu_rx_fifo_dat[70]),
        .I1(csr_result_nsec[6]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[8]),
        .I5(\csr_opb_nsec_reg_n_0_[6] ),
        .O(\T_RDATA[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[6]_i_13 
       (.I0(\csr_port_id_reg_n_0_[6] ),
        .I1(p_7_in[6]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[6]_i_16 
       (.I0(mac_addr[38]),
        .I1(csr_result_sec[38]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[6]),
        .I5(p_2_in[6]),
        .O(\T_RDATA[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \T_RDATA[6]_i_2 
       (.I0(PENABLE_1),
        .I1(\T_RDATA[6]_i_6_n_0 ),
        .I2(\T_RDATA_reg[6]_0 ),
        .I3(p_4_in[6]),
        .I4(PADDR_6_sn_1),
        .I5(\T_RDATA_reg[6]_1 ),
        .O(\T_RDATA[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC00E2E23333FFFF)) 
    \T_RDATA[6]_i_3 
       (.I0(tod_ld_ns[6]),
        .I1(PSEL_0[0]),
        .I2(tod_ld_sec[6]),
        .I3(inc_ld_fns[6]),
        .I4(PSEL_0[2]),
        .I5(T_ADDR[6]),
        .O(\T_RDATA[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \T_RDATA[6]_i_4 
       (.I0(\PADDR[3]_0 ),
        .I1(inc_adj_fns[6]),
        .I2(\T_RDATA[7]_i_10_n_0 ),
        .I3(tod_adj_ns[6]),
        .I4(\T_RDATA[7]_i_11_n_0 ),
        .I5(\T_RDATA[6]_i_9_n_0 ),
        .O(\T_RDATA[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88800000000)) 
    \T_RDATA[6]_i_5 
       (.I0(\T_RDATA[6]_i_10_n_0 ),
        .I1(PSEL_0[1]),
        .I2(\T_RDATA[6]_i_11_n_0 ),
        .I3(PSEL_0[0]),
        .I4(\T_RDATA[6]_i_12_n_0 ),
        .I5(PSEL_0[3]),
        .O(\T_RDATA[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \T_RDATA[6]_i_6 
       (.I0(PADDR_7_sn_1),
        .I1(\T_RDATA[6]_i_13_n_0 ),
        .I2(\csr_opa_sec_reg_n_0_[6] ),
        .I3(\csr_opa_nsec_reg_n_0_[6] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[6]_i_9 
       (.I0(inc_ld_ns[6]),
        .I1(tod_ld_sec[38]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .I4(PADDR[4]),
        .I5(PADDR[6]),
        .O(\T_RDATA[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \T_RDATA[7]_i_1 
       (.I0(\T_RDATA[7]_i_2_n_0 ),
        .I1(PADDR_3_sn_1),
        .I2(\T_RDATA[7]_i_4_n_0 ),
        .I3(\T_RDATA[7]_i_5_n_0 ),
        .I4(\T_RDATA[7]_i_6_n_0 ),
        .I5(PENABLE_0),
        .O(\T_RDATA[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \T_RDATA[7]_i_10 
       (.I0(PADDR[6]),
        .I1(PADDR[4]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .O(\T_RDATA[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \T_RDATA[7]_i_11 
       (.I0(PADDR[6]),
        .I1(PADDR[4]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .O(\T_RDATA[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[7]_i_12 
       (.I0(inc_ld_ns[7]),
        .I1(tod_ld_sec[39]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .I4(PADDR[4]),
        .I5(PADDR[6]),
        .O(\T_RDATA[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[7]_i_13 
       (.I0(tsu_rx_fifo_dat[39]),
        .I1(\csr_clock_id_reg_n_0_[7] ),
        .I2(\T_RDATA[7]_i_19_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[7]_i_14 
       (.I0(mac_addr[7]),
        .I1(csr_result_sec[7]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[87]),
        .I5(\csr_opb_sec_reg_n_0_[7] ),
        .O(\T_RDATA[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[7]_i_15 
       (.I0(tsu_rx_fifo_dat[71]),
        .I1(csr_result_nsec[7]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[9]),
        .I5(\csr_opb_nsec_reg_n_0_[7] ),
        .O(\T_RDATA[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[7]_i_16 
       (.I0(\csr_port_id_reg_n_0_[7] ),
        .I1(p_7_in[7]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[7]_i_19 
       (.I0(mac_addr[39]),
        .I1(csr_result_sec[39]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[7]),
        .I5(p_2_in[7]),
        .O(\T_RDATA[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \T_RDATA[7]_i_2 
       (.I0(PENABLE_1),
        .I1(\T_RDATA[7]_i_7_n_0 ),
        .I2(\T_RDATA_reg[7]_0 ),
        .I3(p_4_in[7]),
        .I4(PADDR_6_sn_1),
        .I5(\T_RDATA_reg[7]_1 ),
        .O(\T_RDATA[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \T_RDATA[7]_i_3 
       (.I0(PADDR[3]),
        .I1(PADDR[7]),
        .I2(PSEL),
        .O(PADDR_3_sn_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[7]_i_4 
       (.I0(\PADDR[4]_0 ),
        .I1(tod_ld_ns[7]),
        .I2(\PADDR[4]_1 ),
        .I3(tod_ld_sec[7]),
        .I4(inc_ld_fns[7]),
        .I5(\PADDR[6]_1 ),
        .O(\T_RDATA[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \T_RDATA[7]_i_5 
       (.I0(\PADDR[3]_0 ),
        .I1(inc_adj_fns[7]),
        .I2(\T_RDATA[7]_i_10_n_0 ),
        .I3(tod_adj_ns[7]),
        .I4(\T_RDATA[7]_i_11_n_0 ),
        .I5(\T_RDATA[7]_i_12_n_0 ),
        .O(\T_RDATA[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88800000000)) 
    \T_RDATA[7]_i_6 
       (.I0(\T_RDATA[7]_i_13_n_0 ),
        .I1(PSEL_0[1]),
        .I2(\T_RDATA[7]_i_14_n_0 ),
        .I3(PSEL_0[0]),
        .I4(\T_RDATA[7]_i_15_n_0 ),
        .I5(PSEL_0[3]),
        .O(\T_RDATA[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \T_RDATA[7]_i_7 
       (.I0(PADDR_7_sn_1),
        .I1(\T_RDATA[7]_i_16_n_0 ),
        .I2(\csr_opa_sec_reg_n_0_[7] ),
        .I3(\csr_opa_nsec_reg_n_0_[7] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEE0000)) 
    \T_RDATA[8]_i_1 
       (.I0(\T_RDATA_reg[8]_0 ),
        .I1(\T_RDATA[8]_i_3_n_0 ),
        .I2(p_4_in[8]),
        .I3(PADDR_6_sn_1),
        .I4(PENABLE_1),
        .I5(\T_RDATA[8]_i_4_n_0 ),
        .O(\T_RDATA[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC00AAF000000000)) 
    \T_RDATA[8]_i_10 
       (.I0(tod_adj_ns[8]),
        .I1(inc_adj_fns[8]),
        .I2(tod_ld_sec[40]),
        .I3(PSEL_0[0]),
        .I4(PSEL_0[2]),
        .I5(T_ADDR[6]),
        .O(\T_RDATA[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[8]_i_11 
       (.I0(\PADDR[4]_0 ),
        .I1(tod_ld_ns[8]),
        .I2(\PADDR[4]_1 ),
        .I3(tod_ld_sec[8]),
        .I4(inc_ld_fns[8]),
        .I5(\PADDR[6]_1 ),
        .O(\T_RDATA[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[8]_i_13 
       (.I0(tsu_rx_fifo_dat[72]),
        .I1(csr_result_nsec[8]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[10]),
        .I5(\csr_opb_nsec_reg_n_0_[8] ),
        .O(\T_RDATA[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[8]_i_14 
       (.I0(mac_addr[8]),
        .I1(csr_result_sec[8]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[88]),
        .I5(\csr_opb_sec_reg_n_0_[8] ),
        .O(\T_RDATA[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[8]_i_15 
       (.I0(tsu_rx_fifo_dat[40]),
        .I1(\csr_clock_id_reg_n_0_[8] ),
        .I2(\T_RDATA[8]_i_16_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[8]_i_16 
       (.I0(mac_addr[40]),
        .I1(csr_result_sec[40]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[8]),
        .I5(p_2_in[8]),
        .O(\T_RDATA[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \T_RDATA[8]_i_3 
       (.I0(PADDR_7_sn_1),
        .I1(\T_RDATA[8]_i_8_n_0 ),
        .I2(\csr_opa_sec_reg_n_0_[8] ),
        .I3(\csr_opa_nsec_reg_n_0_[8] ),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(PSEL_0[0]),
        .O(\T_RDATA[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \T_RDATA[8]_i_4 
       (.I0(PENABLE_0),
        .I1(\T_RDATA[8]_i_9_n_0 ),
        .I2(PSEL_0[3]),
        .I3(\T_RDATA[8]_i_10_n_0 ),
        .I4(\T_RDATA[8]_i_11_n_0 ),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hC0AFFFFF)) 
    \T_RDATA[8]_i_7 
       (.I0(tsu_rx_enable),
        .I1(p_13_in[8]),
        .I2(PADDR[4]),
        .I3(PADDR[6]),
        .I4(PSEL),
        .O(csr_tsu_rx_en_reg_0));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[8]_i_8 
       (.I0(\csr_port_id_reg_n_0_[8] ),
        .I1(p_7_in[8]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    \T_RDATA[8]_i_9 
       (.I0(\T_RDATA[8]_i_13_n_0 ),
        .I1(PADDR[2]),
        .I2(\T_RDATA[8]_i_14_n_0 ),
        .I3(PSEL),
        .I4(PADDR[3]),
        .I5(\T_RDATA[8]_i_15_n_0 ),
        .O(\T_RDATA[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEA0000)) 
    \T_RDATA[9]_i_1 
       (.I0(\T_RDATA_reg[9]_0 ),
        .I1(PADDR_6_sn_1),
        .I2(p_4_in[9]),
        .I3(\T_RDATA[9]_i_3_n_0 ),
        .I4(PENABLE_1),
        .I5(\T_RDATA[9]_i_4_n_0 ),
        .O(\T_RDATA[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC00AAF000000000)) 
    \T_RDATA[9]_i_10 
       (.I0(tod_adj_ns[9]),
        .I1(inc_adj_fns[9]),
        .I2(tod_ld_sec[41]),
        .I3(PSEL_0[0]),
        .I4(PSEL_0[2]),
        .I5(T_ADDR[6]),
        .O(\T_RDATA[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \T_RDATA[9]_i_11 
       (.I0(\PADDR[4]_0 ),
        .I1(tod_ld_ns[9]),
        .I2(\PADDR[4]_1 ),
        .I3(tod_ld_sec[9]),
        .I4(inc_ld_fns[9]),
        .I5(\PADDR[6]_1 ),
        .O(\T_RDATA[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000A000CCCCCCCCC)) 
    \T_RDATA[9]_i_12 
       (.I0(\csr_port_id_reg_n_0_[9] ),
        .I1(p_7_in[9]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[9]_i_13 
       (.I0(tsu_rx_fifo_dat[73]),
        .I1(csr_result_nsec[9]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_tx_fifo_dat[11]),
        .I5(\csr_opb_nsec_reg_n_0_[9] ),
        .O(\T_RDATA[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[9]_i_14 
       (.I0(mac_addr[9]),
        .I1(csr_result_sec[9]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[89]),
        .I5(\csr_opb_sec_reg_n_0_[9] ),
        .O(\T_RDATA[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCF0F000AAF0F0)) 
    \T_RDATA[9]_i_15 
       (.I0(tsu_rx_fifo_dat[41]),
        .I1(\csr_clock_id_reg_n_0_[9] ),
        .I2(\T_RDATA[9]_i_16_n_0 ),
        .I3(T_ADDR[6]),
        .I4(PSEL_0[0]),
        .I5(csr_rtc_en_i_3_n_0),
        .O(\T_RDATA[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \T_RDATA[9]_i_16 
       (.I0(mac_addr[41]),
        .I1(csr_result_sec[41]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(tsu_rx_fifo_dat[9]),
        .I5(p_2_in[9]),
        .O(\T_RDATA[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAFCFCFCFCFC)) 
    \T_RDATA[9]_i_3 
       (.I0(\T_RDATA[9]_i_6_n_0 ),
        .I1(\T_RDATA_reg[9]_1 ),
        .I2(\T_RDATA[9]_i_8_n_0 ),
        .I3(PADDR[7]),
        .I4(PADDR[3]),
        .I5(PSEL),
        .O(\T_RDATA[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \T_RDATA[9]_i_4 
       (.I0(PENABLE_0),
        .I1(\T_RDATA[9]_i_9_n_0 ),
        .I2(PSEL_0[3]),
        .I3(\T_RDATA[9]_i_10_n_0 ),
        .I4(\T_RDATA[9]_i_11_n_0 ),
        .I5(PSEL_0[1]),
        .O(\T_RDATA[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0807000)) 
    \T_RDATA[9]_i_6 
       (.I0(PSEL),
        .I1(PADDR[2]),
        .I2(csr_rtc_en_i_3_n_0),
        .I3(\csr_opa_nsec_reg_n_0_[9] ),
        .I4(\csr_opa_sec_reg_n_0_[9] ),
        .I5(\T_RDATA[9]_i_12_n_0 ),
        .O(\T_RDATA[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000AC0000000000)) 
    \T_RDATA[9]_i_8 
       (.I0(p_13_in[9]),
        .I1(p_20_in[9]),
        .I2(PADDR[6]),
        .I3(PADDR[4]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\T_RDATA[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    \T_RDATA[9]_i_9 
       (.I0(\T_RDATA[9]_i_13_n_0 ),
        .I1(PADDR[2]),
        .I2(\T_RDATA[9]_i_14_n_0 ),
        .I3(PSEL),
        .I4(PADDR[3]),
        .I5(\T_RDATA[9]_i_15_n_0 ),
        .O(\T_RDATA[9]_i_9_n_0 ));
  FDCE \T_RDATA_reg[0] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[0]_i_1_n_0 ),
        .Q(PRDATA[0]));
  FDCE \T_RDATA_reg[10] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[10]_i_1_n_0 ),
        .Q(PRDATA[10]));
  FDCE \T_RDATA_reg[11] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[11]_i_1_n_0 ),
        .Q(PRDATA[11]));
  FDCE \T_RDATA_reg[12] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[12]_i_1_n_0 ),
        .Q(PRDATA[12]));
  FDCE \T_RDATA_reg[13] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[13]_i_1_n_0 ),
        .Q(PRDATA[13]));
  FDCE \T_RDATA_reg[14] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[14]_i_1_n_0 ),
        .Q(PRDATA[14]));
  FDCE \T_RDATA_reg[15] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[15]_i_1_n_0 ),
        .Q(PRDATA[15]));
  FDCE \T_RDATA_reg[16] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[16]_i_1_n_0 ),
        .Q(PRDATA[16]));
  FDCE \T_RDATA_reg[17] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[17]_i_1_n_0 ),
        .Q(PRDATA[17]));
  FDCE \T_RDATA_reg[18] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[18]_i_1_n_0 ),
        .Q(PRDATA[18]));
  FDCE \T_RDATA_reg[19] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[19]_i_1_n_0 ),
        .Q(PRDATA[19]));
  FDCE \T_RDATA_reg[1] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[1]_i_1_n_0 ),
        .Q(PRDATA[1]));
  FDCE \T_RDATA_reg[20] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[20]_i_1_n_0 ),
        .Q(PRDATA[20]));
  FDCE \T_RDATA_reg[21] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(D[0]),
        .Q(PRDATA[21]));
  FDCE \T_RDATA_reg[22] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(D[1]),
        .Q(PRDATA[22]));
  FDCE \T_RDATA_reg[23] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[23]_i_1_n_0 ),
        .Q(PRDATA[23]));
  FDCE \T_RDATA_reg[24] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[24]_i_1_n_0 ),
        .Q(PRDATA[24]));
  FDCE \T_RDATA_reg[25] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[25]_i_1_n_0 ),
        .Q(PRDATA[25]));
  FDCE \T_RDATA_reg[26] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[26]_i_1_n_0 ),
        .Q(PRDATA[26]));
  FDCE \T_RDATA_reg[27] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[27]_i_1_n_0 ),
        .Q(PRDATA[27]));
  FDCE \T_RDATA_reg[28] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[28]_i_1_n_0 ),
        .Q(PRDATA[28]));
  FDCE \T_RDATA_reg[29] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[29]_i_1_n_0 ),
        .Q(PRDATA[29]));
  FDCE \T_RDATA_reg[2] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[2]_i_1_n_0 ),
        .Q(PRDATA[2]));
  FDCE \T_RDATA_reg[30] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[30]_i_1_n_0 ),
        .Q(PRDATA[30]));
  FDCE \T_RDATA_reg[31] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[31]_i_1_n_0 ),
        .Q(PRDATA[31]));
  FDCE \T_RDATA_reg[3] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[3]_i_1_n_0 ),
        .Q(PRDATA[3]));
  FDCE \T_RDATA_reg[4] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[4]_i_1_n_0 ),
        .Q(PRDATA[4]));
  FDCE \T_RDATA_reg[5] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[5]_i_1_n_0 ),
        .Q(PRDATA[5]));
  FDCE \T_RDATA_reg[6] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[6]_i_1_n_0 ),
        .Q(PRDATA[6]));
  FDCE \T_RDATA_reg[7] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[7]_i_1_n_0 ),
        .Q(PRDATA[7]));
  FDCE \T_RDATA_reg[8] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[8]_i_1_n_0 ),
        .Q(PRDATA[8]));
  FDCE \T_RDATA_reg[9] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(\T_RDATA[9]_i_1_n_0 ),
        .Q(PRDATA[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \csr_clock_id[31]_i_1 
       (.I0(PADDR[7]),
        .I1(PADDR[3]),
        .I2(PSEL),
        .I3(csr_rtc_en_i_3_n_0),
        .I4(PADDR[2]),
        .I5(\csr_tod_ld_sec[47]_i_3_n_0 ),
        .O(\csr_clock_id[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040404000000000)) 
    \csr_clock_id[63]_i_1 
       (.I0(\csr_mac_addr[47]_i_2_n_0 ),
        .I1(\csr_clock_id[63]_i_2_n_0 ),
        .I2(PADDR_7_sn_1),
        .I3(PSEL),
        .I4(PADDR[1]),
        .I5(\csr_timer_usec[23]_i_2_n_0 ),
        .O(\csr_clock_id[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \csr_clock_id[63]_i_2 
       (.I0(PADDR[4]),
        .I1(PADDR[6]),
        .I2(PSEL),
        .O(\csr_clock_id[63]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[0] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .D(PWDATA[0]),
        .PRE(SR),
        .Q(\csr_clock_id_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[10] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .D(PWDATA[10]),
        .PRE(SR),
        .Q(\csr_clock_id_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[11] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(\csr_clock_id_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[12] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(\csr_clock_id_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[13] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(\csr_clock_id_reg_n_0_[13] ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[14] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .D(PWDATA[14]),
        .PRE(SR),
        .Q(\csr_clock_id_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[15] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(\csr_clock_id_reg_n_0_[15] ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[16] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .D(PWDATA[16]),
        .PRE(SR),
        .Q(\csr_clock_id_reg_n_0_[16] ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[17] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .D(PWDATA[17]),
        .PRE(SR),
        .Q(\csr_clock_id_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[18] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[18]),
        .Q(\csr_clock_id_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[19] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[19]),
        .Q(\csr_clock_id_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[1] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(\csr_clock_id_reg_n_0_[1] ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[20] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .D(PWDATA[20]),
        .PRE(SR),
        .Q(\csr_clock_id_reg_n_0_[20] ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[21] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .D(PWDATA[21]),
        .PRE(SR),
        .Q(\csr_clock_id_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[22] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[22]),
        .Q(\csr_clock_id_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[23] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[23]),
        .Q(\csr_clock_id_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[24] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[24]),
        .Q(\csr_clock_id_reg_n_0_[24] ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[25] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .D(PWDATA[25]),
        .PRE(SR),
        .Q(\csr_clock_id_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[26] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[26]),
        .Q(\csr_clock_id_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[27] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[27]),
        .Q(\csr_clock_id_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[28] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[28]),
        .Q(\csr_clock_id_reg_n_0_[28] ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[29] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .D(PWDATA[29]),
        .PRE(SR),
        .Q(\csr_clock_id_reg_n_0_[29] ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[2] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .D(PWDATA[2]),
        .PRE(SR),
        .Q(\csr_clock_id_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[30] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(\csr_clock_id_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[31] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[31]),
        .Q(\csr_clock_id_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[32] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(p_7_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[33] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(p_7_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[34] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(p_7_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[35] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(p_7_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[36] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(p_7_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[37] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(p_7_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[38] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(p_7_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[39] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(p_7_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[3] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(\csr_clock_id_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[40] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(p_7_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[41] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(p_7_in[9]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[42] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(p_7_in[10]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[43] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .D(PWDATA[11]),
        .PRE(SR),
        .Q(p_7_in[11]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[44] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(p_7_in[12]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[45] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(p_7_in[13]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[46] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .D(PWDATA[14]),
        .PRE(SR),
        .Q(p_7_in[14]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[47] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(p_7_in[15]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[48] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[16]),
        .Q(p_7_in[16]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[49] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .D(PWDATA[17]),
        .PRE(SR),
        .Q(p_7_in[17]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[4] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .D(PWDATA[4]),
        .PRE(SR),
        .Q(\csr_clock_id_reg_n_0_[4] ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[50] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .D(PWDATA[18]),
        .PRE(SR),
        .Q(p_7_in[18]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[51] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .D(PWDATA[19]),
        .PRE(SR),
        .Q(p_7_in[19]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[52] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .D(PWDATA[20]),
        .PRE(SR),
        .Q(p_7_in[20]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[53] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[21]),
        .Q(p_7_in[21]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[54] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .D(PWDATA[22]),
        .PRE(SR),
        .Q(p_7_in[22]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[55] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .D(PWDATA[23]),
        .PRE(SR),
        .Q(p_7_in[23]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[56] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[24]),
        .Q(p_7_in[24]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[57] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[25]),
        .Q(p_7_in[25]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[58] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .D(PWDATA[26]),
        .PRE(SR),
        .Q(p_7_in[26]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[59] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .D(PWDATA[27]),
        .PRE(SR),
        .Q(p_7_in[27]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[5] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(\csr_clock_id_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[60] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[28]),
        .Q(p_7_in[28]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[61] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .D(PWDATA[29]),
        .PRE(SR),
        .Q(p_7_in[29]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[62] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(p_7_in[30]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[63] 
       (.C(PCLK),
        .CE(\csr_clock_id[63]_i_1_n_0 ),
        .D(PWDATA[31]),
        .PRE(SR),
        .Q(p_7_in[31]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_clock_id_reg[6] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .D(PWDATA[6]),
        .PRE(SR),
        .Q(\csr_clock_id_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[7] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(\csr_clock_id_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[8] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(\csr_clock_id_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_clock_id_reg[9] 
       (.C(PCLK),
        .CE(\csr_clock_id[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(\csr_clock_id_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    csr_inc_adj_dec_reg
       (.C(PCLK),
        .CE(\csr_inc_adj_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(inc_adj_dec));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \csr_inc_adj_fns[31]_i_1 
       (.I0(PADDR[3]),
        .I1(PADDR[7]),
        .I2(PSEL),
        .I3(PADDR_4_sn_1),
        .I4(PADDR[2]),
        .I5(\csr_tod_ld_sec[47]_i_3_n_0 ),
        .O(\csr_inc_adj_fns[31]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[0] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(inc_adj_fns[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[10] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(inc_adj_fns[10]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[11] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(inc_adj_fns[11]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[12] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(inc_adj_fns[12]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[13] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(inc_adj_fns[13]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[14] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(inc_adj_fns[14]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[15] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(inc_adj_fns[15]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[16] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[16]),
        .Q(inc_adj_fns[16]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[17] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[17]),
        .Q(inc_adj_fns[17]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[18] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[18]),
        .Q(inc_adj_fns[18]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[19] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[19]),
        .Q(inc_adj_fns[19]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[1] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(inc_adj_fns[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[20] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[20]),
        .Q(inc_adj_fns[20]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[21] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[21]),
        .Q(inc_adj_fns[21]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[22] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[22]),
        .Q(inc_adj_fns[22]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[23] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[23]),
        .Q(inc_adj_fns[23]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[24] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[24]),
        .Q(inc_adj_fns[24]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[25] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[25]),
        .Q(inc_adj_fns[25]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[26] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[26]),
        .Q(inc_adj_fns[26]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[27] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[27]),
        .Q(inc_adj_fns[27]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[28] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[28]),
        .Q(inc_adj_fns[28]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[29] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[29]),
        .Q(inc_adj_fns[29]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[2] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(inc_adj_fns[2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[30] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(inc_adj_fns[30]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[31] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[31]),
        .Q(inc_adj_fns[31]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[3] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(inc_adj_fns[3]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[4] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(inc_adj_fns[4]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[5] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(inc_adj_fns[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[6] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(inc_adj_fns[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[7] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(inc_adj_fns[7]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[8] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(inc_adj_fns[8]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_fns_reg[9] 
       (.C(PCLK),
        .CE(\csr_inc_adj_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(inc_adj_fns[9]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \csr_inc_adj_ns[7]_i_1 
       (.I0(\csr_tod_ld_ns[31]_i_2_n_0 ),
        .I1(T_ADDR[5]),
        .I2(\PADDR[6]_0 ),
        .I3(PSEL_0[3]),
        .I4(T_ADDR[1]),
        .I5(csr_rtc_en_i_2_n_0),
        .O(\csr_inc_adj_ns[7]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_ns_reg[0] 
       (.C(PCLK),
        .CE(\csr_inc_adj_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(inc_adj_ns[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_ns_reg[1] 
       (.C(PCLK),
        .CE(\csr_inc_adj_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(inc_adj_ns[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_ns_reg[2] 
       (.C(PCLK),
        .CE(\csr_inc_adj_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(inc_adj_ns[2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_ns_reg[3] 
       (.C(PCLK),
        .CE(\csr_inc_adj_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(inc_adj_ns[3]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_ns_reg[4] 
       (.C(PCLK),
        .CE(\csr_inc_adj_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(inc_adj_ns[4]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_ns_reg[5] 
       (.C(PCLK),
        .CE(\csr_inc_adj_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(inc_adj_ns[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_ns_reg[6] 
       (.C(PCLK),
        .CE(\csr_inc_adj_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(inc_adj_ns[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_adj_ns_reg[7] 
       (.C(PCLK),
        .CE(\csr_inc_adj_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(inc_adj_ns[7]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    csr_inc_adj_wr_i_2
       (.I0(PADDR[3]),
        .I1(PADDR[5]),
        .I2(csr_rtc_ip_i_5_n_0),
        .I3(PADDR[6]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(\PADDR[3]_1 ));
  FDCE #(
    .INIT(1'b0)) 
    csr_inc_adj_wr_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_inc_adj_wr_reg_0),
        .Q(inc_adj_ld));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \csr_inc_ld_fns[31]_i_1 
       (.I0(csr_tod_adj_dec_i_4_n_0),
        .I1(PWRITE),
        .I2(PENABLE),
        .I3(PADDR[3]),
        .I4(PSEL),
        .I5(\PADDR[6]_1 ),
        .O(\csr_inc_ld_fns[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \csr_inc_ld_fns[31]_i_2 
       (.I0(PADDR[6]),
        .I1(PADDR[4]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .O(\PADDR[6]_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[0] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(inc_ld_fns[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[10] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(inc_ld_fns[10]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[11] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(inc_ld_fns[11]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[12] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(inc_ld_fns[12]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[13] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(inc_ld_fns[13]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[14] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(inc_ld_fns[14]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[15] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(inc_ld_fns[15]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[16] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[16]),
        .Q(inc_ld_fns[16]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[17] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[17]),
        .Q(inc_ld_fns[17]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[18] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[18]),
        .Q(inc_ld_fns[18]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[19] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[19]),
        .Q(inc_ld_fns[19]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[1] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(inc_ld_fns[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[20] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[20]),
        .Q(inc_ld_fns[20]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[21] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[21]),
        .Q(inc_ld_fns[21]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[22] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[22]),
        .Q(inc_ld_fns[22]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[23] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[23]),
        .Q(inc_ld_fns[23]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[24] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[24]),
        .Q(inc_ld_fns[24]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[25] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[25]),
        .Q(inc_ld_fns[25]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[26] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[26]),
        .Q(inc_ld_fns[26]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[27] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[27]),
        .Q(inc_ld_fns[27]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[28] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[28]),
        .Q(inc_ld_fns[28]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[29] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[29]),
        .Q(inc_ld_fns[29]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[2] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(inc_ld_fns[2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[30] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(inc_ld_fns[30]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[31] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[31]),
        .Q(inc_ld_fns[31]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[3] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(inc_ld_fns[3]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[4] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(inc_ld_fns[4]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[5] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(inc_ld_fns[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[6] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(inc_ld_fns[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[7] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(inc_ld_fns[7]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[8] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(inc_ld_fns[8]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_fns_reg[9] 
       (.C(PCLK),
        .CE(\csr_inc_ld_fns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(inc_ld_fns[9]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \csr_inc_ld_ns[7]_i_1 
       (.I0(\PADDR[3]_0 ),
        .I1(\csr_tod_ld_ns[31]_i_2_n_0 ),
        .I2(\csr_tod_ld_ns[31]_i_3_n_0 ),
        .I3(PSEL_0[2]),
        .I4(PSEL_0[0]),
        .I5(T_ADDR[5]),
        .O(\csr_inc_ld_ns[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \csr_inc_ld_ns[7]_i_2 
       (.I0(PSEL),
        .I1(PADDR[2]),
        .O(PSEL_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_ns_reg[0] 
       (.C(PCLK),
        .CE(\csr_inc_ld_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(inc_ld_ns[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_ns_reg[1] 
       (.C(PCLK),
        .CE(\csr_inc_ld_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(inc_ld_ns[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_ns_reg[2] 
       (.C(PCLK),
        .CE(\csr_inc_ld_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(inc_ld_ns[2]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_inc_ld_ns_reg[3] 
       (.C(PCLK),
        .CE(\csr_inc_ld_ns[7]_i_1_n_0 ),
        .D(PWDATA[3]),
        .PRE(SR),
        .Q(inc_ld_ns[3]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_ns_reg[4] 
       (.C(PCLK),
        .CE(\csr_inc_ld_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(inc_ld_ns[4]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_ns_reg[5] 
       (.C(PCLK),
        .CE(\csr_inc_ld_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(inc_ld_ns[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_ns_reg[6] 
       (.C(PCLK),
        .CE(\csr_inc_ld_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(inc_ld_ns[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_inc_ld_ns_reg[7] 
       (.C(PCLK),
        .CE(\csr_inc_ld_ns[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(inc_ld_ns[7]));
  FDCE #(
    .INIT(1'b0)) 
    csr_inc_ld_wr_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_inc_ld_wr_reg_0),
        .Q(inc_ld_ld));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \csr_mac_addr[31]_i_1 
       (.I0(PADDR[7]),
        .I1(PADDR[3]),
        .I2(PSEL),
        .I3(csr_rtc_en_i_3_n_0),
        .I4(PADDR[2]),
        .I5(\csr_tod_ld_sec[47]_i_3_n_0 ),
        .O(\csr_mac_addr[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \csr_mac_addr[47]_i_1 
       (.I0(\csr_mac_addr[47]_i_2_n_0 ),
        .I1(\T_RDATA[30]_i_4_n_0 ),
        .I2(T_WREN),
        .I3(csr_rtc_en_i_3_n_0),
        .I4(T_ADDR[1]),
        .I5(T_ADDR[5]),
        .O(\csr_mac_addr[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \csr_mac_addr[47]_i_2 
       (.I0(PADDR[2]),
        .I1(PSEL),
        .I2(PADDR[0]),
        .O(\csr_mac_addr[47]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[0] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .D(PWDATA[0]),
        .PRE(SR),
        .Q(mac_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[10] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .D(PWDATA[10]),
        .PRE(SR),
        .Q(mac_addr[10]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[11] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(mac_addr[11]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[12] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(mac_addr[12]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[13] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(mac_addr[13]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[14] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .D(PWDATA[14]),
        .PRE(SR),
        .Q(mac_addr[14]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[15] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(mac_addr[15]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[16] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .D(PWDATA[16]),
        .PRE(SR),
        .Q(mac_addr[16]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[17] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .D(PWDATA[17]),
        .PRE(SR),
        .Q(mac_addr[17]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[18] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[18]),
        .Q(mac_addr[18]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[19] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[19]),
        .Q(mac_addr[19]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[1] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(mac_addr[1]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[20] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .D(PWDATA[20]),
        .PRE(SR),
        .Q(mac_addr[20]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[21] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .D(PWDATA[21]),
        .PRE(SR),
        .Q(mac_addr[21]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[22] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[22]),
        .Q(mac_addr[22]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[23] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[23]),
        .Q(mac_addr[23]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[24] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[24]),
        .Q(mac_addr[24]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[25] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .D(PWDATA[25]),
        .PRE(SR),
        .Q(mac_addr[25]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[26] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[26]),
        .Q(mac_addr[26]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[27] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[27]),
        .Q(mac_addr[27]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[28] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[28]),
        .Q(mac_addr[28]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[29] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .D(PWDATA[29]),
        .PRE(SR),
        .Q(mac_addr[29]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[2] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .D(PWDATA[2]),
        .PRE(SR),
        .Q(mac_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[30] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(mac_addr[30]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[31] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[31]),
        .Q(mac_addr[31]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[32] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .D(PWDATA[0]),
        .PRE(SR),
        .Q(mac_addr[32]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[33] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(mac_addr[33]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[34] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(mac_addr[34]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[35] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(mac_addr[35]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[36] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .D(PWDATA[4]),
        .PRE(SR),
        .Q(mac_addr[36]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[37] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(mac_addr[37]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[38] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(mac_addr[38]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[39] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(mac_addr[39]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[3] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(mac_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[40] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(mac_addr[40]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[41] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .D(PWDATA[9]),
        .PRE(SR),
        .Q(mac_addr[41]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[42] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(mac_addr[42]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[43] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(mac_addr[43]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[44] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(mac_addr[44]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[45] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(mac_addr[45]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[46] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(mac_addr[46]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[47] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(mac_addr[47]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[4] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .D(PWDATA[4]),
        .PRE(SR),
        .Q(mac_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[5] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(mac_addr[5]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[6] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .D(PWDATA[6]),
        .PRE(SR),
        .Q(mac_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[7] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(mac_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[8] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(mac_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[9] 
       (.C(PCLK),
        .CE(\csr_mac_addr[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(mac_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    csr_master_reg
       (.C(PCLK),
        .CE(csr_rtc_en_i_1_n_0),
        .CLR(SR),
        .D(PWDATA[31]),
        .Q(ptpv2_master));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    csr_opa_neg_i_1
       (.I0(PWDATA[16]),
        .I1(csr_rtc_en_i_4_n_0),
        .I2(\T_RDATA[30]_i_4_n_0 ),
        .I3(T_ADDR[5]),
        .I4(\csr_opa_nsec[31]_i_2_n_0 ),
        .I5(p_4_in[16]),
        .O(csr_opa_neg_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    csr_opa_neg_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_opa_neg_i_1_n_0),
        .Q(p_4_in[16]));
  LUT6 #(
    .INIT(64'h0808088800000000)) 
    \csr_opa_nsec[31]_i_1 
       (.I0(PADDR_7_sn_1),
        .I1(\csr_timer_usec[23]_i_2_n_0 ),
        .I2(PSEL),
        .I3(PADDR[1]),
        .I4(PADDR[0]),
        .I5(\csr_opa_nsec[31]_i_2_n_0 ),
        .O(\csr_opa_nsec[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \csr_opa_nsec[31]_i_2 
       (.I0(PADDR[6]),
        .I1(PADDR[4]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .O(\csr_opa_nsec[31]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[0] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(\csr_opa_nsec_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[10] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(\csr_opa_nsec_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[11] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(\csr_opa_nsec_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[12] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(\csr_opa_nsec_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[13] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(\csr_opa_nsec_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[14] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(\csr_opa_nsec_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[15] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(\csr_opa_nsec_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[16] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[16]),
        .Q(\csr_opa_nsec_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[17] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[17]),
        .Q(\csr_opa_nsec_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[18] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[18]),
        .Q(\csr_opa_nsec_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[19] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[19]),
        .Q(\csr_opa_nsec_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[1] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(\csr_opa_nsec_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[20] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[20]),
        .Q(\csr_opa_nsec_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[21] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[21]),
        .Q(\csr_opa_nsec_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[22] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[22]),
        .Q(\csr_opa_nsec_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[23] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[23]),
        .Q(\csr_opa_nsec_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[24] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[24]),
        .Q(\csr_opa_nsec_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[25] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[25]),
        .Q(\csr_opa_nsec_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[26] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[26]),
        .Q(\csr_opa_nsec_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[27] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[27]),
        .Q(\csr_opa_nsec_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[28] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[28]),
        .Q(\csr_opa_nsec_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[29] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[29]),
        .Q(\csr_opa_nsec_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[2] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(\csr_opa_nsec_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[30] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(\csr_opa_nsec_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[31] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[31]),
        .Q(\csr_opa_nsec_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[3] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(\csr_opa_nsec_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[4] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(\csr_opa_nsec_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[5] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(\csr_opa_nsec_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[6] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(\csr_opa_nsec_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[7] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(\csr_opa_nsec_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[8] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(\csr_opa_nsec_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_nsec_reg[9] 
       (.C(PCLK),
        .CE(\csr_opa_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(\csr_opa_nsec_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \csr_opa_sec[31]_i_1 
       (.I0(\csr_opa_sec[31]_i_2_n_0 ),
        .I1(PADDR[5]),
        .I2(T_WREN),
        .I3(PADDR[4]),
        .I4(PSEL),
        .I5(\csr_opa_sec[47]_i_2_n_0 ),
        .O(\csr_opa_sec[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \csr_opa_sec[31]_i_2 
       (.I0(PADDR[3]),
        .I1(PADDR[2]),
        .I2(PSEL),
        .O(\csr_opa_sec[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \csr_opa_sec[47]_i_1 
       (.I0(\csr_timer_usec[23]_i_2_n_0 ),
        .I1(PADDR[2]),
        .I2(PADDR[3]),
        .I3(PADDR[4]),
        .I4(PSEL),
        .I5(\csr_opa_sec[47]_i_2_n_0 ),
        .O(\csr_opa_sec[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \csr_opa_sec[47]_i_2 
       (.I0(PADDR[0]),
        .I1(PADDR[6]),
        .I2(PSEL),
        .I3(PADDR[7]),
        .I4(PADDR[1]),
        .O(\csr_opa_sec[47]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[0] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(\csr_opa_sec_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[10] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(\csr_opa_sec_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[11] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(\csr_opa_sec_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[12] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(\csr_opa_sec_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[13] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(\csr_opa_sec_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[14] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(\csr_opa_sec_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[15] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(\csr_opa_sec_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[16] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[16]),
        .Q(\csr_opa_sec_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[17] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[17]),
        .Q(\csr_opa_sec_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[18] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[18]),
        .Q(\csr_opa_sec_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[19] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[19]),
        .Q(\csr_opa_sec_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[1] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(\csr_opa_sec_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[20] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[20]),
        .Q(\csr_opa_sec_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[21] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[21]),
        .Q(\csr_opa_sec_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[22] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[22]),
        .Q(\csr_opa_sec_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[23] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[23]),
        .Q(\csr_opa_sec_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[24] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[24]),
        .Q(\csr_opa_sec_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[25] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[25]),
        .Q(\csr_opa_sec_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[26] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[26]),
        .Q(\csr_opa_sec_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[27] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[27]),
        .Q(\csr_opa_sec_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[28] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[28]),
        .Q(\csr_opa_sec_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[29] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[29]),
        .Q(\csr_opa_sec_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[2] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(\csr_opa_sec_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[30] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(\csr_opa_sec_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[31] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[31]),
        .Q(\csr_opa_sec_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[32] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(p_4_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[33] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(p_4_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[34] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(p_4_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[35] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(\csr_opa_sec_reg[45]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[36] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(p_4_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[37] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(p_4_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[38] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(p_4_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[39] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(p_4_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[3] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(\csr_opa_sec_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[40] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(p_4_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[41] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(p_4_in[9]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[42] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(p_4_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[43] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(\csr_opa_sec_reg[45]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[44] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(p_4_in[12]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[45] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(\csr_opa_sec_reg[45]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[46] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(p_4_in[14]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[47] 
       (.C(PCLK),
        .CE(\csr_opa_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(p_4_in[15]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[4] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(\csr_opa_sec_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[5] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(\csr_opa_sec_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[6] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(\csr_opa_sec_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[7] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(\csr_opa_sec_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[8] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(\csr_opa_sec_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opa_sec_reg[9] 
       (.C(PCLK),
        .CE(\csr_opa_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(\csr_opa_sec_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    csr_opb_neg_i_1
       (.I0(PWDATA[16]),
        .I1(csr_opb_neg_i_2_n_0),
        .I2(T_ADDR[5]),
        .I3(PSEL_0[2]),
        .I4(T_WREN),
        .I5(p_2_in[16]),
        .O(csr_opb_neg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    csr_opb_neg_i_2
       (.I0(PADDR[1]),
        .I1(PADDR[6]),
        .I2(\T_RDATA[30]_i_4_n_0 ),
        .I3(PSEL),
        .I4(PADDR[0]),
        .I5(PADDR[2]),
        .O(csr_opb_neg_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    csr_opb_neg_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_opb_neg_i_1_n_0),
        .Q(p_2_in[16]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \csr_opb_nsec[31]_i_1 
       (.I0(csr_rtc_en_i_2_n_0),
        .I1(PSEL_0[3]),
        .I2(T_ADDR[6]),
        .I3(PSEL_0[2]),
        .I4(T_ADDR[5]),
        .I5(csr_rtc_en_i_4_n_0),
        .O(\csr_opb_nsec[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \csr_opb_nsec[31]_i_2 
       (.I0(PSEL),
        .I1(PADDR[6]),
        .O(T_ADDR[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[0] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(\csr_opb_nsec_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[10] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(\csr_opb_nsec_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[11] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(\csr_opb_nsec_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[12] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(\csr_opb_nsec_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[13] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(\csr_opb_nsec_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[14] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(\csr_opb_nsec_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[15] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(\csr_opb_nsec_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[16] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[16]),
        .Q(\csr_opb_nsec_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[17] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[17]),
        .Q(\csr_opb_nsec_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[18] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[18]),
        .Q(\csr_opb_nsec_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[19] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[19]),
        .Q(\csr_opb_nsec_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[1] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(\csr_opb_nsec_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[20] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[20]),
        .Q(\csr_opb_nsec_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[21] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[21]),
        .Q(\csr_opb_nsec_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[22] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[22]),
        .Q(\csr_opb_nsec_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[23] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[23]),
        .Q(\csr_opb_nsec_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[24] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[24]),
        .Q(\csr_opb_nsec_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[25] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[25]),
        .Q(\csr_opb_nsec_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[26] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[26]),
        .Q(\csr_opb_nsec_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[27] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[27]),
        .Q(\csr_opb_nsec_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[28] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[28]),
        .Q(\csr_opb_nsec_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[29] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[29]),
        .Q(\csr_opb_nsec_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[2] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(\csr_opb_nsec_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[30] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(\csr_opb_nsec_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[31] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[31]),
        .Q(\csr_opb_nsec_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[3] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(\csr_opb_nsec_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[4] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(\csr_opb_nsec_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[5] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(\csr_opb_nsec_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[6] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(\csr_opb_nsec_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[7] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(\csr_opb_nsec_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[8] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(\csr_opb_nsec_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_nsec_reg[9] 
       (.C(PCLK),
        .CE(\csr_opb_nsec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(\csr_opb_nsec_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \csr_opb_sec[31]_i_1 
       (.I0(PADDR[7]),
        .I1(PADDR[3]),
        .I2(PSEL),
        .I3(\PADDR[6]_0 ),
        .I4(PADDR[2]),
        .I5(\csr_tod_ld_sec[47]_i_3_n_0 ),
        .O(\csr_opb_sec[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \csr_opb_sec[47]_i_1 
       (.I0(\csr_mac_addr[47]_i_2_n_0 ),
        .I1(\T_RDATA[30]_i_4_n_0 ),
        .I2(\PADDR[6]_0 ),
        .I3(T_WREN),
        .I4(T_ADDR[1]),
        .I5(T_ADDR[5]),
        .O(\csr_opb_sec[47]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[0] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(\csr_opb_sec_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[10] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(\csr_opb_sec_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[11] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(\csr_opb_sec_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[12] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(\csr_opb_sec_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[13] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(\csr_opb_sec_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[14] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(\csr_opb_sec_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[15] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(\csr_opb_sec_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[16] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[16]),
        .Q(\csr_opb_sec_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[17] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[17]),
        .Q(\csr_opb_sec_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[18] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[18]),
        .Q(\csr_opb_sec_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[19] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[19]),
        .Q(\csr_opb_sec_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[1] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(\csr_opb_sec_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[20] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[20]),
        .Q(\csr_opb_sec_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[21] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[21]),
        .Q(\csr_opb_sec_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[22] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[22]),
        .Q(\csr_opb_sec_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[23] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[23]),
        .Q(\csr_opb_sec_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[24] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[24]),
        .Q(\csr_opb_sec_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[25] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[25]),
        .Q(\csr_opb_sec_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[26] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[26]),
        .Q(\csr_opb_sec_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[27] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[27]),
        .Q(\csr_opb_sec_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[28] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[28]),
        .Q(\csr_opb_sec_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[29] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[29]),
        .Q(\csr_opb_sec_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[2] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(\csr_opb_sec_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[30] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(\csr_opb_sec_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[31] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[31]),
        .Q(\csr_opb_sec_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[32] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(p_2_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[33] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(p_2_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[34] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(p_2_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[35] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(p_2_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[36] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(p_2_in[4]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[37] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(p_2_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[38] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(p_2_in[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[39] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(p_2_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[3] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(\csr_opb_sec_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[40] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(p_2_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[41] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(p_2_in[9]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[42] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(p_2_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[43] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(p_2_in[11]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[44] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(p_2_in[12]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[45] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(p_2_in[13]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[46] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(p_2_in[14]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[47] 
       (.C(PCLK),
        .CE(\csr_opb_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(p_2_in[15]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[4] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(\csr_opb_sec_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[5] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(\csr_opb_sec_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[6] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(\csr_opb_sec_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[7] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(\csr_opb_sec_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[8] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(\csr_opb_sec_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_opb_sec_reg[9] 
       (.C(PCLK),
        .CE(\csr_opb_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(\csr_opb_sec_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \csr_port_id[15]_i_1 
       (.I0(csr_rtc_en_i_4_n_0),
        .I1(PADDR_7_sn_1),
        .I2(PADDR[5]),
        .I3(PSEL),
        .I4(PADDR[2]),
        .I5(\csr_clock_id[63]_i_2_n_0 ),
        .O(\csr_port_id[15]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_port_id_reg[0] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .D(PWDATA[0]),
        .PRE(SR),
        .Q(\csr_port_id_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[10] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(\csr_port_id_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[11] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(\csr_port_id_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[12] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(\csr_port_id_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[13] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(\csr_port_id_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[14] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(\csr_port_id_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[15] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(\csr_port_id_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[1] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(\csr_port_id_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[2] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(\csr_port_id_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[3] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(\csr_port_id_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[4] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(\csr_port_id_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[5] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(\csr_port_id_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[6] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(\csr_port_id_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[7] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(\csr_port_id_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[8] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(\csr_port_id_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_port_id_reg[9] 
       (.C(PCLK),
        .CE(\csr_port_id[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(\csr_port_id_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFF80700)) 
    csr_result_neg_i_1
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_1),
        .I2(u_adder_n_0),
        .I3(p_2_in[16]),
        .I4(p_4_in[16]),
        .O(add_result_neg));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_10
       (.I0(\csr_opa_nsec_reg_n_0_[26] ),
        .I1(\csr_opb_nsec_reg_n_0_[26] ),
        .I2(\csr_opa_nsec_reg_n_0_[27] ),
        .I3(\csr_opb_nsec_reg_n_0_[27] ),
        .O(csr_result_neg_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_11
       (.I0(\csr_opa_nsec_reg_n_0_[24] ),
        .I1(\csr_opb_nsec_reg_n_0_[24] ),
        .I2(\csr_opa_nsec_reg_n_0_[25] ),
        .I3(\csr_opb_nsec_reg_n_0_[25] ),
        .O(csr_result_neg_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_13
       (.I0(\csr_opa_nsec_reg_n_0_[22] ),
        .I1(\csr_opb_nsec_reg_n_0_[22] ),
        .I2(\csr_opb_nsec_reg_n_0_[23] ),
        .I3(\csr_opa_nsec_reg_n_0_[23] ),
        .O(csr_result_neg_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_14
       (.I0(\csr_opa_nsec_reg_n_0_[20] ),
        .I1(\csr_opb_nsec_reg_n_0_[20] ),
        .I2(\csr_opb_nsec_reg_n_0_[21] ),
        .I3(\csr_opa_nsec_reg_n_0_[21] ),
        .O(csr_result_neg_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_15
       (.I0(\csr_opa_nsec_reg_n_0_[18] ),
        .I1(\csr_opb_nsec_reg_n_0_[18] ),
        .I2(\csr_opb_nsec_reg_n_0_[19] ),
        .I3(\csr_opa_nsec_reg_n_0_[19] ),
        .O(csr_result_neg_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_16
       (.I0(\csr_opa_nsec_reg_n_0_[16] ),
        .I1(\csr_opb_nsec_reg_n_0_[16] ),
        .I2(\csr_opb_nsec_reg_n_0_[17] ),
        .I3(\csr_opa_nsec_reg_n_0_[17] ),
        .O(csr_result_neg_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_17
       (.I0(\csr_opa_nsec_reg_n_0_[22] ),
        .I1(\csr_opb_nsec_reg_n_0_[22] ),
        .I2(\csr_opa_nsec_reg_n_0_[23] ),
        .I3(\csr_opb_nsec_reg_n_0_[23] ),
        .O(csr_result_neg_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_18
       (.I0(\csr_opa_nsec_reg_n_0_[20] ),
        .I1(\csr_opb_nsec_reg_n_0_[20] ),
        .I2(\csr_opa_nsec_reg_n_0_[21] ),
        .I3(\csr_opb_nsec_reg_n_0_[21] ),
        .O(csr_result_neg_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_19
       (.I0(\csr_opa_nsec_reg_n_0_[18] ),
        .I1(\csr_opb_nsec_reg_n_0_[18] ),
        .I2(\csr_opa_nsec_reg_n_0_[19] ),
        .I3(\csr_opb_nsec_reg_n_0_[19] ),
        .O(csr_result_neg_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_20
       (.I0(\csr_opa_nsec_reg_n_0_[16] ),
        .I1(\csr_opb_nsec_reg_n_0_[16] ),
        .I2(\csr_opa_nsec_reg_n_0_[17] ),
        .I3(\csr_opb_nsec_reg_n_0_[17] ),
        .O(csr_result_neg_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_22
       (.I0(\csr_opa_nsec_reg_n_0_[14] ),
        .I1(\csr_opb_nsec_reg_n_0_[14] ),
        .I2(\csr_opb_nsec_reg_n_0_[15] ),
        .I3(\csr_opa_nsec_reg_n_0_[15] ),
        .O(csr_result_neg_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_23
       (.I0(\csr_opa_nsec_reg_n_0_[12] ),
        .I1(\csr_opb_nsec_reg_n_0_[12] ),
        .I2(\csr_opb_nsec_reg_n_0_[13] ),
        .I3(\csr_opa_nsec_reg_n_0_[13] ),
        .O(csr_result_neg_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_24
       (.I0(\csr_opa_nsec_reg_n_0_[10] ),
        .I1(\csr_opb_nsec_reg_n_0_[10] ),
        .I2(\csr_opb_nsec_reg_n_0_[11] ),
        .I3(\csr_opa_nsec_reg_n_0_[11] ),
        .O(csr_result_neg_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_25
       (.I0(\csr_opa_nsec_reg_n_0_[8] ),
        .I1(\csr_opb_nsec_reg_n_0_[8] ),
        .I2(\csr_opb_nsec_reg_n_0_[9] ),
        .I3(\csr_opa_nsec_reg_n_0_[9] ),
        .O(csr_result_neg_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_26
       (.I0(\csr_opa_nsec_reg_n_0_[14] ),
        .I1(\csr_opb_nsec_reg_n_0_[14] ),
        .I2(\csr_opa_nsec_reg_n_0_[15] ),
        .I3(\csr_opb_nsec_reg_n_0_[15] ),
        .O(csr_result_neg_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_27
       (.I0(\csr_opa_nsec_reg_n_0_[12] ),
        .I1(\csr_opb_nsec_reg_n_0_[12] ),
        .I2(\csr_opa_nsec_reg_n_0_[13] ),
        .I3(\csr_opb_nsec_reg_n_0_[13] ),
        .O(csr_result_neg_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_28
       (.I0(\csr_opa_nsec_reg_n_0_[10] ),
        .I1(\csr_opb_nsec_reg_n_0_[10] ),
        .I2(\csr_opa_nsec_reg_n_0_[11] ),
        .I3(\csr_opb_nsec_reg_n_0_[11] ),
        .O(csr_result_neg_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_29
       (.I0(\csr_opa_nsec_reg_n_0_[8] ),
        .I1(\csr_opb_nsec_reg_n_0_[8] ),
        .I2(\csr_opa_nsec_reg_n_0_[9] ),
        .I3(\csr_opb_nsec_reg_n_0_[9] ),
        .O(csr_result_neg_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_30
       (.I0(\csr_opa_nsec_reg_n_0_[6] ),
        .I1(\csr_opb_nsec_reg_n_0_[6] ),
        .I2(\csr_opb_nsec_reg_n_0_[7] ),
        .I3(\csr_opa_nsec_reg_n_0_[7] ),
        .O(csr_result_neg_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_31
       (.I0(\csr_opa_nsec_reg_n_0_[4] ),
        .I1(\csr_opb_nsec_reg_n_0_[4] ),
        .I2(\csr_opb_nsec_reg_n_0_[5] ),
        .I3(\csr_opa_nsec_reg_n_0_[5] ),
        .O(csr_result_neg_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_32
       (.I0(\csr_opa_nsec_reg_n_0_[2] ),
        .I1(\csr_opb_nsec_reg_n_0_[2] ),
        .I2(\csr_opb_nsec_reg_n_0_[3] ),
        .I3(\csr_opa_nsec_reg_n_0_[3] ),
        .O(csr_result_neg_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_33
       (.I0(\csr_opa_nsec_reg_n_0_[0] ),
        .I1(\csr_opb_nsec_reg_n_0_[0] ),
        .I2(\csr_opb_nsec_reg_n_0_[1] ),
        .I3(\csr_opa_nsec_reg_n_0_[1] ),
        .O(csr_result_neg_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_34
       (.I0(\csr_opa_nsec_reg_n_0_[6] ),
        .I1(\csr_opb_nsec_reg_n_0_[6] ),
        .I2(\csr_opa_nsec_reg_n_0_[7] ),
        .I3(\csr_opb_nsec_reg_n_0_[7] ),
        .O(csr_result_neg_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_35
       (.I0(\csr_opa_nsec_reg_n_0_[4] ),
        .I1(\csr_opb_nsec_reg_n_0_[4] ),
        .I2(\csr_opa_nsec_reg_n_0_[5] ),
        .I3(\csr_opb_nsec_reg_n_0_[5] ),
        .O(csr_result_neg_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_36
       (.I0(\csr_opa_nsec_reg_n_0_[2] ),
        .I1(\csr_opb_nsec_reg_n_0_[2] ),
        .I2(\csr_opa_nsec_reg_n_0_[3] ),
        .I3(\csr_opb_nsec_reg_n_0_[3] ),
        .O(csr_result_neg_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_37
       (.I0(\csr_opa_nsec_reg_n_0_[0] ),
        .I1(\csr_opb_nsec_reg_n_0_[0] ),
        .I2(\csr_opa_nsec_reg_n_0_[1] ),
        .I3(\csr_opb_nsec_reg_n_0_[1] ),
        .O(csr_result_neg_i_37_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    csr_result_neg_i_4
       (.I0(\csr_opb_nsec_reg_n_0_[31] ),
        .I1(\csr_opa_nsec_reg_n_0_[31] ),
        .I2(\csr_opa_nsec_reg_n_0_[30] ),
        .I3(\csr_opb_nsec_reg_n_0_[30] ),
        .O(csr_result_neg_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_5
       (.I0(\csr_opa_nsec_reg_n_0_[28] ),
        .I1(\csr_opb_nsec_reg_n_0_[28] ),
        .I2(\csr_opb_nsec_reg_n_0_[29] ),
        .I3(\csr_opa_nsec_reg_n_0_[29] ),
        .O(csr_result_neg_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_6
       (.I0(\csr_opa_nsec_reg_n_0_[26] ),
        .I1(\csr_opb_nsec_reg_n_0_[26] ),
        .I2(\csr_opb_nsec_reg_n_0_[27] ),
        .I3(\csr_opa_nsec_reg_n_0_[27] ),
        .O(csr_result_neg_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    csr_result_neg_i_7
       (.I0(\csr_opa_nsec_reg_n_0_[24] ),
        .I1(\csr_opb_nsec_reg_n_0_[24] ),
        .I2(\csr_opb_nsec_reg_n_0_[25] ),
        .I3(\csr_opa_nsec_reg_n_0_[25] ),
        .O(csr_result_neg_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_8
       (.I0(\csr_opa_nsec_reg_n_0_[30] ),
        .I1(\csr_opb_nsec_reg_n_0_[30] ),
        .I2(\csr_opa_nsec_reg_n_0_[31] ),
        .I3(\csr_opb_nsec_reg_n_0_[31] ),
        .O(csr_result_neg_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    csr_result_neg_i_9
       (.I0(\csr_opa_nsec_reg_n_0_[28] ),
        .I1(\csr_opb_nsec_reg_n_0_[28] ),
        .I2(\csr_opa_nsec_reg_n_0_[29] ),
        .I3(\csr_opb_nsec_reg_n_0_[29] ),
        .O(csr_result_neg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    csr_result_neg_reg
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_neg),
        .Q(csr_result_neg),
        .R(1'b0));
  CARRY4 csr_result_neg_reg_i_12
       (.CI(csr_result_neg_reg_i_21_n_0),
        .CO({csr_result_neg_reg_i_12_n_0,csr_result_neg_reg_i_12_n_1,csr_result_neg_reg_i_12_n_2,csr_result_neg_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({csr_result_neg_i_22_n_0,csr_result_neg_i_23_n_0,csr_result_neg_i_24_n_0,csr_result_neg_i_25_n_0}),
        .O(NLW_csr_result_neg_reg_i_12_O_UNCONNECTED[3:0]),
        .S({csr_result_neg_i_26_n_0,csr_result_neg_i_27_n_0,csr_result_neg_i_28_n_0,csr_result_neg_i_29_n_0}));
  CARRY4 csr_result_neg_reg_i_2
       (.CI(csr_result_neg_reg_i_3_n_0),
        .CO({csr_result_neg_reg_i_2_n_0,csr_result_neg_reg_i_2_n_1,csr_result_neg_reg_i_2_n_2,csr_result_neg_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({csr_result_neg_i_4_n_0,csr_result_neg_i_5_n_0,csr_result_neg_i_6_n_0,csr_result_neg_i_7_n_0}),
        .O(NLW_csr_result_neg_reg_i_2_O_UNCONNECTED[3:0]),
        .S({csr_result_neg_i_8_n_0,csr_result_neg_i_9_n_0,csr_result_neg_i_10_n_0,csr_result_neg_i_11_n_0}));
  CARRY4 csr_result_neg_reg_i_21
       (.CI(1'b0),
        .CO({csr_result_neg_reg_i_21_n_0,csr_result_neg_reg_i_21_n_1,csr_result_neg_reg_i_21_n_2,csr_result_neg_reg_i_21_n_3}),
        .CYINIT(1'b1),
        .DI({csr_result_neg_i_30_n_0,csr_result_neg_i_31_n_0,csr_result_neg_i_32_n_0,csr_result_neg_i_33_n_0}),
        .O(NLW_csr_result_neg_reg_i_21_O_UNCONNECTED[3:0]),
        .S({csr_result_neg_i_34_n_0,csr_result_neg_i_35_n_0,csr_result_neg_i_36_n_0,csr_result_neg_i_37_n_0}));
  CARRY4 csr_result_neg_reg_i_3
       (.CI(csr_result_neg_reg_i_12_n_0),
        .CO({csr_result_neg_reg_i_3_n_0,csr_result_neg_reg_i_3_n_1,csr_result_neg_reg_i_3_n_2,csr_result_neg_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({csr_result_neg_i_13_n_0,csr_result_neg_i_14_n_0,csr_result_neg_i_15_n_0,csr_result_neg_i_16_n_0}),
        .O(NLW_csr_result_neg_reg_i_3_O_UNCONNECTED[3:0]),
        .S({csr_result_neg_i_17_n_0,csr_result_neg_i_18_n_0,csr_result_neg_i_19_n_0,csr_result_neg_i_20_n_0}));
  LUT4 #(
    .INIT(16'hBE82)) 
    \csr_result_nsec[0]_i_1 
       (.I0(u_adder_n_163),
        .I1(p_2_in[16]),
        .I2(p_4_in[16]),
        .I3(nsC[0]),
        .O(add_result_nsec[0]));
  LUT6 #(
    .INIT(64'hFF00AAAA3C3CAAAA)) 
    \csr_result_nsec[0]_i_2 
       (.I0(\csr_result_nsec[0]_i_3_n_0 ),
        .I1(\csr_opb_nsec_reg_n_0_[0] ),
        .I2(\csr_opa_nsec_reg_n_0_[0] ),
        .I3(\csr_result_nsec_reg[3]_i_9_n_7 ),
        .I4(u_adder_n_0),
        .I5(csr_result_neg_reg_i_2_n_0),
        .O(nsC[0]));
  LUT6 #(
    .INIT(64'hFF00CCCC4E4E4E4E)) 
    \csr_result_nsec[0]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[3]_i_10_n_7 ),
        .I2(\csr_result_nsec[0]_i_4_n_0 ),
        .I3(\csr_result_nsec_reg[3]_i_9_n_7 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[0]_i_4 
       (.I0(\csr_opb_nsec_reg_n_0_[0] ),
        .I1(\csr_opa_nsec_reg_n_0_[0] ),
        .O(\csr_result_nsec[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[10]_i_1 
       (.I0(\csr_result_nsec[10]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_117),
        .I3(u_adder_n_113),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[10]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[10]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[11]_i_3_n_5 ),
        .I3(u_adder_n_89),
        .I4(\csr_result_nsec[10]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[10]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[11]_i_9_n_5 ),
        .I2(u_adder_n_58),
        .I3(\csr_result_nsec_reg[11]_i_3_n_5 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[11]_i_1 
       (.I0(\csr_result_nsec[11]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_116),
        .I3(u_adder_n_112),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[11]_i_10 
       (.I0(\csr_opb_nsec_reg_n_0_[11] ),
        .I1(\csr_opa_nsec_reg_n_0_[11] ),
        .O(\csr_result_nsec[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[11]_i_11 
       (.I0(\csr_opb_nsec_reg_n_0_[10] ),
        .I1(\csr_opa_nsec_reg_n_0_[10] ),
        .O(\csr_result_nsec[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[11]_i_12 
       (.I0(\csr_opb_nsec_reg_n_0_[9] ),
        .I1(\csr_opa_nsec_reg_n_0_[9] ),
        .O(\csr_result_nsec[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[11]_i_13 
       (.I0(\csr_opb_nsec_reg_n_0_[8] ),
        .I1(\csr_opa_nsec_reg_n_0_[8] ),
        .O(\csr_result_nsec[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[11]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[11]_i_3_n_4 ),
        .I3(u_adder_n_88),
        .I4(\csr_result_nsec[11]_i_4_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[11]_i_4 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[11]_i_9_n_4 ),
        .I2(u_adder_n_57),
        .I3(\csr_result_nsec_reg[11]_i_3_n_4 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[11]_i_5 
       (.I0(\csr_opa_nsec_reg_n_0_[11] ),
        .I1(\csr_opb_nsec_reg_n_0_[11] ),
        .O(\csr_result_nsec[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[11]_i_6 
       (.I0(\csr_opa_nsec_reg_n_0_[10] ),
        .I1(\csr_opb_nsec_reg_n_0_[10] ),
        .O(\csr_result_nsec[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[11]_i_7 
       (.I0(\csr_opa_nsec_reg_n_0_[9] ),
        .I1(\csr_opb_nsec_reg_n_0_[9] ),
        .O(\csr_result_nsec[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[11]_i_8 
       (.I0(\csr_opa_nsec_reg_n_0_[8] ),
        .I1(\csr_opb_nsec_reg_n_0_[8] ),
        .O(\csr_result_nsec[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[12]_i_1 
       (.I0(\csr_result_nsec[12]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_127),
        .I3(u_adder_n_123),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[12]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[12]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[15]_i_3_n_7 ),
        .I3(u_adder_n_95),
        .I4(\csr_result_nsec[12]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[12]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[15]_i_9_n_7 ),
        .I2(u_adder_n_64),
        .I3(\csr_result_nsec_reg[15]_i_3_n_7 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[13]_i_1 
       (.I0(\csr_result_nsec[13]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_126),
        .I3(u_adder_n_122),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[13]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[13]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[15]_i_3_n_6 ),
        .I3(u_adder_n_94),
        .I4(\csr_result_nsec[13]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[13]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[15]_i_9_n_6 ),
        .I2(u_adder_n_63),
        .I3(\csr_result_nsec_reg[15]_i_3_n_6 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[14]_i_1 
       (.I0(\csr_result_nsec[14]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_125),
        .I3(u_adder_n_121),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[14]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[14]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[15]_i_3_n_5 ),
        .I3(u_adder_n_93),
        .I4(\csr_result_nsec[14]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[14]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[15]_i_9_n_5 ),
        .I2(u_adder_n_62),
        .I3(\csr_result_nsec_reg[15]_i_3_n_5 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[15]_i_1 
       (.I0(\csr_result_nsec[15]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_124),
        .I3(u_adder_n_120),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[15]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[15]_i_10 
       (.I0(\csr_opb_nsec_reg_n_0_[15] ),
        .I1(\csr_opa_nsec_reg_n_0_[15] ),
        .O(\csr_result_nsec[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[15]_i_11 
       (.I0(\csr_opb_nsec_reg_n_0_[14] ),
        .I1(\csr_opa_nsec_reg_n_0_[14] ),
        .O(\csr_result_nsec[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[15]_i_12 
       (.I0(\csr_opb_nsec_reg_n_0_[13] ),
        .I1(\csr_opa_nsec_reg_n_0_[13] ),
        .O(\csr_result_nsec[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[15]_i_13 
       (.I0(\csr_opb_nsec_reg_n_0_[12] ),
        .I1(\csr_opa_nsec_reg_n_0_[12] ),
        .O(\csr_result_nsec[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[15]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[15]_i_3_n_4 ),
        .I3(u_adder_n_92),
        .I4(\csr_result_nsec[15]_i_4_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[15]_i_4 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[15]_i_9_n_4 ),
        .I2(u_adder_n_61),
        .I3(\csr_result_nsec_reg[15]_i_3_n_4 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[15]_i_5 
       (.I0(\csr_opa_nsec_reg_n_0_[15] ),
        .I1(\csr_opb_nsec_reg_n_0_[15] ),
        .O(\csr_result_nsec[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[15]_i_6 
       (.I0(\csr_opa_nsec_reg_n_0_[14] ),
        .I1(\csr_opb_nsec_reg_n_0_[14] ),
        .O(\csr_result_nsec[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[15]_i_7 
       (.I0(\csr_opa_nsec_reg_n_0_[13] ),
        .I1(\csr_opb_nsec_reg_n_0_[13] ),
        .O(\csr_result_nsec[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[15]_i_8 
       (.I0(\csr_opa_nsec_reg_n_0_[12] ),
        .I1(\csr_opb_nsec_reg_n_0_[12] ),
        .O(\csr_result_nsec[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[16]_i_1 
       (.I0(\csr_result_nsec[16]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_135),
        .I3(u_adder_n_131),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[16]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[16]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[19]_i_3_n_7 ),
        .I3(u_adder_n_99),
        .I4(\csr_result_nsec[16]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[16]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[19]_i_9_n_7 ),
        .I2(u_adder_n_68),
        .I3(\csr_result_nsec_reg[19]_i_3_n_7 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[17]_i_1 
       (.I0(\csr_result_nsec[17]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_134),
        .I3(u_adder_n_130),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[17]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[17]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[19]_i_3_n_6 ),
        .I3(u_adder_n_98),
        .I4(\csr_result_nsec[17]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[17]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[19]_i_9_n_6 ),
        .I2(u_adder_n_67),
        .I3(\csr_result_nsec_reg[19]_i_3_n_6 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[18]_i_1 
       (.I0(\csr_result_nsec[18]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_133),
        .I3(u_adder_n_129),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[18]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[18]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[19]_i_3_n_5 ),
        .I3(u_adder_n_97),
        .I4(\csr_result_nsec[18]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[18]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[19]_i_9_n_5 ),
        .I2(u_adder_n_66),
        .I3(\csr_result_nsec_reg[19]_i_3_n_5 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[19]_i_1 
       (.I0(\csr_result_nsec[19]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_132),
        .I3(u_adder_n_128),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[19]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[19]_i_10 
       (.I0(\csr_opb_nsec_reg_n_0_[19] ),
        .I1(\csr_opa_nsec_reg_n_0_[19] ),
        .O(\csr_result_nsec[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[19]_i_11 
       (.I0(\csr_opb_nsec_reg_n_0_[18] ),
        .I1(\csr_opa_nsec_reg_n_0_[18] ),
        .O(\csr_result_nsec[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[19]_i_12 
       (.I0(\csr_opb_nsec_reg_n_0_[17] ),
        .I1(\csr_opa_nsec_reg_n_0_[17] ),
        .O(\csr_result_nsec[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[19]_i_13 
       (.I0(\csr_opb_nsec_reg_n_0_[16] ),
        .I1(\csr_opa_nsec_reg_n_0_[16] ),
        .O(\csr_result_nsec[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[19]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[19]_i_3_n_4 ),
        .I3(u_adder_n_96),
        .I4(\csr_result_nsec[19]_i_4_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[19]_i_4 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[19]_i_9_n_4 ),
        .I2(u_adder_n_65),
        .I3(\csr_result_nsec_reg[19]_i_3_n_4 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[19]_i_5 
       (.I0(\csr_opa_nsec_reg_n_0_[19] ),
        .I1(\csr_opb_nsec_reg_n_0_[19] ),
        .O(\csr_result_nsec[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[19]_i_6 
       (.I0(\csr_opa_nsec_reg_n_0_[18] ),
        .I1(\csr_opb_nsec_reg_n_0_[18] ),
        .O(\csr_result_nsec[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[19]_i_7 
       (.I0(\csr_opa_nsec_reg_n_0_[17] ),
        .I1(\csr_opb_nsec_reg_n_0_[17] ),
        .O(\csr_result_nsec[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[19]_i_8 
       (.I0(\csr_opa_nsec_reg_n_0_[16] ),
        .I1(\csr_opb_nsec_reg_n_0_[16] ),
        .O(\csr_result_nsec[19]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hBE82)) 
    \csr_result_nsec[1]_i_1 
       (.I0(u_adder_n_162),
        .I1(p_2_in[16]),
        .I2(p_4_in[16]),
        .I3(nsC[1]),
        .O(add_result_nsec[1]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \csr_result_nsec[1]_i_2 
       (.I0(\csr_result_nsec[1]_i_3_n_0 ),
        .I1(u_adder_n_83),
        .I2(\csr_result_nsec_reg[3]_i_9_n_6 ),
        .I3(u_adder_n_0),
        .I4(csr_result_neg_reg_i_2_n_0),
        .O(nsC[1]));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[1]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[3]_i_10_n_6 ),
        .I2(u_adder_n_52),
        .I3(\csr_result_nsec_reg[3]_i_9_n_6 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[20]_i_1 
       (.I0(\csr_result_nsec[20]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_143),
        .I3(u_adder_n_139),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[20]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[20]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[23]_i_3_n_7 ),
        .I3(u_adder_n_103),
        .I4(\csr_result_nsec[20]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[20]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[23]_i_9_n_7 ),
        .I2(u_adder_n_72),
        .I3(\csr_result_nsec_reg[23]_i_3_n_7 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[21]_i_1 
       (.I0(\csr_result_nsec[21]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_142),
        .I3(u_adder_n_138),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[21]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[21]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[23]_i_3_n_6 ),
        .I3(u_adder_n_102),
        .I4(\csr_result_nsec[21]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[21]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[23]_i_9_n_6 ),
        .I2(u_adder_n_71),
        .I3(\csr_result_nsec_reg[23]_i_3_n_6 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[22]_i_1 
       (.I0(\csr_result_nsec[22]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_141),
        .I3(u_adder_n_137),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[22]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[22]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[23]_i_3_n_5 ),
        .I3(u_adder_n_101),
        .I4(\csr_result_nsec[22]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[22]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[23]_i_9_n_5 ),
        .I2(u_adder_n_70),
        .I3(\csr_result_nsec_reg[23]_i_3_n_5 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[23]_i_1 
       (.I0(\csr_result_nsec[23]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_140),
        .I3(u_adder_n_136),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[23]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[23]_i_10 
       (.I0(\csr_opb_nsec_reg_n_0_[23] ),
        .I1(\csr_opa_nsec_reg_n_0_[23] ),
        .O(\csr_result_nsec[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[23]_i_11 
       (.I0(\csr_opb_nsec_reg_n_0_[22] ),
        .I1(\csr_opa_nsec_reg_n_0_[22] ),
        .O(\csr_result_nsec[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[23]_i_12 
       (.I0(\csr_opb_nsec_reg_n_0_[21] ),
        .I1(\csr_opa_nsec_reg_n_0_[21] ),
        .O(\csr_result_nsec[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[23]_i_13 
       (.I0(\csr_opb_nsec_reg_n_0_[20] ),
        .I1(\csr_opa_nsec_reg_n_0_[20] ),
        .O(\csr_result_nsec[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[23]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[23]_i_3_n_4 ),
        .I3(u_adder_n_100),
        .I4(\csr_result_nsec[23]_i_4_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[23]_i_4 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[23]_i_9_n_4 ),
        .I2(u_adder_n_69),
        .I3(\csr_result_nsec_reg[23]_i_3_n_4 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[23]_i_5 
       (.I0(\csr_opa_nsec_reg_n_0_[23] ),
        .I1(\csr_opb_nsec_reg_n_0_[23] ),
        .O(\csr_result_nsec[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[23]_i_6 
       (.I0(\csr_opa_nsec_reg_n_0_[22] ),
        .I1(\csr_opb_nsec_reg_n_0_[22] ),
        .O(\csr_result_nsec[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[23]_i_7 
       (.I0(\csr_opa_nsec_reg_n_0_[21] ),
        .I1(\csr_opb_nsec_reg_n_0_[21] ),
        .O(\csr_result_nsec[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[23]_i_8 
       (.I0(\csr_opa_nsec_reg_n_0_[20] ),
        .I1(\csr_opb_nsec_reg_n_0_[20] ),
        .O(\csr_result_nsec[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[24]_i_1 
       (.I0(\csr_result_nsec[24]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_151),
        .I3(u_adder_n_147),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[24]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[24]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[27]_i_3_n_7 ),
        .I3(u_adder_n_107),
        .I4(\csr_result_nsec[24]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[24]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[27]_i_9_n_7 ),
        .I2(u_adder_n_76),
        .I3(\csr_result_nsec_reg[27]_i_3_n_7 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[25]_i_1 
       (.I0(\csr_result_nsec[25]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_150),
        .I3(u_adder_n_146),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[25]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[25]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[27]_i_3_n_6 ),
        .I3(u_adder_n_106),
        .I4(\csr_result_nsec[25]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[25]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[27]_i_9_n_6 ),
        .I2(u_adder_n_75),
        .I3(\csr_result_nsec_reg[27]_i_3_n_6 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[26]_i_1 
       (.I0(\csr_result_nsec[26]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_149),
        .I3(u_adder_n_145),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[26]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[26]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[27]_i_3_n_5 ),
        .I3(u_adder_n_105),
        .I4(\csr_result_nsec[26]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[26]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[27]_i_9_n_5 ),
        .I2(u_adder_n_74),
        .I3(\csr_result_nsec_reg[27]_i_3_n_5 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[27]_i_1 
       (.I0(\csr_result_nsec[27]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_148),
        .I3(u_adder_n_144),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[27]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[27]_i_10 
       (.I0(\csr_opb_nsec_reg_n_0_[27] ),
        .I1(\csr_opa_nsec_reg_n_0_[27] ),
        .O(\csr_result_nsec[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[27]_i_11 
       (.I0(\csr_opb_nsec_reg_n_0_[26] ),
        .I1(\csr_opa_nsec_reg_n_0_[26] ),
        .O(\csr_result_nsec[27]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[27]_i_12 
       (.I0(\csr_opb_nsec_reg_n_0_[25] ),
        .I1(\csr_opa_nsec_reg_n_0_[25] ),
        .O(\csr_result_nsec[27]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[27]_i_13 
       (.I0(\csr_opb_nsec_reg_n_0_[24] ),
        .I1(\csr_opa_nsec_reg_n_0_[24] ),
        .O(\csr_result_nsec[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[27]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[27]_i_3_n_4 ),
        .I3(u_adder_n_104),
        .I4(\csr_result_nsec[27]_i_4_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[27]_i_4 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[27]_i_9_n_4 ),
        .I2(u_adder_n_73),
        .I3(\csr_result_nsec_reg[27]_i_3_n_4 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[27]_i_5 
       (.I0(\csr_opa_nsec_reg_n_0_[27] ),
        .I1(\csr_opb_nsec_reg_n_0_[27] ),
        .O(\csr_result_nsec[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[27]_i_6 
       (.I0(\csr_opa_nsec_reg_n_0_[26] ),
        .I1(\csr_opb_nsec_reg_n_0_[26] ),
        .O(\csr_result_nsec[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[27]_i_7 
       (.I0(\csr_opa_nsec_reg_n_0_[25] ),
        .I1(\csr_opb_nsec_reg_n_0_[25] ),
        .O(\csr_result_nsec[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[27]_i_8 
       (.I0(\csr_opa_nsec_reg_n_0_[24] ),
        .I1(\csr_opb_nsec_reg_n_0_[24] ),
        .O(\csr_result_nsec[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[28]_i_1 
       (.I0(\csr_result_nsec[28]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_159),
        .I3(u_adder_n_155),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[28]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[28]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[31]_i_5_n_7 ),
        .I3(u_adder_n_111),
        .I4(\csr_result_nsec[28]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[28]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[31]_i_14_n_7 ),
        .I2(u_adder_n_80),
        .I3(\csr_result_nsec_reg[31]_i_5_n_7 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[29]_i_1 
       (.I0(\csr_result_nsec[29]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_158),
        .I3(u_adder_n_154),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[29]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[29]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[31]_i_5_n_6 ),
        .I3(u_adder_n_110),
        .I4(\csr_result_nsec[29]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[29]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[31]_i_14_n_6 ),
        .I2(u_adder_n_79),
        .I3(\csr_result_nsec_reg[31]_i_5_n_6 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBE82)) 
    \csr_result_nsec[2]_i_1 
       (.I0(u_adder_n_161),
        .I1(p_2_in[16]),
        .I2(p_4_in[16]),
        .I3(nsC[2]),
        .O(add_result_nsec[2]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \csr_result_nsec[2]_i_2 
       (.I0(\csr_result_nsec[2]_i_3_n_0 ),
        .I1(u_adder_n_82),
        .I2(\csr_result_nsec_reg[3]_i_9_n_5 ),
        .I3(u_adder_n_0),
        .I4(csr_result_neg_reg_i_2_n_0),
        .O(nsC[2]));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[2]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[3]_i_10_n_5 ),
        .I2(u_adder_n_51),
        .I3(\csr_result_nsec_reg[3]_i_9_n_5 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[30]_i_1 
       (.I0(\csr_result_nsec[30]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_157),
        .I3(u_adder_n_153),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[30]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[30]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[31]_i_5_n_5 ),
        .I3(u_adder_n_109),
        .I4(\csr_result_nsec[30]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[30]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[31]_i_14_n_5 ),
        .I2(u_adder_n_78),
        .I3(\csr_result_nsec_reg[31]_i_5_n_5 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[31]_i_1 
       (.I0(\csr_result_nsec[31]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_156),
        .I3(u_adder_n_152),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[31]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[31]_i_10 
       (.I0(\csr_opb_nsec_reg_n_0_[31] ),
        .I1(\csr_opa_nsec_reg_n_0_[31] ),
        .O(\csr_result_nsec[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[31]_i_11 
       (.I0(\csr_opa_nsec_reg_n_0_[30] ),
        .I1(\csr_opb_nsec_reg_n_0_[30] ),
        .O(\csr_result_nsec[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[31]_i_12 
       (.I0(\csr_opa_nsec_reg_n_0_[29] ),
        .I1(\csr_opb_nsec_reg_n_0_[29] ),
        .O(\csr_result_nsec[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[31]_i_13 
       (.I0(\csr_opa_nsec_reg_n_0_[28] ),
        .I1(\csr_opb_nsec_reg_n_0_[28] ),
        .O(\csr_result_nsec[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \csr_result_nsec[31]_i_15 
       (.I0(u_adder_n_150),
        .I1(u_adder_n_151),
        .I2(u_adder_n_140),
        .O(\csr_result_nsec[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \csr_result_nsec[31]_i_16 
       (.I0(u_adder_n_132),
        .I1(u_adder_n_143),
        .O(\csr_result_nsec[31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \csr_result_nsec[31]_i_17 
       (.I0(u_adder_n_134),
        .I1(u_adder_n_124),
        .I2(u_adder_n_125),
        .O(\csr_result_nsec[31]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFA8)) 
    \csr_result_nsec[31]_i_18 
       (.I0(u_adder_n_116),
        .I1(u_adder_n_118),
        .I2(u_adder_n_117),
        .I3(u_adder_n_126),
        .I4(u_adder_n_127),
        .O(\csr_result_nsec[31]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \csr_result_nsec[31]_i_19 
       (.I0(u_adder_n_135),
        .I1(u_adder_n_134),
        .I2(u_adder_n_133),
        .O(\csr_result_nsec[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[31]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[31]_i_5_n_4 ),
        .I3(u_adder_n_108),
        .I4(\csr_result_nsec[31]_i_6_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csr_result_nsec[31]_i_20 
       (.I0(u_adder_n_142),
        .I1(u_adder_n_141),
        .O(\csr_result_nsec[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[31]_i_21 
       (.I0(\csr_opb_nsec_reg_n_0_[31] ),
        .I1(\csr_opa_nsec_reg_n_0_[31] ),
        .O(\csr_result_nsec[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[31]_i_22 
       (.I0(\csr_opb_nsec_reg_n_0_[30] ),
        .I1(\csr_opa_nsec_reg_n_0_[30] ),
        .O(\csr_result_nsec[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[31]_i_23 
       (.I0(\csr_opb_nsec_reg_n_0_[29] ),
        .I1(\csr_opa_nsec_reg_n_0_[29] ),
        .O(\csr_result_nsec[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[31]_i_24 
       (.I0(\csr_opb_nsec_reg_n_0_[28] ),
        .I1(\csr_opa_nsec_reg_n_0_[28] ),
        .O(\csr_result_nsec[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000222A)) 
    \csr_result_nsec[31]_i_3 
       (.I0(overD1__21),
        .I1(\csr_result_nsec[31]_i_8_n_0 ),
        .I2(u_adder_n_149),
        .I3(\csr_result_nsec[31]_i_9_n_0 ),
        .I4(u_adder_n_157),
        .I5(u_adder_n_156),
        .O(\csr_result_nsec[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8880)) 
    \csr_result_nsec[31]_i_4 
       (.I0(overD1__21),
        .I1(\csr_result_nsec[31]_i_8_n_0 ),
        .I2(u_adder_n_149),
        .I3(\csr_result_nsec[31]_i_9_n_0 ),
        .I4(u_adder_n_157),
        .I5(u_adder_n_156),
        .O(\csr_result_nsec[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[31]_i_6 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[31]_i_14_n_4 ),
        .I2(u_adder_n_77),
        .I3(\csr_result_nsec_reg[31]_i_5_n_4 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[31]_i_7 
       (.I0(p_2_in[16]),
        .I1(p_4_in[16]),
        .O(overD1__21));
  LUT3 #(
    .INIT(8'h80)) 
    \csr_result_nsec[31]_i_8 
       (.I0(u_adder_n_158),
        .I1(u_adder_n_159),
        .I2(u_adder_n_148),
        .O(\csr_result_nsec[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888000)) 
    \csr_result_nsec[31]_i_9 
       (.I0(\csr_result_nsec[31]_i_15_n_0 ),
        .I1(\csr_result_nsec[31]_i_16_n_0 ),
        .I2(\csr_result_nsec[31]_i_17_n_0 ),
        .I3(\csr_result_nsec[31]_i_18_n_0 ),
        .I4(\csr_result_nsec[31]_i_19_n_0 ),
        .I5(\csr_result_nsec[31]_i_20_n_0 ),
        .O(\csr_result_nsec[31]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBE82)) 
    \csr_result_nsec[3]_i_1 
       (.I0(u_adder_n_160),
        .I1(p_2_in[16]),
        .I2(p_4_in[16]),
        .I3(nsC[3]),
        .O(add_result_nsec[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[3]_i_11 
       (.I0(\csr_opa_nsec_reg_n_0_[3] ),
        .I1(\csr_opb_nsec_reg_n_0_[3] ),
        .O(\csr_result_nsec[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[3]_i_12 
       (.I0(\csr_opa_nsec_reg_n_0_[2] ),
        .I1(\csr_opb_nsec_reg_n_0_[2] ),
        .O(\csr_result_nsec[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[3]_i_13 
       (.I0(\csr_opa_nsec_reg_n_0_[1] ),
        .I1(\csr_opb_nsec_reg_n_0_[1] ),
        .O(\csr_result_nsec[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[3]_i_14 
       (.I0(\csr_opa_nsec_reg_n_0_[0] ),
        .I1(\csr_opb_nsec_reg_n_0_[0] ),
        .O(\csr_result_nsec[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[3]_i_15 
       (.I0(\csr_opb_nsec_reg_n_0_[3] ),
        .I1(\csr_opa_nsec_reg_n_0_[3] ),
        .O(\csr_result_nsec[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[3]_i_16 
       (.I0(\csr_opb_nsec_reg_n_0_[2] ),
        .I1(\csr_opa_nsec_reg_n_0_[2] ),
        .O(\csr_result_nsec[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[3]_i_17 
       (.I0(\csr_opb_nsec_reg_n_0_[1] ),
        .I1(\csr_opa_nsec_reg_n_0_[1] ),
        .O(\csr_result_nsec[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[3]_i_18 
       (.I0(\csr_opb_nsec_reg_n_0_[0] ),
        .I1(\csr_opa_nsec_reg_n_0_[0] ),
        .O(\csr_result_nsec[3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \csr_result_nsec[3]_i_3 
       (.I0(\csr_result_nsec[3]_i_8_n_0 ),
        .I1(u_adder_n_81),
        .I2(\csr_result_nsec_reg[3]_i_9_n_4 ),
        .I3(u_adder_n_0),
        .I4(csr_result_neg_reg_i_2_n_0),
        .O(nsC[3]));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[3]_i_8 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[3]_i_10_n_4 ),
        .I2(u_adder_n_50),
        .I3(\csr_result_nsec_reg[3]_i_9_n_4 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hBE82)) 
    \csr_result_nsec[4]_i_1 
       (.I0(u_adder_n_167),
        .I1(p_2_in[16]),
        .I2(p_4_in[16]),
        .I3(nsC[4]),
        .O(add_result_nsec[4]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \csr_result_nsec[4]_i_2 
       (.I0(\csr_result_nsec[4]_i_3_n_0 ),
        .I1(u_adder_n_87),
        .I2(\csr_result_nsec_reg[7]_i_9_n_7 ),
        .I3(u_adder_n_0),
        .I4(csr_result_neg_reg_i_2_n_0),
        .O(nsC[4]));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[4]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[7]_i_10_n_7 ),
        .I2(u_adder_n_56),
        .I3(\csr_result_nsec_reg[7]_i_9_n_7 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBE82)) 
    \csr_result_nsec[5]_i_1 
       (.I0(u_adder_n_166),
        .I1(p_2_in[16]),
        .I2(p_4_in[16]),
        .I3(nsC[5]),
        .O(add_result_nsec[5]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \csr_result_nsec[5]_i_2 
       (.I0(\csr_result_nsec[5]_i_3_n_0 ),
        .I1(u_adder_n_86),
        .I2(\csr_result_nsec_reg[7]_i_9_n_6 ),
        .I3(u_adder_n_0),
        .I4(csr_result_neg_reg_i_2_n_0),
        .O(nsC[5]));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[5]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[7]_i_10_n_6 ),
        .I2(u_adder_n_55),
        .I3(\csr_result_nsec_reg[7]_i_9_n_6 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBE82)) 
    \csr_result_nsec[6]_i_1 
       (.I0(u_adder_n_165),
        .I1(p_2_in[16]),
        .I2(p_4_in[16]),
        .I3(nsC[6]),
        .O(add_result_nsec[6]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \csr_result_nsec[6]_i_2 
       (.I0(\csr_result_nsec[6]_i_3_n_0 ),
        .I1(u_adder_n_85),
        .I2(\csr_result_nsec_reg[7]_i_9_n_5 ),
        .I3(u_adder_n_0),
        .I4(csr_result_neg_reg_i_2_n_0),
        .O(nsC[6]));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[6]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[7]_i_10_n_5 ),
        .I2(u_adder_n_54),
        .I3(\csr_result_nsec_reg[7]_i_9_n_5 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBE82)) 
    \csr_result_nsec[7]_i_1 
       (.I0(u_adder_n_164),
        .I1(p_2_in[16]),
        .I2(p_4_in[16]),
        .I3(nsC[7]),
        .O(add_result_nsec[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[7]_i_11 
       (.I0(\csr_opa_nsec_reg_n_0_[7] ),
        .I1(\csr_opb_nsec_reg_n_0_[7] ),
        .O(\csr_result_nsec[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[7]_i_12 
       (.I0(\csr_opa_nsec_reg_n_0_[6] ),
        .I1(\csr_opb_nsec_reg_n_0_[6] ),
        .O(\csr_result_nsec[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[7]_i_13 
       (.I0(\csr_opa_nsec_reg_n_0_[5] ),
        .I1(\csr_opb_nsec_reg_n_0_[5] ),
        .O(\csr_result_nsec[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[7]_i_14 
       (.I0(\csr_opa_nsec_reg_n_0_[4] ),
        .I1(\csr_opb_nsec_reg_n_0_[4] ),
        .O(\csr_result_nsec[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[7]_i_15 
       (.I0(\csr_opb_nsec_reg_n_0_[7] ),
        .I1(\csr_opa_nsec_reg_n_0_[7] ),
        .O(\csr_result_nsec[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[7]_i_16 
       (.I0(\csr_opb_nsec_reg_n_0_[6] ),
        .I1(\csr_opa_nsec_reg_n_0_[6] ),
        .O(\csr_result_nsec[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[7]_i_17 
       (.I0(\csr_opb_nsec_reg_n_0_[5] ),
        .I1(\csr_opa_nsec_reg_n_0_[5] ),
        .O(\csr_result_nsec[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_nsec[7]_i_18 
       (.I0(\csr_opb_nsec_reg_n_0_[4] ),
        .I1(\csr_opa_nsec_reg_n_0_[4] ),
        .O(\csr_result_nsec[7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \csr_result_nsec[7]_i_3 
       (.I0(\csr_result_nsec[7]_i_8_n_0 ),
        .I1(u_adder_n_84),
        .I2(\csr_result_nsec_reg[7]_i_9_n_4 ),
        .I3(u_adder_n_0),
        .I4(csr_result_neg_reg_i_2_n_0),
        .O(nsC[7]));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[7]_i_8 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[7]_i_10_n_4 ),
        .I2(u_adder_n_53),
        .I3(\csr_result_nsec_reg[7]_i_9_n_4 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[8]_i_1 
       (.I0(\csr_result_nsec[8]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_119),
        .I3(u_adder_n_115),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[8]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[8]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[11]_i_3_n_7 ),
        .I3(u_adder_n_91),
        .I4(\csr_result_nsec[8]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[8]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[11]_i_9_n_7 ),
        .I2(u_adder_n_60),
        .I3(\csr_result_nsec_reg[11]_i_3_n_7 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \csr_result_nsec[9]_i_1 
       (.I0(\csr_result_nsec[9]_i_2_n_0 ),
        .I1(\csr_result_nsec[31]_i_3_n_0 ),
        .I2(u_adder_n_118),
        .I3(u_adder_n_114),
        .I4(\csr_result_nsec[31]_i_4_n_0 ),
        .O(add_result_nsec[9]));
  LUT6 #(
    .INIT(64'h00000000F7B3C480)) 
    \csr_result_nsec[9]_i_2 
       (.I0(csr_result_neg_reg_i_2_n_0),
        .I1(u_adder_n_0),
        .I2(\csr_result_nsec_reg[11]_i_3_n_6 ),
        .I3(u_adder_n_90),
        .I4(\csr_result_nsec[9]_i_3_n_0 ),
        .I5(overD1__21),
        .O(\csr_result_nsec[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \csr_result_nsec[9]_i_3 
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_result_nsec_reg[11]_i_9_n_6 ),
        .I2(u_adder_n_59),
        .I3(\csr_result_nsec_reg[11]_i_3_n_6 ),
        .I4(csr_result_neg_reg_i_2_n_0),
        .I5(u_adder_n_1),
        .O(\csr_result_nsec[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[0] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[0]),
        .Q(csr_result_nsec[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[10] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[10]),
        .Q(csr_result_nsec[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[11] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[11]),
        .Q(csr_result_nsec[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[11]_i_3 
       (.CI(\csr_result_nsec_reg[7]_i_9_n_0 ),
        .CO({\csr_result_nsec_reg[11]_i_3_n_0 ,\csr_result_nsec_reg[11]_i_3_n_1 ,\csr_result_nsec_reg[11]_i_3_n_2 ,\csr_result_nsec_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_nsec_reg_n_0_[11] ,\csr_opa_nsec_reg_n_0_[10] ,\csr_opa_nsec_reg_n_0_[9] ,\csr_opa_nsec_reg_n_0_[8] }),
        .O({\csr_result_nsec_reg[11]_i_3_n_4 ,\csr_result_nsec_reg[11]_i_3_n_5 ,\csr_result_nsec_reg[11]_i_3_n_6 ,\csr_result_nsec_reg[11]_i_3_n_7 }),
        .S({\csr_result_nsec[11]_i_5_n_0 ,\csr_result_nsec[11]_i_6_n_0 ,\csr_result_nsec[11]_i_7_n_0 ,\csr_result_nsec[11]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[11]_i_9 
       (.CI(\csr_result_nsec_reg[7]_i_10_n_0 ),
        .CO({\csr_result_nsec_reg[11]_i_9_n_0 ,\csr_result_nsec_reg[11]_i_9_n_1 ,\csr_result_nsec_reg[11]_i_9_n_2 ,\csr_result_nsec_reg[11]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opb_nsec_reg_n_0_[11] ,\csr_opb_nsec_reg_n_0_[10] ,\csr_opb_nsec_reg_n_0_[9] ,\csr_opb_nsec_reg_n_0_[8] }),
        .O({\csr_result_nsec_reg[11]_i_9_n_4 ,\csr_result_nsec_reg[11]_i_9_n_5 ,\csr_result_nsec_reg[11]_i_9_n_6 ,\csr_result_nsec_reg[11]_i_9_n_7 }),
        .S({\csr_result_nsec[11]_i_10_n_0 ,\csr_result_nsec[11]_i_11_n_0 ,\csr_result_nsec[11]_i_12_n_0 ,\csr_result_nsec[11]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[12] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[12]),
        .Q(csr_result_nsec[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[13] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[13]),
        .Q(csr_result_nsec[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[14] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[14]),
        .Q(csr_result_nsec[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[15] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[15]),
        .Q(csr_result_nsec[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[15]_i_3 
       (.CI(\csr_result_nsec_reg[11]_i_3_n_0 ),
        .CO({\csr_result_nsec_reg[15]_i_3_n_0 ,\csr_result_nsec_reg[15]_i_3_n_1 ,\csr_result_nsec_reg[15]_i_3_n_2 ,\csr_result_nsec_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_nsec_reg_n_0_[15] ,\csr_opa_nsec_reg_n_0_[14] ,\csr_opa_nsec_reg_n_0_[13] ,\csr_opa_nsec_reg_n_0_[12] }),
        .O({\csr_result_nsec_reg[15]_i_3_n_4 ,\csr_result_nsec_reg[15]_i_3_n_5 ,\csr_result_nsec_reg[15]_i_3_n_6 ,\csr_result_nsec_reg[15]_i_3_n_7 }),
        .S({\csr_result_nsec[15]_i_5_n_0 ,\csr_result_nsec[15]_i_6_n_0 ,\csr_result_nsec[15]_i_7_n_0 ,\csr_result_nsec[15]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[15]_i_9 
       (.CI(\csr_result_nsec_reg[11]_i_9_n_0 ),
        .CO({\csr_result_nsec_reg[15]_i_9_n_0 ,\csr_result_nsec_reg[15]_i_9_n_1 ,\csr_result_nsec_reg[15]_i_9_n_2 ,\csr_result_nsec_reg[15]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opb_nsec_reg_n_0_[15] ,\csr_opb_nsec_reg_n_0_[14] ,\csr_opb_nsec_reg_n_0_[13] ,\csr_opb_nsec_reg_n_0_[12] }),
        .O({\csr_result_nsec_reg[15]_i_9_n_4 ,\csr_result_nsec_reg[15]_i_9_n_5 ,\csr_result_nsec_reg[15]_i_9_n_6 ,\csr_result_nsec_reg[15]_i_9_n_7 }),
        .S({\csr_result_nsec[15]_i_10_n_0 ,\csr_result_nsec[15]_i_11_n_0 ,\csr_result_nsec[15]_i_12_n_0 ,\csr_result_nsec[15]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[16] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[16]),
        .Q(csr_result_nsec[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[17] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[17]),
        .Q(csr_result_nsec[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[18] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[18]),
        .Q(csr_result_nsec[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[19] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[19]),
        .Q(csr_result_nsec[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[19]_i_3 
       (.CI(\csr_result_nsec_reg[15]_i_3_n_0 ),
        .CO({\csr_result_nsec_reg[19]_i_3_n_0 ,\csr_result_nsec_reg[19]_i_3_n_1 ,\csr_result_nsec_reg[19]_i_3_n_2 ,\csr_result_nsec_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_nsec_reg_n_0_[19] ,\csr_opa_nsec_reg_n_0_[18] ,\csr_opa_nsec_reg_n_0_[17] ,\csr_opa_nsec_reg_n_0_[16] }),
        .O({\csr_result_nsec_reg[19]_i_3_n_4 ,\csr_result_nsec_reg[19]_i_3_n_5 ,\csr_result_nsec_reg[19]_i_3_n_6 ,\csr_result_nsec_reg[19]_i_3_n_7 }),
        .S({\csr_result_nsec[19]_i_5_n_0 ,\csr_result_nsec[19]_i_6_n_0 ,\csr_result_nsec[19]_i_7_n_0 ,\csr_result_nsec[19]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[19]_i_9 
       (.CI(\csr_result_nsec_reg[15]_i_9_n_0 ),
        .CO({\csr_result_nsec_reg[19]_i_9_n_0 ,\csr_result_nsec_reg[19]_i_9_n_1 ,\csr_result_nsec_reg[19]_i_9_n_2 ,\csr_result_nsec_reg[19]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opb_nsec_reg_n_0_[19] ,\csr_opb_nsec_reg_n_0_[18] ,\csr_opb_nsec_reg_n_0_[17] ,\csr_opb_nsec_reg_n_0_[16] }),
        .O({\csr_result_nsec_reg[19]_i_9_n_4 ,\csr_result_nsec_reg[19]_i_9_n_5 ,\csr_result_nsec_reg[19]_i_9_n_6 ,\csr_result_nsec_reg[19]_i_9_n_7 }),
        .S({\csr_result_nsec[19]_i_10_n_0 ,\csr_result_nsec[19]_i_11_n_0 ,\csr_result_nsec[19]_i_12_n_0 ,\csr_result_nsec[19]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[1] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[1]),
        .Q(csr_result_nsec[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[20] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[20]),
        .Q(csr_result_nsec[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[21] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[21]),
        .Q(csr_result_nsec[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[22] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[22]),
        .Q(csr_result_nsec[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[23] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[23]),
        .Q(csr_result_nsec[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[23]_i_3 
       (.CI(\csr_result_nsec_reg[19]_i_3_n_0 ),
        .CO({\csr_result_nsec_reg[23]_i_3_n_0 ,\csr_result_nsec_reg[23]_i_3_n_1 ,\csr_result_nsec_reg[23]_i_3_n_2 ,\csr_result_nsec_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_nsec_reg_n_0_[23] ,\csr_opa_nsec_reg_n_0_[22] ,\csr_opa_nsec_reg_n_0_[21] ,\csr_opa_nsec_reg_n_0_[20] }),
        .O({\csr_result_nsec_reg[23]_i_3_n_4 ,\csr_result_nsec_reg[23]_i_3_n_5 ,\csr_result_nsec_reg[23]_i_3_n_6 ,\csr_result_nsec_reg[23]_i_3_n_7 }),
        .S({\csr_result_nsec[23]_i_5_n_0 ,\csr_result_nsec[23]_i_6_n_0 ,\csr_result_nsec[23]_i_7_n_0 ,\csr_result_nsec[23]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[23]_i_9 
       (.CI(\csr_result_nsec_reg[19]_i_9_n_0 ),
        .CO({\csr_result_nsec_reg[23]_i_9_n_0 ,\csr_result_nsec_reg[23]_i_9_n_1 ,\csr_result_nsec_reg[23]_i_9_n_2 ,\csr_result_nsec_reg[23]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opb_nsec_reg_n_0_[23] ,\csr_opb_nsec_reg_n_0_[22] ,\csr_opb_nsec_reg_n_0_[21] ,\csr_opb_nsec_reg_n_0_[20] }),
        .O({\csr_result_nsec_reg[23]_i_9_n_4 ,\csr_result_nsec_reg[23]_i_9_n_5 ,\csr_result_nsec_reg[23]_i_9_n_6 ,\csr_result_nsec_reg[23]_i_9_n_7 }),
        .S({\csr_result_nsec[23]_i_10_n_0 ,\csr_result_nsec[23]_i_11_n_0 ,\csr_result_nsec[23]_i_12_n_0 ,\csr_result_nsec[23]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[24] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[24]),
        .Q(csr_result_nsec[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[25] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[25]),
        .Q(csr_result_nsec[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[26] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[26]),
        .Q(csr_result_nsec[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[27] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[27]),
        .Q(csr_result_nsec[27]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[27]_i_3 
       (.CI(\csr_result_nsec_reg[23]_i_3_n_0 ),
        .CO({\csr_result_nsec_reg[27]_i_3_n_0 ,\csr_result_nsec_reg[27]_i_3_n_1 ,\csr_result_nsec_reg[27]_i_3_n_2 ,\csr_result_nsec_reg[27]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_nsec_reg_n_0_[27] ,\csr_opa_nsec_reg_n_0_[26] ,\csr_opa_nsec_reg_n_0_[25] ,\csr_opa_nsec_reg_n_0_[24] }),
        .O({\csr_result_nsec_reg[27]_i_3_n_4 ,\csr_result_nsec_reg[27]_i_3_n_5 ,\csr_result_nsec_reg[27]_i_3_n_6 ,\csr_result_nsec_reg[27]_i_3_n_7 }),
        .S({\csr_result_nsec[27]_i_5_n_0 ,\csr_result_nsec[27]_i_6_n_0 ,\csr_result_nsec[27]_i_7_n_0 ,\csr_result_nsec[27]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[27]_i_9 
       (.CI(\csr_result_nsec_reg[23]_i_9_n_0 ),
        .CO({\csr_result_nsec_reg[27]_i_9_n_0 ,\csr_result_nsec_reg[27]_i_9_n_1 ,\csr_result_nsec_reg[27]_i_9_n_2 ,\csr_result_nsec_reg[27]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opb_nsec_reg_n_0_[27] ,\csr_opb_nsec_reg_n_0_[26] ,\csr_opb_nsec_reg_n_0_[25] ,\csr_opb_nsec_reg_n_0_[24] }),
        .O({\csr_result_nsec_reg[27]_i_9_n_4 ,\csr_result_nsec_reg[27]_i_9_n_5 ,\csr_result_nsec_reg[27]_i_9_n_6 ,\csr_result_nsec_reg[27]_i_9_n_7 }),
        .S({\csr_result_nsec[27]_i_10_n_0 ,\csr_result_nsec[27]_i_11_n_0 ,\csr_result_nsec[27]_i_12_n_0 ,\csr_result_nsec[27]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[28] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[28]),
        .Q(csr_result_nsec[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[29] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[29]),
        .Q(csr_result_nsec[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[2] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[2]),
        .Q(csr_result_nsec[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[30] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[30]),
        .Q(csr_result_nsec[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[31] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[31]),
        .Q(csr_result_nsec[31]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[31]_i_14 
       (.CI(\csr_result_nsec_reg[27]_i_9_n_0 ),
        .CO({\NLW_csr_result_nsec_reg[31]_i_14_CO_UNCONNECTED [3],\csr_result_nsec_reg[31]_i_14_n_1 ,\csr_result_nsec_reg[31]_i_14_n_2 ,\csr_result_nsec_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\csr_opb_nsec_reg_n_0_[30] ,\csr_opb_nsec_reg_n_0_[29] ,\csr_opb_nsec_reg_n_0_[28] }),
        .O({\csr_result_nsec_reg[31]_i_14_n_4 ,\csr_result_nsec_reg[31]_i_14_n_5 ,\csr_result_nsec_reg[31]_i_14_n_6 ,\csr_result_nsec_reg[31]_i_14_n_7 }),
        .S({\csr_result_nsec[31]_i_21_n_0 ,\csr_result_nsec[31]_i_22_n_0 ,\csr_result_nsec[31]_i_23_n_0 ,\csr_result_nsec[31]_i_24_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[31]_i_5 
       (.CI(\csr_result_nsec_reg[27]_i_3_n_0 ),
        .CO({\NLW_csr_result_nsec_reg[31]_i_5_CO_UNCONNECTED [3],\csr_result_nsec_reg[31]_i_5_n_1 ,\csr_result_nsec_reg[31]_i_5_n_2 ,\csr_result_nsec_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\csr_opa_nsec_reg_n_0_[30] ,\csr_opa_nsec_reg_n_0_[29] ,\csr_opa_nsec_reg_n_0_[28] }),
        .O({\csr_result_nsec_reg[31]_i_5_n_4 ,\csr_result_nsec_reg[31]_i_5_n_5 ,\csr_result_nsec_reg[31]_i_5_n_6 ,\csr_result_nsec_reg[31]_i_5_n_7 }),
        .S({\csr_result_nsec[31]_i_10_n_0 ,\csr_result_nsec[31]_i_11_n_0 ,\csr_result_nsec[31]_i_12_n_0 ,\csr_result_nsec[31]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[3] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[3]),
        .Q(csr_result_nsec[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[3]_i_10 
       (.CI(1'b0),
        .CO({\csr_result_nsec_reg[3]_i_10_n_0 ,\csr_result_nsec_reg[3]_i_10_n_1 ,\csr_result_nsec_reg[3]_i_10_n_2 ,\csr_result_nsec_reg[3]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({\csr_opb_nsec_reg_n_0_[3] ,\csr_opb_nsec_reg_n_0_[2] ,\csr_opb_nsec_reg_n_0_[1] ,\csr_opb_nsec_reg_n_0_[0] }),
        .O({\csr_result_nsec_reg[3]_i_10_n_4 ,\csr_result_nsec_reg[3]_i_10_n_5 ,\csr_result_nsec_reg[3]_i_10_n_6 ,\csr_result_nsec_reg[3]_i_10_n_7 }),
        .S({\csr_result_nsec[3]_i_15_n_0 ,\csr_result_nsec[3]_i_16_n_0 ,\csr_result_nsec[3]_i_17_n_0 ,\csr_result_nsec[3]_i_18_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[3]_i_9 
       (.CI(1'b0),
        .CO({\csr_result_nsec_reg[3]_i_9_n_0 ,\csr_result_nsec_reg[3]_i_9_n_1 ,\csr_result_nsec_reg[3]_i_9_n_2 ,\csr_result_nsec_reg[3]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({\csr_opa_nsec_reg_n_0_[3] ,\csr_opa_nsec_reg_n_0_[2] ,\csr_opa_nsec_reg_n_0_[1] ,\csr_opa_nsec_reg_n_0_[0] }),
        .O({\csr_result_nsec_reg[3]_i_9_n_4 ,\csr_result_nsec_reg[3]_i_9_n_5 ,\csr_result_nsec_reg[3]_i_9_n_6 ,\csr_result_nsec_reg[3]_i_9_n_7 }),
        .S({\csr_result_nsec[3]_i_11_n_0 ,\csr_result_nsec[3]_i_12_n_0 ,\csr_result_nsec[3]_i_13_n_0 ,\csr_result_nsec[3]_i_14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[4] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[4]),
        .Q(csr_result_nsec[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[5] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[5]),
        .Q(csr_result_nsec[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[6] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[6]),
        .Q(csr_result_nsec[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[7] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[7]),
        .Q(csr_result_nsec[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[7]_i_10 
       (.CI(\csr_result_nsec_reg[3]_i_10_n_0 ),
        .CO({\csr_result_nsec_reg[7]_i_10_n_0 ,\csr_result_nsec_reg[7]_i_10_n_1 ,\csr_result_nsec_reg[7]_i_10_n_2 ,\csr_result_nsec_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opb_nsec_reg_n_0_[7] ,\csr_opb_nsec_reg_n_0_[6] ,\csr_opb_nsec_reg_n_0_[5] ,\csr_opb_nsec_reg_n_0_[4] }),
        .O({\csr_result_nsec_reg[7]_i_10_n_4 ,\csr_result_nsec_reg[7]_i_10_n_5 ,\csr_result_nsec_reg[7]_i_10_n_6 ,\csr_result_nsec_reg[7]_i_10_n_7 }),
        .S({\csr_result_nsec[7]_i_15_n_0 ,\csr_result_nsec[7]_i_16_n_0 ,\csr_result_nsec[7]_i_17_n_0 ,\csr_result_nsec[7]_i_18_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_nsec_reg[7]_i_9 
       (.CI(\csr_result_nsec_reg[3]_i_9_n_0 ),
        .CO({\csr_result_nsec_reg[7]_i_9_n_0 ,\csr_result_nsec_reg[7]_i_9_n_1 ,\csr_result_nsec_reg[7]_i_9_n_2 ,\csr_result_nsec_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_nsec_reg_n_0_[7] ,\csr_opa_nsec_reg_n_0_[6] ,\csr_opa_nsec_reg_n_0_[5] ,\csr_opa_nsec_reg_n_0_[4] }),
        .O({\csr_result_nsec_reg[7]_i_9_n_4 ,\csr_result_nsec_reg[7]_i_9_n_5 ,\csr_result_nsec_reg[7]_i_9_n_6 ,\csr_result_nsec_reg[7]_i_9_n_7 }),
        .S({\csr_result_nsec[7]_i_11_n_0 ,\csr_result_nsec[7]_i_12_n_0 ,\csr_result_nsec[7]_i_13_n_0 ,\csr_result_nsec[7]_i_14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[8] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[8]),
        .Q(csr_result_nsec[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_nsec_reg[9] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_nsec[9]),
        .Q(csr_result_nsec[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    csr_result_over_i_1
       (.I0(p_1_in_0),
        .I1(\csr_result_nsec[31]_i_4_n_0 ),
        .I2(p_0_in),
        .I3(\csr_result_nsec[31]_i_3_n_0 ),
        .O(add_result_over));
  FDRE #(
    .INIT(1'b0)) 
    csr_result_over_reg
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_over),
        .Q(csr_result_over),
        .R(1'b0));
  CARRY4 csr_result_over_reg_i_2
       (.CI(\csr_result_sec_reg[47]_i_2_n_0 ),
        .CO({NLW_csr_result_over_reg_i_2_CO_UNCONNECTED[3:1],p_0_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_csr_result_over_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'hFFE2)) 
    \csr_result_sec[0]_i_1 
       (.I0(\csr_result_nsec[31]_i_4_n_0 ),
        .I1(\csr_result_sec_reg[3]_i_2_n_7 ),
        .I2(\csr_result_nsec[31]_i_3_n_0 ),
        .I3(\csr_result_sec[0]_i_2_n_0 ),
        .O(add_result_sec[0]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[0]_i_2 
       (.I0(\csr_result_sec_reg[3]_i_8_n_7 ),
        .I1(u_adder_n_5),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[10]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[11]_i_2_n_5 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[12]_i_2_n_6 ),
        .I4(\csr_result_sec[10]_i_2_n_0 ),
        .O(add_result_sec[10]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[10]_i_2 
       (.I0(\csr_result_sec_reg[11]_i_8_n_5 ),
        .I1(u_adder_n_11),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[11]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[11]_i_2_n_4 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[12]_i_2_n_5 ),
        .I4(\csr_result_sec[11]_i_3_n_0 ),
        .O(add_result_sec[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[11]_i_10 
       (.I0(\csr_opb_sec_reg_n_0_[10] ),
        .I1(\csr_opa_sec_reg_n_0_[10] ),
        .O(\csr_result_sec[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[11]_i_11 
       (.I0(\csr_opb_sec_reg_n_0_[9] ),
        .I1(\csr_opa_sec_reg_n_0_[9] ),
        .O(\csr_result_sec[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[11]_i_12 
       (.I0(\csr_opb_sec_reg_n_0_[8] ),
        .I1(\csr_opa_sec_reg_n_0_[8] ),
        .O(\csr_result_sec[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[11]_i_3 
       (.I0(\csr_result_sec_reg[11]_i_8_n_4 ),
        .I1(u_adder_n_10),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[11]_i_4 
       (.I0(\csr_opa_sec_reg_n_0_[11] ),
        .I1(\csr_opb_sec_reg_n_0_[11] ),
        .O(\csr_result_sec[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[11]_i_5 
       (.I0(\csr_opa_sec_reg_n_0_[10] ),
        .I1(\csr_opb_sec_reg_n_0_[10] ),
        .O(\csr_result_sec[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[11]_i_6 
       (.I0(\csr_opa_sec_reg_n_0_[9] ),
        .I1(\csr_opb_sec_reg_n_0_[9] ),
        .O(\csr_result_sec[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[11]_i_7 
       (.I0(\csr_opa_sec_reg_n_0_[8] ),
        .I1(\csr_opb_sec_reg_n_0_[8] ),
        .O(\csr_result_sec[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[11]_i_9 
       (.I0(\csr_opb_sec_reg_n_0_[11] ),
        .I1(\csr_opa_sec_reg_n_0_[11] ),
        .O(\csr_result_sec[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[12]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[15]_i_2_n_7 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[12]_i_2_n_4 ),
        .I4(\csr_result_sec[12]_i_3_n_0 ),
        .O(add_result_sec[12]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[12]_i_3 
       (.I0(\csr_result_sec_reg[15]_i_8_n_7 ),
        .I1(u_adder_n_17),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[13]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[15]_i_2_n_6 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[16]_i_2_n_7 ),
        .I4(\csr_result_sec[13]_i_2_n_0 ),
        .O(add_result_sec[13]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[13]_i_2 
       (.I0(\csr_result_sec_reg[15]_i_8_n_6 ),
        .I1(u_adder_n_16),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[14]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[15]_i_2_n_5 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[16]_i_2_n_6 ),
        .I4(\csr_result_sec[14]_i_2_n_0 ),
        .O(add_result_sec[14]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[14]_i_2 
       (.I0(\csr_result_sec_reg[15]_i_8_n_5 ),
        .I1(u_adder_n_15),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[15]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[15]_i_2_n_4 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[16]_i_2_n_5 ),
        .I4(\csr_result_sec[15]_i_3_n_0 ),
        .O(add_result_sec[15]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[15]_i_10 
       (.I0(\csr_opb_sec_reg_n_0_[14] ),
        .I1(\csr_opa_sec_reg_n_0_[14] ),
        .O(\csr_result_sec[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[15]_i_11 
       (.I0(\csr_opb_sec_reg_n_0_[13] ),
        .I1(\csr_opa_sec_reg_n_0_[13] ),
        .O(\csr_result_sec[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[15]_i_12 
       (.I0(\csr_opb_sec_reg_n_0_[12] ),
        .I1(\csr_opa_sec_reg_n_0_[12] ),
        .O(\csr_result_sec[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[15]_i_3 
       (.I0(\csr_result_sec_reg[15]_i_8_n_4 ),
        .I1(u_adder_n_14),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[15]_i_4 
       (.I0(\csr_opa_sec_reg_n_0_[15] ),
        .I1(\csr_opb_sec_reg_n_0_[15] ),
        .O(\csr_result_sec[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[15]_i_5 
       (.I0(\csr_opa_sec_reg_n_0_[14] ),
        .I1(\csr_opb_sec_reg_n_0_[14] ),
        .O(\csr_result_sec[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[15]_i_6 
       (.I0(\csr_opa_sec_reg_n_0_[13] ),
        .I1(\csr_opb_sec_reg_n_0_[13] ),
        .O(\csr_result_sec[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[15]_i_7 
       (.I0(\csr_opa_sec_reg_n_0_[12] ),
        .I1(\csr_opb_sec_reg_n_0_[12] ),
        .O(\csr_result_sec[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[15]_i_9 
       (.I0(\csr_opb_sec_reg_n_0_[15] ),
        .I1(\csr_opa_sec_reg_n_0_[15] ),
        .O(\csr_result_sec[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[16]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[19]_i_2_n_7 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[16]_i_2_n_4 ),
        .I4(\csr_result_sec[16]_i_3_n_0 ),
        .O(add_result_sec[16]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[16]_i_3 
       (.I0(\csr_result_sec_reg[19]_i_8_n_7 ),
        .I1(u_adder_n_21),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[17]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[19]_i_2_n_6 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[20]_i_2_n_7 ),
        .I4(\csr_result_sec[17]_i_2_n_0 ),
        .O(add_result_sec[17]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[17]_i_2 
       (.I0(\csr_result_sec_reg[19]_i_8_n_6 ),
        .I1(u_adder_n_20),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[18]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[19]_i_2_n_5 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[20]_i_2_n_6 ),
        .I4(\csr_result_sec[18]_i_2_n_0 ),
        .O(add_result_sec[18]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[18]_i_2 
       (.I0(\csr_result_sec_reg[19]_i_8_n_5 ),
        .I1(u_adder_n_19),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[19]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[19]_i_2_n_4 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[20]_i_2_n_5 ),
        .I4(\csr_result_sec[19]_i_3_n_0 ),
        .O(add_result_sec[19]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[19]_i_10 
       (.I0(\csr_opb_sec_reg_n_0_[18] ),
        .I1(\csr_opa_sec_reg_n_0_[18] ),
        .O(\csr_result_sec[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[19]_i_11 
       (.I0(\csr_opb_sec_reg_n_0_[17] ),
        .I1(\csr_opa_sec_reg_n_0_[17] ),
        .O(\csr_result_sec[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[19]_i_12 
       (.I0(\csr_opb_sec_reg_n_0_[16] ),
        .I1(\csr_opa_sec_reg_n_0_[16] ),
        .O(\csr_result_sec[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[19]_i_3 
       (.I0(\csr_result_sec_reg[19]_i_8_n_4 ),
        .I1(u_adder_n_18),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[19]_i_4 
       (.I0(\csr_opa_sec_reg_n_0_[19] ),
        .I1(\csr_opb_sec_reg_n_0_[19] ),
        .O(\csr_result_sec[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[19]_i_5 
       (.I0(\csr_opa_sec_reg_n_0_[18] ),
        .I1(\csr_opb_sec_reg_n_0_[18] ),
        .O(\csr_result_sec[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[19]_i_6 
       (.I0(\csr_opa_sec_reg_n_0_[17] ),
        .I1(\csr_opb_sec_reg_n_0_[17] ),
        .O(\csr_result_sec[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[19]_i_7 
       (.I0(\csr_opa_sec_reg_n_0_[16] ),
        .I1(\csr_opb_sec_reg_n_0_[16] ),
        .O(\csr_result_sec[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[19]_i_9 
       (.I0(\csr_opb_sec_reg_n_0_[19] ),
        .I1(\csr_opa_sec_reg_n_0_[19] ),
        .O(\csr_result_sec[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[1]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[3]_i_2_n_6 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[4]_i_2_n_7 ),
        .I4(\csr_result_sec[1]_i_2_n_0 ),
        .O(add_result_sec[1]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[1]_i_2 
       (.I0(\csr_result_sec_reg[3]_i_8_n_6 ),
        .I1(u_adder_n_4),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[20]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[23]_i_2_n_7 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[20]_i_2_n_4 ),
        .I4(\csr_result_sec[20]_i_3_n_0 ),
        .O(add_result_sec[20]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[20]_i_3 
       (.I0(\csr_result_sec_reg[23]_i_8_n_7 ),
        .I1(u_adder_n_25),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[21]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[23]_i_2_n_6 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[24]_i_2_n_7 ),
        .I4(\csr_result_sec[21]_i_2_n_0 ),
        .O(add_result_sec[21]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[21]_i_2 
       (.I0(\csr_result_sec_reg[23]_i_8_n_6 ),
        .I1(u_adder_n_24),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[22]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[23]_i_2_n_5 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[24]_i_2_n_6 ),
        .I4(\csr_result_sec[22]_i_2_n_0 ),
        .O(add_result_sec[22]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[22]_i_2 
       (.I0(\csr_result_sec_reg[23]_i_8_n_5 ),
        .I1(u_adder_n_23),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[23]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[23]_i_2_n_4 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[24]_i_2_n_5 ),
        .I4(\csr_result_sec[23]_i_3_n_0 ),
        .O(add_result_sec[23]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[23]_i_10 
       (.I0(\csr_opb_sec_reg_n_0_[22] ),
        .I1(\csr_opa_sec_reg_n_0_[22] ),
        .O(\csr_result_sec[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[23]_i_11 
       (.I0(\csr_opb_sec_reg_n_0_[21] ),
        .I1(\csr_opa_sec_reg_n_0_[21] ),
        .O(\csr_result_sec[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[23]_i_12 
       (.I0(\csr_opb_sec_reg_n_0_[20] ),
        .I1(\csr_opa_sec_reg_n_0_[20] ),
        .O(\csr_result_sec[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[23]_i_3 
       (.I0(\csr_result_sec_reg[23]_i_8_n_4 ),
        .I1(u_adder_n_22),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[23]_i_4 
       (.I0(\csr_opa_sec_reg_n_0_[23] ),
        .I1(\csr_opb_sec_reg_n_0_[23] ),
        .O(\csr_result_sec[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[23]_i_5 
       (.I0(\csr_opa_sec_reg_n_0_[22] ),
        .I1(\csr_opb_sec_reg_n_0_[22] ),
        .O(\csr_result_sec[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[23]_i_6 
       (.I0(\csr_opa_sec_reg_n_0_[21] ),
        .I1(\csr_opb_sec_reg_n_0_[21] ),
        .O(\csr_result_sec[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[23]_i_7 
       (.I0(\csr_opa_sec_reg_n_0_[20] ),
        .I1(\csr_opb_sec_reg_n_0_[20] ),
        .O(\csr_result_sec[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[23]_i_9 
       (.I0(\csr_opb_sec_reg_n_0_[23] ),
        .I1(\csr_opa_sec_reg_n_0_[23] ),
        .O(\csr_result_sec[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[24]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[27]_i_2_n_7 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[24]_i_2_n_4 ),
        .I4(\csr_result_sec[24]_i_3_n_0 ),
        .O(add_result_sec[24]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[24]_i_3 
       (.I0(\csr_result_sec_reg[27]_i_8_n_7 ),
        .I1(u_adder_n_29),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[25]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[27]_i_2_n_6 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[28]_i_2_n_7 ),
        .I4(\csr_result_sec[25]_i_2_n_0 ),
        .O(add_result_sec[25]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[25]_i_2 
       (.I0(\csr_result_sec_reg[27]_i_8_n_6 ),
        .I1(u_adder_n_28),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[26]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[27]_i_2_n_5 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[28]_i_2_n_6 ),
        .I4(\csr_result_sec[26]_i_2_n_0 ),
        .O(add_result_sec[26]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[26]_i_2 
       (.I0(\csr_result_sec_reg[27]_i_8_n_5 ),
        .I1(u_adder_n_27),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[27]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[27]_i_2_n_4 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[28]_i_2_n_5 ),
        .I4(\csr_result_sec[27]_i_3_n_0 ),
        .O(add_result_sec[27]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[27]_i_10 
       (.I0(\csr_opb_sec_reg_n_0_[26] ),
        .I1(\csr_opa_sec_reg_n_0_[26] ),
        .O(\csr_result_sec[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[27]_i_11 
       (.I0(\csr_opb_sec_reg_n_0_[25] ),
        .I1(\csr_opa_sec_reg_n_0_[25] ),
        .O(\csr_result_sec[27]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[27]_i_12 
       (.I0(\csr_opb_sec_reg_n_0_[24] ),
        .I1(\csr_opa_sec_reg_n_0_[24] ),
        .O(\csr_result_sec[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[27]_i_3 
       (.I0(\csr_result_sec_reg[27]_i_8_n_4 ),
        .I1(u_adder_n_26),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[27]_i_4 
       (.I0(\csr_opa_sec_reg_n_0_[27] ),
        .I1(\csr_opb_sec_reg_n_0_[27] ),
        .O(\csr_result_sec[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[27]_i_5 
       (.I0(\csr_opa_sec_reg_n_0_[26] ),
        .I1(\csr_opb_sec_reg_n_0_[26] ),
        .O(\csr_result_sec[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[27]_i_6 
       (.I0(\csr_opa_sec_reg_n_0_[25] ),
        .I1(\csr_opb_sec_reg_n_0_[25] ),
        .O(\csr_result_sec[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[27]_i_7 
       (.I0(\csr_opa_sec_reg_n_0_[24] ),
        .I1(\csr_opb_sec_reg_n_0_[24] ),
        .O(\csr_result_sec[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[27]_i_9 
       (.I0(\csr_opb_sec_reg_n_0_[27] ),
        .I1(\csr_opa_sec_reg_n_0_[27] ),
        .O(\csr_result_sec[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[28]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[31]_i_2_n_7 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[28]_i_2_n_4 ),
        .I4(\csr_result_sec[28]_i_3_n_0 ),
        .O(add_result_sec[28]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[28]_i_3 
       (.I0(\csr_result_sec_reg[31]_i_8_n_7 ),
        .I1(u_adder_n_33),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[29]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[31]_i_2_n_6 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[32]_i_2_n_7 ),
        .I4(\csr_result_sec[29]_i_2_n_0 ),
        .O(add_result_sec[29]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[29]_i_2 
       (.I0(\csr_result_sec_reg[31]_i_8_n_6 ),
        .I1(u_adder_n_32),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[2]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[3]_i_2_n_5 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[4]_i_2_n_6 ),
        .I4(\csr_result_sec[2]_i_2_n_0 ),
        .O(add_result_sec[2]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[2]_i_2 
       (.I0(\csr_result_sec_reg[3]_i_8_n_5 ),
        .I1(u_adder_n_3),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[30]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[31]_i_2_n_5 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[32]_i_2_n_6 ),
        .I4(\csr_result_sec[30]_i_2_n_0 ),
        .O(add_result_sec[30]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[30]_i_2 
       (.I0(\csr_result_sec_reg[31]_i_8_n_5 ),
        .I1(u_adder_n_31),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[31]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[31]_i_2_n_4 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[32]_i_2_n_5 ),
        .I4(\csr_result_sec[31]_i_3_n_0 ),
        .O(add_result_sec[31]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[31]_i_10 
       (.I0(\csr_opb_sec_reg_n_0_[30] ),
        .I1(\csr_opa_sec_reg_n_0_[30] ),
        .O(\csr_result_sec[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[31]_i_11 
       (.I0(\csr_opb_sec_reg_n_0_[29] ),
        .I1(\csr_opa_sec_reg_n_0_[29] ),
        .O(\csr_result_sec[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[31]_i_12 
       (.I0(\csr_opb_sec_reg_n_0_[28] ),
        .I1(\csr_opa_sec_reg_n_0_[28] ),
        .O(\csr_result_sec[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[31]_i_3 
       (.I0(\csr_result_sec_reg[31]_i_8_n_4 ),
        .I1(u_adder_n_30),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[31]_i_4 
       (.I0(\csr_opa_sec_reg_n_0_[31] ),
        .I1(\csr_opb_sec_reg_n_0_[31] ),
        .O(\csr_result_sec[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[31]_i_5 
       (.I0(\csr_opa_sec_reg_n_0_[30] ),
        .I1(\csr_opb_sec_reg_n_0_[30] ),
        .O(\csr_result_sec[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[31]_i_6 
       (.I0(\csr_opa_sec_reg_n_0_[29] ),
        .I1(\csr_opb_sec_reg_n_0_[29] ),
        .O(\csr_result_sec[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[31]_i_7 
       (.I0(\csr_opa_sec_reg_n_0_[28] ),
        .I1(\csr_opb_sec_reg_n_0_[28] ),
        .O(\csr_result_sec[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[31]_i_9 
       (.I0(\csr_opb_sec_reg_n_0_[31] ),
        .I1(\csr_opa_sec_reg_n_0_[31] ),
        .O(\csr_result_sec[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[32]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[35]_i_2_n_7 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[32]_i_2_n_4 ),
        .I4(\csr_result_sec[32]_i_3_n_0 ),
        .O(add_result_sec[32]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[32]_i_3 
       (.I0(\csr_result_sec_reg[35]_i_8_n_7 ),
        .I1(u_adder_n_37),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[32]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[33]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[35]_i_2_n_6 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[36]_i_2_n_7 ),
        .I4(\csr_result_sec[33]_i_2_n_0 ),
        .O(add_result_sec[33]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[33]_i_2 
       (.I0(\csr_result_sec_reg[35]_i_8_n_6 ),
        .I1(u_adder_n_36),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[34]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[35]_i_2_n_5 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[36]_i_2_n_6 ),
        .I4(\csr_result_sec[34]_i_2_n_0 ),
        .O(add_result_sec[34]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[34]_i_2 
       (.I0(\csr_result_sec_reg[35]_i_8_n_5 ),
        .I1(u_adder_n_35),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[35]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[35]_i_2_n_4 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[36]_i_2_n_5 ),
        .I4(\csr_result_sec[35]_i_3_n_0 ),
        .O(add_result_sec[35]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[35]_i_10 
       (.I0(p_2_in[2]),
        .I1(p_4_in[2]),
        .O(\csr_result_sec[35]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[35]_i_11 
       (.I0(p_2_in[1]),
        .I1(p_4_in[1]),
        .O(\csr_result_sec[35]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[35]_i_12 
       (.I0(p_2_in[0]),
        .I1(p_4_in[0]),
        .O(\csr_result_sec[35]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[35]_i_3 
       (.I0(\csr_result_sec_reg[35]_i_8_n_4 ),
        .I1(u_adder_n_34),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[35]_i_4 
       (.I0(\csr_opa_sec_reg[45]_0 [0]),
        .I1(p_2_in[3]),
        .O(\csr_result_sec[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[35]_i_5 
       (.I0(p_4_in[2]),
        .I1(p_2_in[2]),
        .O(\csr_result_sec[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[35]_i_6 
       (.I0(p_4_in[1]),
        .I1(p_2_in[1]),
        .O(\csr_result_sec[35]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[35]_i_7 
       (.I0(p_4_in[0]),
        .I1(p_2_in[0]),
        .O(\csr_result_sec[35]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[35]_i_9 
       (.I0(p_2_in[3]),
        .I1(\csr_opa_sec_reg[45]_0 [0]),
        .O(\csr_result_sec[35]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[36]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[39]_i_2_n_7 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[36]_i_2_n_4 ),
        .I4(\csr_result_sec[36]_i_3_n_0 ),
        .O(add_result_sec[36]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[36]_i_3 
       (.I0(\csr_result_sec_reg[39]_i_8_n_7 ),
        .I1(u_adder_n_41),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[36]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[37]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[39]_i_2_n_6 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[40]_i_2_n_7 ),
        .I4(\csr_result_sec[37]_i_2_n_0 ),
        .O(add_result_sec[37]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[37]_i_2 
       (.I0(\csr_result_sec_reg[39]_i_8_n_6 ),
        .I1(u_adder_n_40),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[38]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[39]_i_2_n_5 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[40]_i_2_n_6 ),
        .I4(\csr_result_sec[38]_i_2_n_0 ),
        .O(add_result_sec[38]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[38]_i_2 
       (.I0(\csr_result_sec_reg[39]_i_8_n_5 ),
        .I1(u_adder_n_39),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[39]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[39]_i_2_n_4 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[40]_i_2_n_5 ),
        .I4(\csr_result_sec[39]_i_3_n_0 ),
        .O(add_result_sec[39]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[39]_i_10 
       (.I0(p_2_in[6]),
        .I1(p_4_in[6]),
        .O(\csr_result_sec[39]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[39]_i_11 
       (.I0(p_2_in[5]),
        .I1(p_4_in[5]),
        .O(\csr_result_sec[39]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[39]_i_12 
       (.I0(p_2_in[4]),
        .I1(p_4_in[4]),
        .O(\csr_result_sec[39]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[39]_i_3 
       (.I0(\csr_result_sec_reg[39]_i_8_n_4 ),
        .I1(u_adder_n_38),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[39]_i_4 
       (.I0(p_4_in[7]),
        .I1(p_2_in[7]),
        .O(\csr_result_sec[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[39]_i_5 
       (.I0(p_4_in[6]),
        .I1(p_2_in[6]),
        .O(\csr_result_sec[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[39]_i_6 
       (.I0(p_4_in[5]),
        .I1(p_2_in[5]),
        .O(\csr_result_sec[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[39]_i_7 
       (.I0(p_4_in[4]),
        .I1(p_2_in[4]),
        .O(\csr_result_sec[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[39]_i_9 
       (.I0(p_2_in[7]),
        .I1(p_4_in[7]),
        .O(\csr_result_sec[39]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[3]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[3]_i_2_n_4 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[4]_i_2_n_5 ),
        .I4(\csr_result_sec[3]_i_3_n_0 ),
        .O(add_result_sec[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[3]_i_10 
       (.I0(\csr_opb_sec_reg_n_0_[2] ),
        .I1(\csr_opa_sec_reg_n_0_[2] ),
        .O(\csr_result_sec[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[3]_i_11 
       (.I0(\csr_opb_sec_reg_n_0_[1] ),
        .I1(\csr_opa_sec_reg_n_0_[1] ),
        .O(\csr_result_sec[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[3]_i_12 
       (.I0(\csr_opb_sec_reg_n_0_[0] ),
        .I1(csr_result_neg_reg_i_2_n_0),
        .O(\csr_result_sec[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[3]_i_3 
       (.I0(\csr_result_sec_reg[3]_i_8_n_4 ),
        .I1(u_adder_n_2),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[3]_i_4 
       (.I0(\csr_opa_sec_reg_n_0_[3] ),
        .I1(\csr_opb_sec_reg_n_0_[3] ),
        .O(\csr_result_sec[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[3]_i_5 
       (.I0(\csr_opa_sec_reg_n_0_[2] ),
        .I1(\csr_opb_sec_reg_n_0_[2] ),
        .O(\csr_result_sec[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[3]_i_6 
       (.I0(\csr_opa_sec_reg_n_0_[1] ),
        .I1(\csr_opb_sec_reg_n_0_[1] ),
        .O(\csr_result_sec[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[3]_i_7 
       (.I0(\csr_opb_sec_reg_n_0_[0] ),
        .I1(\csr_opa_sec_reg_n_0_[0] ),
        .O(\csr_result_sec[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[3]_i_9 
       (.I0(\csr_opb_sec_reg_n_0_[3] ),
        .I1(\csr_opa_sec_reg_n_0_[3] ),
        .O(\csr_result_sec[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[40]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[43]_i_2_n_7 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[40]_i_2_n_4 ),
        .I4(\csr_result_sec[40]_i_3_n_0 ),
        .O(add_result_sec[40]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[40]_i_3 
       (.I0(\csr_result_sec_reg[43]_i_8_n_7 ),
        .I1(u_adder_n_45),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[40]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[41]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[43]_i_2_n_6 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[44]_i_2_n_7 ),
        .I4(\csr_result_sec[41]_i_2_n_0 ),
        .O(add_result_sec[41]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[41]_i_2 
       (.I0(\csr_result_sec_reg[43]_i_8_n_6 ),
        .I1(u_adder_n_44),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[42]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[43]_i_2_n_5 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[44]_i_2_n_6 ),
        .I4(\csr_result_sec[42]_i_2_n_0 ),
        .O(add_result_sec[42]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[42]_i_2 
       (.I0(\csr_result_sec_reg[43]_i_8_n_5 ),
        .I1(u_adder_n_43),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[43]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[43]_i_2_n_4 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[44]_i_2_n_5 ),
        .I4(\csr_result_sec[43]_i_3_n_0 ),
        .O(add_result_sec[43]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[43]_i_10 
       (.I0(p_2_in[10]),
        .I1(p_4_in[10]),
        .O(\csr_result_sec[43]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[43]_i_11 
       (.I0(p_2_in[9]),
        .I1(p_4_in[9]),
        .O(\csr_result_sec[43]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[43]_i_12 
       (.I0(p_2_in[8]),
        .I1(p_4_in[8]),
        .O(\csr_result_sec[43]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[43]_i_3 
       (.I0(\csr_result_sec_reg[43]_i_8_n_4 ),
        .I1(u_adder_n_42),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[43]_i_4 
       (.I0(\csr_opa_sec_reg[45]_0 [1]),
        .I1(p_2_in[11]),
        .O(\csr_result_sec[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[43]_i_5 
       (.I0(p_4_in[10]),
        .I1(p_2_in[10]),
        .O(\csr_result_sec[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[43]_i_6 
       (.I0(p_4_in[9]),
        .I1(p_2_in[9]),
        .O(\csr_result_sec[43]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[43]_i_7 
       (.I0(p_4_in[8]),
        .I1(p_2_in[8]),
        .O(\csr_result_sec[43]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[43]_i_9 
       (.I0(p_2_in[11]),
        .I1(\csr_opa_sec_reg[45]_0 [1]),
        .O(\csr_result_sec[43]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[44]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[47]_i_2_n_7 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[44]_i_2_n_4 ),
        .I4(\csr_result_sec[44]_i_3_n_0 ),
        .O(add_result_sec[44]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[44]_i_3 
       (.I0(\csr_result_sec_reg[47]_i_9_n_7 ),
        .I1(u_adder_n_49),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[44]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[45]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[47]_i_2_n_6 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[47]_i_3_n_7 ),
        .I4(\csr_result_sec[45]_i_2_n_0 ),
        .O(add_result_sec[45]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[45]_i_2 
       (.I0(\csr_result_sec_reg[47]_i_9_n_6 ),
        .I1(u_adder_n_48),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[46]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[47]_i_2_n_5 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[47]_i_3_n_6 ),
        .I4(\csr_result_sec[46]_i_2_n_0 ),
        .O(add_result_sec[46]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[46]_i_2 
       (.I0(\csr_result_sec_reg[47]_i_9_n_5 ),
        .I1(u_adder_n_47),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[47]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[47]_i_2_n_4 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[47]_i_3_n_5 ),
        .I4(\csr_result_sec[47]_i_4_n_0 ),
        .O(add_result_sec[47]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[47]_i_10 
       (.I0(p_2_in[15]),
        .I1(p_4_in[15]),
        .O(\csr_result_sec[47]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[47]_i_11 
       (.I0(p_2_in[14]),
        .I1(p_4_in[14]),
        .O(\csr_result_sec[47]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[47]_i_12 
       (.I0(p_2_in[13]),
        .I1(\csr_opa_sec_reg[45]_0 [2]),
        .O(\csr_result_sec[47]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[47]_i_13 
       (.I0(p_2_in[12]),
        .I1(p_4_in[12]),
        .O(\csr_result_sec[47]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[47]_i_4 
       (.I0(\csr_result_sec_reg[47]_i_9_n_4 ),
        .I1(u_adder_n_46),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[47]_i_5 
       (.I0(p_4_in[15]),
        .I1(p_2_in[15]),
        .O(\csr_result_sec[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[47]_i_6 
       (.I0(p_4_in[14]),
        .I1(p_2_in[14]),
        .O(\csr_result_sec[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[47]_i_7 
       (.I0(\csr_opa_sec_reg[45]_0 [2]),
        .I1(p_2_in[13]),
        .O(\csr_result_sec[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[47]_i_8 
       (.I0(p_4_in[12]),
        .I1(p_2_in[12]),
        .O(\csr_result_sec[47]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[4]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[7]_i_2_n_7 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[4]_i_2_n_4 ),
        .I4(\csr_result_sec[4]_i_3_n_0 ),
        .O(add_result_sec[4]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[4]_i_3 
       (.I0(\csr_result_sec_reg[7]_i_8_n_7 ),
        .I1(u_adder_n_9),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[5]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[7]_i_2_n_6 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[8]_i_2_n_7 ),
        .I4(\csr_result_sec[5]_i_2_n_0 ),
        .O(add_result_sec[5]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[5]_i_2 
       (.I0(\csr_result_sec_reg[7]_i_8_n_6 ),
        .I1(u_adder_n_8),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[6]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[7]_i_2_n_5 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[8]_i_2_n_6 ),
        .I4(\csr_result_sec[6]_i_2_n_0 ),
        .O(add_result_sec[6]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[6]_i_2 
       (.I0(\csr_result_sec_reg[7]_i_8_n_5 ),
        .I1(u_adder_n_7),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[7]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[7]_i_2_n_4 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[8]_i_2_n_5 ),
        .I4(\csr_result_sec[7]_i_3_n_0 ),
        .O(add_result_sec[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[7]_i_10 
       (.I0(\csr_opb_sec_reg_n_0_[6] ),
        .I1(\csr_opa_sec_reg_n_0_[6] ),
        .O(\csr_result_sec[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[7]_i_11 
       (.I0(\csr_opb_sec_reg_n_0_[5] ),
        .I1(\csr_opa_sec_reg_n_0_[5] ),
        .O(\csr_result_sec[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[7]_i_12 
       (.I0(\csr_opb_sec_reg_n_0_[4] ),
        .I1(\csr_opa_sec_reg_n_0_[4] ),
        .O(\csr_result_sec[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[7]_i_3 
       (.I0(\csr_result_sec_reg[7]_i_8_n_4 ),
        .I1(u_adder_n_6),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[7]_i_4 
       (.I0(\csr_opa_sec_reg_n_0_[7] ),
        .I1(\csr_opb_sec_reg_n_0_[7] ),
        .O(\csr_result_sec[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[7]_i_5 
       (.I0(\csr_opa_sec_reg_n_0_[6] ),
        .I1(\csr_opb_sec_reg_n_0_[6] ),
        .O(\csr_result_sec[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[7]_i_6 
       (.I0(\csr_opa_sec_reg_n_0_[5] ),
        .I1(\csr_opb_sec_reg_n_0_[5] ),
        .O(\csr_result_sec[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \csr_result_sec[7]_i_7 
       (.I0(\csr_opa_sec_reg_n_0_[4] ),
        .I1(\csr_opb_sec_reg_n_0_[4] ),
        .O(\csr_result_sec[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \csr_result_sec[7]_i_9 
       (.I0(\csr_opb_sec_reg_n_0_[7] ),
        .I1(\csr_opa_sec_reg_n_0_[7] ),
        .O(\csr_result_sec[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[8]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[11]_i_2_n_7 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[8]_i_2_n_4 ),
        .I4(\csr_result_sec[8]_i_3_n_0 ),
        .O(add_result_sec[8]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[8]_i_3 
       (.I0(\csr_result_sec_reg[11]_i_8_n_7 ),
        .I1(u_adder_n_13),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \csr_result_sec[9]_i_1 
       (.I0(\csr_result_nsec[31]_i_3_n_0 ),
        .I1(\csr_result_sec_reg[11]_i_2_n_6 ),
        .I2(\csr_result_nsec[31]_i_4_n_0 ),
        .I3(\csr_result_sec_reg[12]_i_2_n_7 ),
        .I4(\csr_result_sec[9]_i_2_n_0 ),
        .O(add_result_sec[9]));
  LUT6 #(
    .INIT(64'h0000AA0CAA0C0000)) 
    \csr_result_sec[9]_i_2 
       (.I0(\csr_result_sec_reg[11]_i_8_n_6 ),
        .I1(u_adder_n_12),
        .I2(u_adder_n_1),
        .I3(u_adder_n_0),
        .I4(p_4_in[16]),
        .I5(p_2_in[16]),
        .O(\csr_result_sec[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[0] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[0]),
        .Q(csr_result_sec[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[10] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[10]),
        .Q(csr_result_sec[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[11] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[11]),
        .Q(csr_result_sec[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[11]_i_2 
       (.CI(\csr_result_sec_reg[7]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[11]_i_2_n_0 ,\csr_result_sec_reg[11]_i_2_n_1 ,\csr_result_sec_reg[11]_i_2_n_2 ,\csr_result_sec_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[11] ,\csr_opa_sec_reg_n_0_[10] ,\csr_opa_sec_reg_n_0_[9] ,\csr_opa_sec_reg_n_0_[8] }),
        .O({\csr_result_sec_reg[11]_i_2_n_4 ,\csr_result_sec_reg[11]_i_2_n_5 ,\csr_result_sec_reg[11]_i_2_n_6 ,\csr_result_sec_reg[11]_i_2_n_7 }),
        .S({\csr_result_sec[11]_i_4_n_0 ,\csr_result_sec[11]_i_5_n_0 ,\csr_result_sec[11]_i_6_n_0 ,\csr_result_sec[11]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[11]_i_8 
       (.CI(\csr_result_sec_reg[7]_i_8_n_0 ),
        .CO({\csr_result_sec_reg[11]_i_8_n_0 ,\csr_result_sec_reg[11]_i_8_n_1 ,\csr_result_sec_reg[11]_i_8_n_2 ,\csr_result_sec_reg[11]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[11] ,\csr_opa_sec_reg_n_0_[10] ,\csr_opa_sec_reg_n_0_[9] ,\csr_opa_sec_reg_n_0_[8] }),
        .O({\csr_result_sec_reg[11]_i_8_n_4 ,\csr_result_sec_reg[11]_i_8_n_5 ,\csr_result_sec_reg[11]_i_8_n_6 ,\csr_result_sec_reg[11]_i_8_n_7 }),
        .S({\csr_result_sec[11]_i_9_n_0 ,\csr_result_sec[11]_i_10_n_0 ,\csr_result_sec[11]_i_11_n_0 ,\csr_result_sec[11]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[12] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[12]),
        .Q(csr_result_sec[12]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[12]_i_2 
       (.CI(\csr_result_sec_reg[8]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[12]_i_2_n_0 ,\csr_result_sec_reg[12]_i_2_n_1 ,\csr_result_sec_reg[12]_i_2_n_2 ,\csr_result_sec_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\csr_result_sec_reg[12]_i_2_n_4 ,\csr_result_sec_reg[12]_i_2_n_5 ,\csr_result_sec_reg[12]_i_2_n_6 ,\csr_result_sec_reg[12]_i_2_n_7 }),
        .S({\csr_result_sec_reg[15]_i_2_n_7 ,\csr_result_sec_reg[11]_i_2_n_4 ,\csr_result_sec_reg[11]_i_2_n_5 ,\csr_result_sec_reg[11]_i_2_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[13] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[13]),
        .Q(csr_result_sec[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[14] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[14]),
        .Q(csr_result_sec[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[15] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[15]),
        .Q(csr_result_sec[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[15]_i_2 
       (.CI(\csr_result_sec_reg[11]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[15]_i_2_n_0 ,\csr_result_sec_reg[15]_i_2_n_1 ,\csr_result_sec_reg[15]_i_2_n_2 ,\csr_result_sec_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[15] ,\csr_opa_sec_reg_n_0_[14] ,\csr_opa_sec_reg_n_0_[13] ,\csr_opa_sec_reg_n_0_[12] }),
        .O({\csr_result_sec_reg[15]_i_2_n_4 ,\csr_result_sec_reg[15]_i_2_n_5 ,\csr_result_sec_reg[15]_i_2_n_6 ,\csr_result_sec_reg[15]_i_2_n_7 }),
        .S({\csr_result_sec[15]_i_4_n_0 ,\csr_result_sec[15]_i_5_n_0 ,\csr_result_sec[15]_i_6_n_0 ,\csr_result_sec[15]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[15]_i_8 
       (.CI(\csr_result_sec_reg[11]_i_8_n_0 ),
        .CO({\csr_result_sec_reg[15]_i_8_n_0 ,\csr_result_sec_reg[15]_i_8_n_1 ,\csr_result_sec_reg[15]_i_8_n_2 ,\csr_result_sec_reg[15]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[15] ,\csr_opa_sec_reg_n_0_[14] ,\csr_opa_sec_reg_n_0_[13] ,\csr_opa_sec_reg_n_0_[12] }),
        .O({\csr_result_sec_reg[15]_i_8_n_4 ,\csr_result_sec_reg[15]_i_8_n_5 ,\csr_result_sec_reg[15]_i_8_n_6 ,\csr_result_sec_reg[15]_i_8_n_7 }),
        .S({\csr_result_sec[15]_i_9_n_0 ,\csr_result_sec[15]_i_10_n_0 ,\csr_result_sec[15]_i_11_n_0 ,\csr_result_sec[15]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[16] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[16]),
        .Q(csr_result_sec[16]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[16]_i_2 
       (.CI(\csr_result_sec_reg[12]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[16]_i_2_n_0 ,\csr_result_sec_reg[16]_i_2_n_1 ,\csr_result_sec_reg[16]_i_2_n_2 ,\csr_result_sec_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\csr_result_sec_reg[16]_i_2_n_4 ,\csr_result_sec_reg[16]_i_2_n_5 ,\csr_result_sec_reg[16]_i_2_n_6 ,\csr_result_sec_reg[16]_i_2_n_7 }),
        .S({\csr_result_sec_reg[19]_i_2_n_7 ,\csr_result_sec_reg[15]_i_2_n_4 ,\csr_result_sec_reg[15]_i_2_n_5 ,\csr_result_sec_reg[15]_i_2_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[17] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[17]),
        .Q(csr_result_sec[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[18] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[18]),
        .Q(csr_result_sec[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[19] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[19]),
        .Q(csr_result_sec[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[19]_i_2 
       (.CI(\csr_result_sec_reg[15]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[19]_i_2_n_0 ,\csr_result_sec_reg[19]_i_2_n_1 ,\csr_result_sec_reg[19]_i_2_n_2 ,\csr_result_sec_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[19] ,\csr_opa_sec_reg_n_0_[18] ,\csr_opa_sec_reg_n_0_[17] ,\csr_opa_sec_reg_n_0_[16] }),
        .O({\csr_result_sec_reg[19]_i_2_n_4 ,\csr_result_sec_reg[19]_i_2_n_5 ,\csr_result_sec_reg[19]_i_2_n_6 ,\csr_result_sec_reg[19]_i_2_n_7 }),
        .S({\csr_result_sec[19]_i_4_n_0 ,\csr_result_sec[19]_i_5_n_0 ,\csr_result_sec[19]_i_6_n_0 ,\csr_result_sec[19]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[19]_i_8 
       (.CI(\csr_result_sec_reg[15]_i_8_n_0 ),
        .CO({\csr_result_sec_reg[19]_i_8_n_0 ,\csr_result_sec_reg[19]_i_8_n_1 ,\csr_result_sec_reg[19]_i_8_n_2 ,\csr_result_sec_reg[19]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[19] ,\csr_opa_sec_reg_n_0_[18] ,\csr_opa_sec_reg_n_0_[17] ,\csr_opa_sec_reg_n_0_[16] }),
        .O({\csr_result_sec_reg[19]_i_8_n_4 ,\csr_result_sec_reg[19]_i_8_n_5 ,\csr_result_sec_reg[19]_i_8_n_6 ,\csr_result_sec_reg[19]_i_8_n_7 }),
        .S({\csr_result_sec[19]_i_9_n_0 ,\csr_result_sec[19]_i_10_n_0 ,\csr_result_sec[19]_i_11_n_0 ,\csr_result_sec[19]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[1] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[1]),
        .Q(csr_result_sec[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[20] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[20]),
        .Q(csr_result_sec[20]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[20]_i_2 
       (.CI(\csr_result_sec_reg[16]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[20]_i_2_n_0 ,\csr_result_sec_reg[20]_i_2_n_1 ,\csr_result_sec_reg[20]_i_2_n_2 ,\csr_result_sec_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\csr_result_sec_reg[20]_i_2_n_4 ,\csr_result_sec_reg[20]_i_2_n_5 ,\csr_result_sec_reg[20]_i_2_n_6 ,\csr_result_sec_reg[20]_i_2_n_7 }),
        .S({\csr_result_sec_reg[23]_i_2_n_7 ,\csr_result_sec_reg[19]_i_2_n_4 ,\csr_result_sec_reg[19]_i_2_n_5 ,\csr_result_sec_reg[19]_i_2_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[21] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[21]),
        .Q(csr_result_sec[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[22] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[22]),
        .Q(csr_result_sec[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[23] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[23]),
        .Q(csr_result_sec[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[23]_i_2 
       (.CI(\csr_result_sec_reg[19]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[23]_i_2_n_0 ,\csr_result_sec_reg[23]_i_2_n_1 ,\csr_result_sec_reg[23]_i_2_n_2 ,\csr_result_sec_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[23] ,\csr_opa_sec_reg_n_0_[22] ,\csr_opa_sec_reg_n_0_[21] ,\csr_opa_sec_reg_n_0_[20] }),
        .O({\csr_result_sec_reg[23]_i_2_n_4 ,\csr_result_sec_reg[23]_i_2_n_5 ,\csr_result_sec_reg[23]_i_2_n_6 ,\csr_result_sec_reg[23]_i_2_n_7 }),
        .S({\csr_result_sec[23]_i_4_n_0 ,\csr_result_sec[23]_i_5_n_0 ,\csr_result_sec[23]_i_6_n_0 ,\csr_result_sec[23]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[23]_i_8 
       (.CI(\csr_result_sec_reg[19]_i_8_n_0 ),
        .CO({\csr_result_sec_reg[23]_i_8_n_0 ,\csr_result_sec_reg[23]_i_8_n_1 ,\csr_result_sec_reg[23]_i_8_n_2 ,\csr_result_sec_reg[23]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[23] ,\csr_opa_sec_reg_n_0_[22] ,\csr_opa_sec_reg_n_0_[21] ,\csr_opa_sec_reg_n_0_[20] }),
        .O({\csr_result_sec_reg[23]_i_8_n_4 ,\csr_result_sec_reg[23]_i_8_n_5 ,\csr_result_sec_reg[23]_i_8_n_6 ,\csr_result_sec_reg[23]_i_8_n_7 }),
        .S({\csr_result_sec[23]_i_9_n_0 ,\csr_result_sec[23]_i_10_n_0 ,\csr_result_sec[23]_i_11_n_0 ,\csr_result_sec[23]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[24] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[24]),
        .Q(csr_result_sec[24]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[24]_i_2 
       (.CI(\csr_result_sec_reg[20]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[24]_i_2_n_0 ,\csr_result_sec_reg[24]_i_2_n_1 ,\csr_result_sec_reg[24]_i_2_n_2 ,\csr_result_sec_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\csr_result_sec_reg[24]_i_2_n_4 ,\csr_result_sec_reg[24]_i_2_n_5 ,\csr_result_sec_reg[24]_i_2_n_6 ,\csr_result_sec_reg[24]_i_2_n_7 }),
        .S({\csr_result_sec_reg[27]_i_2_n_7 ,\csr_result_sec_reg[23]_i_2_n_4 ,\csr_result_sec_reg[23]_i_2_n_5 ,\csr_result_sec_reg[23]_i_2_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[25] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[25]),
        .Q(csr_result_sec[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[26] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[26]),
        .Q(csr_result_sec[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[27] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[27]),
        .Q(csr_result_sec[27]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[27]_i_2 
       (.CI(\csr_result_sec_reg[23]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[27]_i_2_n_0 ,\csr_result_sec_reg[27]_i_2_n_1 ,\csr_result_sec_reg[27]_i_2_n_2 ,\csr_result_sec_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[27] ,\csr_opa_sec_reg_n_0_[26] ,\csr_opa_sec_reg_n_0_[25] ,\csr_opa_sec_reg_n_0_[24] }),
        .O({\csr_result_sec_reg[27]_i_2_n_4 ,\csr_result_sec_reg[27]_i_2_n_5 ,\csr_result_sec_reg[27]_i_2_n_6 ,\csr_result_sec_reg[27]_i_2_n_7 }),
        .S({\csr_result_sec[27]_i_4_n_0 ,\csr_result_sec[27]_i_5_n_0 ,\csr_result_sec[27]_i_6_n_0 ,\csr_result_sec[27]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[27]_i_8 
       (.CI(\csr_result_sec_reg[23]_i_8_n_0 ),
        .CO({\csr_result_sec_reg[27]_i_8_n_0 ,\csr_result_sec_reg[27]_i_8_n_1 ,\csr_result_sec_reg[27]_i_8_n_2 ,\csr_result_sec_reg[27]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[27] ,\csr_opa_sec_reg_n_0_[26] ,\csr_opa_sec_reg_n_0_[25] ,\csr_opa_sec_reg_n_0_[24] }),
        .O({\csr_result_sec_reg[27]_i_8_n_4 ,\csr_result_sec_reg[27]_i_8_n_5 ,\csr_result_sec_reg[27]_i_8_n_6 ,\csr_result_sec_reg[27]_i_8_n_7 }),
        .S({\csr_result_sec[27]_i_9_n_0 ,\csr_result_sec[27]_i_10_n_0 ,\csr_result_sec[27]_i_11_n_0 ,\csr_result_sec[27]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[28] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[28]),
        .Q(csr_result_sec[28]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[28]_i_2 
       (.CI(\csr_result_sec_reg[24]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[28]_i_2_n_0 ,\csr_result_sec_reg[28]_i_2_n_1 ,\csr_result_sec_reg[28]_i_2_n_2 ,\csr_result_sec_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\csr_result_sec_reg[28]_i_2_n_4 ,\csr_result_sec_reg[28]_i_2_n_5 ,\csr_result_sec_reg[28]_i_2_n_6 ,\csr_result_sec_reg[28]_i_2_n_7 }),
        .S({\csr_result_sec_reg[31]_i_2_n_7 ,\csr_result_sec_reg[27]_i_2_n_4 ,\csr_result_sec_reg[27]_i_2_n_5 ,\csr_result_sec_reg[27]_i_2_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[29] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[29]),
        .Q(csr_result_sec[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[2] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[2]),
        .Q(csr_result_sec[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[30] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[30]),
        .Q(csr_result_sec[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[31] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[31]),
        .Q(csr_result_sec[31]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[31]_i_2 
       (.CI(\csr_result_sec_reg[27]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[31]_i_2_n_0 ,\csr_result_sec_reg[31]_i_2_n_1 ,\csr_result_sec_reg[31]_i_2_n_2 ,\csr_result_sec_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[31] ,\csr_opa_sec_reg_n_0_[30] ,\csr_opa_sec_reg_n_0_[29] ,\csr_opa_sec_reg_n_0_[28] }),
        .O({\csr_result_sec_reg[31]_i_2_n_4 ,\csr_result_sec_reg[31]_i_2_n_5 ,\csr_result_sec_reg[31]_i_2_n_6 ,\csr_result_sec_reg[31]_i_2_n_7 }),
        .S({\csr_result_sec[31]_i_4_n_0 ,\csr_result_sec[31]_i_5_n_0 ,\csr_result_sec[31]_i_6_n_0 ,\csr_result_sec[31]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[31]_i_8 
       (.CI(\csr_result_sec_reg[27]_i_8_n_0 ),
        .CO({\csr_result_sec_reg[31]_i_8_n_0 ,\csr_result_sec_reg[31]_i_8_n_1 ,\csr_result_sec_reg[31]_i_8_n_2 ,\csr_result_sec_reg[31]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[31] ,\csr_opa_sec_reg_n_0_[30] ,\csr_opa_sec_reg_n_0_[29] ,\csr_opa_sec_reg_n_0_[28] }),
        .O({\csr_result_sec_reg[31]_i_8_n_4 ,\csr_result_sec_reg[31]_i_8_n_5 ,\csr_result_sec_reg[31]_i_8_n_6 ,\csr_result_sec_reg[31]_i_8_n_7 }),
        .S({\csr_result_sec[31]_i_9_n_0 ,\csr_result_sec[31]_i_10_n_0 ,\csr_result_sec[31]_i_11_n_0 ,\csr_result_sec[31]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[32] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[32]),
        .Q(csr_result_sec[32]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[32]_i_2 
       (.CI(\csr_result_sec_reg[28]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[32]_i_2_n_0 ,\csr_result_sec_reg[32]_i_2_n_1 ,\csr_result_sec_reg[32]_i_2_n_2 ,\csr_result_sec_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\csr_result_sec_reg[32]_i_2_n_4 ,\csr_result_sec_reg[32]_i_2_n_5 ,\csr_result_sec_reg[32]_i_2_n_6 ,\csr_result_sec_reg[32]_i_2_n_7 }),
        .S({\csr_result_sec_reg[35]_i_2_n_7 ,\csr_result_sec_reg[31]_i_2_n_4 ,\csr_result_sec_reg[31]_i_2_n_5 ,\csr_result_sec_reg[31]_i_2_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[33] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[33]),
        .Q(csr_result_sec[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[34] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[34]),
        .Q(csr_result_sec[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[35] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[35]),
        .Q(csr_result_sec[35]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[35]_i_2 
       (.CI(\csr_result_sec_reg[31]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[35]_i_2_n_0 ,\csr_result_sec_reg[35]_i_2_n_1 ,\csr_result_sec_reg[35]_i_2_n_2 ,\csr_result_sec_reg[35]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg[45]_0 [0],p_4_in[2:0]}),
        .O({\csr_result_sec_reg[35]_i_2_n_4 ,\csr_result_sec_reg[35]_i_2_n_5 ,\csr_result_sec_reg[35]_i_2_n_6 ,\csr_result_sec_reg[35]_i_2_n_7 }),
        .S({\csr_result_sec[35]_i_4_n_0 ,\csr_result_sec[35]_i_5_n_0 ,\csr_result_sec[35]_i_6_n_0 ,\csr_result_sec[35]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[35]_i_8 
       (.CI(\csr_result_sec_reg[31]_i_8_n_0 ),
        .CO({\csr_result_sec_reg[35]_i_8_n_0 ,\csr_result_sec_reg[35]_i_8_n_1 ,\csr_result_sec_reg[35]_i_8_n_2 ,\csr_result_sec_reg[35]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg[45]_0 [0],p_4_in[2:0]}),
        .O({\csr_result_sec_reg[35]_i_8_n_4 ,\csr_result_sec_reg[35]_i_8_n_5 ,\csr_result_sec_reg[35]_i_8_n_6 ,\csr_result_sec_reg[35]_i_8_n_7 }),
        .S({\csr_result_sec[35]_i_9_n_0 ,\csr_result_sec[35]_i_10_n_0 ,\csr_result_sec[35]_i_11_n_0 ,\csr_result_sec[35]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[36] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[36]),
        .Q(csr_result_sec[36]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[36]_i_2 
       (.CI(\csr_result_sec_reg[32]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[36]_i_2_n_0 ,\csr_result_sec_reg[36]_i_2_n_1 ,\csr_result_sec_reg[36]_i_2_n_2 ,\csr_result_sec_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\csr_result_sec_reg[36]_i_2_n_4 ,\csr_result_sec_reg[36]_i_2_n_5 ,\csr_result_sec_reg[36]_i_2_n_6 ,\csr_result_sec_reg[36]_i_2_n_7 }),
        .S({\csr_result_sec_reg[39]_i_2_n_7 ,\csr_result_sec_reg[35]_i_2_n_4 ,\csr_result_sec_reg[35]_i_2_n_5 ,\csr_result_sec_reg[35]_i_2_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[37] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[37]),
        .Q(csr_result_sec[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[38] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[38]),
        .Q(csr_result_sec[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[39] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[39]),
        .Q(csr_result_sec[39]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[39]_i_2 
       (.CI(\csr_result_sec_reg[35]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[39]_i_2_n_0 ,\csr_result_sec_reg[39]_i_2_n_1 ,\csr_result_sec_reg[39]_i_2_n_2 ,\csr_result_sec_reg[39]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_4_in[7:4]),
        .O({\csr_result_sec_reg[39]_i_2_n_4 ,\csr_result_sec_reg[39]_i_2_n_5 ,\csr_result_sec_reg[39]_i_2_n_6 ,\csr_result_sec_reg[39]_i_2_n_7 }),
        .S({\csr_result_sec[39]_i_4_n_0 ,\csr_result_sec[39]_i_5_n_0 ,\csr_result_sec[39]_i_6_n_0 ,\csr_result_sec[39]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[39]_i_8 
       (.CI(\csr_result_sec_reg[35]_i_8_n_0 ),
        .CO({\csr_result_sec_reg[39]_i_8_n_0 ,\csr_result_sec_reg[39]_i_8_n_1 ,\csr_result_sec_reg[39]_i_8_n_2 ,\csr_result_sec_reg[39]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI(p_4_in[7:4]),
        .O({\csr_result_sec_reg[39]_i_8_n_4 ,\csr_result_sec_reg[39]_i_8_n_5 ,\csr_result_sec_reg[39]_i_8_n_6 ,\csr_result_sec_reg[39]_i_8_n_7 }),
        .S({\csr_result_sec[39]_i_9_n_0 ,\csr_result_sec[39]_i_10_n_0 ,\csr_result_sec[39]_i_11_n_0 ,\csr_result_sec[39]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[3] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[3]),
        .Q(csr_result_sec[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\csr_result_sec_reg[3]_i_2_n_0 ,\csr_result_sec_reg[3]_i_2_n_1 ,\csr_result_sec_reg[3]_i_2_n_2 ,\csr_result_sec_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[3] ,\csr_opa_sec_reg_n_0_[2] ,\csr_opa_sec_reg_n_0_[1] ,\csr_opa_sec_reg_n_0_[0] }),
        .O({\csr_result_sec_reg[3]_i_2_n_4 ,\csr_result_sec_reg[3]_i_2_n_5 ,\csr_result_sec_reg[3]_i_2_n_6 ,\csr_result_sec_reg[3]_i_2_n_7 }),
        .S({\csr_result_sec[3]_i_4_n_0 ,\csr_result_sec[3]_i_5_n_0 ,\csr_result_sec[3]_i_6_n_0 ,\csr_result_sec[3]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\csr_result_sec_reg[3]_i_8_n_0 ,\csr_result_sec_reg[3]_i_8_n_1 ,\csr_result_sec_reg[3]_i_8_n_2 ,\csr_result_sec_reg[3]_i_8_n_3 }),
        .CYINIT(\csr_opa_sec_reg_n_0_[0] ),
        .DI({\csr_opa_sec_reg_n_0_[3] ,\csr_opa_sec_reg_n_0_[2] ,\csr_opa_sec_reg_n_0_[1] ,csr_result_neg_reg_i_2_n_0}),
        .O({\csr_result_sec_reg[3]_i_8_n_4 ,\csr_result_sec_reg[3]_i_8_n_5 ,\csr_result_sec_reg[3]_i_8_n_6 ,\csr_result_sec_reg[3]_i_8_n_7 }),
        .S({\csr_result_sec[3]_i_9_n_0 ,\csr_result_sec[3]_i_10_n_0 ,\csr_result_sec[3]_i_11_n_0 ,\csr_result_sec[3]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[40] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[40]),
        .Q(csr_result_sec[40]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[40]_i_2 
       (.CI(\csr_result_sec_reg[36]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[40]_i_2_n_0 ,\csr_result_sec_reg[40]_i_2_n_1 ,\csr_result_sec_reg[40]_i_2_n_2 ,\csr_result_sec_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\csr_result_sec_reg[40]_i_2_n_4 ,\csr_result_sec_reg[40]_i_2_n_5 ,\csr_result_sec_reg[40]_i_2_n_6 ,\csr_result_sec_reg[40]_i_2_n_7 }),
        .S({\csr_result_sec_reg[43]_i_2_n_7 ,\csr_result_sec_reg[39]_i_2_n_4 ,\csr_result_sec_reg[39]_i_2_n_5 ,\csr_result_sec_reg[39]_i_2_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[41] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[41]),
        .Q(csr_result_sec[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[42] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[42]),
        .Q(csr_result_sec[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[43] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[43]),
        .Q(csr_result_sec[43]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[43]_i_2 
       (.CI(\csr_result_sec_reg[39]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[43]_i_2_n_0 ,\csr_result_sec_reg[43]_i_2_n_1 ,\csr_result_sec_reg[43]_i_2_n_2 ,\csr_result_sec_reg[43]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg[45]_0 [1],p_4_in[10:8]}),
        .O({\csr_result_sec_reg[43]_i_2_n_4 ,\csr_result_sec_reg[43]_i_2_n_5 ,\csr_result_sec_reg[43]_i_2_n_6 ,\csr_result_sec_reg[43]_i_2_n_7 }),
        .S({\csr_result_sec[43]_i_4_n_0 ,\csr_result_sec[43]_i_5_n_0 ,\csr_result_sec[43]_i_6_n_0 ,\csr_result_sec[43]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[43]_i_8 
       (.CI(\csr_result_sec_reg[39]_i_8_n_0 ),
        .CO({\csr_result_sec_reg[43]_i_8_n_0 ,\csr_result_sec_reg[43]_i_8_n_1 ,\csr_result_sec_reg[43]_i_8_n_2 ,\csr_result_sec_reg[43]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg[45]_0 [1],p_4_in[10:8]}),
        .O({\csr_result_sec_reg[43]_i_8_n_4 ,\csr_result_sec_reg[43]_i_8_n_5 ,\csr_result_sec_reg[43]_i_8_n_6 ,\csr_result_sec_reg[43]_i_8_n_7 }),
        .S({\csr_result_sec[43]_i_9_n_0 ,\csr_result_sec[43]_i_10_n_0 ,\csr_result_sec[43]_i_11_n_0 ,\csr_result_sec[43]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[44] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[44]),
        .Q(csr_result_sec[44]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[44]_i_2 
       (.CI(\csr_result_sec_reg[40]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[44]_i_2_n_0 ,\csr_result_sec_reg[44]_i_2_n_1 ,\csr_result_sec_reg[44]_i_2_n_2 ,\csr_result_sec_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\csr_result_sec_reg[44]_i_2_n_4 ,\csr_result_sec_reg[44]_i_2_n_5 ,\csr_result_sec_reg[44]_i_2_n_6 ,\csr_result_sec_reg[44]_i_2_n_7 }),
        .S({\csr_result_sec_reg[47]_i_2_n_7 ,\csr_result_sec_reg[43]_i_2_n_4 ,\csr_result_sec_reg[43]_i_2_n_5 ,\csr_result_sec_reg[43]_i_2_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[45] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[45]),
        .Q(csr_result_sec[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[46] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[46]),
        .Q(csr_result_sec[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[47] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[47]),
        .Q(csr_result_sec[47]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[47]_i_2 
       (.CI(\csr_result_sec_reg[43]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[47]_i_2_n_0 ,\csr_result_sec_reg[47]_i_2_n_1 ,\csr_result_sec_reg[47]_i_2_n_2 ,\csr_result_sec_reg[47]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_4_in[15:14],\csr_opa_sec_reg[45]_0 [2],p_4_in[12]}),
        .O({\csr_result_sec_reg[47]_i_2_n_4 ,\csr_result_sec_reg[47]_i_2_n_5 ,\csr_result_sec_reg[47]_i_2_n_6 ,\csr_result_sec_reg[47]_i_2_n_7 }),
        .S({\csr_result_sec[47]_i_5_n_0 ,\csr_result_sec[47]_i_6_n_0 ,\csr_result_sec[47]_i_7_n_0 ,\csr_result_sec[47]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[47]_i_3 
       (.CI(\csr_result_sec_reg[44]_i_2_n_0 ),
        .CO({\NLW_csr_result_sec_reg[47]_i_3_CO_UNCONNECTED [3],\csr_result_sec_reg[47]_i_3_n_1 ,\csr_result_sec_reg[47]_i_3_n_2 ,\csr_result_sec_reg[47]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({p_1_in_0,\csr_result_sec_reg[47]_i_3_n_5 ,\csr_result_sec_reg[47]_i_3_n_6 ,\csr_result_sec_reg[47]_i_3_n_7 }),
        .S({p_0_in,\csr_result_sec_reg[47]_i_2_n_4 ,\csr_result_sec_reg[47]_i_2_n_5 ,\csr_result_sec_reg[47]_i_2_n_6 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[47]_i_9 
       (.CI(\csr_result_sec_reg[43]_i_8_n_0 ),
        .CO({\NLW_csr_result_sec_reg[47]_i_9_CO_UNCONNECTED [3],\csr_result_sec_reg[47]_i_9_n_1 ,\csr_result_sec_reg[47]_i_9_n_2 ,\csr_result_sec_reg[47]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_4_in[14],\csr_opa_sec_reg[45]_0 [2],p_4_in[12]}),
        .O({\csr_result_sec_reg[47]_i_9_n_4 ,\csr_result_sec_reg[47]_i_9_n_5 ,\csr_result_sec_reg[47]_i_9_n_6 ,\csr_result_sec_reg[47]_i_9_n_7 }),
        .S({\csr_result_sec[47]_i_10_n_0 ,\csr_result_sec[47]_i_11_n_0 ,\csr_result_sec[47]_i_12_n_0 ,\csr_result_sec[47]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[4] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[4]),
        .Q(csr_result_sec[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\csr_result_sec_reg[4]_i_2_n_0 ,\csr_result_sec_reg[4]_i_2_n_1 ,\csr_result_sec_reg[4]_i_2_n_2 ,\csr_result_sec_reg[4]_i_2_n_3 }),
        .CYINIT(\csr_result_sec_reg[3]_i_2_n_7 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\csr_result_sec_reg[4]_i_2_n_4 ,\csr_result_sec_reg[4]_i_2_n_5 ,\csr_result_sec_reg[4]_i_2_n_6 ,\csr_result_sec_reg[4]_i_2_n_7 }),
        .S({\csr_result_sec_reg[7]_i_2_n_7 ,\csr_result_sec_reg[3]_i_2_n_4 ,\csr_result_sec_reg[3]_i_2_n_5 ,\csr_result_sec_reg[3]_i_2_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[5] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[5]),
        .Q(csr_result_sec[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[6] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[6]),
        .Q(csr_result_sec[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[7] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[7]),
        .Q(csr_result_sec[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[7]_i_2 
       (.CI(\csr_result_sec_reg[3]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[7]_i_2_n_0 ,\csr_result_sec_reg[7]_i_2_n_1 ,\csr_result_sec_reg[7]_i_2_n_2 ,\csr_result_sec_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[7] ,\csr_opa_sec_reg_n_0_[6] ,\csr_opa_sec_reg_n_0_[5] ,\csr_opa_sec_reg_n_0_[4] }),
        .O({\csr_result_sec_reg[7]_i_2_n_4 ,\csr_result_sec_reg[7]_i_2_n_5 ,\csr_result_sec_reg[7]_i_2_n_6 ,\csr_result_sec_reg[7]_i_2_n_7 }),
        .S({\csr_result_sec[7]_i_4_n_0 ,\csr_result_sec[7]_i_5_n_0 ,\csr_result_sec[7]_i_6_n_0 ,\csr_result_sec[7]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[7]_i_8 
       (.CI(\csr_result_sec_reg[3]_i_8_n_0 ),
        .CO({\csr_result_sec_reg[7]_i_8_n_0 ,\csr_result_sec_reg[7]_i_8_n_1 ,\csr_result_sec_reg[7]_i_8_n_2 ,\csr_result_sec_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_opa_sec_reg_n_0_[7] ,\csr_opa_sec_reg_n_0_[6] ,\csr_opa_sec_reg_n_0_[5] ,\csr_opa_sec_reg_n_0_[4] }),
        .O({\csr_result_sec_reg[7]_i_8_n_4 ,\csr_result_sec_reg[7]_i_8_n_5 ,\csr_result_sec_reg[7]_i_8_n_6 ,\csr_result_sec_reg[7]_i_8_n_7 }),
        .S({\csr_result_sec[7]_i_9_n_0 ,\csr_result_sec[7]_i_10_n_0 ,\csr_result_sec[7]_i_11_n_0 ,\csr_result_sec[7]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[8] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[8]),
        .Q(csr_result_sec[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \csr_result_sec_reg[8]_i_2 
       (.CI(\csr_result_sec_reg[4]_i_2_n_0 ),
        .CO({\csr_result_sec_reg[8]_i_2_n_0 ,\csr_result_sec_reg[8]_i_2_n_1 ,\csr_result_sec_reg[8]_i_2_n_2 ,\csr_result_sec_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\csr_result_sec_reg[8]_i_2_n_4 ,\csr_result_sec_reg[8]_i_2_n_5 ,\csr_result_sec_reg[8]_i_2_n_6 ,\csr_result_sec_reg[8]_i_2_n_7 }),
        .S({\csr_result_sec_reg[11]_i_2_n_7 ,\csr_result_sec_reg[7]_i_2_n_4 ,\csr_result_sec_reg[7]_i_2_n_5 ,\csr_result_sec_reg[7]_i_2_n_6 }));
  FDRE #(
    .INIT(1'b0)) 
    \csr_result_sec_reg[9] 
       (.C(PCLK),
        .CE(1'b1),
        .D(add_result_sec[9]),
        .Q(csr_result_sec[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    csr_rtc_en_i_1
       (.I0(csr_rtc_en_i_2_n_0),
        .I1(PSEL),
        .I2(PADDR[7]),
        .I3(PADDR[5]),
        .I4(csr_rtc_en_i_3_n_0),
        .I5(csr_rtc_en_i_4_n_0),
        .O(csr_rtc_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    csr_rtc_en_i_2
       (.I0(PADDR[3]),
        .I1(PADDR[2]),
        .I2(PSEL),
        .O(csr_rtc_en_i_2_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    csr_rtc_en_i_3
       (.I0(PADDR[4]),
        .I1(PADDR[6]),
        .I2(PSEL),
        .O(csr_rtc_en_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    csr_rtc_en_i_4
       (.I0(PADDR[0]),
        .I1(PENABLE),
        .I2(PWRITE),
        .I3(PADDR[1]),
        .I4(PSEL),
        .O(csr_rtc_en_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    csr_rtc_en_reg
       (.C(PCLK),
        .CE(csr_rtc_en_i_1_n_0),
        .CLR(SR),
        .D(PWDATA[16]),
        .Q(rtc_enable));
  FDCE #(
    .INIT(1'b0)) 
    csr_rtc_ie_reg
       (.C(PCLK),
        .CE(csr_rtc_en_i_1_n_0),
        .CLR(SR),
        .D(PWDATA[18]),
        .Q(p_20_in[18]));
  LUT6 #(
    .INIT(64'h33BF333300800000)) 
    csr_rtc_ip_i_1
       (.I0(rtc_enable),
        .I1(csr_rtc_ip_i_2_n_0),
        .I2(csr_rtc_ip_i_3_n_0),
        .I3(csr_rtc_ip_i_4_n_0),
        .I4(p_20_in[18]),
        .I5(IRQ_RTC),
        .O(csr_rtc_ip_i_1_n_0));
  LUT5 #(
    .INIT(32'h08888888)) 
    csr_rtc_ip_i_2
       (.I0(p_13_in[31]),
        .I1(PRESETn),
        .I2(\PADDR[3]_1 ),
        .I3(PSEL),
        .I4(PADDR[4]),
        .O(csr_rtc_ip_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h80)) 
    csr_rtc_ip_i_3
       (.I0(usec_pulse_sync),
        .I1(usec_cnt1),
        .I2(usec_cnt14_in),
        .O(csr_rtc_ip_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    csr_rtc_ip_i_4
       (.I0(csr_rtc_ip_i_5_n_0),
        .I1(PSEL),
        .I2(PADDR[3]),
        .I3(PADDR[5]),
        .I4(csr_rtc_ip_i_6_n_0),
        .I5(PWDATA[16]),
        .O(csr_rtc_ip_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    csr_rtc_ip_i_5
       (.I0(PADDR[7]),
        .I1(PENABLE),
        .I2(PWRITE),
        .I3(PSEL),
        .I4(PADDR[1]),
        .I5(PADDR[0]),
        .O(csr_rtc_ip_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    csr_rtc_ip_i_6
       (.I0(PADDR[6]),
        .I1(PADDR[4]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .O(csr_rtc_ip_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    csr_rtc_ip_reg
       (.C(PCLK),
        .CE(1'b1),
        .D(csr_rtc_ip_i_1_n_0),
        .Q(IRQ_RTC),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    csr_rtc_rst_reg
       (.C(PCLK),
        .CE(csr_rtc_en_i_1_n_0),
        .CLR(SR),
        .D(PWDATA[17]),
        .Q(p_20_in[17]));
  FDCE #(
    .INIT(1'b0)) 
    csr_timer_en_reg
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[31]),
        .Q(p_13_in[31]));
  FDCE #(
    .INIT(1'b0)) 
    csr_timer_mode_reg
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(p_13_in[30]));
  LUT6 #(
    .INIT(64'h0808088800000000)) 
    \csr_timer_usec[23]_i_1 
       (.I0(\csr_timer_usec[23]_i_2_n_0 ),
        .I1(PADDR_3_sn_1),
        .I2(PSEL),
        .I3(PADDR[1]),
        .I4(PADDR[0]),
        .I5(\PADDR[6]_2 ),
        .O(csr_timer_en14_out));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \csr_timer_usec[23]_i_2 
       (.I0(PWRITE),
        .I1(PENABLE),
        .I2(PADDR[5]),
        .I3(PSEL),
        .O(\csr_timer_usec[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \csr_timer_usec[23]_i_3 
       (.I0(PADDR[6]),
        .I1(PADDR[4]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .O(\PADDR[6]_2 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[0] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(p_13_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[10] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(p_13_in[10]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[11] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[12] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[13] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[14] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[15] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[16] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[16]),
        .Q(p_13_in[16]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[17] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[17]),
        .Q(p_13_in[17]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[18] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[18]),
        .Q(p_13_in[18]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[19] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[19]),
        .Q(p_13_in[19]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[1] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(p_13_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[20] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[20]),
        .Q(p_13_in[20]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[21] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[21]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[22] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[22]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[23] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[23]),
        .Q(p_13_in[23]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[2] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(p_13_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[3] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[4] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[5] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(p_13_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[6] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[7] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[8] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(p_13_in[8]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_timer_usec_reg[9] 
       (.C(PCLK),
        .CE(csr_timer_en14_out),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(p_13_in[9]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    csr_tod_adj_dec_i_1
       (.I0(PWDATA[30]),
        .I1(csr_rtc_en_i_2_n_0),
        .I2(PADDR_4_sn_1),
        .I3(T_WREN),
        .I4(csr_tod_adj_dec_i_4_n_0),
        .I5(tod_adj_dec),
        .O(csr_tod_adj_dec_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    csr_tod_adj_dec_i_2
       (.I0(PADDR[4]),
        .I1(PADDR[6]),
        .I2(PSEL),
        .O(PADDR_4_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h80)) 
    csr_tod_adj_dec_i_3
       (.I0(PSEL),
        .I1(PENABLE),
        .I2(PWRITE),
        .O(T_WREN));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    csr_tod_adj_dec_i_4
       (.I0(PADDR[0]),
        .I1(PADDR[5]),
        .I2(PSEL),
        .I3(PADDR[7]),
        .I4(PADDR[1]),
        .O(csr_tod_adj_dec_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    csr_tod_adj_dec_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_tod_adj_dec_i_1_n_0),
        .Q(tod_adj_dec));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \csr_tod_adj_ns[31]_i_1 
       (.I0(\csr_tod_adj_ns[31]_i_2_n_0 ),
        .I1(PSEL_0[3]),
        .I2(T_ADDR[1]),
        .I3(\csr_tod_adj_ns[31]_i_4_n_0 ),
        .I4(PSEL_0[1]),
        .I5(\csr_tod_ld_ns[31]_i_2_n_0 ),
        .O(\csr_tod_adj_ns[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \csr_tod_adj_ns[31]_i_2 
       (.I0(PADDR[6]),
        .I1(PADDR[2]),
        .I2(PSEL),
        .O(\csr_tod_adj_ns[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \csr_tod_adj_ns[31]_i_3 
       (.I0(PSEL),
        .I1(PADDR[1]),
        .O(T_ADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \csr_tod_adj_ns[31]_i_4 
       (.I0(PADDR[5]),
        .I1(PADDR[4]),
        .I2(PSEL),
        .O(\csr_tod_adj_ns[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \csr_tod_adj_ns[31]_i_5 
       (.I0(PSEL),
        .I1(PADDR[3]),
        .O(PSEL_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[0] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(tod_adj_ns[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[10] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(tod_adj_ns[10]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[11] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(tod_adj_ns[11]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[12] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(tod_adj_ns[12]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[13] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(tod_adj_ns[13]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[14] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(tod_adj_ns[14]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[15] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(tod_adj_ns[15]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[16] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[16]),
        .Q(tod_adj_ns[16]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[17] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[17]),
        .Q(tod_adj_ns[17]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[18] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[18]),
        .Q(tod_adj_ns[18]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[19] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[19]),
        .Q(tod_adj_ns[19]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[1] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(tod_adj_ns[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[20] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[20]),
        .Q(tod_adj_ns[20]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[21] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[21]),
        .Q(tod_adj_ns[21]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[22] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[22]),
        .Q(tod_adj_ns[22]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[23] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[23]),
        .Q(tod_adj_ns[23]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[24] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[24]),
        .Q(tod_adj_ns[24]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[25] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[25]),
        .Q(tod_adj_ns[25]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[26] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[26]),
        .Q(tod_adj_ns[26]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[27] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[27]),
        .Q(tod_adj_ns[27]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[28] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[28]),
        .Q(tod_adj_ns[28]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[29] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[29]),
        .Q(tod_adj_ns[29]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[2] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(tod_adj_ns[2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[30] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(tod_adj_ns[30]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[31] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[31]),
        .Q(tod_adj_ns[31]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[3] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(tod_adj_ns[3]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[4] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(tod_adj_ns[4]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[5] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(tod_adj_ns[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[6] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(tod_adj_ns[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[7] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(tod_adj_ns[7]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[8] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(tod_adj_ns[8]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_adj_ns_reg[9] 
       (.C(PCLK),
        .CE(\csr_tod_adj_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(tod_adj_ns[9]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    csr_tod_adj_wr_i_2
       (.I0(PSEL),
        .I1(PADDR[4]),
        .I2(PADDR[3]),
        .I3(PADDR[5]),
        .I4(csr_tod_adj_wr_i_3_n_0),
        .O(p_0_in9_in));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    csr_tod_adj_wr_i_3
       (.I0(PADDR[2]),
        .I1(PADDR[6]),
        .I2(csr_tsu_rx_clr_i_3_n_0),
        .I3(T_WREN),
        .I4(PADDR[7]),
        .I5(PSEL),
        .O(csr_tod_adj_wr_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    csr_tod_adj_wr_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_tod_adj_wr_reg_0),
        .Q(tod_adj_ld));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \csr_tod_ld_ns[31]_i_1 
       (.I0(\csr_tod_ld_ns[31]_i_2_n_0 ),
        .I1(PSEL_0[3]),
        .I2(\csr_tod_ld_ns[31]_i_3_n_0 ),
        .I3(PSEL_0[2]),
        .I4(T_ADDR[5]),
        .I5(csr_rtc_en_i_2_n_0),
        .O(\csr_tod_ld_ns[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \csr_tod_ld_ns[31]_i_2 
       (.I0(PWRITE),
        .I1(PENABLE),
        .I2(PSEL),
        .I3(PADDR[0]),
        .O(\csr_tod_ld_ns[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \csr_tod_ld_ns[31]_i_3 
       (.I0(PADDR[6]),
        .I1(PSEL),
        .I2(PADDR[1]),
        .O(\csr_tod_ld_ns[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \csr_tod_ld_ns[31]_i_4 
       (.I0(PSEL),
        .I1(PADDR[4]),
        .O(PSEL_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \csr_tod_ld_ns[31]_i_5 
       (.I0(PADDR[5]),
        .I1(PSEL),
        .O(T_ADDR[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[0] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(tod_ld_ns[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[10] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(tod_ld_ns[10]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[11] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(tod_ld_ns[11]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[12] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(tod_ld_ns[12]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[13] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(tod_ld_ns[13]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[14] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(tod_ld_ns[14]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[15] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(tod_ld_ns[15]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[16] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[16]),
        .Q(tod_ld_ns[16]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[17] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[17]),
        .Q(tod_ld_ns[17]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[18] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[18]),
        .Q(tod_ld_ns[18]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[19] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[19]),
        .Q(tod_ld_ns[19]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[1] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(tod_ld_ns[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[20] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[20]),
        .Q(tod_ld_ns[20]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[21] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[21]),
        .Q(tod_ld_ns[21]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[22] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[22]),
        .Q(tod_ld_ns[22]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[23] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[23]),
        .Q(tod_ld_ns[23]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[24] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[24]),
        .Q(tod_ld_ns[24]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[25] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[25]),
        .Q(tod_ld_ns[25]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[26] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[26]),
        .Q(tod_ld_ns[26]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[27] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[27]),
        .Q(tod_ld_ns[27]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[28] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[28]),
        .Q(tod_ld_ns[28]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[29] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[29]),
        .Q(tod_ld_ns[29]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[2] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(tod_ld_ns[2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[30] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(tod_ld_ns[30]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[31] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[31]),
        .Q(tod_ld_ns[31]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[3] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(tod_ld_ns[3]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[4] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(tod_ld_ns[4]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[5] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(tod_ld_ns[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[6] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(tod_ld_ns[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[7] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(tod_ld_ns[7]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[8] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(tod_ld_ns[8]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_ns_reg[9] 
       (.C(PCLK),
        .CE(\csr_tod_ld_ns[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(tod_ld_ns[9]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \csr_tod_ld_sec[31]_i_1 
       (.I0(\csr_tod_ld_sec[47]_i_3_n_0 ),
        .I1(\PADDR[6]_0 ),
        .I2(PADDR[2]),
        .I3(PSEL),
        .I4(PADDR[7]),
        .I5(PADDR[3]),
        .O(\csr_tod_ld_sec[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \csr_tod_ld_sec[47]_i_1 
       (.I0(PADDR[3]),
        .I1(PADDR[7]),
        .I2(PSEL),
        .I3(\PADDR[6]_0 ),
        .I4(PADDR[2]),
        .I5(\csr_tod_ld_sec[47]_i_3_n_0 ),
        .O(\csr_tod_ld_sec[47]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \csr_tod_ld_sec[47]_i_2 
       (.I0(PADDR[6]),
        .I1(PADDR[4]),
        .I2(PSEL),
        .O(\PADDR[6]_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \csr_tod_ld_sec[47]_i_3 
       (.I0(PADDR[1]),
        .I1(PWRITE),
        .I2(PENABLE),
        .I3(PADDR[0]),
        .I4(PADDR[5]),
        .I5(PSEL),
        .O(\csr_tod_ld_sec[47]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[0] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(tod_ld_sec[0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[10] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(tod_ld_sec[10]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[11] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(tod_ld_sec[11]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[12] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(tod_ld_sec[12]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[13] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(tod_ld_sec[13]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[14] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(tod_ld_sec[14]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[15] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(tod_ld_sec[15]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[16] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[16]),
        .Q(tod_ld_sec[16]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[17] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[17]),
        .Q(tod_ld_sec[17]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[18] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[18]),
        .Q(tod_ld_sec[18]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[19] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[19]),
        .Q(tod_ld_sec[19]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[1] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(tod_ld_sec[1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[20] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[20]),
        .Q(tod_ld_sec[20]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[21] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[21]),
        .Q(tod_ld_sec[21]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[22] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[22]),
        .Q(tod_ld_sec[22]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[23] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[23]),
        .Q(tod_ld_sec[23]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[24] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[24]),
        .Q(tod_ld_sec[24]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[25] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[25]),
        .Q(tod_ld_sec[25]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[26] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[26]),
        .Q(tod_ld_sec[26]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[27] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[27]),
        .Q(tod_ld_sec[27]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[28] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[28]),
        .Q(tod_ld_sec[28]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[29] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[29]),
        .Q(tod_ld_sec[29]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[2] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(tod_ld_sec[2]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[30] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[30]),
        .Q(tod_ld_sec[30]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[31] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[31]),
        .Q(tod_ld_sec[31]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[32] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(tod_ld_sec[32]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[33] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(tod_ld_sec[33]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[34] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(tod_ld_sec[34]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[35] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(tod_ld_sec[35]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[36] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(tod_ld_sec[36]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[37] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(tod_ld_sec[37]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[38] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(tod_ld_sec[38]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[39] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(tod_ld_sec[39]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[3] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[3]),
        .Q(tod_ld_sec[3]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[40] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(tod_ld_sec[40]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[41] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(tod_ld_sec[41]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[42] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(tod_ld_sec[42]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[43] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[11]),
        .Q(tod_ld_sec[43]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[44] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[12]),
        .Q(tod_ld_sec[44]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[45] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[13]),
        .Q(tod_ld_sec[45]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[46] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[14]),
        .Q(tod_ld_sec[46]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[47] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[47]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[15]),
        .Q(tod_ld_sec[47]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[4] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[4]),
        .Q(tod_ld_sec[4]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[5] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[5]),
        .Q(tod_ld_sec[5]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[6] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[6]),
        .Q(tod_ld_sec[6]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[7] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[7]),
        .Q(tod_ld_sec[7]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[8] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(tod_ld_sec[8]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_tod_ld_sec_reg[9] 
       (.C(PCLK),
        .CE(\csr_tod_ld_sec[31]_i_1_n_0 ),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(tod_ld_sec[9]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    csr_tod_ld_wr_i_2
       (.I0(PADDR[5]),
        .I1(PADDR[3]),
        .I2(csr_rtc_ip_i_5_n_0),
        .I3(PADDR[6]),
        .I4(PADDR[2]),
        .I5(PSEL),
        .O(PADDR_5_sn_1));
  FDCE #(
    .INIT(1'b0)) 
    csr_tod_ld_wr_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_tod_ld_wr_reg_0),
        .Q(tod_ld_ld));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    csr_tod_req_i_2
       (.I0(PADDR[6]),
        .I1(PADDR[2]),
        .I2(PSEL),
        .I3(PADDR[5]),
        .I4(csr_rtc_ip_i_5_n_0),
        .O(\PADDR[6]_4 ));
  FDCE #(
    .INIT(1'b0)) 
    csr_tod_req_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_tod_req_reg_0),
        .Q(rtc_tod_req));
  LUT4 #(
    .INIT(16'h1000)) 
    csr_tsu_rx_clr_i_1
       (.I0(tsu_rx_fifo_clr),
        .I1(p_20_in[9]),
        .I2(PWDATA[23]),
        .I3(p_1_in28_in),
        .O(csr_tsu_rx_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h00002A0000000000)) 
    csr_tsu_rx_clr_i_2
       (.I0(T_WREN),
        .I1(PADDR[5]),
        .I2(PSEL),
        .I3(PADDR_7_sn_1),
        .I4(csr_tsu_rx_clr_i_3_n_0),
        .I5(csr_tsu_rx_clr_i_4_n_0),
        .O(p_1_in28_in));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    csr_tsu_rx_clr_i_3
       (.I0(PSEL),
        .I1(PADDR[0]),
        .I2(PADDR[1]),
        .O(csr_tsu_rx_clr_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    csr_tsu_rx_clr_i_4
       (.I0(PADDR[6]),
        .I1(PADDR[4]),
        .I2(PADDR[2]),
        .I3(PSEL),
        .O(csr_tsu_rx_clr_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    csr_tsu_rx_clr_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_tsu_rx_clr_i_1_n_0),
        .Q(tsu_rx_fifo_clr));
  FDCE #(
    .INIT(1'b0)) 
    csr_tsu_rx_en_reg
       (.C(PCLK),
        .CE(csr_rtc_en_i_1_n_0),
        .CLR(SR),
        .D(PWDATA[8]),
        .Q(tsu_rx_enable));
  FDCE #(
    .INIT(1'b0)) 
    csr_tsu_rx_ie_reg
       (.C(PCLK),
        .CE(csr_rtc_en_i_1_n_0),
        .CLR(SR),
        .D(PWDATA[10]),
        .Q(p_20_in[10]));
  LUT6 #(
    .INIT(64'h5100510051000000)) 
    csr_tsu_rx_ip_i_1
       (.I0(p_20_in[9]),
        .I1(p_1_in),
        .I2(PWDATA[0]),
        .I3(p_20_in[10]),
        .I4(p_19_in[1]),
        .I5(tsu_rx_fifo_vld),
        .O(csr_tsu_rx_ip));
  FDCE #(
    .INIT(1'b0)) 
    csr_tsu_rx_ip_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_tsu_rx_ip),
        .Q(p_19_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    csr_tsu_rx_rd_i_1
       (.I0(tsu_rx_fifo_rdy),
        .I1(p_20_in[9]),
        .I2(PWDATA[31]),
        .I3(p_1_in28_in),
        .O(csr_tsu_rx_rd_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    csr_tsu_rx_rd_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_tsu_rx_rd_i_1_n_0),
        .Q(tsu_rx_fifo_rdy));
  FDCE #(
    .INIT(1'b0)) 
    csr_tsu_rx_rst_reg
       (.C(PCLK),
        .CE(csr_rtc_en_i_1_n_0),
        .CLR(SR),
        .D(PWDATA[9]),
        .Q(p_20_in[9]));
  LUT4 #(
    .INIT(16'h1000)) 
    csr_tsu_tx_clr_i_1
       (.I0(tsu_tx_fifo_clr),
        .I1(p_20_in[1]),
        .I2(PWDATA[23]),
        .I3(p_1_in27_in),
        .O(csr_tsu_tx_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    csr_tsu_tx_clr_i_2
       (.I0(PADDR[3]),
        .I1(PADDR[4]),
        .I2(csr_rtc_ip_i_5_n_0),
        .I3(PADDR[5]),
        .I4(PSEL),
        .I5(\csr_tod_adj_ns[31]_i_2_n_0 ),
        .O(p_1_in27_in));
  FDCE #(
    .INIT(1'b0)) 
    csr_tsu_tx_clr_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_tsu_tx_clr_i_1_n_0),
        .Q(tsu_tx_fifo_clr));
  FDCE #(
    .INIT(1'b0)) 
    csr_tsu_tx_en_reg
       (.C(PCLK),
        .CE(csr_rtc_en_i_1_n_0),
        .CLR(SR),
        .D(PWDATA[0]),
        .Q(tsu_tx_enable));
  FDCE #(
    .INIT(1'b0)) 
    csr_tsu_tx_ie_reg
       (.C(PCLK),
        .CE(csr_rtc_en_i_1_n_0),
        .CLR(SR),
        .D(PWDATA[2]),
        .Q(p_20_in[2]));
  LUT6 #(
    .INIT(64'h5100510051000000)) 
    csr_tsu_tx_ip_i_1
       (.I0(p_20_in[1]),
        .I1(p_1_in),
        .I2(PWDATA[0]),
        .I3(p_20_in[2]),
        .I4(p_19_in[0]),
        .I5(tsu_tx_fifo_vld),
        .O(csr_tsu_tx_ip));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    csr_tsu_tx_ip_i_2
       (.I0(csr_rtc_en_i_3_n_0),
        .I1(PADDR[2]),
        .I2(PSEL),
        .I3(PADDR[5]),
        .I4(PADDR[3]),
        .I5(csr_rtc_ip_i_5_n_0),
        .O(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    csr_tsu_tx_ip_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_tsu_tx_ip),
        .Q(p_19_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    csr_tsu_tx_rd_i_1
       (.I0(tsu_tx_fifo_rdy),
        .I1(p_20_in[1]),
        .I2(PWDATA[31]),
        .I3(p_1_in27_in),
        .O(csr_tsu_tx_rd_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    csr_tsu_tx_rd_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(csr_tsu_tx_rd_i_1_n_0),
        .Q(tsu_tx_fifo_rdy));
  FDCE #(
    .INIT(1'b0)) 
    csr_tsu_tx_rst_reg
       (.C(PCLK),
        .CE(csr_rtc_en_i_1_n_0),
        .CLR(SR),
        .D(PWDATA[1]),
        .Q(p_20_in[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1
       (.I0(i__carry__1_i_1__2_n_6),
        .I1(Q[10]),
        .I2(i__carry__1_i_1__2_n_7),
        .I3(Q[9]),
        .I4(p_13_in[23]),
        .I5(i__carry__1_i_1__2_n_5),
        .O(i__carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1__0
       (.I0(\csr_opb_sec_reg_n_0_[23] ),
        .I1(\csr_opa_sec_reg_n_0_[23] ),
        .I2(\csr_opb_sec_reg_n_0_[22] ),
        .I3(\csr_opa_sec_reg_n_0_[22] ),
        .I4(\csr_opa_sec_reg_n_0_[21] ),
        .I5(\csr_opb_sec_reg_n_0_[21] ),
        .O(i__carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__1
       (.I0(\csr_opb_nsec_reg_n_0_[7] ),
        .I1(\csr_opa_nsec_reg_n_0_[7] ),
        .O(i__carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__2
       (.I0(\csr_opa_nsec_reg_n_0_[7] ),
        .I1(\csr_opb_nsec_reg_n_0_[7] ),
        .O(i__carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__3
       (.I0(\csr_opa_sec_reg_n_0_[7] ),
        .I1(\csr_opb_sec_reg_n_0_[7] ),
        .O(i__carry__0_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(i__carry__0_i_5_n_5),
        .I1(p_13_in[19]),
        .I2(i__carry__0_i_5_n_6),
        .I3(p_13_in[18]),
        .I4(p_13_in[20]),
        .I5(i__carry__0_i_5_n_4),
        .O(i__carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__0
       (.I0(\csr_opb_sec_reg_n_0_[20] ),
        .I1(\csr_opa_sec_reg_n_0_[20] ),
        .I2(\csr_opb_sec_reg_n_0_[19] ),
        .I3(\csr_opa_sec_reg_n_0_[19] ),
        .I4(\csr_opa_sec_reg_n_0_[18] ),
        .I5(\csr_opb_sec_reg_n_0_[18] ),
        .O(i__carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__1
       (.I0(\csr_opb_nsec_reg_n_0_[6] ),
        .I1(\csr_opa_nsec_reg_n_0_[6] ),
        .O(i__carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__2
       (.I0(\csr_opa_nsec_reg_n_0_[6] ),
        .I1(\csr_opb_nsec_reg_n_0_[6] ),
        .O(i__carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__3
       (.I0(\csr_opa_sec_reg_n_0_[6] ),
        .I1(\csr_opb_sec_reg_n_0_[6] ),
        .O(i__carry__0_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3
       (.I0(i__carry__0_i_6_n_4),
        .I1(p_13_in[16]),
        .I2(i__carry__0_i_6_n_5),
        .I3(Q[8]),
        .I4(p_13_in[17]),
        .I5(i__carry__0_i_5_n_7),
        .O(i__carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3__0
       (.I0(\csr_opb_sec_reg_n_0_[17] ),
        .I1(\csr_opa_sec_reg_n_0_[17] ),
        .I2(\csr_opb_sec_reg_n_0_[16] ),
        .I3(\csr_opa_sec_reg_n_0_[16] ),
        .I4(\csr_opa_sec_reg_n_0_[15] ),
        .I5(\csr_opb_sec_reg_n_0_[15] ),
        .O(i__carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__1
       (.I0(\csr_opb_nsec_reg_n_0_[5] ),
        .I1(\csr_opa_nsec_reg_n_0_[5] ),
        .O(i__carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__2
       (.I0(\csr_opa_nsec_reg_n_0_[5] ),
        .I1(\csr_opb_nsec_reg_n_0_[5] ),
        .O(i__carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__3
       (.I0(\csr_opa_sec_reg_n_0_[5] ),
        .I1(\csr_opb_sec_reg_n_0_[5] ),
        .O(i__carry__0_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4
       (.I0(i__carry__0_i_6_n_7),
        .I1(Q[6]),
        .I2(i__carry_i_5_n_4),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(i__carry__0_i_6_n_6),
        .O(i__carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4__0
       (.I0(\csr_opb_sec_reg_n_0_[14] ),
        .I1(\csr_opa_sec_reg_n_0_[14] ),
        .I2(\csr_opb_sec_reg_n_0_[13] ),
        .I3(\csr_opa_sec_reg_n_0_[13] ),
        .I4(\csr_opa_sec_reg_n_0_[12] ),
        .I5(\csr_opb_sec_reg_n_0_[12] ),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__1
       (.I0(\csr_opb_nsec_reg_n_0_[4] ),
        .I1(\csr_opa_nsec_reg_n_0_[4] ),
        .O(i__carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__2
       (.I0(\csr_opa_nsec_reg_n_0_[4] ),
        .I1(\csr_opb_nsec_reg_n_0_[4] ),
        .O(i__carry__0_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__3
       (.I0(\csr_opa_sec_reg_n_0_[4] ),
        .I1(\csr_opb_sec_reg_n_0_[4] ),
        .O(i__carry__0_i_4__3_n_0));
  CARRY4 i__carry__0_i_5
       (.CI(i__carry__0_i_6_n_0),
        .CO({i__carry__0_i_5_n_0,i__carry__0_i_5_n_1,i__carry__0_i_5_n_2,i__carry__0_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__0_i_5_n_4,i__carry__0_i_5_n_5,i__carry__0_i_5_n_6,i__carry__0_i_5_n_7}),
        .S({\usec_cnt_reg_n_0_[20] ,\usec_cnt_reg_n_0_[19] ,\usec_cnt_reg_n_0_[18] ,\usec_cnt_reg_n_0_[17] }));
  CARRY4 i__carry__0_i_6
       (.CI(i__carry_i_5_n_0),
        .CO({i__carry__0_i_6_n_0,i__carry__0_i_6_n_1,i__carry__0_i_6_n_2,i__carry__0_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__0_i_6_n_4,i__carry__0_i_6_n_5,i__carry__0_i_6_n_6,i__carry__0_i_6_n_7}),
        .S({\usec_cnt_reg_n_0_[16] ,\usec_cnt_reg_n_0_[15] ,\usec_cnt_reg_n_0_[14] ,\usec_cnt_reg_n_0_[13] }));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__10_i_1
       (.I0(p_2_in[15]),
        .I1(p_4_in[15]),
        .O(i__carry__10_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__10_i_2
       (.I0(p_4_in[14]),
        .I1(p_2_in[14]),
        .O(i__carry__10_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__10_i_3
       (.I0(\csr_opa_sec_reg[45]_0 [2]),
        .I1(p_2_in[13]),
        .O(i__carry__10_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__10_i_4
       (.I0(p_4_in[12]),
        .I1(p_2_in[12]),
        .O(i__carry__10_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_1
       (.I0(p_2_in[3]),
        .I1(\csr_opa_sec_reg[45]_0 [0]),
        .I2(p_2_in[2]),
        .I3(p_4_in[2]),
        .I4(p_4_in[1]),
        .I5(p_2_in[1]),
        .O(i__carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__0
       (.I0(\csr_opb_nsec_reg_n_0_[11] ),
        .I1(\csr_opa_nsec_reg_n_0_[11] ),
        .O(i__carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__1
       (.I0(\csr_opa_nsec_reg_n_0_[11] ),
        .I1(\csr_opb_nsec_reg_n_0_[11] ),
        .O(i__carry__1_i_1__1_n_0));
  CARRY4 i__carry__1_i_1__2
       (.CI(i__carry__0_i_5_n_0),
        .CO({NLW_i__carry__1_i_1__2_CO_UNCONNECTED[3],i__carry__1_i_1__2_n_1,i__carry__1_i_1__2_n_2,i__carry__1_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry__1_i_1__2_n_4,i__carry__1_i_1__2_n_5,i__carry__1_i_1__2_n_6,i__carry__1_i_1__2_n_7}),
        .S({1'b1,\usec_cnt_reg_n_0_[23] ,\usec_cnt_reg_n_0_[22] ,\usec_cnt_reg_n_0_[21] }));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__3
       (.I0(\csr_opa_sec_reg_n_0_[11] ),
        .I1(\csr_opb_sec_reg_n_0_[11] ),
        .O(i__carry__1_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2
       (.I0(p_2_in[0]),
        .I1(p_4_in[0]),
        .I2(\csr_opb_sec_reg_n_0_[31] ),
        .I3(\csr_opa_sec_reg_n_0_[31] ),
        .I4(\csr_opa_sec_reg_n_0_[30] ),
        .I5(\csr_opb_sec_reg_n_0_[30] ),
        .O(i__carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__0
       (.I0(\csr_opa_nsec_reg_n_0_[9] ),
        .O(i__carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__1
       (.I0(\csr_opb_nsec_reg_n_0_[9] ),
        .O(i__carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__2
       (.I0(\csr_opa_sec_reg_n_0_[10] ),
        .I1(\csr_opb_sec_reg_n_0_[10] ),
        .O(i__carry__1_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3
       (.I0(\csr_opb_sec_reg_n_0_[29] ),
        .I1(\csr_opa_sec_reg_n_0_[29] ),
        .I2(\csr_opb_sec_reg_n_0_[28] ),
        .I3(\csr_opa_sec_reg_n_0_[28] ),
        .I4(\csr_opa_sec_reg_n_0_[27] ),
        .I5(\csr_opb_sec_reg_n_0_[27] ),
        .O(i__carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    i__carry__1_i_3__0
       (.I0(\csr_opa_nsec_reg_n_0_[11] ),
        .I1(\csr_opb_nsec_reg_n_0_[11] ),
        .I2(\csr_opa_nsec_reg_n_0_[10] ),
        .I3(\csr_opb_nsec_reg_n_0_[10] ),
        .O(i__carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    i__carry__1_i_3__1
       (.I0(\csr_opb_nsec_reg_n_0_[11] ),
        .I1(\csr_opa_nsec_reg_n_0_[11] ),
        .I2(\csr_opb_nsec_reg_n_0_[10] ),
        .I3(\csr_opa_nsec_reg_n_0_[10] ),
        .O(i__carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__2
       (.I0(\csr_opa_sec_reg_n_0_[9] ),
        .I1(\csr_opb_sec_reg_n_0_[9] ),
        .O(i__carry__1_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_4
       (.I0(\csr_opb_sec_reg_n_0_[26] ),
        .I1(\csr_opa_sec_reg_n_0_[26] ),
        .I2(\csr_opb_sec_reg_n_0_[25] ),
        .I3(\csr_opa_sec_reg_n_0_[25] ),
        .I4(\csr_opa_sec_reg_n_0_[24] ),
        .I5(\csr_opb_sec_reg_n_0_[24] ),
        .O(i__carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__0
       (.I0(\csr_opa_nsec_reg_n_0_[9] ),
        .I1(\csr_opa_nsec_reg_n_0_[10] ),
        .I2(\csr_opb_nsec_reg_n_0_[10] ),
        .O(i__carry__1_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_4__1
       (.I0(\csr_opb_nsec_reg_n_0_[9] ),
        .I1(\csr_opb_nsec_reg_n_0_[10] ),
        .I2(\csr_opa_nsec_reg_n_0_[10] ),
        .O(i__carry__1_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__2
       (.I0(\csr_opa_sec_reg_n_0_[8] ),
        .I1(\csr_opb_sec_reg_n_0_[8] ),
        .O(i__carry__1_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_5
       (.I0(\csr_opa_nsec_reg_n_0_[9] ),
        .I1(\csr_opb_nsec_reg_n_0_[9] ),
        .O(i__carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_5__0
       (.I0(\csr_opa_nsec_reg_n_0_[9] ),
        .I1(\csr_opb_nsec_reg_n_0_[9] ),
        .O(i__carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_6
       (.I0(\csr_opa_nsec_reg_n_0_[8] ),
        .I1(\csr_opb_nsec_reg_n_0_[8] ),
        .O(i__carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_6__0
       (.I0(\csr_opb_nsec_reg_n_0_[8] ),
        .I1(\csr_opa_nsec_reg_n_0_[8] ),
        .O(i__carry__1_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__2_i_1
       (.I0(p_2_in[14]),
        .I1(p_4_in[14]),
        .I2(p_2_in[13]),
        .I3(\csr_opa_sec_reg[45]_0 [2]),
        .I4(p_4_in[15]),
        .I5(p_2_in[15]),
        .O(i__carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__2_i_1__0
       (.I0(\csr_opa_nsec_reg_n_0_[14] ),
        .I1(\csr_opb_nsec_reg_n_0_[14] ),
        .O(i__carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__2_i_1__1
       (.I0(\csr_opb_nsec_reg_n_0_[14] ),
        .I1(\csr_opa_nsec_reg_n_0_[14] ),
        .O(i__carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__2
       (.I0(\csr_opa_sec_reg_n_0_[15] ),
        .I1(\csr_opb_sec_reg_n_0_[15] ),
        .O(i__carry__2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__2_i_2
       (.I0(p_2_in[12]),
        .I1(p_4_in[12]),
        .I2(p_2_in[11]),
        .I3(\csr_opa_sec_reg[45]_0 [1]),
        .I4(p_4_in[10]),
        .I5(p_2_in[10]),
        .O(i__carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__0
       (.I0(\csr_opb_nsec_reg_n_0_[14] ),
        .I1(\csr_opa_nsec_reg_n_0_[14] ),
        .O(i__carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__1
       (.I0(\csr_opa_nsec_reg_n_0_[14] ),
        .I1(\csr_opb_nsec_reg_n_0_[14] ),
        .O(i__carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__2
       (.I0(\csr_opa_sec_reg_n_0_[14] ),
        .I1(\csr_opb_sec_reg_n_0_[14] ),
        .O(i__carry__2_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__2_i_3
       (.I0(p_2_in[9]),
        .I1(p_4_in[9]),
        .I2(p_2_in[8]),
        .I3(p_4_in[8]),
        .I4(p_4_in[7]),
        .I5(p_2_in[7]),
        .O(i__carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__2_i_3__0
       (.I0(\csr_opb_nsec_reg_n_0_[12] ),
        .I1(\csr_opa_nsec_reg_n_0_[12] ),
        .O(i__carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__2_i_3__1
       (.I0(\csr_opa_nsec_reg_n_0_[12] ),
        .I1(\csr_opb_nsec_reg_n_0_[12] ),
        .O(i__carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__2
       (.I0(\csr_opa_sec_reg_n_0_[13] ),
        .I1(\csr_opb_sec_reg_n_0_[13] ),
        .O(i__carry__2_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__2_i_4
       (.I0(p_2_in[6]),
        .I1(p_4_in[6]),
        .I2(p_2_in[5]),
        .I3(p_4_in[5]),
        .I4(p_4_in[4]),
        .I5(p_2_in[4]),
        .O(i__carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__2_i_4__0
       (.I0(\csr_opa_nsec_reg_n_0_[11] ),
        .I1(\csr_opb_nsec_reg_n_0_[11] ),
        .O(i__carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__2_i_4__1
       (.I0(\csr_opb_nsec_reg_n_0_[11] ),
        .I1(\csr_opa_nsec_reg_n_0_[11] ),
        .O(i__carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__2
       (.I0(\csr_opa_sec_reg_n_0_[12] ),
        .I1(\csr_opb_sec_reg_n_0_[12] ),
        .O(i__carry__2_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    i__carry__2_i_5
       (.I0(\csr_opb_nsec_reg_n_0_[14] ),
        .I1(\csr_opa_nsec_reg_n_0_[14] ),
        .I2(\csr_opb_nsec_reg_n_0_[15] ),
        .I3(\csr_opa_nsec_reg_n_0_[15] ),
        .O(i__carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry__2_i_5__0
       (.I0(\csr_opb_nsec_reg_n_0_[14] ),
        .I1(\csr_opa_nsec_reg_n_0_[14] ),
        .I2(\csr_opa_nsec_reg_n_0_[15] ),
        .I3(\csr_opb_nsec_reg_n_0_[15] ),
        .O(i__carry__2_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    i__carry__2_i_6
       (.I0(\csr_opa_nsec_reg_n_0_[14] ),
        .I1(\csr_opb_nsec_reg_n_0_[14] ),
        .I2(\csr_opa_nsec_reg_n_0_[13] ),
        .I3(\csr_opb_nsec_reg_n_0_[13] ),
        .O(i__carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    i__carry__2_i_6__0
       (.I0(\csr_opb_nsec_reg_n_0_[14] ),
        .I1(\csr_opa_nsec_reg_n_0_[14] ),
        .I2(\csr_opb_nsec_reg_n_0_[13] ),
        .I3(\csr_opa_nsec_reg_n_0_[13] ),
        .O(i__carry__2_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry__2_i_7
       (.I0(\csr_opa_nsec_reg_n_0_[12] ),
        .I1(\csr_opb_nsec_reg_n_0_[12] ),
        .I2(\csr_opa_nsec_reg_n_0_[13] ),
        .I3(\csr_opb_nsec_reg_n_0_[13] ),
        .O(i__carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry__2_i_7__0
       (.I0(\csr_opb_nsec_reg_n_0_[12] ),
        .I1(\csr_opa_nsec_reg_n_0_[12] ),
        .I2(\csr_opb_nsec_reg_n_0_[13] ),
        .I3(\csr_opa_nsec_reg_n_0_[13] ),
        .O(i__carry__2_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    i__carry__2_i_8
       (.I0(\csr_opb_nsec_reg_n_0_[11] ),
        .I1(\csr_opa_nsec_reg_n_0_[11] ),
        .I2(\csr_opb_nsec_reg_n_0_[12] ),
        .I3(\csr_opa_nsec_reg_n_0_[12] ),
        .O(i__carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    i__carry__2_i_8__0
       (.I0(\csr_opb_nsec_reg_n_0_[11] ),
        .I1(\csr_opa_nsec_reg_n_0_[11] ),
        .I2(\csr_opa_nsec_reg_n_0_[12] ),
        .I3(\csr_opb_nsec_reg_n_0_[12] ),
        .O(i__carry__2_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_1
       (.I0(\csr_opb_nsec_reg_n_0_[19] ),
        .I1(\csr_opa_nsec_reg_n_0_[19] ),
        .O(i__carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_1__0
       (.I0(\csr_opa_nsec_reg_n_0_[19] ),
        .I1(\csr_opb_nsec_reg_n_0_[19] ),
        .O(i__carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_1__1
       (.I0(\csr_opa_sec_reg_n_0_[19] ),
        .I1(\csr_opb_sec_reg_n_0_[19] ),
        .O(i__carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__3_i_2
       (.I0(\csr_opa_nsec_reg_n_0_[17] ),
        .I1(\csr_opb_nsec_reg_n_0_[17] ),
        .O(i__carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__3_i_2__0
       (.I0(\csr_opb_nsec_reg_n_0_[17] ),
        .I1(\csr_opa_nsec_reg_n_0_[17] ),
        .O(i__carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2__1
       (.I0(\csr_opa_sec_reg_n_0_[18] ),
        .I1(\csr_opb_sec_reg_n_0_[18] ),
        .O(i__carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_3
       (.I0(\csr_opb_nsec_reg_n_0_[17] ),
        .I1(\csr_opa_nsec_reg_n_0_[17] ),
        .O(i__carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_3__0
       (.I0(\csr_opa_nsec_reg_n_0_[17] ),
        .I1(\csr_opb_nsec_reg_n_0_[17] ),
        .O(i__carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_3__1
       (.I0(\csr_opa_sec_reg_n_0_[17] ),
        .I1(\csr_opb_sec_reg_n_0_[17] ),
        .O(i__carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__3_i_4
       (.I0(\csr_opa_nsec_reg_n_0_[15] ),
        .I1(\csr_opb_nsec_reg_n_0_[15] ),
        .O(i__carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__3_i_4__0
       (.I0(\csr_opb_nsec_reg_n_0_[15] ),
        .I1(\csr_opa_nsec_reg_n_0_[15] ),
        .O(i__carry__3_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_4__1
       (.I0(\csr_opa_sec_reg_n_0_[16] ),
        .I1(\csr_opb_sec_reg_n_0_[16] ),
        .O(i__carry__3_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    i__carry__3_i_5
       (.I0(\csr_opa_nsec_reg_n_0_[19] ),
        .I1(\csr_opb_nsec_reg_n_0_[19] ),
        .I2(\csr_opa_nsec_reg_n_0_[18] ),
        .I3(\csr_opb_nsec_reg_n_0_[18] ),
        .O(i__carry__3_i_5_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    i__carry__3_i_5__0
       (.I0(\csr_opb_nsec_reg_n_0_[19] ),
        .I1(\csr_opa_nsec_reg_n_0_[19] ),
        .I2(\csr_opb_nsec_reg_n_0_[18] ),
        .I3(\csr_opa_nsec_reg_n_0_[18] ),
        .O(i__carry__3_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    i__carry__3_i_6
       (.I0(\csr_opb_nsec_reg_n_0_[17] ),
        .I1(\csr_opa_nsec_reg_n_0_[17] ),
        .I2(\csr_opb_nsec_reg_n_0_[18] ),
        .I3(\csr_opa_nsec_reg_n_0_[18] ),
        .O(i__carry__3_i_6_n_0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    i__carry__3_i_6__0
       (.I0(\csr_opb_nsec_reg_n_0_[17] ),
        .I1(\csr_opa_nsec_reg_n_0_[17] ),
        .I2(\csr_opa_nsec_reg_n_0_[18] ),
        .I3(\csr_opb_nsec_reg_n_0_[18] ),
        .O(i__carry__3_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    i__carry__3_i_7
       (.I0(\csr_opa_nsec_reg_n_0_[17] ),
        .I1(\csr_opb_nsec_reg_n_0_[17] ),
        .I2(\csr_opa_nsec_reg_n_0_[16] ),
        .I3(\csr_opb_nsec_reg_n_0_[16] ),
        .O(i__carry__3_i_7_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    i__carry__3_i_7__0
       (.I0(\csr_opb_nsec_reg_n_0_[17] ),
        .I1(\csr_opa_nsec_reg_n_0_[17] ),
        .I2(\csr_opb_nsec_reg_n_0_[16] ),
        .I3(\csr_opa_nsec_reg_n_0_[16] ),
        .O(i__carry__3_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    i__carry__3_i_8
       (.I0(\csr_opb_nsec_reg_n_0_[15] ),
        .I1(\csr_opa_nsec_reg_n_0_[15] ),
        .I2(\csr_opb_nsec_reg_n_0_[16] ),
        .I3(\csr_opa_nsec_reg_n_0_[16] ),
        .O(i__carry__3_i_8_n_0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    i__carry__3_i_8__0
       (.I0(\csr_opb_nsec_reg_n_0_[15] ),
        .I1(\csr_opa_nsec_reg_n_0_[15] ),
        .I2(\csr_opa_nsec_reg_n_0_[16] ),
        .I3(\csr_opb_nsec_reg_n_0_[16] ),
        .O(i__carry__3_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_1
       (.I0(\csr_opb_nsec_reg_n_0_[23] ),
        .I1(\csr_opa_nsec_reg_n_0_[23] ),
        .O(i__carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_1__0
       (.I0(\csr_opa_nsec_reg_n_0_[23] ),
        .I1(\csr_opb_nsec_reg_n_0_[23] ),
        .O(i__carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_1__1
       (.I0(\csr_opa_sec_reg_n_0_[23] ),
        .I1(\csr_opb_sec_reg_n_0_[23] ),
        .O(i__carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__4_i_2
       (.I0(\csr_opb_nsec_reg_n_0_[21] ),
        .I1(\csr_opa_nsec_reg_n_0_[21] ),
        .O(i__carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__4_i_2__0
       (.I0(\csr_opa_nsec_reg_n_0_[21] ),
        .I1(\csr_opb_nsec_reg_n_0_[21] ),
        .O(i__carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_2__1
       (.I0(\csr_opa_sec_reg_n_0_[22] ),
        .I1(\csr_opb_sec_reg_n_0_[22] ),
        .O(i__carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__4_i_3
       (.I0(\csr_opa_nsec_reg_n_0_[20] ),
        .I1(\csr_opb_nsec_reg_n_0_[20] ),
        .O(i__carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__4_i_3__0
       (.I0(\csr_opb_nsec_reg_n_0_[20] ),
        .I1(\csr_opa_nsec_reg_n_0_[20] ),
        .O(i__carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_3__1
       (.I0(\csr_opa_sec_reg_n_0_[21] ),
        .I1(\csr_opb_sec_reg_n_0_[21] ),
        .O(i__carry__4_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__4_i_4
       (.I0(\csr_opa_nsec_reg_n_0_[19] ),
        .I1(\csr_opb_nsec_reg_n_0_[19] ),
        .O(i__carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__4_i_4__0
       (.I0(\csr_opb_nsec_reg_n_0_[19] ),
        .I1(\csr_opa_nsec_reg_n_0_[19] ),
        .O(i__carry__4_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_4__1
       (.I0(\csr_opa_sec_reg_n_0_[20] ),
        .I1(\csr_opb_sec_reg_n_0_[20] ),
        .O(i__carry__4_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    i__carry__4_i_5
       (.I0(\csr_opa_nsec_reg_n_0_[23] ),
        .I1(\csr_opb_nsec_reg_n_0_[23] ),
        .I2(\csr_opa_nsec_reg_n_0_[22] ),
        .I3(\csr_opb_nsec_reg_n_0_[22] ),
        .O(i__carry__4_i_5_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    i__carry__4_i_5__0
       (.I0(\csr_opb_nsec_reg_n_0_[23] ),
        .I1(\csr_opa_nsec_reg_n_0_[23] ),
        .I2(\csr_opb_nsec_reg_n_0_[22] ),
        .I3(\csr_opa_nsec_reg_n_0_[22] ),
        .O(i__carry__4_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry__4_i_6
       (.I0(\csr_opa_nsec_reg_n_0_[21] ),
        .I1(\csr_opb_nsec_reg_n_0_[21] ),
        .I2(\csr_opa_nsec_reg_n_0_[22] ),
        .I3(\csr_opb_nsec_reg_n_0_[22] ),
        .O(i__carry__4_i_6_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry__4_i_6__0
       (.I0(\csr_opb_nsec_reg_n_0_[21] ),
        .I1(\csr_opa_nsec_reg_n_0_[21] ),
        .I2(\csr_opb_nsec_reg_n_0_[22] ),
        .I3(\csr_opa_nsec_reg_n_0_[22] ),
        .O(i__carry__4_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    i__carry__4_i_7
       (.I0(\csr_opb_nsec_reg_n_0_[20] ),
        .I1(\csr_opa_nsec_reg_n_0_[20] ),
        .I2(\csr_opb_nsec_reg_n_0_[21] ),
        .I3(\csr_opa_nsec_reg_n_0_[21] ),
        .O(i__carry__4_i_7_n_0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    i__carry__4_i_7__0
       (.I0(\csr_opb_nsec_reg_n_0_[20] ),
        .I1(\csr_opa_nsec_reg_n_0_[20] ),
        .I2(\csr_opa_nsec_reg_n_0_[21] ),
        .I3(\csr_opb_nsec_reg_n_0_[21] ),
        .O(i__carry__4_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    i__carry__4_i_8
       (.I0(\csr_opb_nsec_reg_n_0_[19] ),
        .I1(\csr_opa_nsec_reg_n_0_[19] ),
        .I2(\csr_opb_nsec_reg_n_0_[20] ),
        .I3(\csr_opa_nsec_reg_n_0_[20] ),
        .O(i__carry__4_i_8_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry__4_i_8__0
       (.I0(\csr_opb_nsec_reg_n_0_[19] ),
        .I1(\csr_opa_nsec_reg_n_0_[19] ),
        .I2(\csr_opa_nsec_reg_n_0_[20] ),
        .I3(\csr_opb_nsec_reg_n_0_[20] ),
        .O(i__carry__4_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_1
       (.I0(\csr_opb_nsec_reg_n_0_[27] ),
        .I1(\csr_opa_nsec_reg_n_0_[27] ),
        .O(i__carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_1__0
       (.I0(\csr_opa_nsec_reg_n_0_[27] ),
        .I1(\csr_opb_nsec_reg_n_0_[27] ),
        .O(i__carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_1__1
       (.I0(\csr_opa_sec_reg_n_0_[27] ),
        .I1(\csr_opb_sec_reg_n_0_[27] ),
        .O(i__carry__5_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__5_i_2
       (.I0(\csr_opa_nsec_reg_n_0_[25] ),
        .I1(\csr_opb_nsec_reg_n_0_[25] ),
        .O(i__carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__5_i_2__0
       (.I0(\csr_opb_nsec_reg_n_0_[25] ),
        .I1(\csr_opa_nsec_reg_n_0_[25] ),
        .O(i__carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_2__1
       (.I0(\csr_opa_sec_reg_n_0_[26] ),
        .I1(\csr_opb_sec_reg_n_0_[26] ),
        .O(i__carry__5_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__5_i_3
       (.I0(\csr_opa_nsec_reg_n_0_[24] ),
        .I1(\csr_opb_nsec_reg_n_0_[24] ),
        .O(i__carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__5_i_3__0
       (.I0(\csr_opb_nsec_reg_n_0_[24] ),
        .I1(\csr_opa_nsec_reg_n_0_[24] ),
        .O(i__carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_3__1
       (.I0(\csr_opa_sec_reg_n_0_[25] ),
        .I1(\csr_opb_sec_reg_n_0_[25] ),
        .O(i__carry__5_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__5_i_4
       (.I0(\csr_opa_nsec_reg_n_0_[23] ),
        .I1(\csr_opb_nsec_reg_n_0_[23] ),
        .O(i__carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__5_i_4__0
       (.I0(\csr_opb_nsec_reg_n_0_[23] ),
        .I1(\csr_opa_nsec_reg_n_0_[23] ),
        .O(i__carry__5_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_4__1
       (.I0(\csr_opa_sec_reg_n_0_[24] ),
        .I1(\csr_opb_sec_reg_n_0_[24] ),
        .O(i__carry__5_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    i__carry__5_i_5
       (.I0(\csr_opa_nsec_reg_n_0_[27] ),
        .I1(\csr_opb_nsec_reg_n_0_[27] ),
        .I2(\csr_opa_nsec_reg_n_0_[26] ),
        .I3(\csr_opb_nsec_reg_n_0_[26] ),
        .O(i__carry__5_i_5_n_0));
  LUT4 #(
    .INIT(16'h6966)) 
    i__carry__5_i_5__0
       (.I0(\csr_opb_nsec_reg_n_0_[27] ),
        .I1(\csr_opa_nsec_reg_n_0_[27] ),
        .I2(\csr_opb_nsec_reg_n_0_[26] ),
        .I3(\csr_opa_nsec_reg_n_0_[26] ),
        .O(i__carry__5_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    i__carry__5_i_6
       (.I0(\csr_opb_nsec_reg_n_0_[25] ),
        .I1(\csr_opa_nsec_reg_n_0_[25] ),
        .I2(\csr_opb_nsec_reg_n_0_[26] ),
        .I3(\csr_opa_nsec_reg_n_0_[26] ),
        .O(i__carry__5_i_6_n_0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    i__carry__5_i_6__0
       (.I0(\csr_opb_nsec_reg_n_0_[25] ),
        .I1(\csr_opa_nsec_reg_n_0_[25] ),
        .I2(\csr_opa_nsec_reg_n_0_[26] ),
        .I3(\csr_opb_nsec_reg_n_0_[26] ),
        .O(i__carry__5_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    i__carry__5_i_7
       (.I0(\csr_opb_nsec_reg_n_0_[24] ),
        .I1(\csr_opa_nsec_reg_n_0_[24] ),
        .I2(\csr_opb_nsec_reg_n_0_[25] ),
        .I3(\csr_opa_nsec_reg_n_0_[25] ),
        .O(i__carry__5_i_7_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry__5_i_7__0
       (.I0(\csr_opb_nsec_reg_n_0_[24] ),
        .I1(\csr_opa_nsec_reg_n_0_[24] ),
        .I2(\csr_opa_nsec_reg_n_0_[25] ),
        .I3(\csr_opb_nsec_reg_n_0_[25] ),
        .O(i__carry__5_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    i__carry__5_i_8
       (.I0(\csr_opb_nsec_reg_n_0_[23] ),
        .I1(\csr_opa_nsec_reg_n_0_[23] ),
        .I2(\csr_opb_nsec_reg_n_0_[24] ),
        .I3(\csr_opa_nsec_reg_n_0_[24] ),
        .O(i__carry__5_i_8_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry__5_i_8__0
       (.I0(\csr_opb_nsec_reg_n_0_[23] ),
        .I1(\csr_opa_nsec_reg_n_0_[23] ),
        .I2(\csr_opa_nsec_reg_n_0_[24] ),
        .I3(\csr_opb_nsec_reg_n_0_[24] ),
        .O(i__carry__5_i_8__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__6_i_1
       (.I0(\csr_opa_nsec_reg_n_0_[29] ),
        .I1(\csr_opb_nsec_reg_n_0_[29] ),
        .O(i__carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__6_i_1__0
       (.I0(\csr_opb_nsec_reg_n_0_[29] ),
        .I1(\csr_opa_nsec_reg_n_0_[29] ),
        .O(i__carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_1__1
       (.I0(\csr_opa_sec_reg_n_0_[31] ),
        .I1(\csr_opb_sec_reg_n_0_[31] ),
        .O(i__carry__6_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__6_i_2
       (.I0(\csr_opa_nsec_reg_n_0_[28] ),
        .I1(\csr_opb_nsec_reg_n_0_[28] ),
        .O(i__carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__6_i_2__0
       (.I0(\csr_opb_nsec_reg_n_0_[28] ),
        .I1(\csr_opa_nsec_reg_n_0_[28] ),
        .O(i__carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_2__1
       (.I0(\csr_opa_sec_reg_n_0_[30] ),
        .I1(\csr_opb_sec_reg_n_0_[30] ),
        .O(i__carry__6_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__6_i_3
       (.I0(\csr_opa_nsec_reg_n_0_[27] ),
        .I1(\csr_opb_nsec_reg_n_0_[27] ),
        .O(i__carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__6_i_3__0
       (.I0(\csr_opb_nsec_reg_n_0_[27] ),
        .I1(\csr_opa_nsec_reg_n_0_[27] ),
        .O(i__carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_3__1
       (.I0(\csr_opa_sec_reg_n_0_[29] ),
        .I1(\csr_opb_sec_reg_n_0_[29] ),
        .O(i__carry__6_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry__6_i_4
       (.I0(\csr_opb_nsec_reg_n_0_[30] ),
        .I1(\csr_opa_nsec_reg_n_0_[30] ),
        .I2(\csr_opa_nsec_reg_n_0_[31] ),
        .I3(\csr_opb_nsec_reg_n_0_[31] ),
        .O(i__carry__6_i_4_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry__6_i_4__0
       (.I0(\csr_opa_nsec_reg_n_0_[30] ),
        .I1(\csr_opb_nsec_reg_n_0_[30] ),
        .I2(\csr_opa_nsec_reg_n_0_[31] ),
        .I3(\csr_opb_nsec_reg_n_0_[31] ),
        .O(i__carry__6_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_4__1
       (.I0(\csr_opa_sec_reg_n_0_[28] ),
        .I1(\csr_opb_sec_reg_n_0_[28] ),
        .O(i__carry__6_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    i__carry__6_i_5
       (.I0(\csr_opb_nsec_reg_n_0_[29] ),
        .I1(\csr_opa_nsec_reg_n_0_[29] ),
        .I2(\csr_opb_nsec_reg_n_0_[30] ),
        .I3(\csr_opa_nsec_reg_n_0_[30] ),
        .O(i__carry__6_i_5_n_0));
  LUT4 #(
    .INIT(16'h4BB4)) 
    i__carry__6_i_5__0
       (.I0(\csr_opb_nsec_reg_n_0_[29] ),
        .I1(\csr_opa_nsec_reg_n_0_[29] ),
        .I2(\csr_opa_nsec_reg_n_0_[30] ),
        .I3(\csr_opb_nsec_reg_n_0_[30] ),
        .O(i__carry__6_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    i__carry__6_i_6
       (.I0(\csr_opb_nsec_reg_n_0_[28] ),
        .I1(\csr_opa_nsec_reg_n_0_[28] ),
        .I2(\csr_opb_nsec_reg_n_0_[29] ),
        .I3(\csr_opa_nsec_reg_n_0_[29] ),
        .O(i__carry__6_i_6_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry__6_i_6__0
       (.I0(\csr_opb_nsec_reg_n_0_[28] ),
        .I1(\csr_opa_nsec_reg_n_0_[28] ),
        .I2(\csr_opa_nsec_reg_n_0_[29] ),
        .I3(\csr_opb_nsec_reg_n_0_[29] ),
        .O(i__carry__6_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    i__carry__6_i_7
       (.I0(\csr_opb_nsec_reg_n_0_[27] ),
        .I1(\csr_opa_nsec_reg_n_0_[27] ),
        .I2(\csr_opb_nsec_reg_n_0_[28] ),
        .I3(\csr_opa_nsec_reg_n_0_[28] ),
        .O(i__carry__6_i_7_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    i__carry__6_i_7__0
       (.I0(\csr_opb_nsec_reg_n_0_[27] ),
        .I1(\csr_opa_nsec_reg_n_0_[27] ),
        .I2(\csr_opa_nsec_reg_n_0_[28] ),
        .I3(\csr_opb_nsec_reg_n_0_[28] ),
        .O(i__carry__6_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__7_i_1
       (.I0(\csr_opa_sec_reg[45]_0 [0]),
        .I1(p_2_in[3]),
        .O(i__carry__7_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__7_i_2
       (.I0(p_4_in[2]),
        .I1(p_2_in[2]),
        .O(i__carry__7_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__7_i_3
       (.I0(p_4_in[1]),
        .I1(p_2_in[1]),
        .O(i__carry__7_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__7_i_4
       (.I0(p_4_in[0]),
        .I1(p_2_in[0]),
        .O(i__carry__7_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__8_i_1
       (.I0(p_4_in[7]),
        .I1(p_2_in[7]),
        .O(i__carry__8_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__8_i_2
       (.I0(p_4_in[6]),
        .I1(p_2_in[6]),
        .O(i__carry__8_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__8_i_3
       (.I0(p_4_in[5]),
        .I1(p_2_in[5]),
        .O(i__carry__8_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__8_i_4
       (.I0(p_4_in[4]),
        .I1(p_2_in[4]),
        .O(i__carry__8_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__9_i_1
       (.I0(\csr_opa_sec_reg[45]_0 [1]),
        .I1(p_2_in[11]),
        .O(i__carry__9_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__9_i_2
       (.I0(p_4_in[10]),
        .I1(p_2_in[10]),
        .O(i__carry__9_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__9_i_3
       (.I0(p_4_in[9]),
        .I1(p_2_in[9]),
        .O(i__carry__9_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__9_i_4
       (.I0(p_4_in[8]),
        .I1(p_2_in[8]),
        .O(i__carry__9_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(i__carry_i_5_n_6),
        .I1(p_13_in[10]),
        .I2(i__carry_i_5_n_7),
        .I3(p_13_in[9]),
        .I4(Q[4]),
        .I5(i__carry_i_5_n_5),
        .O(i__carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_10
       (.I0(\csr_opa_nsec_reg_n_0_[26] ),
        .I1(\csr_opb_nsec_reg_n_0_[26] ),
        .I2(\csr_opb_nsec_reg_n_0_[27] ),
        .I3(\csr_opa_nsec_reg_n_0_[27] ),
        .O(i__carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_11
       (.I0(\csr_opa_nsec_reg_n_0_[24] ),
        .I1(\csr_opb_nsec_reg_n_0_[24] ),
        .I2(\csr_opb_nsec_reg_n_0_[25] ),
        .I3(\csr_opa_nsec_reg_n_0_[25] ),
        .O(i__carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12
       (.I0(\csr_opa_nsec_reg_n_0_[30] ),
        .I1(\csr_opb_nsec_reg_n_0_[30] ),
        .I2(\csr_opa_nsec_reg_n_0_[31] ),
        .I3(\csr_opb_nsec_reg_n_0_[31] ),
        .O(i__carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13
       (.I0(\csr_opa_nsec_reg_n_0_[28] ),
        .I1(\csr_opb_nsec_reg_n_0_[28] ),
        .I2(\csr_opa_nsec_reg_n_0_[29] ),
        .I3(\csr_opb_nsec_reg_n_0_[29] ),
        .O(i__carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14
       (.I0(\csr_opa_nsec_reg_n_0_[26] ),
        .I1(\csr_opb_nsec_reg_n_0_[26] ),
        .I2(\csr_opa_nsec_reg_n_0_[27] ),
        .I3(\csr_opb_nsec_reg_n_0_[27] ),
        .O(i__carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15
       (.I0(\csr_opa_nsec_reg_n_0_[24] ),
        .I1(\csr_opb_nsec_reg_n_0_[24] ),
        .I2(\csr_opa_nsec_reg_n_0_[25] ),
        .I3(\csr_opb_nsec_reg_n_0_[25] ),
        .O(i__carry_i_15_n_0));
  CARRY4 i__carry_i_16
       (.CI(i__carry_i_25_n_0),
        .CO({i__carry_i_16_n_0,i__carry_i_16_n_1,i__carry_i_16_n_2,i__carry_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry_i_26_n_0,i__carry_i_27_n_0,i__carry_i_28_n_0,i__carry_i_29_n_0}),
        .O(NLW_i__carry_i_16_O_UNCONNECTED[3:0]),
        .S({i__carry_i_30_n_0,i__carry_i_31_n_0,i__carry_i_32_n_0,i__carry_i_33_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_17
       (.I0(\csr_opa_nsec_reg_n_0_[22] ),
        .I1(\csr_opb_nsec_reg_n_0_[22] ),
        .I2(\csr_opb_nsec_reg_n_0_[23] ),
        .I3(\csr_opa_nsec_reg_n_0_[23] ),
        .O(i__carry_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_18
       (.I0(\csr_opa_nsec_reg_n_0_[20] ),
        .I1(\csr_opb_nsec_reg_n_0_[20] ),
        .I2(\csr_opb_nsec_reg_n_0_[21] ),
        .I3(\csr_opa_nsec_reg_n_0_[21] ),
        .O(i__carry_i_18_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_19
       (.I0(\csr_opa_nsec_reg_n_0_[18] ),
        .I1(\csr_opb_nsec_reg_n_0_[18] ),
        .I2(\csr_opb_nsec_reg_n_0_[19] ),
        .I3(\csr_opa_nsec_reg_n_0_[19] ),
        .O(i__carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(\csr_opb_sec_reg_n_0_[11] ),
        .I1(\csr_opa_sec_reg_n_0_[11] ),
        .I2(\csr_opb_sec_reg_n_0_[10] ),
        .I3(\csr_opa_sec_reg_n_0_[10] ),
        .I4(\csr_opa_sec_reg_n_0_[9] ),
        .I5(\csr_opb_sec_reg_n_0_[9] ),
        .O(i__carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__1
       (.I0(i__carry_i_6__0_n_0),
        .O(i__carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__2
       (.I0(\csr_opb_nsec_reg_n_0_[3] ),
        .I1(\csr_opa_nsec_reg_n_0_[3] ),
        .O(i__carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__3
       (.I0(\csr_opa_nsec_reg_n_0_[3] ),
        .I1(\csr_opb_nsec_reg_n_0_[3] ),
        .O(i__carry_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(i__carry_i_6_n_5),
        .I1(Q[3]),
        .I2(i__carry_i_6_n_6),
        .I3(Q[2]),
        .I4(p_13_in[8]),
        .I5(i__carry_i_6_n_4),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_20
       (.I0(\csr_opa_nsec_reg_n_0_[16] ),
        .I1(\csr_opb_nsec_reg_n_0_[16] ),
        .I2(\csr_opb_nsec_reg_n_0_[17] ),
        .I3(\csr_opa_nsec_reg_n_0_[17] ),
        .O(i__carry_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_21
       (.I0(\csr_opa_nsec_reg_n_0_[22] ),
        .I1(\csr_opb_nsec_reg_n_0_[22] ),
        .I2(\csr_opa_nsec_reg_n_0_[23] ),
        .I3(\csr_opb_nsec_reg_n_0_[23] ),
        .O(i__carry_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_22
       (.I0(\csr_opa_nsec_reg_n_0_[20] ),
        .I1(\csr_opb_nsec_reg_n_0_[20] ),
        .I2(\csr_opa_nsec_reg_n_0_[21] ),
        .I3(\csr_opb_nsec_reg_n_0_[21] ),
        .O(i__carry_i_22_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_23
       (.I0(\csr_opa_nsec_reg_n_0_[18] ),
        .I1(\csr_opb_nsec_reg_n_0_[18] ),
        .I2(\csr_opa_nsec_reg_n_0_[19] ),
        .I3(\csr_opb_nsec_reg_n_0_[19] ),
        .O(i__carry_i_23_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_24
       (.I0(\csr_opa_nsec_reg_n_0_[16] ),
        .I1(\csr_opb_nsec_reg_n_0_[16] ),
        .I2(\csr_opa_nsec_reg_n_0_[17] ),
        .I3(\csr_opb_nsec_reg_n_0_[17] ),
        .O(i__carry_i_24_n_0));
  CARRY4 i__carry_i_25
       (.CI(1'b0),
        .CO({i__carry_i_25_n_0,i__carry_i_25_n_1,i__carry_i_25_n_2,i__carry_i_25_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry_i_34_n_0,i__carry_i_35_n_0,i__carry_i_36_n_0,i__carry_i_37_n_0}),
        .O(NLW_i__carry_i_25_O_UNCONNECTED[3:0]),
        .S({i__carry_i_38_n_0,i__carry_i_39_n_0,i__carry_i_40_n_0,i__carry_i_41_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_26
       (.I0(\csr_opa_nsec_reg_n_0_[14] ),
        .I1(\csr_opb_nsec_reg_n_0_[14] ),
        .I2(\csr_opb_nsec_reg_n_0_[15] ),
        .I3(\csr_opa_nsec_reg_n_0_[15] ),
        .O(i__carry_i_26_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_27
       (.I0(\csr_opa_nsec_reg_n_0_[12] ),
        .I1(\csr_opb_nsec_reg_n_0_[12] ),
        .I2(\csr_opb_nsec_reg_n_0_[13] ),
        .I3(\csr_opa_nsec_reg_n_0_[13] ),
        .O(i__carry_i_27_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_28
       (.I0(\csr_opa_nsec_reg_n_0_[10] ),
        .I1(\csr_opb_nsec_reg_n_0_[10] ),
        .I2(\csr_opb_nsec_reg_n_0_[11] ),
        .I3(\csr_opa_nsec_reg_n_0_[11] ),
        .O(i__carry_i_28_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_29
       (.I0(\csr_opa_nsec_reg_n_0_[8] ),
        .I1(\csr_opb_nsec_reg_n_0_[8] ),
        .I2(\csr_opb_nsec_reg_n_0_[9] ),
        .I3(\csr_opa_nsec_reg_n_0_[9] ),
        .O(i__carry_i_29_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(\csr_opb_sec_reg_n_0_[8] ),
        .I1(\csr_opa_sec_reg_n_0_[8] ),
        .I2(\csr_opb_sec_reg_n_0_[7] ),
        .I3(\csr_opa_sec_reg_n_0_[7] ),
        .I4(\csr_opa_sec_reg_n_0_[6] ),
        .I5(\csr_opb_sec_reg_n_0_[6] ),
        .O(i__carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__1
       (.I0(\csr_opb_nsec_reg_n_0_[2] ),
        .I1(\csr_opa_nsec_reg_n_0_[2] ),
        .O(i__carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__2
       (.I0(\csr_opa_nsec_reg_n_0_[2] ),
        .I1(\csr_opb_nsec_reg_n_0_[2] ),
        .O(i__carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__3
       (.I0(\csr_opa_sec_reg_n_0_[3] ),
        .I1(\csr_opb_sec_reg_n_0_[3] ),
        .O(i__carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(i__carry_i_7_n_4),
        .I1(Q[1]),
        .I2(i__carry_i_7_n_5),
        .I3(Q[0]),
        .I4(p_13_in[5]),
        .I5(i__carry_i_6_n_7),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_30
       (.I0(\csr_opa_nsec_reg_n_0_[14] ),
        .I1(\csr_opb_nsec_reg_n_0_[14] ),
        .I2(\csr_opa_nsec_reg_n_0_[15] ),
        .I3(\csr_opb_nsec_reg_n_0_[15] ),
        .O(i__carry_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_31
       (.I0(\csr_opa_nsec_reg_n_0_[12] ),
        .I1(\csr_opb_nsec_reg_n_0_[12] ),
        .I2(\csr_opa_nsec_reg_n_0_[13] ),
        .I3(\csr_opb_nsec_reg_n_0_[13] ),
        .O(i__carry_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_32
       (.I0(\csr_opa_nsec_reg_n_0_[10] ),
        .I1(\csr_opb_nsec_reg_n_0_[10] ),
        .I2(\csr_opa_nsec_reg_n_0_[11] ),
        .I3(\csr_opb_nsec_reg_n_0_[11] ),
        .O(i__carry_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_33
       (.I0(\csr_opa_nsec_reg_n_0_[8] ),
        .I1(\csr_opb_nsec_reg_n_0_[8] ),
        .I2(\csr_opa_nsec_reg_n_0_[9] ),
        .I3(\csr_opb_nsec_reg_n_0_[9] ),
        .O(i__carry_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_34
       (.I0(\csr_opa_nsec_reg_n_0_[6] ),
        .I1(\csr_opb_nsec_reg_n_0_[6] ),
        .I2(\csr_opb_nsec_reg_n_0_[7] ),
        .I3(\csr_opa_nsec_reg_n_0_[7] ),
        .O(i__carry_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_35
       (.I0(\csr_opa_nsec_reg_n_0_[4] ),
        .I1(\csr_opb_nsec_reg_n_0_[4] ),
        .I2(\csr_opb_nsec_reg_n_0_[5] ),
        .I3(\csr_opa_nsec_reg_n_0_[5] ),
        .O(i__carry_i_35_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_36
       (.I0(\csr_opa_nsec_reg_n_0_[2] ),
        .I1(\csr_opb_nsec_reg_n_0_[2] ),
        .I2(\csr_opb_nsec_reg_n_0_[3] ),
        .I3(\csr_opa_nsec_reg_n_0_[3] ),
        .O(i__carry_i_36_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_37
       (.I0(\csr_opa_nsec_reg_n_0_[0] ),
        .I1(\csr_opb_nsec_reg_n_0_[0] ),
        .I2(\csr_opb_nsec_reg_n_0_[1] ),
        .I3(\csr_opa_nsec_reg_n_0_[1] ),
        .O(i__carry_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_38
       (.I0(\csr_opa_nsec_reg_n_0_[6] ),
        .I1(\csr_opb_nsec_reg_n_0_[6] ),
        .I2(\csr_opa_nsec_reg_n_0_[7] ),
        .I3(\csr_opb_nsec_reg_n_0_[7] ),
        .O(i__carry_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_39
       (.I0(\csr_opa_nsec_reg_n_0_[4] ),
        .I1(\csr_opb_nsec_reg_n_0_[4] ),
        .I2(\csr_opa_nsec_reg_n_0_[5] ),
        .I3(\csr_opb_nsec_reg_n_0_[5] ),
        .O(i__carry_i_39_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\csr_opb_sec_reg_n_0_[5] ),
        .I1(\csr_opa_sec_reg_n_0_[5] ),
        .I2(\csr_opb_sec_reg_n_0_[4] ),
        .I3(\csr_opa_sec_reg_n_0_[4] ),
        .I4(\csr_opa_sec_reg_n_0_[3] ),
        .I5(\csr_opb_sec_reg_n_0_[3] ),
        .O(i__carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__1
       (.I0(\csr_opb_nsec_reg_n_0_[1] ),
        .I1(\csr_opa_nsec_reg_n_0_[1] ),
        .O(i__carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__2
       (.I0(\csr_opa_nsec_reg_n_0_[1] ),
        .I1(\csr_opb_nsec_reg_n_0_[1] ),
        .O(i__carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__3
       (.I0(\csr_opa_sec_reg_n_0_[2] ),
        .I1(\csr_opb_sec_reg_n_0_[2] ),
        .O(i__carry_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    i__carry_i_4
       (.I0(usec_cnt0_carry_n_7),
        .I1(p_13_in[1]),
        .I2(\usec_cnt_reg_n_0_[0] ),
        .I3(p_13_in[0]),
        .I4(p_13_in[2]),
        .I5(i__carry_i_7_n_6),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_40
       (.I0(\csr_opa_nsec_reg_n_0_[2] ),
        .I1(\csr_opb_nsec_reg_n_0_[2] ),
        .I2(\csr_opa_nsec_reg_n_0_[3] ),
        .I3(\csr_opb_nsec_reg_n_0_[3] ),
        .O(i__carry_i_40_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_41
       (.I0(\csr_opa_nsec_reg_n_0_[0] ),
        .I1(\csr_opb_nsec_reg_n_0_[0] ),
        .I2(\csr_opa_nsec_reg_n_0_[1] ),
        .I3(\csr_opb_nsec_reg_n_0_[1] ),
        .O(i__carry_i_41_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(\csr_opb_sec_reg_n_0_[2] ),
        .I1(\csr_opa_sec_reg_n_0_[2] ),
        .I2(\csr_opb_sec_reg_n_0_[1] ),
        .I3(\csr_opa_sec_reg_n_0_[1] ),
        .I4(\csr_opb_sec_reg_n_0_[0] ),
        .I5(\csr_opa_sec_reg_n_0_[0] ),
        .O(i__carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__1
       (.I0(\csr_opa_nsec_reg_n_0_[0] ),
        .I1(\csr_opb_nsec_reg_n_0_[0] ),
        .O(i__carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__2
       (.I0(\csr_opa_sec_reg_n_0_[1] ),
        .I1(\csr_opb_sec_reg_n_0_[1] ),
        .O(i__carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__3
       (.I0(\csr_opb_nsec_reg_n_0_[0] ),
        .I1(\csr_opa_nsec_reg_n_0_[0] ),
        .O(i__carry_i_4__3_n_0));
  CARRY4 i__carry_i_5
       (.CI(i__carry_i_6_n_0),
        .CO({i__carry_i_5_n_0,i__carry_i_5_n_1,i__carry_i_5_n_2,i__carry_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry_i_5_n_4,i__carry_i_5_n_5,i__carry_i_5_n_6,i__carry_i_5_n_7}),
        .S({\usec_cnt_reg_n_0_[12] ,\usec_cnt_reg_n_0_[11] ,\usec_cnt_reg_n_0_[10] ,\usec_cnt_reg_n_0_[9] }));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5__0
       (.I0(i__carry_i_6__0_n_0),
        .I1(\csr_opa_sec_reg_n_0_[0] ),
        .O(i__carry_i_5__0_n_0));
  CARRY4 i__carry_i_6
       (.CI(i__carry_i_7_n_0),
        .CO({i__carry_i_6_n_0,i__carry_i_6_n_1,i__carry_i_6_n_2,i__carry_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry_i_6_n_4,i__carry_i_6_n_5,i__carry_i_6_n_6,i__carry_i_6_n_7}),
        .S({\usec_cnt_reg_n_0_[8] ,\usec_cnt_reg_n_0_[7] ,\usec_cnt_reg_n_0_[6] ,\usec_cnt_reg_n_0_[5] }));
  CARRY4 i__carry_i_6__0
       (.CI(i__carry_i_7__0_n_0),
        .CO({i__carry_i_6__0_n_0,i__carry_i_6__0_n_1,i__carry_i_6__0_n_2,i__carry_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry_i_8_n_0,i__carry_i_9_n_0,i__carry_i_10_n_0,i__carry_i_11_n_0}),
        .O(NLW_i__carry_i_6__0_O_UNCONNECTED[3:0]),
        .S({i__carry_i_12_n_0,i__carry_i_13_n_0,i__carry_i_14_n_0,i__carry_i_15_n_0}));
  CARRY4 i__carry_i_7
       (.CI(1'b0),
        .CO({i__carry_i_7_n_0,i__carry_i_7_n_1,i__carry_i_7_n_2,i__carry_i_7_n_3}),
        .CYINIT(\usec_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i__carry_i_7_n_4,i__carry_i_7_n_5,i__carry_i_7_n_6,NLW_i__carry_i_7_O_UNCONNECTED[0]}),
        .S({\usec_cnt_reg_n_0_[4] ,\usec_cnt_reg_n_0_[3] ,\usec_cnt_reg_n_0_[2] ,\usec_cnt_reg_n_0_[1] }));
  CARRY4 i__carry_i_7__0
       (.CI(i__carry_i_16_n_0),
        .CO({i__carry_i_7__0_n_0,i__carry_i_7__0_n_1,i__carry_i_7__0_n_2,i__carry_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({i__carry_i_17_n_0,i__carry_i_18_n_0,i__carry_i_19_n_0,i__carry_i_20_n_0}),
        .O(NLW_i__carry_i_7__0_O_UNCONNECTED[3:0]),
        .S({i__carry_i_21_n_0,i__carry_i_22_n_0,i__carry_i_23_n_0,i__carry_i_24_n_0}));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_8
       (.I0(\csr_opb_nsec_reg_n_0_[31] ),
        .I1(\csr_opa_nsec_reg_n_0_[31] ),
        .I2(\csr_opa_nsec_reg_n_0_[30] ),
        .I3(\csr_opb_nsec_reg_n_0_[30] ),
        .O(i__carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_9
       (.I0(\csr_opa_nsec_reg_n_0_[28] ),
        .I1(\csr_opb_nsec_reg_n_0_[28] ),
        .I2(\csr_opb_nsec_reg_n_0_[29] ),
        .I3(\csr_opa_nsec_reg_n_0_[29] ),
        .O(i__carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__0_i_1
       (.I0(\csr_opa_sec_reg_n_0_[14] ),
        .I1(\csr_opb_sec_reg_n_0_[14] ),
        .I2(\csr_opb_sec_reg_n_0_[15] ),
        .I3(\csr_opa_sec_reg_n_0_[15] ),
        .O(negD1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__0_i_2
       (.I0(\csr_opa_sec_reg_n_0_[12] ),
        .I1(\csr_opb_sec_reg_n_0_[12] ),
        .I2(\csr_opb_sec_reg_n_0_[13] ),
        .I3(\csr_opa_sec_reg_n_0_[13] ),
        .O(negD1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__0_i_3
       (.I0(\csr_opa_sec_reg_n_0_[10] ),
        .I1(\csr_opb_sec_reg_n_0_[10] ),
        .I2(\csr_opb_sec_reg_n_0_[11] ),
        .I3(\csr_opa_sec_reg_n_0_[11] ),
        .O(negD1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__0_i_4
       (.I0(\csr_opa_sec_reg_n_0_[8] ),
        .I1(\csr_opb_sec_reg_n_0_[8] ),
        .I2(\csr_opb_sec_reg_n_0_[9] ),
        .I3(\csr_opa_sec_reg_n_0_[9] ),
        .O(negD1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__0_i_5
       (.I0(\csr_opa_sec_reg_n_0_[14] ),
        .I1(\csr_opb_sec_reg_n_0_[14] ),
        .I2(\csr_opa_sec_reg_n_0_[15] ),
        .I3(\csr_opb_sec_reg_n_0_[15] ),
        .O(negD1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__0_i_6
       (.I0(\csr_opa_sec_reg_n_0_[12] ),
        .I1(\csr_opb_sec_reg_n_0_[12] ),
        .I2(\csr_opa_sec_reg_n_0_[13] ),
        .I3(\csr_opb_sec_reg_n_0_[13] ),
        .O(negD1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__0_i_7
       (.I0(\csr_opa_sec_reg_n_0_[10] ),
        .I1(\csr_opb_sec_reg_n_0_[10] ),
        .I2(\csr_opa_sec_reg_n_0_[11] ),
        .I3(\csr_opb_sec_reg_n_0_[11] ),
        .O(negD1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__0_i_8
       (.I0(\csr_opa_sec_reg_n_0_[8] ),
        .I1(\csr_opb_sec_reg_n_0_[8] ),
        .I2(\csr_opa_sec_reg_n_0_[9] ),
        .I3(\csr_opb_sec_reg_n_0_[9] ),
        .O(negD1_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__1_i_1
       (.I0(\csr_opa_sec_reg_n_0_[22] ),
        .I1(\csr_opb_sec_reg_n_0_[22] ),
        .I2(\csr_opb_sec_reg_n_0_[23] ),
        .I3(\csr_opa_sec_reg_n_0_[23] ),
        .O(negD1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__1_i_2
       (.I0(\csr_opa_sec_reg_n_0_[20] ),
        .I1(\csr_opb_sec_reg_n_0_[20] ),
        .I2(\csr_opb_sec_reg_n_0_[21] ),
        .I3(\csr_opa_sec_reg_n_0_[21] ),
        .O(negD1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__1_i_3
       (.I0(\csr_opa_sec_reg_n_0_[18] ),
        .I1(\csr_opb_sec_reg_n_0_[18] ),
        .I2(\csr_opb_sec_reg_n_0_[19] ),
        .I3(\csr_opa_sec_reg_n_0_[19] ),
        .O(negD1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__1_i_4
       (.I0(\csr_opa_sec_reg_n_0_[16] ),
        .I1(\csr_opb_sec_reg_n_0_[16] ),
        .I2(\csr_opb_sec_reg_n_0_[17] ),
        .I3(\csr_opa_sec_reg_n_0_[17] ),
        .O(negD1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__1_i_5
       (.I0(\csr_opa_sec_reg_n_0_[22] ),
        .I1(\csr_opb_sec_reg_n_0_[22] ),
        .I2(\csr_opa_sec_reg_n_0_[23] ),
        .I3(\csr_opb_sec_reg_n_0_[23] ),
        .O(negD1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__1_i_6
       (.I0(\csr_opa_sec_reg_n_0_[20] ),
        .I1(\csr_opb_sec_reg_n_0_[20] ),
        .I2(\csr_opa_sec_reg_n_0_[21] ),
        .I3(\csr_opb_sec_reg_n_0_[21] ),
        .O(negD1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__1_i_7
       (.I0(\csr_opa_sec_reg_n_0_[18] ),
        .I1(\csr_opb_sec_reg_n_0_[18] ),
        .I2(\csr_opa_sec_reg_n_0_[19] ),
        .I3(\csr_opb_sec_reg_n_0_[19] ),
        .O(negD1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__1_i_8
       (.I0(\csr_opa_sec_reg_n_0_[16] ),
        .I1(\csr_opb_sec_reg_n_0_[16] ),
        .I2(\csr_opa_sec_reg_n_0_[17] ),
        .I3(\csr_opb_sec_reg_n_0_[17] ),
        .O(negD1_carry__1_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__2_i_1
       (.I0(\csr_opa_sec_reg_n_0_[30] ),
        .I1(\csr_opb_sec_reg_n_0_[30] ),
        .I2(\csr_opb_sec_reg_n_0_[31] ),
        .I3(\csr_opa_sec_reg_n_0_[31] ),
        .O(negD1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__2_i_2
       (.I0(\csr_opa_sec_reg_n_0_[28] ),
        .I1(\csr_opb_sec_reg_n_0_[28] ),
        .I2(\csr_opb_sec_reg_n_0_[29] ),
        .I3(\csr_opa_sec_reg_n_0_[29] ),
        .O(negD1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__2_i_3
       (.I0(\csr_opa_sec_reg_n_0_[26] ),
        .I1(\csr_opb_sec_reg_n_0_[26] ),
        .I2(\csr_opb_sec_reg_n_0_[27] ),
        .I3(\csr_opa_sec_reg_n_0_[27] ),
        .O(negD1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__2_i_4
       (.I0(\csr_opa_sec_reg_n_0_[24] ),
        .I1(\csr_opb_sec_reg_n_0_[24] ),
        .I2(\csr_opb_sec_reg_n_0_[25] ),
        .I3(\csr_opa_sec_reg_n_0_[25] ),
        .O(negD1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__2_i_5
       (.I0(\csr_opa_sec_reg_n_0_[30] ),
        .I1(\csr_opb_sec_reg_n_0_[30] ),
        .I2(\csr_opa_sec_reg_n_0_[31] ),
        .I3(\csr_opb_sec_reg_n_0_[31] ),
        .O(negD1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__2_i_6
       (.I0(\csr_opa_sec_reg_n_0_[28] ),
        .I1(\csr_opb_sec_reg_n_0_[28] ),
        .I2(\csr_opa_sec_reg_n_0_[29] ),
        .I3(\csr_opb_sec_reg_n_0_[29] ),
        .O(negD1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__2_i_7
       (.I0(\csr_opa_sec_reg_n_0_[26] ),
        .I1(\csr_opb_sec_reg_n_0_[26] ),
        .I2(\csr_opa_sec_reg_n_0_[27] ),
        .I3(\csr_opb_sec_reg_n_0_[27] ),
        .O(negD1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__2_i_8
       (.I0(\csr_opa_sec_reg_n_0_[24] ),
        .I1(\csr_opb_sec_reg_n_0_[24] ),
        .I2(\csr_opa_sec_reg_n_0_[25] ),
        .I3(\csr_opb_sec_reg_n_0_[25] ),
        .O(negD1_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__3_i_1
       (.I0(p_4_in[6]),
        .I1(p_2_in[6]),
        .I2(p_2_in[7]),
        .I3(p_4_in[7]),
        .O(negD1_carry__3_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__3_i_2
       (.I0(p_4_in[4]),
        .I1(p_2_in[4]),
        .I2(p_2_in[5]),
        .I3(p_4_in[5]),
        .O(negD1_carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__3_i_3
       (.I0(p_4_in[2]),
        .I1(p_2_in[2]),
        .I2(p_2_in[3]),
        .I3(\csr_opa_sec_reg[45]_0 [0]),
        .O(negD1_carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__3_i_4
       (.I0(p_4_in[0]),
        .I1(p_2_in[0]),
        .I2(p_2_in[1]),
        .I3(p_4_in[1]),
        .O(negD1_carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__3_i_5
       (.I0(p_4_in[6]),
        .I1(p_2_in[6]),
        .I2(p_4_in[7]),
        .I3(p_2_in[7]),
        .O(negD1_carry__3_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__3_i_6
       (.I0(p_4_in[4]),
        .I1(p_2_in[4]),
        .I2(p_4_in[5]),
        .I3(p_2_in[5]),
        .O(negD1_carry__3_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__3_i_7
       (.I0(p_4_in[2]),
        .I1(p_2_in[2]),
        .I2(\csr_opa_sec_reg[45]_0 [0]),
        .I3(p_2_in[3]),
        .O(negD1_carry__3_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__3_i_8
       (.I0(p_4_in[0]),
        .I1(p_2_in[0]),
        .I2(p_4_in[1]),
        .I3(p_2_in[1]),
        .O(negD1_carry__3_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__4_i_1
       (.I0(p_4_in[14]),
        .I1(p_2_in[14]),
        .I2(p_2_in[15]),
        .I3(p_4_in[15]),
        .O(negD1_carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__4_i_2
       (.I0(p_4_in[12]),
        .I1(p_2_in[12]),
        .I2(p_2_in[13]),
        .I3(\csr_opa_sec_reg[45]_0 [2]),
        .O(negD1_carry__4_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__4_i_3
       (.I0(p_4_in[10]),
        .I1(p_2_in[10]),
        .I2(p_2_in[11]),
        .I3(\csr_opa_sec_reg[45]_0 [1]),
        .O(negD1_carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry__4_i_4
       (.I0(p_4_in[8]),
        .I1(p_2_in[8]),
        .I2(p_2_in[9]),
        .I3(p_4_in[9]),
        .O(negD1_carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__4_i_5
       (.I0(p_4_in[14]),
        .I1(p_2_in[14]),
        .I2(p_4_in[15]),
        .I3(p_2_in[15]),
        .O(negD1_carry__4_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__4_i_6
       (.I0(p_4_in[12]),
        .I1(p_2_in[12]),
        .I2(\csr_opa_sec_reg[45]_0 [2]),
        .I3(p_2_in[13]),
        .O(negD1_carry__4_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__4_i_7
       (.I0(p_4_in[10]),
        .I1(p_2_in[10]),
        .I2(\csr_opa_sec_reg[45]_0 [1]),
        .I3(p_2_in[11]),
        .O(negD1_carry__4_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry__4_i_8
       (.I0(p_4_in[8]),
        .I1(p_2_in[8]),
        .I2(p_4_in[9]),
        .I3(p_2_in[9]),
        .O(negD1_carry__4_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry_i_1
       (.I0(\csr_opa_sec_reg_n_0_[6] ),
        .I1(\csr_opb_sec_reg_n_0_[6] ),
        .I2(\csr_opb_sec_reg_n_0_[7] ),
        .I3(\csr_opa_sec_reg_n_0_[7] ),
        .O(negD1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry_i_2
       (.I0(\csr_opa_sec_reg_n_0_[4] ),
        .I1(\csr_opb_sec_reg_n_0_[4] ),
        .I2(\csr_opb_sec_reg_n_0_[5] ),
        .I3(\csr_opa_sec_reg_n_0_[5] ),
        .O(negD1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry_i_3
       (.I0(\csr_opa_sec_reg_n_0_[2] ),
        .I1(\csr_opb_sec_reg_n_0_[2] ),
        .I2(\csr_opb_sec_reg_n_0_[3] ),
        .I3(\csr_opa_sec_reg_n_0_[3] ),
        .O(negD1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    negD1_carry_i_4
       (.I0(\csr_opa_sec_reg_n_0_[0] ),
        .I1(\csr_opb_sec_reg_n_0_[0] ),
        .I2(\csr_opb_sec_reg_n_0_[1] ),
        .I3(\csr_opa_sec_reg_n_0_[1] ),
        .O(negD1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry_i_5
       (.I0(\csr_opa_sec_reg_n_0_[6] ),
        .I1(\csr_opb_sec_reg_n_0_[6] ),
        .I2(\csr_opa_sec_reg_n_0_[7] ),
        .I3(\csr_opb_sec_reg_n_0_[7] ),
        .O(negD1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry_i_6
       (.I0(\csr_opa_sec_reg_n_0_[4] ),
        .I1(\csr_opb_sec_reg_n_0_[4] ),
        .I2(\csr_opa_sec_reg_n_0_[5] ),
        .I3(\csr_opb_sec_reg_n_0_[5] ),
        .O(negD1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry_i_7
       (.I0(\csr_opa_sec_reg_n_0_[2] ),
        .I1(\csr_opb_sec_reg_n_0_[2] ),
        .I2(\csr_opa_sec_reg_n_0_[3] ),
        .I3(\csr_opb_sec_reg_n_0_[3] ),
        .O(negD1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    negD1_carry_i_8
       (.I0(\csr_opb_sec_reg_n_0_[0] ),
        .I1(\csr_opa_sec_reg_n_0_[0] ),
        .I2(\csr_opa_sec_reg_n_0_[1] ),
        .I3(\csr_opb_sec_reg_n_0_[1] ),
        .O(negD1_carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nsD0_carry__0_i_2
       (.I0(u_adder_n_126),
        .O(nsD0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nsD0_carry__0_i_3
       (.I0(u_adder_n_127),
        .O(nsD0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nsD0_carry__1_i_2
       (.I0(u_adder_n_133),
        .O(nsD0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nsD0_carry__1_i_3
       (.I0(u_adder_n_135),
        .O(nsD0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nsD0_carry__2_i_2
       (.I0(u_adder_n_141),
        .O(nsD0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nsD0_carry__2_i_3
       (.I0(u_adder_n_142),
        .O(nsD0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nsD0_carry__3_i_2
       (.I0(u_adder_n_149),
        .O(nsD0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nsD0_carry__4_i_2
       (.I0(u_adder_n_156),
        .O(nsD0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nsD0_carry__4_i_3
       (.I0(u_adder_n_157),
        .O(nsD0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nsD0_carry_i_2
       (.I0(u_adder_n_117),
        .O(nsD0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nsD0_carry_i_3
       (.I0(u_adder_n_118),
        .O(nsD0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    rtc_reset_n_INST_0
       (.I0(PRESETn),
        .I1(p_20_in[17]),
        .O(rtc_reset_n));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h4)) 
    tsu_rx_reset_n_INST_0
       (.I0(p_20_in[9]),
        .I1(PRESETn),
        .O(tsu_rx_reset_n));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h4)) 
    tsu_tx_reset_n_INST_0
       (.I0(p_20_in[1]),
        .I1(PRESETn),
        .O(tsu_tx_reset_n));
  ptpv2_lite_add_sec_nsec u_adder
       (.CO(u_adder_n_0),
        .DI({negD1_carry_i_1_n_0,negD1_carry_i_2_n_0,negD1_carry_i_3_n_0,negD1_carry_i_4_n_0}),
        .O({u_adder_n_2,u_adder_n_3,u_adder_n_4,u_adder_n_5}),
        .Q({p_2_in[14:0],\csr_opb_sec_reg_n_0_[31] ,\csr_opb_sec_reg_n_0_[30] ,\csr_opb_sec_reg_n_0_[29] ,\csr_opb_sec_reg_n_0_[28] ,\csr_opb_sec_reg_n_0_[27] ,\csr_opb_sec_reg_n_0_[26] ,\csr_opb_sec_reg_n_0_[25] ,\csr_opb_sec_reg_n_0_[24] ,\csr_opb_sec_reg_n_0_[23] ,\csr_opb_sec_reg_n_0_[22] ,\csr_opb_sec_reg_n_0_[21] ,\csr_opb_sec_reg_n_0_[20] ,\csr_opb_sec_reg_n_0_[19] ,\csr_opb_sec_reg_n_0_[18] ,\csr_opb_sec_reg_n_0_[17] ,\csr_opb_sec_reg_n_0_[16] ,\csr_opb_sec_reg_n_0_[15] ,\csr_opb_sec_reg_n_0_[14] ,\csr_opb_sec_reg_n_0_[13] ,\csr_opb_sec_reg_n_0_[12] ,\csr_opb_sec_reg_n_0_[11] ,\csr_opb_sec_reg_n_0_[10] ,\csr_opb_sec_reg_n_0_[9] ,\csr_opb_sec_reg_n_0_[8] ,\csr_opb_sec_reg_n_0_[7] ,\csr_opb_sec_reg_n_0_[6] ,\csr_opb_sec_reg_n_0_[5] ,\csr_opb_sec_reg_n_0_[4] ,\csr_opb_sec_reg_n_0_[3] ,\csr_opb_sec_reg_n_0_[2] ,\csr_opb_sec_reg_n_0_[1] ,\csr_opb_sec_reg_n_0_[0] }),
        .S({negD1_carry_i_5_n_0,negD1_carry_i_6_n_0,negD1_carry_i_7_n_0,negD1_carry_i_8_n_0}),
        .\csr_opa_nsec_reg[11] ({u_adder_n_112,u_adder_n_113,u_adder_n_114,u_adder_n_115}),
        .\csr_opa_nsec_reg[11]_0 ({u_adder_n_116,u_adder_n_117,u_adder_n_118,u_adder_n_119}),
        .\csr_opa_nsec_reg[15] ({u_adder_n_120,u_adder_n_121,u_adder_n_122,u_adder_n_123}),
        .\csr_opa_nsec_reg[15]_0 ({u_adder_n_124,u_adder_n_125,u_adder_n_126,u_adder_n_127}),
        .\csr_opa_nsec_reg[19] ({u_adder_n_65,u_adder_n_66,u_adder_n_67,u_adder_n_68}),
        .\csr_opa_nsec_reg[19]_0 ({u_adder_n_128,u_adder_n_129,u_adder_n_130,u_adder_n_131}),
        .\csr_opa_nsec_reg[19]_1 ({u_adder_n_132,u_adder_n_133,u_adder_n_134,u_adder_n_135}),
        .\csr_opa_nsec_reg[23] ({u_adder_n_69,u_adder_n_70,u_adder_n_71,u_adder_n_72}),
        .\csr_opa_nsec_reg[23]_0 ({u_adder_n_136,u_adder_n_137,u_adder_n_138,u_adder_n_139}),
        .\csr_opa_nsec_reg[23]_1 ({u_adder_n_140,u_adder_n_141,u_adder_n_142,u_adder_n_143}),
        .\csr_opa_nsec_reg[27] ({u_adder_n_73,u_adder_n_74,u_adder_n_75,u_adder_n_76}),
        .\csr_opa_nsec_reg[27]_0 ({u_adder_n_144,u_adder_n_145,u_adder_n_146,u_adder_n_147}),
        .\csr_opa_nsec_reg[27]_1 ({u_adder_n_148,u_adder_n_149,u_adder_n_150,u_adder_n_151}),
        .\csr_opa_nsec_reg[29] ({u_adder_n_108,u_adder_n_109,u_adder_n_110,u_adder_n_111}),
        .\csr_opa_nsec_reg[30] ({u_adder_n_152,u_adder_n_153,u_adder_n_154,u_adder_n_155}),
        .\csr_opa_nsec_reg[30]_0 ({u_adder_n_156,u_adder_n_157,u_adder_n_158,u_adder_n_159}),
        .\csr_opa_nsec_reg[3] ({u_adder_n_81,u_adder_n_82,u_adder_n_83}),
        .\csr_opa_nsec_reg[3]_0 ({u_adder_n_160,u_adder_n_161,u_adder_n_162,u_adder_n_163}),
        .\csr_opa_nsec_reg[7] ({u_adder_n_84,u_adder_n_85,u_adder_n_86,u_adder_n_87}),
        .\csr_opa_nsec_reg[7]_0 ({u_adder_n_164,u_adder_n_165,u_adder_n_166,u_adder_n_167}),
        .\csr_opa_nsec_reg[9] ({u_adder_n_57,u_adder_n_58,u_adder_n_59,u_adder_n_60}),
        .\csr_opa_nsec_reg[9]_0 ({u_adder_n_61,u_adder_n_62,u_adder_n_63,u_adder_n_64}),
        .\csr_opb_nsec_reg[19] ({u_adder_n_96,u_adder_n_97,u_adder_n_98,u_adder_n_99}),
        .\csr_opb_nsec_reg[23] ({u_adder_n_100,u_adder_n_101,u_adder_n_102,u_adder_n_103}),
        .\csr_opb_nsec_reg[27] ({u_adder_n_104,u_adder_n_105,u_adder_n_106,u_adder_n_107}),
        .\csr_opb_nsec_reg[29] ({u_adder_n_77,u_adder_n_78,u_adder_n_79,u_adder_n_80}),
        .\csr_opb_nsec_reg[3] ({u_adder_n_50,u_adder_n_51,u_adder_n_52}),
        .\csr_opb_nsec_reg[7] ({u_adder_n_53,u_adder_n_54,u_adder_n_55,u_adder_n_56}),
        .\csr_opb_nsec_reg[9] ({u_adder_n_88,u_adder_n_89,u_adder_n_90,u_adder_n_91}),
        .\csr_opb_nsec_reg[9]_0 ({u_adder_n_92,u_adder_n_93,u_adder_n_94,u_adder_n_95}),
        .\csr_opb_sec_reg[11] ({u_adder_n_10,u_adder_n_11,u_adder_n_12,u_adder_n_13}),
        .\csr_opb_sec_reg[15] ({u_adder_n_14,u_adder_n_15,u_adder_n_16,u_adder_n_17}),
        .\csr_opb_sec_reg[19] ({u_adder_n_18,u_adder_n_19,u_adder_n_20,u_adder_n_21}),
        .\csr_opb_sec_reg[23] ({u_adder_n_22,u_adder_n_23,u_adder_n_24,u_adder_n_25}),
        .\csr_opb_sec_reg[27] ({u_adder_n_26,u_adder_n_27,u_adder_n_28,u_adder_n_29}),
        .\csr_opb_sec_reg[31] ({u_adder_n_30,u_adder_n_31,u_adder_n_32,u_adder_n_33}),
        .\csr_opb_sec_reg[35] ({u_adder_n_34,u_adder_n_35,u_adder_n_36,u_adder_n_37}),
        .\csr_opb_sec_reg[39] ({u_adder_n_38,u_adder_n_39,u_adder_n_40,u_adder_n_41}),
        .\csr_opb_sec_reg[43] ({u_adder_n_42,u_adder_n_43,u_adder_n_44,u_adder_n_45}),
        .\csr_opb_sec_reg[46] (u_adder_n_1),
        .\csr_opb_sec_reg[46]_0 ({u_adder_n_46,u_adder_n_47,u_adder_n_48,u_adder_n_49}),
        .\csr_opb_sec_reg[7] ({u_adder_n_6,u_adder_n_7,u_adder_n_8,u_adder_n_9}),
        .csr_result_neg_reg({negD1_carry__4_i_1_n_0,negD1_carry__4_i_2_n_0,negD1_carry__4_i_3_n_0,negD1_carry__4_i_4_n_0}),
        .csr_result_neg_reg_0({negD1_carry__4_i_5_n_0,negD1_carry__4_i_6_n_0,negD1_carry__4_i_7_n_0,negD1_carry__4_i_8_n_0}),
        .csr_result_neg_reg_1({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}),
        .\csr_result_nsec[12]_i_2 ({i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__1_n_0,i__carry__2_i_4__0_n_0}),
        .\csr_result_nsec[12]_i_2_0 ({i__carry__2_i_5_n_0,i__carry__2_i_6__0_n_0,i__carry__2_i_7__0_n_0,i__carry__2_i_8_n_0}),
        .\csr_result_nsec[12]_i_3 ({i__carry__2_i_1__1_n_0,i__carry__2_i_2__1_n_0,i__carry__2_i_3__0_n_0,i__carry__2_i_4__1_n_0}),
        .\csr_result_nsec[12]_i_3_0 ({i__carry__2_i_5__0_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7_n_0,i__carry__2_i_8__0_n_0}),
        .\csr_result_nsec[16]_i_2 ({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}),
        .\csr_result_nsec[16]_i_2_0 ({i__carry__3_i_5__0_n_0,i__carry__3_i_6_n_0,i__carry__3_i_7__0_n_0,i__carry__3_i_8_n_0}),
        .\csr_result_nsec[16]_i_3 ({i__carry__3_i_1__0_n_0,i__carry__3_i_2__0_n_0,i__carry__3_i_3__0_n_0,i__carry__3_i_4__0_n_0}),
        .\csr_result_nsec[16]_i_3_0 ({i__carry__3_i_5_n_0,i__carry__3_i_6__0_n_0,i__carry__3_i_7_n_0,i__carry__3_i_8__0_n_0}),
        .\csr_result_nsec[1]_i_2 ({i__carry_i_1__3_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__1_n_0}),
        .\csr_result_nsec[1]_i_3 ({i__carry_i_1__2_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__3_n_0}),
        .\csr_result_nsec[20]_i_2 ({i__carry__4_i_1_n_0,i__carry__4_i_2__0_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}),
        .\csr_result_nsec[20]_i_2_0 ({i__carry__4_i_5__0_n_0,i__carry__4_i_6__0_n_0,i__carry__4_i_7_n_0,i__carry__4_i_8_n_0}),
        .\csr_result_nsec[20]_i_3 ({i__carry__4_i_1__0_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3__0_n_0,i__carry__4_i_4__0_n_0}),
        .\csr_result_nsec[20]_i_3_0 ({i__carry__4_i_5_n_0,i__carry__4_i_6_n_0,i__carry__4_i_7__0_n_0,i__carry__4_i_8__0_n_0}),
        .\csr_result_nsec[24]_i_2 ({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}),
        .\csr_result_nsec[24]_i_2_0 ({i__carry__5_i_5__0_n_0,i__carry__5_i_6_n_0,i__carry__5_i_7_n_0,i__carry__5_i_8_n_0}),
        .\csr_result_nsec[24]_i_3 ({i__carry__5_i_1__0_n_0,i__carry__5_i_2__0_n_0,i__carry__5_i_3__0_n_0,i__carry__5_i_4__0_n_0}),
        .\csr_result_nsec[24]_i_3_0 ({i__carry__5_i_5_n_0,i__carry__5_i_6__0_n_0,i__carry__5_i_7__0_n_0,i__carry__5_i_8__0_n_0}),
        .\csr_result_nsec[28]_i_2 ({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0}),
        .\csr_result_nsec[28]_i_2_0 ({i__carry__6_i_4_n_0,i__carry__6_i_5_n_0,i__carry__6_i_6_n_0,i__carry__6_i_7_n_0}),
        .\csr_result_nsec[28]_i_3 ({i__carry__6_i_1__0_n_0,i__carry__6_i_2__0_n_0,i__carry__6_i_3__0_n_0}),
        .\csr_result_nsec[28]_i_3_0 ({i__carry__6_i_4__0_n_0,i__carry__6_i_5__0_n_0,i__carry__6_i_6__0_n_0,i__carry__6_i_7__0_n_0}),
        .\csr_result_nsec[4]_i_2 ({i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__2_n_0,i__carry__0_i_4__2_n_0}),
        .\csr_result_nsec[4]_i_3 ({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}),
        .\csr_result_nsec[8]_i_2 ({i__carry__1_i_1__0_n_0,i__carry__1_i_2__1_n_0}),
        .\csr_result_nsec[8]_i_2_0 ({i__carry__1_i_3__1_n_0,i__carry__1_i_4__1_n_0,i__carry__1_i_5__0_n_0,i__carry__1_i_6_n_0}),
        .\csr_result_nsec[8]_i_3 ({i__carry__1_i_1__1_n_0,i__carry__1_i_2__0_n_0,\csr_opa_nsec_reg_n_0_[9] }),
        .\csr_result_nsec[8]_i_3_0 ({i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0,i__carry__1_i_5_n_0,i__carry__1_i_6__0_n_0}),
        .\csr_result_nsec_reg[11] ({nsD0_carry_i_2_n_0,nsD0_carry_i_3_n_0}),
        .\csr_result_nsec_reg[15] ({nsD0_carry__0_i_2_n_0,nsD0_carry__0_i_3_n_0}),
        .\csr_result_nsec_reg[19] ({nsD0_carry__1_i_2_n_0,nsD0_carry__1_i_3_n_0}),
        .\csr_result_nsec_reg[23] ({nsD0_carry__2_i_2_n_0,nsD0_carry__2_i_3_n_0}),
        .\csr_result_nsec_reg[27] (nsD0_carry__3_i_2_n_0),
        .\csr_result_nsec_reg[31] ({nsD0_carry__4_i_2_n_0,nsD0_carry__4_i_3_n_0}),
        .\csr_result_sec[0]_i_2 (i__carry_i_1__1_n_0),
        .\csr_result_sec[0]_i_2_0 ({i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__2_n_0,i__carry_i_5__0_n_0}),
        .\csr_result_sec[12]_i_3 ({i__carry__2_i_1__2_n_0,i__carry__2_i_2__2_n_0,i__carry__2_i_3__2_n_0,i__carry__2_i_4__2_n_0}),
        .\csr_result_sec[16]_i_3 ({i__carry__3_i_1__1_n_0,i__carry__3_i_2__1_n_0,i__carry__3_i_3__1_n_0,i__carry__3_i_4__1_n_0}),
        .\csr_result_sec[20]_i_3 ({i__carry__4_i_1__1_n_0,i__carry__4_i_2__1_n_0,i__carry__4_i_3__1_n_0,i__carry__4_i_4__1_n_0}),
        .\csr_result_sec[24]_i_3 ({i__carry__5_i_1__1_n_0,i__carry__5_i_2__1_n_0,i__carry__5_i_3__1_n_0,i__carry__5_i_4__1_n_0}),
        .\csr_result_sec[28]_i_3 ({i__carry__6_i_1__1_n_0,i__carry__6_i_2__1_n_0,i__carry__6_i_3__1_n_0,i__carry__6_i_4__1_n_0}),
        .\csr_result_sec[32]_i_3 ({i__carry__7_i_1_n_0,i__carry__7_i_2_n_0,i__carry__7_i_3_n_0,i__carry__7_i_4_n_0}),
        .\csr_result_sec[36]_i_3 ({i__carry__8_i_1_n_0,i__carry__8_i_2_n_0,i__carry__8_i_3_n_0,i__carry__8_i_4_n_0}),
        .\csr_result_sec[40]_i_3 ({i__carry__9_i_1_n_0,i__carry__9_i_2_n_0,i__carry__9_i_3_n_0,i__carry__9_i_4_n_0}),
        .\csr_result_sec[44]_i_3 ({i__carry__10_i_1_n_0,i__carry__10_i_2_n_0,i__carry__10_i_3_n_0,i__carry__10_i_4_n_0}),
        .\csr_result_sec[4]_i_3 ({i__carry__0_i_1__3_n_0,i__carry__0_i_2__3_n_0,i__carry__0_i_3__3_n_0,i__carry__0_i_4__3_n_0}),
        .\csr_result_sec[8]_i_3 ({i__carry__1_i_1__3_n_0,i__carry__1_i_2__2_n_0,i__carry__1_i_3__2_n_0,i__carry__1_i_4__2_n_0}),
        .negD1_carry__1({negD1_carry__0_i_1_n_0,negD1_carry__0_i_2_n_0,negD1_carry__0_i_3_n_0,negD1_carry__0_i_4_n_0}),
        .negD1_carry__1_0({negD1_carry__0_i_5_n_0,negD1_carry__0_i_6_n_0,negD1_carry__0_i_7_n_0,negD1_carry__0_i_8_n_0}),
        .negD1_carry__2({negD1_carry__1_i_1_n_0,negD1_carry__1_i_2_n_0,negD1_carry__1_i_3_n_0,negD1_carry__1_i_4_n_0}),
        .negD1_carry__2_0({negD1_carry__1_i_5_n_0,negD1_carry__1_i_6_n_0,negD1_carry__1_i_7_n_0,negD1_carry__1_i_8_n_0}),
        .negD1_carry__3({negD1_carry__2_i_1_n_0,negD1_carry__2_i_2_n_0,negD1_carry__2_i_3_n_0,negD1_carry__2_i_4_n_0}),
        .negD1_carry__3_0({negD1_carry__2_i_5_n_0,negD1_carry__2_i_6_n_0,negD1_carry__2_i_7_n_0,negD1_carry__2_i_8_n_0}),
        .negD1_carry__4({negD1_carry__3_i_1_n_0,negD1_carry__3_i_2_n_0,negD1_carry__3_i_3_n_0,negD1_carry__3_i_4_n_0}),
        .negD1_carry__4_0({negD1_carry__3_i_5_n_0,negD1_carry__3_i_6_n_0,negD1_carry__3_i_7_n_0,negD1_carry__3_i_8_n_0}),
        .\negD1_inferred__0/i__carry__0 ({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}),
        .\negD1_inferred__0/i__carry__1 ({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}),
        .\negD1_inferred__0/i__carry__2 ({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}),
        .nsD0_carry__4_i_1_0({\csr_opb_nsec_reg_n_0_[31] ,\csr_opb_nsec_reg_n_0_[30] ,\csr_opb_nsec_reg_n_0_[29] ,\csr_opb_nsec_reg_n_0_[28] ,\csr_opb_nsec_reg_n_0_[27] ,\csr_opb_nsec_reg_n_0_[26] ,\csr_opb_nsec_reg_n_0_[25] ,\csr_opb_nsec_reg_n_0_[24] ,\csr_opb_nsec_reg_n_0_[23] ,\csr_opb_nsec_reg_n_0_[22] ,\csr_opb_nsec_reg_n_0_[21] ,\csr_opb_nsec_reg_n_0_[20] ,\csr_opb_nsec_reg_n_0_[19] ,\csr_opb_nsec_reg_n_0_[18] ,\csr_opb_nsec_reg_n_0_[17] ,\csr_opb_nsec_reg_n_0_[16] ,\csr_opb_nsec_reg_n_0_[15] ,\csr_opb_nsec_reg_n_0_[14] ,\csr_opb_nsec_reg_n_0_[13] ,\csr_opb_nsec_reg_n_0_[12] ,\csr_opb_nsec_reg_n_0_[11] ,\csr_opb_nsec_reg_n_0_[10] ,\csr_opb_nsec_reg_n_0_[9] ,\csr_opb_nsec_reg_n_0_[8] ,\csr_opb_nsec_reg_n_0_[7] ,\csr_opb_nsec_reg_n_0_[6] ,\csr_opb_nsec_reg_n_0_[5] ,\csr_opb_nsec_reg_n_0_[4] ,\csr_opb_nsec_reg_n_0_[3] ,\csr_opb_nsec_reg_n_0_[2] ,\csr_opb_nsec_reg_n_0_[1] ,\csr_opb_nsec_reg_n_0_[0] }),
        .nsD0_carry__4_i_1_1({\csr_opa_nsec_reg_n_0_[31] ,\csr_opa_nsec_reg_n_0_[30] ,\csr_opa_nsec_reg_n_0_[29] ,\csr_opa_nsec_reg_n_0_[28] ,\csr_opa_nsec_reg_n_0_[27] ,\csr_opa_nsec_reg_n_0_[26] ,\csr_opa_nsec_reg_n_0_[25] ,\csr_opa_nsec_reg_n_0_[24] ,\csr_opa_nsec_reg_n_0_[23] ,\csr_opa_nsec_reg_n_0_[22] ,\csr_opa_nsec_reg_n_0_[21] ,\csr_opa_nsec_reg_n_0_[20] ,\csr_opa_nsec_reg_n_0_[19] ,\csr_opa_nsec_reg_n_0_[18] ,\csr_opa_nsec_reg_n_0_[17] ,\csr_opa_nsec_reg_n_0_[16] ,\csr_opa_nsec_reg_n_0_[15] ,\csr_opa_nsec_reg_n_0_[14] ,\csr_opa_nsec_reg_n_0_[13] ,\csr_opa_nsec_reg_n_0_[12] ,\csr_opa_nsec_reg_n_0_[11] ,\csr_opa_nsec_reg_n_0_[10] ,\csr_opa_nsec_reg_n_0_[8] ,\csr_opa_nsec_reg_n_0_[7] ,\csr_opa_nsec_reg_n_0_[6] ,\csr_opa_nsec_reg_n_0_[5] ,\csr_opa_nsec_reg_n_0_[4] ,\csr_opa_nsec_reg_n_0_[3] ,\csr_opa_nsec_reg_n_0_[2] ,\csr_opa_nsec_reg_n_0_[1] ,\csr_opa_nsec_reg_n_0_[0] }));
  CARRY4 usec_cnt0_carry
       (.CI(1'b0),
        .CO({usec_cnt0_carry_n_0,usec_cnt0_carry_n_1,usec_cnt0_carry_n_2,usec_cnt0_carry_n_3}),
        .CYINIT(\usec_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({usec_cnt0_carry_n_4,usec_cnt0_carry_n_5,usec_cnt0_carry_n_6,usec_cnt0_carry_n_7}),
        .S({\usec_cnt_reg_n_0_[4] ,\usec_cnt_reg_n_0_[3] ,\usec_cnt_reg_n_0_[2] ,\usec_cnt_reg_n_0_[1] }));
  CARRY4 usec_cnt0_carry__0
       (.CI(usec_cnt0_carry_n_0),
        .CO({usec_cnt0_carry__0_n_0,usec_cnt0_carry__0_n_1,usec_cnt0_carry__0_n_2,usec_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({usec_cnt0_carry__0_n_4,usec_cnt0_carry__0_n_5,usec_cnt0_carry__0_n_6,usec_cnt0_carry__0_n_7}),
        .S({\usec_cnt_reg_n_0_[8] ,\usec_cnt_reg_n_0_[7] ,\usec_cnt_reg_n_0_[6] ,\usec_cnt_reg_n_0_[5] }));
  CARRY4 usec_cnt0_carry__1
       (.CI(usec_cnt0_carry__0_n_0),
        .CO({usec_cnt0_carry__1_n_0,usec_cnt0_carry__1_n_1,usec_cnt0_carry__1_n_2,usec_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({usec_cnt0_carry__1_n_4,usec_cnt0_carry__1_n_5,usec_cnt0_carry__1_n_6,usec_cnt0_carry__1_n_7}),
        .S({\usec_cnt_reg_n_0_[12] ,\usec_cnt_reg_n_0_[11] ,\usec_cnt_reg_n_0_[10] ,\usec_cnt_reg_n_0_[9] }));
  CARRY4 usec_cnt0_carry__2
       (.CI(usec_cnt0_carry__1_n_0),
        .CO({usec_cnt0_carry__2_n_0,usec_cnt0_carry__2_n_1,usec_cnt0_carry__2_n_2,usec_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({usec_cnt0_carry__2_n_4,usec_cnt0_carry__2_n_5,usec_cnt0_carry__2_n_6,usec_cnt0_carry__2_n_7}),
        .S({\usec_cnt_reg_n_0_[16] ,\usec_cnt_reg_n_0_[15] ,\usec_cnt_reg_n_0_[14] ,\usec_cnt_reg_n_0_[13] }));
  CARRY4 usec_cnt0_carry__3
       (.CI(usec_cnt0_carry__2_n_0),
        .CO({usec_cnt0_carry__3_n_0,usec_cnt0_carry__3_n_1,usec_cnt0_carry__3_n_2,usec_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({usec_cnt0_carry__3_n_4,usec_cnt0_carry__3_n_5,usec_cnt0_carry__3_n_6,usec_cnt0_carry__3_n_7}),
        .S({\usec_cnt_reg_n_0_[20] ,\usec_cnt_reg_n_0_[19] ,\usec_cnt_reg_n_0_[18] ,\usec_cnt_reg_n_0_[17] }));
  CARRY4 usec_cnt0_carry__4
       (.CI(usec_cnt0_carry__3_n_0),
        .CO({NLW_usec_cnt0_carry__4_CO_UNCONNECTED[3:2],usec_cnt0_carry__4_n_2,usec_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_usec_cnt0_carry__4_O_UNCONNECTED[3],usec_cnt0_carry__4_n_5,usec_cnt0_carry__4_n_6,usec_cnt0_carry__4_n_7}),
        .S({1'b0,\usec_cnt_reg_n_0_[23] ,\usec_cnt_reg_n_0_[22] ,\usec_cnt_reg_n_0_[21] }));
  CARRY4 \usec_cnt1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\usec_cnt1_inferred__1/i__carry_n_0 ,\usec_cnt1_inferred__1/i__carry_n_1 ,\usec_cnt1_inferred__1/i__carry_n_2 ,\usec_cnt1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_usec_cnt1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \usec_cnt1_inferred__1/i__carry__0 
       (.CI(\usec_cnt1_inferred__1/i__carry_n_0 ),
        .CO({\usec_cnt1_inferred__1/i__carry__0_n_0 ,\usec_cnt1_inferred__1/i__carry__0_n_1 ,\usec_cnt1_inferred__1/i__carry__0_n_2 ,\usec_cnt1_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_usec_cnt1_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \usec_cnt1_inferred__1/i__carry__1 
       (.CI(\usec_cnt1_inferred__1/i__carry__0_n_0 ),
        .CO({\NLW_usec_cnt1_inferred__1/i__carry__1_CO_UNCONNECTED [3:1],usec_cnt1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_usec_cnt1_inferred__1/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,i__carry__1_i_1__2_n_4}));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \usec_cnt[0]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(\usec_cnt_reg_n_0_[0] ),
        .O(\usec_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[10]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__1_n_6),
        .O(\usec_cnt[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[11]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__1_n_5),
        .O(\usec_cnt[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[12]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__1_n_4),
        .O(\usec_cnt[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[13]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__2_n_7),
        .O(\usec_cnt[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[14]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__2_n_6),
        .O(\usec_cnt[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[15]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__2_n_5),
        .O(\usec_cnt[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[16]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__2_n_4),
        .O(\usec_cnt[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[17]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__3_n_7),
        .O(\usec_cnt[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[18]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__3_n_6),
        .O(\usec_cnt[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[19]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__3_n_5),
        .O(\usec_cnt[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \usec_cnt[1]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(\usec_cnt_reg_n_0_[1] ),
        .I2(\usec_cnt_reg_n_0_[0] ),
        .O(\usec_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[20]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__3_n_4),
        .O(\usec_cnt[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[21]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__4_n_7),
        .O(\usec_cnt[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[22]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__4_n_6),
        .O(\usec_cnt[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \usec_cnt[23]_i_1 
       (.I0(usec_cnt14_in),
        .I1(p_13_in[31]),
        .I2(usec_pulse_sync),
        .I3(p_20_in[18]),
        .I4(csr_rtc_ip_i_4_n_0),
        .I5(p_3_in),
        .O(\usec_cnt[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \usec_cnt[23]_i_10 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_13_in[2]),
        .I3(p_13_in[1]),
        .O(\usec_cnt[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[23]_i_2 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__4_n_5),
        .O(\usec_cnt[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \usec_cnt[23]_i_3 
       (.I0(\usec_cnt[23]_i_6_n_0 ),
        .I1(p_13_in[10]),
        .I2(p_13_in[9]),
        .I3(\usec_cnt[23]_i_7_n_0 ),
        .I4(\usec_cnt[23]_i_8_n_0 ),
        .O(usec_cnt14_in));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \usec_cnt[23]_i_4 
       (.I0(PSEL),
        .I1(PADDR[4]),
        .I2(PADDR[3]),
        .I3(PADDR[5]),
        .I4(csr_tod_adj_wr_i_3_n_0),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'h5155555555555555)) 
    \usec_cnt[23]_i_5 
       (.I0(usec_cnt1),
        .I1(PSEL),
        .I2(PADDR[3]),
        .I3(PADDR[5]),
        .I4(csr_tod_adj_wr_i_3_n_0),
        .I5(PADDR[4]),
        .O(\usec_cnt[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \usec_cnt[23]_i_6 
       (.I0(\usec_cnt[23]_i_9_n_0 ),
        .I1(p_13_in[19]),
        .I2(p_13_in[20]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\usec_cnt[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \usec_cnt[23]_i_7 
       (.I0(p_13_in[5]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(p_13_in[8]),
        .I4(\usec_cnt[23]_i_10_n_0 ),
        .O(\usec_cnt[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \usec_cnt[23]_i_8 
       (.I0(p_13_in[18]),
        .I1(p_13_in[17]),
        .I2(p_13_in[16]),
        .I3(Q[8]),
        .O(\usec_cnt[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \usec_cnt[23]_i_9 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(p_13_in[0]),
        .I5(p_13_in[23]),
        .O(\usec_cnt[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[2]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry_n_6),
        .O(\usec_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[3]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry_n_5),
        .O(\usec_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[4]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry_n_4),
        .O(\usec_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[5]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__0_n_7),
        .O(\usec_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[6]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__0_n_6),
        .O(\usec_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[7]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__0_n_5),
        .O(\usec_cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[8]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__0_n_4),
        .O(\usec_cnt[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usec_cnt[9]_i_1 
       (.I0(\usec_cnt[23]_i_5_n_0 ),
        .I1(usec_cnt0_carry__1_n_7),
        .O(\usec_cnt[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[0] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[0]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[10] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[10]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[11] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[11]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[12] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[12]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[13] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[13]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[14] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[14]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[15] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[15]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[16] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[16]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[17] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[17]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[18] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[18]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[19] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[19]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[1] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[1]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[20] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[20]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[21] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[21]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[22] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[22]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[23] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[23]_i_2_n_0 ),
        .Q(\usec_cnt_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[2] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[2]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[3] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[3]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[4] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[4]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[5] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[5]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[6] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[6]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[7] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[7]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[8] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[8]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \usec_cnt_reg[9] 
       (.C(PCLK),
        .CE(\usec_cnt[23]_i_1_n_0 ),
        .CLR(SR),
        .D(\usec_cnt[9]_i_1_n_0 ),
        .Q(\usec_cnt_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    usec_pulse_reg
       (.C(rtc_ppus),
        .CE(1'b1),
        .CLR(usec_pulse_sync),
        .D(1'b1),
        .Q(usec_pulse));
  FDCE #(
    .INIT(1'b0)) 
    usec_pulse_reg_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(usec_pulse),
        .Q(usec_pulse_reg__0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h4)) 
    usec_pulse_sync_i_1
       (.I0(usec_pulse_sync),
        .I1(usec_pulse_reg__0),
        .O(usec_pulse_sync0));
  FDCE #(
    .INIT(1'b0)) 
    usec_pulse_sync_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(SR),
        .D(usec_pulse_sync0),
        .Q(usec_pulse_sync));
endmodule

(* T_ADDR_WID = "8" *) (* WID_FIFO = "101" *) (* WID_MSG_TYPE = "4" *) 
(* WID_RTC_INC_FNS = "32" *) (* WID_RTC_INC_NS = "8" *) (* WID_RTC_TOD_NS = "32" *) 
(* WID_RTC_TOD_SEC = "48" *) (* WID_SEQ_ID = "16" *) 
module ptpv2_lite_csr_apb
   (PRESETn,
    PCLK,
    PSEL,
    PENABLE,
    PADDR,
    PWRITE,
    PWDATA,
    PRDATA,
    IRQ_PTP,
    IRQ_RTC,
    rtc_clk,
    rtc_reset_n,
    rtc_enable,
    tod_ld_sec,
    tod_ld_ns,
    tod_ld_ld,
    tod_ld_ack,
    tod_adj_ns,
    tod_adj_dec,
    tod_adj_ld,
    tod_adj_ack,
    inc_ld_ns,
    inc_ld_fns,
    inc_ld_ld,
    inc_ld_ack,
    inc_adj_ns,
    inc_adj_fns,
    inc_adj_dec,
    inc_adj_ld,
    inc_adj_ack,
    rtc_pps,
    rtc_ppms,
    rtc_ppus,
    rtc_tod_sec,
    rtc_tod_ns,
    tsu_tx_reset_n,
    tsu_tx_enable,
    tsu_tx_fifo_clr,
    tsu_tx_fifo_vld,
    tsu_tx_fifo_rdy,
    tsu_tx_fifo_dat,
    tsu_tx_fifo_full,
    tsu_rx_reset_n,
    tsu_rx_enable,
    tsu_rx_fifo_clr,
    tsu_rx_fifo_vld,
    tsu_rx_fifo_rdy,
    tsu_rx_fifo_dat,
    tsu_rx_fifo_full,
    ptpv2_master,
    mac_addr);
  input PRESETn;
  input PCLK;
  input PSEL;
  input PENABLE;
  input [31:0]PADDR;
  input PWRITE;
  input [31:0]PWDATA;
  output [31:0]PRDATA;
  output IRQ_PTP;
  output IRQ_RTC;
  input rtc_clk;
  output rtc_reset_n;
  output rtc_enable;
  output [47:0]tod_ld_sec;
  output [31:0]tod_ld_ns;
  output tod_ld_ld;
  input tod_ld_ack;
  output [31:0]tod_adj_ns;
  output tod_adj_dec;
  output tod_adj_ld;
  input tod_adj_ack;
  output [7:0]inc_ld_ns;
  output [31:0]inc_ld_fns;
  output inc_ld_ld;
  input inc_ld_ack;
  output [7:0]inc_adj_ns;
  output [31:0]inc_adj_fns;
  output inc_adj_dec;
  output inc_adj_ld;
  input inc_adj_ack;
  input rtc_pps;
  input rtc_ppms;
  input rtc_ppus;
  input [47:0]rtc_tod_sec;
  input [31:0]rtc_tod_ns;
  output tsu_tx_reset_n;
  output tsu_tx_enable;
  output tsu_tx_fifo_clr;
  input tsu_tx_fifo_vld;
  output tsu_tx_fifo_rdy;
  input [100:0]tsu_tx_fifo_dat;
  input tsu_tx_fifo_full;
  output tsu_rx_reset_n;
  output tsu_rx_enable;
  output tsu_rx_fifo_clr;
  input tsu_rx_fifo_vld;
  output tsu_rx_fifo_rdy;
  input [100:0]tsu_rx_fifo_dat;
  input tsu_rx_fifo_full;
  output ptpv2_master;
  output [47:0]mac_addr;

  wire IRQ_PTP;
  wire IRQ_RTC;
  wire [31:0]PADDR;
  wire PCLK;
  wire PENABLE;
  wire [31:0]PRDATA;
  wire PRESETn;
  wire PSEL;
  wire [31:0]PWDATA;
  wire PWRITE;
  wire [7:2]T_ADDR;
  wire inc_adj_ack;
  wire inc_adj_dec;
  wire [31:0]inc_adj_fns;
  wire inc_adj_ld;
  wire [7:0]inc_adj_ns;
  wire inc_ld_ack;
  wire [31:0]inc_ld_fns;
  wire inc_ld_ld;
  wire [7:0]inc_ld_ns;
  wire [47:0]mac_addr;
  wire p_0_in9_in;
  wire [22:3]p_13_in;
  wire [8:0]p_19_in;
  wire [13:3]p_4_in;
  wire ptpv2_master;
  wire rtc_clk;
  wire rtc_enable;
  wire rtc_ppus;
  wire rtc_reset_n;
  wire [31:0]rtc_tod_ns;
  wire rtc_tod_req;
  wire [47:0]rtc_tod_sec;
  wire [31:10]sync_rtc_tod_ns;
  wire [31:31]sync_rtc_tod_sec;
  wire tod_adj_ack;
  wire tod_adj_dec;
  wire tod_adj_ld;
  wire [31:0]tod_adj_ns;
  wire tod_ld_ack;
  wire tod_ld_ld;
  wire [31:0]tod_ld_ns;
  wire [47:0]tod_ld_sec;
  wire tsu_rx_enable;
  wire tsu_rx_fifo_clr;
  wire [100:0]tsu_rx_fifo_dat;
  wire tsu_rx_fifo_full;
  wire tsu_rx_fifo_rdy;
  wire tsu_rx_fifo_vld;
  wire tsu_rx_reset_n;
  wire tsu_tx_enable;
  wire tsu_tx_fifo_clr;
  wire [100:0]tsu_tx_fifo_dat;
  wire tsu_tx_fifo_full;
  wire tsu_tx_fifo_rdy;
  wire tsu_tx_fifo_vld;
  wire tsu_tx_reset_n;
  wire u_adj_ack_n_0;
  wire u_csr_n_1;
  wire u_csr_n_172;
  wire u_csr_n_173;
  wire u_csr_n_238;
  wire u_csr_n_287;
  wire u_csr_n_288;
  wire u_csr_n_289;
  wire u_csr_n_290;
  wire u_csr_n_291;
  wire u_csr_n_292;
  wire u_csr_n_293;
  wire u_csr_n_305;
  wire u_csr_n_306;
  wire u_csr_n_307;
  wire u_csr_n_33;
  wire u_csr_n_70;
  wire u_csr_n_71;
  wire u_csr_n_72;
  wire u_csr_n_73;
  wire u_csr_n_74;
  wire u_csr_n_75;
  wire u_csr_n_76;
  wire u_csr_n_77;
  wire u_csr_n_78;
  wire u_csr_n_79;
  wire u_csr_n_80;
  wire u_csr_n_81;
  wire u_csr_n_90;
  wire u_csr_n_91;
  wire u_inc_adj_ack_n_0;
  wire u_inc_ld_ack_n_0;
  wire u_ld_ack_n_0;
  wire u_rtc_tod_n_0;
  wire u_rtc_tod_n_1;
  wire u_rtc_tod_n_14;
  wire u_rtc_tod_n_15;
  wire u_rtc_tod_n_16;
  wire u_rtc_tod_n_17;
  wire u_rtc_tod_n_18;
  wire u_rtc_tod_n_19;
  wire u_rtc_tod_n_2;
  wire u_rtc_tod_n_20;
  wire u_rtc_tod_n_21;
  wire u_rtc_tod_n_22;
  wire u_rtc_tod_n_24;
  wire u_rtc_tod_n_25;
  wire u_rtc_tod_n_26;
  wire u_rtc_tod_n_27;
  wire u_rtc_tod_n_28;
  wire u_rtc_tod_n_29;
  wire u_rtc_tod_n_30;
  wire u_rtc_tod_n_31;
  wire u_rtc_tod_n_32;
  wire u_rtc_tod_n_33;
  wire u_rtc_tod_n_34;
  wire u_rtc_tod_n_35;
  wire u_rtc_tod_n_36;
  wire u_rtc_tod_n_37;
  wire u_rtc_tod_n_38;
  wire u_rtc_tod_n_39;
  wire u_rtc_tod_n_40;
  wire u_rtc_tod_n_41;
  wire u_rtc_tod_n_42;
  wire u_rtc_tod_n_43;
  wire u_rtc_tod_n_44;
  wire u_rtc_tod_n_45;
  wire u_rtc_tod_n_46;
  wire u_rtc_tod_n_47;
  wire u_rtc_tod_n_48;
  wire u_rtc_tod_n_49;
  wire u_rtc_tod_n_50;
  wire u_rtc_tod_n_51;
  wire u_rtc_tod_n_52;
  wire u_rtc_tod_n_53;
  wire u_rtc_tod_n_54;
  wire u_rtc_tod_n_55;
  wire u_rtc_tod_n_56;

  ptpv2_lite_csr_sync u_adj_ack
       (.PCLK(PCLK),
        .PWDATA(PWDATA[31]),
        .\PWDATA[31] (u_adj_ack_n_0),
        .SR(u_csr_n_1),
        .p_0_in9_in(p_0_in9_in),
        .tod_adj_ack(tod_adj_ack),
        .tod_adj_ld(tod_adj_ld));
  ptpv2_lite_csr u_csr
       (.D({u_rtc_tod_n_0,u_rtc_tod_n_1}),
        .IRQ_PTP(IRQ_PTP),
        .IRQ_RTC(IRQ_RTC),
        .PADDR(PADDR[7:0]),
        .\PADDR[3]_0 (u_csr_n_74),
        .\PADDR[3]_1 (u_csr_n_78),
        .\PADDR[4]_0 (u_csr_n_238),
        .\PADDR[4]_1 (u_csr_n_292),
        .\PADDR[6]_0 (u_csr_n_75),
        .\PADDR[6]_1 (u_csr_n_76),
        .\PADDR[6]_2 (u_csr_n_79),
        .\PADDR[6]_3 (u_csr_n_91),
        .\PADDR[6]_4 (u_csr_n_307),
        .\PADDR[7]_0 (u_csr_n_172),
        .PADDR_2_sp_1(u_csr_n_306),
        .PADDR_3_sp_1(u_csr_n_71),
        .PADDR_4_sp_1(u_csr_n_80),
        .PADDR_5_sp_1(u_csr_n_77),
        .PADDR_6_sp_1(u_csr_n_33),
        .PADDR_7_sp_1(u_csr_n_70),
        .PCLK(PCLK),
        .PENABLE(PENABLE),
        .PENABLE_0(u_csr_n_72),
        .PENABLE_1(u_csr_n_73),
        .PRDATA(PRDATA),
        .PRESETn(PRESETn),
        .PSEL(PSEL),
        .PSEL_0({T_ADDR[7],T_ADDR[4:2]}),
        .PSEL_1(u_csr_n_287),
        .PWDATA(PWDATA),
        .PWRITE(PWRITE),
        .Q({p_13_in[22:21],p_13_in[15:11],p_13_in[7:6],p_13_in[4:3]}),
        .SR(u_csr_n_1),
        .\T_RDATA[31]_i_3_0 ({sync_rtc_tod_ns[31:30],sync_rtc_tod_ns[28:26],sync_rtc_tod_ns[24:23],sync_rtc_tod_ns[20:19],sync_rtc_tod_ns[16],sync_rtc_tod_ns[10]}),
        .\T_RDATA[31]_i_9_0 (sync_rtc_tod_sec),
        .\T_RDATA_reg[0]_0 (u_rtc_tod_n_55),
        .\T_RDATA_reg[0]_1 (u_rtc_tod_n_22),
        .\T_RDATA_reg[10]_0 (u_rtc_tod_n_35),
        .\T_RDATA_reg[11]_0 (u_rtc_tod_n_17),
        .\T_RDATA_reg[12]_0 (u_rtc_tod_n_36),
        .\T_RDATA_reg[12]_1 (u_rtc_tod_n_37),
        .\T_RDATA_reg[13]_0 (u_rtc_tod_n_18),
        .\T_RDATA_reg[14]_0 (u_rtc_tod_n_38),
        .\T_RDATA_reg[14]_1 (u_rtc_tod_n_39),
        .\T_RDATA_reg[15]_0 (u_rtc_tod_n_40),
        .\T_RDATA_reg[15]_1 (u_rtc_tod_n_41),
        .\T_RDATA_reg[16]_0 (u_rtc_tod_n_45),
        .\T_RDATA_reg[17]_0 (u_rtc_tod_n_46),
        .\T_RDATA_reg[17]_1 (u_rtc_tod_n_42),
        .\T_RDATA_reg[18]_0 (u_rtc_tod_n_47),
        .\T_RDATA_reg[18]_1 (u_rtc_tod_n_43),
        .\T_RDATA_reg[19]_0 (u_rtc_tod_n_48),
        .\T_RDATA_reg[1]_0 (u_rtc_tod_n_2),
        .\T_RDATA_reg[1]_1 (u_rtc_tod_n_24),
        .\T_RDATA_reg[20]_0 (u_rtc_tod_n_49),
        .\T_RDATA_reg[23]_0 (u_rtc_tod_n_50),
        .\T_RDATA_reg[24]_0 (u_rtc_tod_n_51),
        .\T_RDATA_reg[25]_0 (u_rtc_tod_n_19),
        .\T_RDATA_reg[26]_0 (u_rtc_tod_n_52),
        .\T_RDATA_reg[27]_0 (u_rtc_tod_n_53),
        .\T_RDATA_reg[28]_0 (u_rtc_tod_n_54),
        .\T_RDATA_reg[29]_0 (u_rtc_tod_n_20),
        .\T_RDATA_reg[2]_0 (u_rtc_tod_n_14),
        .\T_RDATA_reg[2]_1 (u_rtc_tod_n_25),
        .\T_RDATA_reg[30]_0 (u_rtc_tod_n_44),
        .\T_RDATA_reg[3]_0 (u_rtc_tod_n_16),
        .\T_RDATA_reg[4]_0 (u_rtc_tod_n_27),
        .\T_RDATA_reg[4]_1 (u_rtc_tod_n_26),
        .\T_RDATA_reg[5]_0 (u_rtc_tod_n_15),
        .\T_RDATA_reg[5]_1 (u_rtc_tod_n_28),
        .\T_RDATA_reg[6]_0 (u_rtc_tod_n_30),
        .\T_RDATA_reg[6]_1 (u_rtc_tod_n_29),
        .\T_RDATA_reg[7]_0 (u_rtc_tod_n_32),
        .\T_RDATA_reg[7]_1 (u_rtc_tod_n_31),
        .\T_RDATA_reg[8]_0 (u_rtc_tod_n_21),
        .\T_RDATA_reg[9]_0 (u_rtc_tod_n_33),
        .\T_RDATA_reg[9]_1 (u_rtc_tod_n_34),
        .\csr_clock_id_reg[53]_0 (u_csr_n_290),
        .\csr_clock_id_reg[54]_0 (u_csr_n_291),
        .\csr_clock_id_reg[57]_0 (u_csr_n_293),
        .csr_inc_adj_wr_reg_0(u_inc_adj_ack_n_0),
        .csr_inc_ld_wr_reg_0(u_inc_ld_ack_n_0),
        .\csr_opa_sec_reg[11]_0 (u_csr_n_288),
        .\csr_opa_sec_reg[13]_0 (u_csr_n_289),
        .\csr_opa_sec_reg[45]_0 ({p_4_in[13],p_4_in[11],p_4_in[3]}),
        .\csr_timer_usec_reg[1]_0 (u_csr_n_81),
        .\csr_timer_usec_reg[2]_0 (u_csr_n_90),
        .\csr_tod_adj_ns_reg[22]_0 (u_csr_n_173),
        .csr_tod_adj_wr_reg_0(u_adj_ack_n_0),
        .csr_tod_ld_wr_reg_0(u_ld_ack_n_0),
        .csr_tod_req_reg_0(u_rtc_tod_n_56),
        .csr_tsu_rx_en_reg_0(u_csr_n_305),
        .inc_adj_dec(inc_adj_dec),
        .inc_adj_fns(inc_adj_fns),
        .inc_adj_ld(inc_adj_ld),
        .inc_adj_ns(inc_adj_ns),
        .inc_ld_fns(inc_ld_fns),
        .inc_ld_ld(inc_ld_ld),
        .inc_ld_ns(inc_ld_ns),
        .mac_addr(mac_addr),
        .p_0_in9_in(p_0_in9_in),
        .p_19_in({p_19_in[8],p_19_in[0]}),
        .ptpv2_master(ptpv2_master),
        .rtc_enable(rtc_enable),
        .rtc_ppus(rtc_ppus),
        .rtc_reset_n(rtc_reset_n),
        .rtc_tod_req(rtc_tod_req),
        .tod_adj_dec(tod_adj_dec),
        .tod_adj_ld(tod_adj_ld),
        .tod_adj_ns(tod_adj_ns),
        .tod_ld_ld(tod_ld_ld),
        .tod_ld_ns(tod_ld_ns),
        .tod_ld_sec(tod_ld_sec),
        .tsu_rx_enable(tsu_rx_enable),
        .tsu_rx_fifo_clr(tsu_rx_fifo_clr),
        .tsu_rx_fifo_dat(tsu_rx_fifo_dat),
        .tsu_rx_fifo_full(tsu_rx_fifo_full),
        .tsu_rx_fifo_rdy(tsu_rx_fifo_rdy),
        .tsu_rx_fifo_vld(tsu_rx_fifo_vld),
        .tsu_rx_reset_n(tsu_rx_reset_n),
        .tsu_tx_enable(tsu_tx_enable),
        .tsu_tx_fifo_clr(tsu_tx_fifo_clr),
        .tsu_tx_fifo_dat({tsu_tx_fifo_dat[100:99],tsu_tx_fifo_dat[96],tsu_tx_fifo_dat[90],tsu_tx_fifo_dat[79:63],tsu_tx_fifo_dat[31]}),
        .tsu_tx_fifo_rdy(tsu_tx_fifo_rdy),
        .tsu_tx_fifo_vld(tsu_tx_fifo_vld),
        .tsu_tx_reset_n(tsu_tx_reset_n));
  ptpv2_lite_csr_sync_3 u_inc_adj_ack
       (.PADDR(PADDR[4]),
        .PCLK(PCLK),
        .PSEL(PSEL),
        .PWDATA(PWDATA[31]),
        .\PWDATA[31] (u_inc_adj_ack_n_0),
        .SR(u_csr_n_1),
        .csr_inc_adj_wr_reg(u_csr_n_78),
        .inc_adj_ack(inc_adj_ack),
        .inc_adj_ld(inc_adj_ld));
  ptpv2_lite_csr_sync_4 u_inc_ld_ack
       (.PADDR(PADDR[4]),
        .PCLK(PCLK),
        .PSEL(PSEL),
        .PWDATA(PWDATA[31]),
        .\PWDATA[31] (u_inc_ld_ack_n_0),
        .SR(u_csr_n_1),
        .csr_inc_ld_wr_reg(u_csr_n_77),
        .inc_ld_ack(inc_ld_ack),
        .inc_ld_ld(inc_ld_ld));
  ptpv2_lite_csr_sync_5 u_ld_ack
       (.PADDR(PADDR[4]),
        .PCLK(PCLK),
        .PSEL(PSEL),
        .PWDATA(PWDATA[31]),
        .\PWDATA[31] (u_ld_ack_n_0),
        .SR(u_csr_n_1),
        .csr_tod_ld_wr_reg(u_csr_n_77),
        .tod_ld_ack(tod_ld_ack),
        .tod_ld_ld(tod_ld_ld));
  dualv2_lite_sync u_rtc_tod
       (.D({u_rtc_tod_n_0,u_rtc_tod_n_1}),
        .PADDR({PADDR[7:6],PADDR[4:2]}),
        .\PADDR[3]_0 (u_rtc_tod_n_25),
        .\PADDR[3]_1 (u_rtc_tod_n_26),
        .\PADDR[3]_2 (u_rtc_tod_n_28),
        .\PADDR[3]_3 (u_rtc_tod_n_29),
        .\PADDR[3]_4 (u_rtc_tod_n_31),
        .\PADDR[3]_5 (u_rtc_tod_n_33),
        .\PADDR[3]_6 (u_rtc_tod_n_35),
        .\PADDR[3]_7 (u_rtc_tod_n_36),
        .\PADDR[3]_8 (u_rtc_tod_n_38),
        .\PADDR[3]_9 (u_rtc_tod_n_40),
        .PADDR_3_sp_1(u_rtc_tod_n_24),
        .PCLK(PCLK),
        .PSEL(PSEL),
        .PSEL_0(u_rtc_tod_n_21),
        .PSEL_1(u_rtc_tod_n_44),
        .PWDATA(PWDATA[31]),
        .\PWDATA[31] (u_rtc_tod_n_56),
        .Q({sync_rtc_tod_ns[31:30],sync_rtc_tod_ns[28:26],sync_rtc_tod_ns[24:23],sync_rtc_tod_ns[20:19],sync_rtc_tod_ns[16],sync_rtc_tod_ns[10]}),
        .SR(u_csr_n_1),
        .\T_RDATA[1]_i_2 (u_csr_n_81),
        .\T_RDATA[22]_i_2_0 ({p_13_in[22:21],p_13_in[15:11],p_13_in[7:6],p_13_in[4:3]}),
        .\T_RDATA[22]_i_2_1 (u_csr_n_80),
        .\T_RDATA[22]_i_2_2 (u_csr_n_75),
        .\T_RDATA[29]_i_2 (u_csr_n_306),
        .\T_RDATA[2]_i_2 (u_csr_n_90),
        .\T_RDATA[5]_i_2 (u_csr_n_91),
        .\T_RDATA_reg[11] (u_csr_n_71),
        .\T_RDATA_reg[11]_0 (u_csr_n_288),
        .\T_RDATA_reg[13] ({p_4_in[13],p_4_in[11],p_4_in[3]}),
        .\T_RDATA_reg[13]_0 (u_csr_n_289),
        .\T_RDATA_reg[17] (u_csr_n_238),
        .\T_RDATA_reg[21] (u_csr_n_73),
        .\T_RDATA_reg[21]_0 (u_csr_n_172),
        .\T_RDATA_reg[21]_1 (u_csr_n_72),
        .\T_RDATA_reg[21]_2 (u_csr_n_290),
        .\T_RDATA_reg[22] (u_csr_n_173),
        .\T_RDATA_reg[22]_0 (u_csr_n_291),
        .\T_RDATA_reg[25] (u_csr_n_292),
        .\T_RDATA_reg[25]_0 (u_csr_n_293),
        .\T_RDATA_reg[25]_1 ({T_ADDR[7],T_ADDR[4:2]}),
        .\T_RDATA_reg[3] (u_csr_n_33),
        .\T_RDATA_reg[3]_0 (u_csr_n_70),
        .\T_RDATA_reg[3]_1 (u_csr_n_287),
        .\T_RDATA_reg[8] (u_csr_n_305),
        .\T_RDATA_reg[9] (u_csr_n_76),
        .\T_RDATA_reg[9]_0 (u_csr_n_79),
        .\T_RDATA_reg[9]_1 (u_csr_n_74),
        .\csr_opa_sec_reg[35] (u_rtc_tod_n_16),
        .\csr_opa_sec_reg[43] (u_rtc_tod_n_17),
        .\csr_opa_sec_reg[45] (u_rtc_tod_n_18),
        .\csr_timer_usec_reg[4] (u_rtc_tod_n_27),
        .\csr_timer_usec_reg[6] (u_rtc_tod_n_30),
        .\csr_timer_usec_reg[7] (u_rtc_tod_n_32),
        .csr_tod_req_reg(u_csr_n_307),
        .inc_adj_ns({inc_adj_ns[7:6],inc_adj_ns[4:3]}),
        .p_19_in({p_19_in[8],p_19_in[0]}),
        .\reg_sig_reg[0] (rtc_tod_req),
        .rtc_clk(rtc_clk),
        .rtc_tod_ns(rtc_tod_ns),
        .rtc_tod_sec(rtc_tod_sec),
        .\sync_sigA_reg[16]_0 (u_rtc_tod_n_45),
        .\sync_sigA_reg[17]_0 (u_rtc_tod_n_46),
        .\sync_sigA_reg[18]_0 (u_rtc_tod_n_47),
        .\sync_sigA_reg[19]_0 (u_rtc_tod_n_48),
        .\sync_sigA_reg[20]_0 (u_rtc_tod_n_49),
        .\sync_sigA_reg[23]_0 (u_rtc_tod_n_50),
        .\sync_sigA_reg[24]_0 (u_rtc_tod_n_51),
        .\sync_sigA_reg[26]_0 (u_rtc_tod_n_52),
        .\sync_sigA_reg[27]_0 (u_rtc_tod_n_53),
        .\sync_sigA_reg[28]_0 (u_rtc_tod_n_54),
        .\sync_sigA_reg[31]_0 (sync_rtc_tod_sec),
        .\sync_sigA_reg[32]_0 (u_rtc_tod_n_22),
        .\sync_sigB_reg[0]_0 (u_rtc_tod_n_55),
        .\sync_sigB_reg[12]_0 (u_rtc_tod_n_37),
        .\sync_sigB_reg[14]_0 (u_rtc_tod_n_39),
        .\sync_sigB_reg[15]_0 (u_rtc_tod_n_41),
        .\sync_sigB_reg[17]_0 (u_rtc_tod_n_42),
        .\sync_sigB_reg[18]_0 (u_rtc_tod_n_43),
        .\sync_sigB_reg[1]_0 (u_rtc_tod_n_2),
        .\sync_sigB_reg[25]_0 (u_rtc_tod_n_19),
        .\sync_sigB_reg[29]_0 (u_rtc_tod_n_20),
        .\sync_sigB_reg[2]_0 (u_rtc_tod_n_14),
        .\sync_sigB_reg[5]_0 (u_rtc_tod_n_15),
        .\sync_sigB_reg[9]_0 (u_rtc_tod_n_34),
        .tsu_tx_fifo_dat({tsu_tx_fifo_dat[98:97],tsu_tx_fifo_dat[95:91],tsu_tx_fifo_dat[89:80],tsu_tx_fifo_dat[62:32],tsu_tx_fifo_dat[30:0]}),
        .tsu_tx_fifo_full(tsu_tx_fifo_full),
        .tsu_tx_fifo_vld(tsu_tx_fifo_vld));
endmodule

module ptpv2_lite_csr_sync
   (\PWDATA[31] ,
    PWDATA,
    tod_adj_ld,
    p_0_in9_in,
    SR,
    PCLK,
    tod_adj_ack);
  output \PWDATA[31] ;
  input [0:0]PWDATA;
  input tod_adj_ld;
  input p_0_in9_in;
  input [0:0]SR;
  input PCLK;
  input tod_adj_ack;

  wire PCLK;
  wire [0:0]PWDATA;
  wire \PWDATA[31] ;
  wire [0:0]SR;
  wire p_0_in9_in;
  wire [2:1]p_0_out;
  wire sync_tod_adj_ack;
  wire tod_adj_ack;
  wire tod_adj_ld;

  LUT4 #(
    .INIT(16'hAA30)) 
    csr_tod_adj_wr_i_1
       (.I0(PWDATA),
        .I1(sync_tod_adj_ack),
        .I2(tod_adj_ld),
        .I3(p_0_in9_in),
        .O(\PWDATA[31] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[0] 
       (.C(PCLK),
        .CE(1'b1),
        .D(tod_adj_ack),
        .Q(p_0_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[1] 
       (.C(PCLK),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(p_0_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[2] 
       (.C(PCLK),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(sync_tod_adj_ack),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ptpv2_lite_csr_sync" *) 
module ptpv2_lite_csr_sync_3
   (\PWDATA[31] ,
    PWDATA,
    inc_adj_ld,
    PSEL,
    PADDR,
    csr_inc_adj_wr_reg,
    SR,
    PCLK,
    inc_adj_ack);
  output \PWDATA[31] ;
  input [0:0]PWDATA;
  input inc_adj_ld;
  input PSEL;
  input [0:0]PADDR;
  input csr_inc_adj_wr_reg;
  input [0:0]SR;
  input PCLK;
  input inc_adj_ack;

  wire [0:0]PADDR;
  wire PCLK;
  wire PSEL;
  wire [0:0]PWDATA;
  wire \PWDATA[31] ;
  wire [0:0]SR;
  wire csr_inc_adj_wr_reg;
  wire inc_adj_ack;
  wire inc_adj_ld;
  wire [2:1]p_0_out;
  wire sync_inc_adj_ack;

  LUT6 #(
    .INIT(64'h30AAAAAA30303030)) 
    csr_inc_adj_wr_i_1
       (.I0(PWDATA),
        .I1(sync_inc_adj_ack),
        .I2(inc_adj_ld),
        .I3(PSEL),
        .I4(PADDR),
        .I5(csr_inc_adj_wr_reg),
        .O(\PWDATA[31] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[0] 
       (.C(PCLK),
        .CE(1'b1),
        .D(inc_adj_ack),
        .Q(p_0_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[1] 
       (.C(PCLK),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(p_0_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[2] 
       (.C(PCLK),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(sync_inc_adj_ack),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ptpv2_lite_csr_sync" *) 
module ptpv2_lite_csr_sync_4
   (\PWDATA[31] ,
    PWDATA,
    inc_ld_ld,
    csr_inc_ld_wr_reg,
    PSEL,
    PADDR,
    SR,
    PCLK,
    inc_ld_ack);
  output \PWDATA[31] ;
  input [0:0]PWDATA;
  input inc_ld_ld;
  input csr_inc_ld_wr_reg;
  input PSEL;
  input [0:0]PADDR;
  input [0:0]SR;
  input PCLK;
  input inc_ld_ack;

  wire [0:0]PADDR;
  wire PCLK;
  wire PSEL;
  wire [0:0]PWDATA;
  wire \PWDATA[31] ;
  wire [0:0]SR;
  wire csr_inc_ld_wr_reg;
  wire inc_ld_ack;
  wire inc_ld_ld;
  wire [2:1]p_0_out;
  wire sync_inc_ld_ack;

  LUT6 #(
    .INIT(64'hAA30303030303030)) 
    csr_inc_ld_wr_i_1
       (.I0(PWDATA),
        .I1(sync_inc_ld_ack),
        .I2(inc_ld_ld),
        .I3(csr_inc_ld_wr_reg),
        .I4(PSEL),
        .I5(PADDR),
        .O(\PWDATA[31] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[0] 
       (.C(PCLK),
        .CE(1'b1),
        .D(inc_ld_ack),
        .Q(p_0_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[1] 
       (.C(PCLK),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(p_0_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[2] 
       (.C(PCLK),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(sync_inc_ld_ack),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ptpv2_lite_csr_sync" *) 
module ptpv2_lite_csr_sync_5
   (\PWDATA[31] ,
    PWDATA,
    tod_ld_ld,
    PSEL,
    PADDR,
    csr_tod_ld_wr_reg,
    SR,
    PCLK,
    tod_ld_ack);
  output \PWDATA[31] ;
  input [0:0]PWDATA;
  input tod_ld_ld;
  input PSEL;
  input [0:0]PADDR;
  input csr_tod_ld_wr_reg;
  input [0:0]SR;
  input PCLK;
  input tod_ld_ack;

  wire [0:0]PADDR;
  wire PCLK;
  wire PSEL;
  wire [0:0]PWDATA;
  wire \PWDATA[31] ;
  wire [0:0]SR;
  wire csr_tod_ld_wr_reg;
  wire [2:1]p_0_out;
  wire sync_tod_ld_ack;
  wire tod_ld_ack;
  wire tod_ld_ld;

  LUT6 #(
    .INIT(64'h30AAAAAA30303030)) 
    csr_tod_ld_wr_i_1
       (.I0(PWDATA),
        .I1(sync_tod_ld_ack),
        .I2(tod_ld_ld),
        .I3(PSEL),
        .I4(PADDR),
        .I5(csr_tod_ld_wr_reg),
        .O(\PWDATA[31] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[0] 
       (.C(PCLK),
        .CE(1'b1),
        .D(tod_ld_ack),
        .Q(p_0_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[1] 
       (.C(PCLK),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(p_0_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[2] 
       (.C(PCLK),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(sync_tod_ld_ack),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ptpv2_lite_csr_sync" *) 
module ptpv2_lite_csr_sync_6
   (E,
    \reg_sig_reg[3]_0 ,
    \reg_sig_reg[0]_0 ,
    D,
    SR,
    rtc_clk);
  output [0:0]E;
  output \reg_sig_reg[3]_0 ;
  input [0:0]\reg_sig_reg[0]_0 ;
  input [0:0]D;
  input [0:0]SR;
  input rtc_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire p_0_in;
  wire [2:1]p_0_out;
  wire [0:0]\reg_sig_reg[0]_0 ;
  wire \reg_sig_reg[3]_0 ;
  wire \reg_sig_reg_n_0_[2] ;
  wire rtc_clk;

  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[0] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(\reg_sig_reg[0]_0 ),
        .Q(p_0_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[1] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(p_0_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[2] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(\reg_sig_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[3] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(\reg_sig_reg_n_0_[2] ),
        .Q(p_0_in),
        .R(SR));
  LUT4 #(
    .INIT(16'hF444)) 
    req_sig_vld_i_1
       (.I0(p_0_in),
        .I1(\reg_sig_reg_n_0_[2] ),
        .I2(\reg_sig_reg[0]_0 ),
        .I3(D),
        .O(\reg_sig_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sync_sigA[47]_i_1 
       (.I0(\reg_sig_reg_n_0_[2] ),
        .I1(p_0_in),
        .O(E));
endmodule

(* ORIG_REF_NAME = "ptpv2_lite_csr_sync" *) 
module ptpv2_lite_csr_sync_7
   (PSEL_0,
    \PWDATA[31] ,
    PSEL,
    PADDR,
    \T_RDATA[30]_i_2 ,
    tsu_tx_fifo_dat,
    Q,
    PWDATA,
    csr_tod_req_reg,
    csr_tod_req_reg_0,
    csr_tod_req_reg_1,
    SR,
    PCLK,
    D);
  output PSEL_0;
  output \PWDATA[31] ;
  input PSEL;
  input [2:0]PADDR;
  input \T_RDATA[30]_i_2 ;
  input [1:0]tsu_tx_fifo_dat;
  input [0:0]Q;
  input [0:0]PWDATA;
  input [0:0]csr_tod_req_reg;
  input csr_tod_req_reg_0;
  input [1:0]csr_tod_req_reg_1;
  input [0:0]SR;
  input PCLK;
  input [0:0]D;

  wire [0:0]D;
  wire [2:0]PADDR;
  wire PCLK;
  wire PSEL;
  wire PSEL_0;
  wire [0:0]PWDATA;
  wire \PWDATA[31] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \T_RDATA[30]_i_12_n_0 ;
  wire \T_RDATA[30]_i_2 ;
  wire [0:0]csr_tod_req_reg;
  wire csr_tod_req_reg_0;
  wire [1:0]csr_tod_req_reg_1;
  wire [2:1]p_0_out;
  wire sync_rtc_tod_vld;
  wire [1:0]tsu_tx_fifo_dat;

  LUT6 #(
    .INIT(64'h0A000C0000000000)) 
    \T_RDATA[30]_i_12 
       (.I0(sync_rtc_tod_vld),
        .I1(Q),
        .I2(PADDR[1]),
        .I3(PADDR[2]),
        .I4(PADDR[0]),
        .I5(PSEL),
        .O(\T_RDATA[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0807000)) 
    \T_RDATA[30]_i_7 
       (.I0(PSEL),
        .I1(PADDR[0]),
        .I2(\T_RDATA[30]_i_2 ),
        .I3(tsu_tx_fifo_dat[0]),
        .I4(tsu_tx_fifo_dat[1]),
        .I5(\T_RDATA[30]_i_12_n_0 ),
        .O(PSEL_0));
  LUT6 #(
    .INIT(64'h30303030AA303030)) 
    csr_tod_req_i_1
       (.I0(PWDATA),
        .I1(sync_rtc_tod_vld),
        .I2(csr_tod_req_reg),
        .I3(csr_tod_req_reg_0),
        .I4(csr_tod_req_reg_1[0]),
        .I5(csr_tod_req_reg_1[1]),
        .O(\PWDATA[31] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[0] 
       (.C(PCLK),
        .CE(1'b1),
        .D(D),
        .Q(p_0_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[1] 
       (.C(PCLK),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(p_0_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[2] 
       (.C(PCLK),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(sync_rtc_tod_vld),
        .R(SR));
endmodule

module ptpv2_lite_fifo_async
   (dout,
    almost_full,
    almost_empty,
    valid,
    fifo_rdy,
    gmii_rx_clk,
    PCLK,
    fifo_dat,
    fifo_vld,
    tsu_rx_fifo_rdy,
    tsu_rx_fifo_clr,
    tsu_rx_reset_n);
  output [100:0]dout;
  output almost_full;
  output almost_empty;
  output valid;
  output fifo_rdy;
  input gmii_rx_clk;
  input PCLK;
  input [100:0]fifo_dat;
  input fifo_vld;
  input tsu_rx_fifo_rdy;
  input tsu_rx_fifo_clr;
  input tsu_rx_reset_n;

  wire PCLK;
  wire almost_empty;
  wire almost_full;
  wire [100:0]dout;
  wire [100:0]fifo_dat;
  wire fifo_rdy;
  wire fifo_vld;
  wire gmii_rx_clk;
  wire tsu_rx_fifo_clr;
  wire tsu_rx_fifo_rdy;
  wire tsu_rx_reset_n;
  wire u_fifo_core_i_1__0_n_0;
  wire u_fifo_core_n_101;
  wire u_fifo_core_n_104;
  wire u_fifo_core_n_108;
  wire u_fifo_core_n_109;
  wire u_fifo_core_n_110;
  wire u_fifo_core_n_111;
  wire u_fifo_core_n_112;
  wire valid;
  wire [4:0]w_cnt;
  wire NLW_u_fifo_core_overflow_UNCONNECTED;
  wire NLW_u_fifo_core_underflow_UNCONNECTED;

  (* black_box_pad_pin = "rst,wr_clk,rd_clk,din[100:0],wr_en,rd_en,dout[100:0],full,almost_full,overflow,empty,almost_empty,valid,underflow,rd_data_count[4:0],wr_data_count[4:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  ptpv2_lite_fifo_async_core_101x16 u_fifo_core
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .din(fifo_dat),
        .dout(dout),
        .empty(u_fifo_core_n_104),
        .full(u_fifo_core_n_101),
        .overflow(NLW_u_fifo_core_overflow_UNCONNECTED),
        .rd_clk(PCLK),
        .rd_data_count({u_fifo_core_n_108,u_fifo_core_n_109,u_fifo_core_n_110,u_fifo_core_n_111,u_fifo_core_n_112}),
        .rd_en(tsu_rx_fifo_rdy),
        .rst(u_fifo_core_i_1__0_n_0),
        .underflow(NLW_u_fifo_core_underflow_UNCONNECTED),
        .valid(valid),
        .wr_clk(gmii_rx_clk),
        .wr_data_count(w_cnt),
        .wr_en(fifo_vld));
  LUT2 #(
    .INIT(4'hB)) 
    u_fifo_core_i_1__0
       (.I0(tsu_rx_fifo_clr),
        .I1(tsu_rx_reset_n),
        .O(u_fifo_core_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u_tsu_rx_i_1
       (.I0(u_fifo_core_n_101),
        .O(fifo_rdy));
endmodule

(* ORIG_REF_NAME = "ptpv2_lite_fifo_async" *) 
module ptpv2_lite_fifo_async__xdcDup__1
   (dout,
    almost_full,
    empty,
    valid,
    fifo_rdy,
    gmii_tx_clk,
    PCLK,
    fifo_dat,
    fifo_vld,
    tsu_tx_fifo_rdy,
    tsu_tx_fifo_clr,
    tsu_tx_reset_n);
  output [100:0]dout;
  output almost_full;
  output empty;
  output valid;
  output fifo_rdy;
  input gmii_tx_clk;
  input PCLK;
  input [100:0]fifo_dat;
  input fifo_vld;
  input tsu_tx_fifo_rdy;
  input tsu_tx_fifo_clr;
  input tsu_tx_reset_n;

  wire PCLK;
  wire almost_full;
  wire [100:0]dout;
  wire empty;
  wire [100:0]fifo_dat;
  wire fifo_rdy;
  wire fifo_vld;
  wire gmii_tx_clk;
  wire tsu_tx_fifo_clr;
  wire tsu_tx_fifo_rdy;
  wire tsu_tx_reset_n;
  wire u_fifo_core_i_1_n_0;
  wire u_fifo_core_n_101;
  wire u_fifo_core_n_105;
  wire u_fifo_core_n_108;
  wire u_fifo_core_n_109;
  wire u_fifo_core_n_110;
  wire u_fifo_core_n_111;
  wire u_fifo_core_n_112;
  wire valid;
  wire [4:0]w_cnt;
  wire NLW_u_fifo_core_overflow_UNCONNECTED;
  wire NLW_u_fifo_core_underflow_UNCONNECTED;

  (* black_box_pad_pin = "rst,wr_clk,rd_clk,din[100:0],wr_en,rd_en,dout[100:0],full,almost_full,overflow,empty,almost_empty,valid,underflow,rd_data_count[4:0],wr_data_count[4:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  ptpv2_lite_fifo_async_core_101x16 u_fifo_core
       (.almost_empty(u_fifo_core_n_105),
        .almost_full(almost_full),
        .din(fifo_dat),
        .dout(dout),
        .empty(empty),
        .full(u_fifo_core_n_101),
        .overflow(NLW_u_fifo_core_overflow_UNCONNECTED),
        .rd_clk(PCLK),
        .rd_data_count({u_fifo_core_n_108,u_fifo_core_n_109,u_fifo_core_n_110,u_fifo_core_n_111,u_fifo_core_n_112}),
        .rd_en(tsu_tx_fifo_rdy),
        .rst(u_fifo_core_i_1_n_0),
        .underflow(NLW_u_fifo_core_underflow_UNCONNECTED),
        .valid(valid),
        .wr_clk(gmii_tx_clk),
        .wr_data_count(w_cnt),
        .wr_en(fifo_vld));
  LUT2 #(
    .INIT(4'hB)) 
    u_fifo_core_i_1
       (.I0(tsu_tx_fifo_clr),
        .I1(tsu_tx_reset_n),
        .O(u_fifo_core_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u_tsu_tx_i_1
       (.I0(u_fifo_core_n_101),
        .O(fifo_rdy));
endmodule

(* CHECK_LICENSE_TYPE = "ptpv2_lite_fifo_async_core_101x16,fifo_generator_v13_2_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
module ptpv2_lite_fifo_async_core_101x16
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    almost_full,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    rd_data_count,
    wr_data_count);
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [100:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [100:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE ALMOST_FULL" *) output almost_full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ ALMOST_EMPTY" *) output almost_empty;
  output valid;
  output underflow;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;

  wire almost_empty;
  wire almost_full;
  wire [100:0]din;
  wire [100:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire underflow;
  wire valid;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [3:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "4" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "101" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "101" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "1" *) 
  (* C_HAS_ALMOST_FULL = "1" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "1" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "1" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "1" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "5" *) 
  (* C_RD_DEPTH = "16" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "4" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "5" *) 
  (* C_WR_DEPTH = "16" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "4" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  ptpv2_lite_fifo_async_core_101x16_fifo_generator_v13_2_3 U0
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[3:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(underflow),
        .valid(valid),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module ptpv2_lite_fifo_async_core_101x16_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module ptpv2_lite_fifo_async_core_101x16_xpm_cdc_async_rst__2
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module ptpv2_lite_fifo_async_core_101x16_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire [2:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [3:0]dest_out_bin;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module ptpv2_lite_fifo_async_core_101x16_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire [2:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [3:0]dest_out_bin;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module ptpv2_lite_fifo_async_core_101x16_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module ptpv2_lite_fifo_async_core_101x16_xpm_cdc_single__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

module ptpv2_lite_rtc
   (rtc_tod_ld_ack,
    ptp_ppus,
    ptp_tod_ns,
    ptp_tod_sec,
    rtc_tod_adj_ack,
    rtc_inc_adj_ack,
    rtc_inc_ld_ack,
    ptp_pps,
    ptp_pp100us,
    ptp_ppms,
    inc_adj_fns,
    inc_adj_ns,
    rtc_enable,
    tod_ld_ld,
    tod_adj_ns,
    rtc_clk,
    tod_adj_ld,
    inc_ld_ld,
    inc_adj_ld,
    tod_ld_sec,
    rtc_reset_n,
    tod_ld_ns,
    tod_adj_dec,
    inc_ld_ns,
    inc_ld_fns,
    inc_adj_dec);
  output rtc_tod_ld_ack;
  output ptp_ppus;
  output [29:0]ptp_tod_ns;
  output [47:0]ptp_tod_sec;
  output rtc_tod_adj_ack;
  output rtc_inc_adj_ack;
  output rtc_inc_ld_ack;
  output ptp_pps;
  output ptp_pp100us;
  output ptp_ppms;
  input [31:0]inc_adj_fns;
  input [7:0]inc_adj_ns;
  input rtc_enable;
  input tod_ld_ld;
  input [31:0]tod_adj_ns;
  input rtc_clk;
  input tod_adj_ld;
  input inc_ld_ld;
  input inc_adj_ld;
  input [47:0]tod_ld_sec;
  input rtc_reset_n;
  input [29:0]tod_ld_ns;
  input tod_adj_dec;
  input [7:0]inc_ld_ns;
  input [31:0]inc_ld_fns;
  input inc_adj_dec;

  (* RTL_KEEP = "true" *) wire [31:0]INC_CNT_FNS;
  (* RTL_KEEP = "true" *) wire [7:0]INC_CNT_NS;
  wire INC_CNT_NS0_carry__0_i_1_n_0;
  wire INC_CNT_NS0_carry__0_i_2_n_0;
  wire INC_CNT_NS0_carry__0_i_3_n_0;
  wire INC_CNT_NS0_carry__0_i_4_n_0;
  wire INC_CNT_NS0_carry__0_n_0;
  wire INC_CNT_NS0_carry__0_n_1;
  wire INC_CNT_NS0_carry__0_n_2;
  wire INC_CNT_NS0_carry__0_n_3;
  wire INC_CNT_NS0_carry__0_n_4;
  wire INC_CNT_NS0_carry__0_n_5;
  wire INC_CNT_NS0_carry__0_n_6;
  wire INC_CNT_NS0_carry__0_n_7;
  wire INC_CNT_NS0_carry__1_i_1_n_0;
  wire INC_CNT_NS0_carry__1_i_2_n_0;
  wire INC_CNT_NS0_carry__1_i_3_n_0;
  wire INC_CNT_NS0_carry__1_i_4_n_0;
  wire INC_CNT_NS0_carry__1_n_0;
  wire INC_CNT_NS0_carry__1_n_1;
  wire INC_CNT_NS0_carry__1_n_2;
  wire INC_CNT_NS0_carry__1_n_3;
  wire INC_CNT_NS0_carry__1_n_4;
  wire INC_CNT_NS0_carry__1_n_5;
  wire INC_CNT_NS0_carry__1_n_6;
  wire INC_CNT_NS0_carry__1_n_7;
  wire INC_CNT_NS0_carry__2_i_1_n_0;
  wire INC_CNT_NS0_carry__2_i_2_n_0;
  wire INC_CNT_NS0_carry__2_i_3_n_0;
  wire INC_CNT_NS0_carry__2_i_4_n_0;
  wire INC_CNT_NS0_carry__2_n_0;
  wire INC_CNT_NS0_carry__2_n_1;
  wire INC_CNT_NS0_carry__2_n_2;
  wire INC_CNT_NS0_carry__2_n_3;
  wire INC_CNT_NS0_carry__2_n_4;
  wire INC_CNT_NS0_carry__2_n_5;
  wire INC_CNT_NS0_carry__2_n_6;
  wire INC_CNT_NS0_carry__2_n_7;
  wire INC_CNT_NS0_carry__3_i_1_n_0;
  wire INC_CNT_NS0_carry__3_i_2_n_0;
  wire INC_CNT_NS0_carry__3_i_3_n_0;
  wire INC_CNT_NS0_carry__3_i_4_n_0;
  wire INC_CNT_NS0_carry__3_n_0;
  wire INC_CNT_NS0_carry__3_n_1;
  wire INC_CNT_NS0_carry__3_n_2;
  wire INC_CNT_NS0_carry__3_n_3;
  wire INC_CNT_NS0_carry__3_n_4;
  wire INC_CNT_NS0_carry__3_n_5;
  wire INC_CNT_NS0_carry__3_n_6;
  wire INC_CNT_NS0_carry__3_n_7;
  wire INC_CNT_NS0_carry__4_i_1_n_0;
  wire INC_CNT_NS0_carry__4_i_2_n_0;
  wire INC_CNT_NS0_carry__4_i_3_n_0;
  wire INC_CNT_NS0_carry__4_i_4_n_0;
  wire INC_CNT_NS0_carry__4_n_0;
  wire INC_CNT_NS0_carry__4_n_1;
  wire INC_CNT_NS0_carry__4_n_2;
  wire INC_CNT_NS0_carry__4_n_3;
  wire INC_CNT_NS0_carry__4_n_4;
  wire INC_CNT_NS0_carry__4_n_5;
  wire INC_CNT_NS0_carry__4_n_6;
  wire INC_CNT_NS0_carry__4_n_7;
  wire INC_CNT_NS0_carry__5_i_1_n_0;
  wire INC_CNT_NS0_carry__5_i_2_n_0;
  wire INC_CNT_NS0_carry__5_i_3_n_0;
  wire INC_CNT_NS0_carry__5_i_4_n_0;
  wire INC_CNT_NS0_carry__5_n_0;
  wire INC_CNT_NS0_carry__5_n_1;
  wire INC_CNT_NS0_carry__5_n_2;
  wire INC_CNT_NS0_carry__5_n_3;
  wire INC_CNT_NS0_carry__5_n_4;
  wire INC_CNT_NS0_carry__5_n_5;
  wire INC_CNT_NS0_carry__5_n_6;
  wire INC_CNT_NS0_carry__5_n_7;
  wire INC_CNT_NS0_carry__6_i_1_n_0;
  wire INC_CNT_NS0_carry__6_i_2_n_0;
  wire INC_CNT_NS0_carry__6_i_3_n_0;
  wire INC_CNT_NS0_carry__6_i_4_n_0;
  wire INC_CNT_NS0_carry__6_n_0;
  wire INC_CNT_NS0_carry__6_n_1;
  wire INC_CNT_NS0_carry__6_n_2;
  wire INC_CNT_NS0_carry__6_n_3;
  wire INC_CNT_NS0_carry__6_n_4;
  wire INC_CNT_NS0_carry__6_n_5;
  wire INC_CNT_NS0_carry__6_n_6;
  wire INC_CNT_NS0_carry__6_n_7;
  wire INC_CNT_NS0_carry__7_i_1_n_0;
  wire INC_CNT_NS0_carry__7_i_2_n_0;
  wire INC_CNT_NS0_carry__7_i_3_n_0;
  wire INC_CNT_NS0_carry__7_i_4_n_0;
  wire INC_CNT_NS0_carry__7_n_0;
  wire INC_CNT_NS0_carry__7_n_1;
  wire INC_CNT_NS0_carry__7_n_2;
  wire INC_CNT_NS0_carry__7_n_3;
  wire INC_CNT_NS0_carry__8_i_1_n_0;
  wire INC_CNT_NS0_carry__8_i_2_n_0;
  wire INC_CNT_NS0_carry__8_i_3_n_0;
  wire INC_CNT_NS0_carry__8_i_4_n_0;
  wire INC_CNT_NS0_carry__8_n_1;
  wire INC_CNT_NS0_carry__8_n_2;
  wire INC_CNT_NS0_carry__8_n_3;
  wire INC_CNT_NS0_carry_i_1_n_0;
  wire INC_CNT_NS0_carry_i_2_n_0;
  wire INC_CNT_NS0_carry_i_3_n_0;
  wire INC_CNT_NS0_carry_i_4_n_0;
  wire INC_CNT_NS0_carry_n_0;
  wire INC_CNT_NS0_carry_n_1;
  wire INC_CNT_NS0_carry_n_2;
  wire INC_CNT_NS0_carry_n_3;
  wire INC_CNT_NS0_carry_n_4;
  wire INC_CNT_NS0_carry_n_5;
  wire INC_CNT_NS0_carry_n_6;
  wire INC_CNT_NS0_carry_n_7;
  wire \INC_CNT_NS0_inferred__0/i__carry__0_n_0 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__0_n_1 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__0_n_2 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__0_n_3 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__0_n_4 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__0_n_5 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__0_n_6 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__0_n_7 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__1_n_0 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__1_n_1 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__1_n_2 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__1_n_3 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__1_n_4 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__1_n_5 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__1_n_6 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__1_n_7 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__2_n_0 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__2_n_1 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__2_n_2 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__2_n_3 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__2_n_4 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__2_n_5 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__2_n_6 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__2_n_7 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__3_n_0 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__3_n_1 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__3_n_2 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__3_n_3 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__3_n_4 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__3_n_5 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__3_n_6 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__3_n_7 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__4_n_0 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__4_n_1 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__4_n_2 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__4_n_3 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__4_n_4 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__4_n_5 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__4_n_6 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__4_n_7 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__5_n_0 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__5_n_1 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__5_n_2 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__5_n_3 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__5_n_4 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__5_n_5 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__5_n_6 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__5_n_7 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__6_n_0 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__6_n_1 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__6_n_2 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__6_n_3 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__6_n_4 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__6_n_5 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__6_n_6 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__6_n_7 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__7_n_0 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__7_n_1 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__7_n_2 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__7_n_3 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__7_n_4 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__7_n_5 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__7_n_6 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__7_n_7 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__8_n_1 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__8_n_2 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__8_n_3 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__8_n_4 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__8_n_5 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__8_n_6 ;
  wire \INC_CNT_NS0_inferred__0/i__carry__8_n_7 ;
  wire \INC_CNT_NS0_inferred__0/i__carry_n_0 ;
  wire \INC_CNT_NS0_inferred__0/i__carry_n_1 ;
  wire \INC_CNT_NS0_inferred__0/i__carry_n_2 ;
  wire \INC_CNT_NS0_inferred__0/i__carry_n_3 ;
  wire \INC_CNT_NS0_inferred__0/i__carry_n_4 ;
  wire \INC_CNT_NS0_inferred__0/i__carry_n_5 ;
  wire \INC_CNT_NS0_inferred__0/i__carry_n_6 ;
  wire \INC_CNT_NS0_inferred__0/i__carry_n_7 ;
  (* RTL_KEEP = "true" *) wire [31:0]ToD_CNT_FNS;
  wire \ToD_CNT_FNS[11]_i_2_n_0 ;
  wire \ToD_CNT_FNS[11]_i_3_n_0 ;
  wire \ToD_CNT_FNS[11]_i_4_n_0 ;
  wire \ToD_CNT_FNS[11]_i_5_n_0 ;
  wire \ToD_CNT_FNS[11]_i_6_n_0 ;
  wire \ToD_CNT_FNS[11]_i_7_n_0 ;
  wire \ToD_CNT_FNS[11]_i_8_n_0 ;
  wire \ToD_CNT_FNS[11]_i_9_n_0 ;
  wire \ToD_CNT_FNS[15]_i_2_n_0 ;
  wire \ToD_CNT_FNS[15]_i_3_n_0 ;
  wire \ToD_CNT_FNS[15]_i_4_n_0 ;
  wire \ToD_CNT_FNS[15]_i_5_n_0 ;
  wire \ToD_CNT_FNS[15]_i_6_n_0 ;
  wire \ToD_CNT_FNS[15]_i_7_n_0 ;
  wire \ToD_CNT_FNS[15]_i_8_n_0 ;
  wire \ToD_CNT_FNS[15]_i_9_n_0 ;
  wire \ToD_CNT_FNS[19]_i_2_n_0 ;
  wire \ToD_CNT_FNS[19]_i_3_n_0 ;
  wire \ToD_CNT_FNS[19]_i_4_n_0 ;
  wire \ToD_CNT_FNS[19]_i_5_n_0 ;
  wire \ToD_CNT_FNS[19]_i_6_n_0 ;
  wire \ToD_CNT_FNS[19]_i_7_n_0 ;
  wire \ToD_CNT_FNS[19]_i_8_n_0 ;
  wire \ToD_CNT_FNS[19]_i_9_n_0 ;
  wire \ToD_CNT_FNS[23]_i_2_n_0 ;
  wire \ToD_CNT_FNS[23]_i_3_n_0 ;
  wire \ToD_CNT_FNS[23]_i_4_n_0 ;
  wire \ToD_CNT_FNS[23]_i_5_n_0 ;
  wire \ToD_CNT_FNS[23]_i_6_n_0 ;
  wire \ToD_CNT_FNS[23]_i_7_n_0 ;
  wire \ToD_CNT_FNS[23]_i_8_n_0 ;
  wire \ToD_CNT_FNS[23]_i_9_n_0 ;
  wire \ToD_CNT_FNS[27]_i_2_n_0 ;
  wire \ToD_CNT_FNS[27]_i_3_n_0 ;
  wire \ToD_CNT_FNS[27]_i_4_n_0 ;
  wire \ToD_CNT_FNS[27]_i_5_n_0 ;
  wire \ToD_CNT_FNS[27]_i_6_n_0 ;
  wire \ToD_CNT_FNS[27]_i_7_n_0 ;
  wire \ToD_CNT_FNS[27]_i_8_n_0 ;
  wire \ToD_CNT_FNS[27]_i_9_n_0 ;
  wire \ToD_CNT_FNS[31]_i_2_n_0 ;
  wire \ToD_CNT_FNS[31]_i_3_n_0 ;
  wire \ToD_CNT_FNS[31]_i_4_n_0 ;
  wire \ToD_CNT_FNS[31]_i_5_n_0 ;
  wire \ToD_CNT_FNS[31]_i_6_n_0 ;
  wire \ToD_CNT_FNS[31]_i_7_n_0 ;
  wire \ToD_CNT_FNS[31]_i_8_n_0 ;
  wire \ToD_CNT_FNS[3]_i_2_n_0 ;
  wire \ToD_CNT_FNS[3]_i_3_n_0 ;
  wire \ToD_CNT_FNS[3]_i_4_n_0 ;
  wire \ToD_CNT_FNS[3]_i_5_n_0 ;
  wire \ToD_CNT_FNS[3]_i_6_n_0 ;
  wire \ToD_CNT_FNS[3]_i_7_n_0 ;
  wire \ToD_CNT_FNS[3]_i_8_n_0 ;
  wire \ToD_CNT_FNS[3]_i_9_n_0 ;
  wire \ToD_CNT_FNS[7]_i_2_n_0 ;
  wire \ToD_CNT_FNS[7]_i_3_n_0 ;
  wire \ToD_CNT_FNS[7]_i_4_n_0 ;
  wire \ToD_CNT_FNS[7]_i_5_n_0 ;
  wire \ToD_CNT_FNS[7]_i_6_n_0 ;
  wire \ToD_CNT_FNS[7]_i_7_n_0 ;
  wire \ToD_CNT_FNS[7]_i_8_n_0 ;
  wire \ToD_CNT_FNS[7]_i_9_n_0 ;
  (* RTL_KEEP = "true" *) wire ToD_CNT_FNS_CARRY;
  wire ToD_CNT_FNS_CARRY_i_10_n_0;
  wire ToD_CNT_FNS_CARRY_i_11_n_0;
  wire ToD_CNT_FNS_CARRY_i_12_n_0;
  wire ToD_CNT_FNS_CARRY_i_14_n_0;
  wire ToD_CNT_FNS_CARRY_i_15_n_0;
  wire ToD_CNT_FNS_CARRY_i_16_n_0;
  wire ToD_CNT_FNS_CARRY_i_17_n_0;
  wire ToD_CNT_FNS_CARRY_i_19_n_0;
  wire ToD_CNT_FNS_CARRY_i_1_n_0;
  wire ToD_CNT_FNS_CARRY_i_20_n_0;
  wire ToD_CNT_FNS_CARRY_i_21_n_0;
  wire ToD_CNT_FNS_CARRY_i_22_n_0;
  wire ToD_CNT_FNS_CARRY_i_24_n_0;
  wire ToD_CNT_FNS_CARRY_i_25_n_0;
  wire ToD_CNT_FNS_CARRY_i_26_n_0;
  wire ToD_CNT_FNS_CARRY_i_27_n_0;
  wire ToD_CNT_FNS_CARRY_i_29_n_0;
  wire ToD_CNT_FNS_CARRY_i_30_n_0;
  wire ToD_CNT_FNS_CARRY_i_31_n_0;
  wire ToD_CNT_FNS_CARRY_i_32_n_0;
  wire ToD_CNT_FNS_CARRY_i_34_n_0;
  wire ToD_CNT_FNS_CARRY_i_35_n_0;
  wire ToD_CNT_FNS_CARRY_i_36_n_0;
  wire ToD_CNT_FNS_CARRY_i_37_n_0;
  wire ToD_CNT_FNS_CARRY_i_38_n_0;
  wire ToD_CNT_FNS_CARRY_i_39_n_0;
  wire ToD_CNT_FNS_CARRY_i_40_n_0;
  wire ToD_CNT_FNS_CARRY_i_41_n_0;
  wire ToD_CNT_FNS_CARRY_i_4_n_0;
  wire ToD_CNT_FNS_CARRY_i_5_n_0;
  wire ToD_CNT_FNS_CARRY_i_6_n_0;
  wire ToD_CNT_FNS_CARRY_i_7_n_0;
  wire ToD_CNT_FNS_CARRY_i_9_n_0;
  wire ToD_CNT_FNS_CARRY_reg_i_13_n_0;
  wire ToD_CNT_FNS_CARRY_reg_i_13_n_1;
  wire ToD_CNT_FNS_CARRY_reg_i_13_n_2;
  wire ToD_CNT_FNS_CARRY_reg_i_13_n_3;
  wire ToD_CNT_FNS_CARRY_reg_i_18_n_0;
  wire ToD_CNT_FNS_CARRY_reg_i_18_n_1;
  wire ToD_CNT_FNS_CARRY_reg_i_18_n_2;
  wire ToD_CNT_FNS_CARRY_reg_i_18_n_3;
  wire ToD_CNT_FNS_CARRY_reg_i_23_n_0;
  wire ToD_CNT_FNS_CARRY_reg_i_23_n_1;
  wire ToD_CNT_FNS_CARRY_reg_i_23_n_2;
  wire ToD_CNT_FNS_CARRY_reg_i_23_n_3;
  wire ToD_CNT_FNS_CARRY_reg_i_28_n_0;
  wire ToD_CNT_FNS_CARRY_reg_i_28_n_1;
  wire ToD_CNT_FNS_CARRY_reg_i_28_n_2;
  wire ToD_CNT_FNS_CARRY_reg_i_28_n_3;
  wire ToD_CNT_FNS_CARRY_reg_i_2_n_0;
  wire ToD_CNT_FNS_CARRY_reg_i_2_n_1;
  wire ToD_CNT_FNS_CARRY_reg_i_2_n_2;
  wire ToD_CNT_FNS_CARRY_reg_i_2_n_3;
  wire ToD_CNT_FNS_CARRY_reg_i_33_n_0;
  wire ToD_CNT_FNS_CARRY_reg_i_33_n_1;
  wire ToD_CNT_FNS_CARRY_reg_i_33_n_2;
  wire ToD_CNT_FNS_CARRY_reg_i_33_n_3;
  wire ToD_CNT_FNS_CARRY_reg_i_3_n_0;
  wire ToD_CNT_FNS_CARRY_reg_i_3_n_1;
  wire ToD_CNT_FNS_CARRY_reg_i_3_n_2;
  wire ToD_CNT_FNS_CARRY_reg_i_3_n_3;
  wire ToD_CNT_FNS_CARRY_reg_i_8_n_0;
  wire ToD_CNT_FNS_CARRY_reg_i_8_n_1;
  wire ToD_CNT_FNS_CARRY_reg_i_8_n_2;
  wire ToD_CNT_FNS_CARRY_reg_i_8_n_3;
  wire \ToD_CNT_FNS_reg[11]_i_1_n_0 ;
  wire \ToD_CNT_FNS_reg[11]_i_1_n_1 ;
  wire \ToD_CNT_FNS_reg[11]_i_1_n_2 ;
  wire \ToD_CNT_FNS_reg[11]_i_1_n_3 ;
  wire \ToD_CNT_FNS_reg[11]_i_1_n_4 ;
  wire \ToD_CNT_FNS_reg[11]_i_1_n_5 ;
  wire \ToD_CNT_FNS_reg[11]_i_1_n_6 ;
  wire \ToD_CNT_FNS_reg[11]_i_1_n_7 ;
  wire \ToD_CNT_FNS_reg[15]_i_1_n_0 ;
  wire \ToD_CNT_FNS_reg[15]_i_1_n_1 ;
  wire \ToD_CNT_FNS_reg[15]_i_1_n_2 ;
  wire \ToD_CNT_FNS_reg[15]_i_1_n_3 ;
  wire \ToD_CNT_FNS_reg[15]_i_1_n_4 ;
  wire \ToD_CNT_FNS_reg[15]_i_1_n_5 ;
  wire \ToD_CNT_FNS_reg[15]_i_1_n_6 ;
  wire \ToD_CNT_FNS_reg[15]_i_1_n_7 ;
  wire \ToD_CNT_FNS_reg[19]_i_1_n_0 ;
  wire \ToD_CNT_FNS_reg[19]_i_1_n_1 ;
  wire \ToD_CNT_FNS_reg[19]_i_1_n_2 ;
  wire \ToD_CNT_FNS_reg[19]_i_1_n_3 ;
  wire \ToD_CNT_FNS_reg[19]_i_1_n_4 ;
  wire \ToD_CNT_FNS_reg[19]_i_1_n_5 ;
  wire \ToD_CNT_FNS_reg[19]_i_1_n_6 ;
  wire \ToD_CNT_FNS_reg[19]_i_1_n_7 ;
  wire \ToD_CNT_FNS_reg[23]_i_1_n_0 ;
  wire \ToD_CNT_FNS_reg[23]_i_1_n_1 ;
  wire \ToD_CNT_FNS_reg[23]_i_1_n_2 ;
  wire \ToD_CNT_FNS_reg[23]_i_1_n_3 ;
  wire \ToD_CNT_FNS_reg[23]_i_1_n_4 ;
  wire \ToD_CNT_FNS_reg[23]_i_1_n_5 ;
  wire \ToD_CNT_FNS_reg[23]_i_1_n_6 ;
  wire \ToD_CNT_FNS_reg[23]_i_1_n_7 ;
  wire \ToD_CNT_FNS_reg[27]_i_1_n_0 ;
  wire \ToD_CNT_FNS_reg[27]_i_1_n_1 ;
  wire \ToD_CNT_FNS_reg[27]_i_1_n_2 ;
  wire \ToD_CNT_FNS_reg[27]_i_1_n_3 ;
  wire \ToD_CNT_FNS_reg[27]_i_1_n_4 ;
  wire \ToD_CNT_FNS_reg[27]_i_1_n_5 ;
  wire \ToD_CNT_FNS_reg[27]_i_1_n_6 ;
  wire \ToD_CNT_FNS_reg[27]_i_1_n_7 ;
  wire \ToD_CNT_FNS_reg[31]_i_1_n_1 ;
  wire \ToD_CNT_FNS_reg[31]_i_1_n_2 ;
  wire \ToD_CNT_FNS_reg[31]_i_1_n_3 ;
  wire \ToD_CNT_FNS_reg[31]_i_1_n_4 ;
  wire \ToD_CNT_FNS_reg[31]_i_1_n_5 ;
  wire \ToD_CNT_FNS_reg[31]_i_1_n_6 ;
  wire \ToD_CNT_FNS_reg[31]_i_1_n_7 ;
  wire \ToD_CNT_FNS_reg[3]_i_1_n_0 ;
  wire \ToD_CNT_FNS_reg[3]_i_1_n_1 ;
  wire \ToD_CNT_FNS_reg[3]_i_1_n_2 ;
  wire \ToD_CNT_FNS_reg[3]_i_1_n_3 ;
  wire \ToD_CNT_FNS_reg[3]_i_1_n_4 ;
  wire \ToD_CNT_FNS_reg[3]_i_1_n_5 ;
  wire \ToD_CNT_FNS_reg[3]_i_1_n_6 ;
  wire \ToD_CNT_FNS_reg[3]_i_1_n_7 ;
  wire \ToD_CNT_FNS_reg[7]_i_1_n_0 ;
  wire \ToD_CNT_FNS_reg[7]_i_1_n_1 ;
  wire \ToD_CNT_FNS_reg[7]_i_1_n_2 ;
  wire \ToD_CNT_FNS_reg[7]_i_1_n_3 ;
  wire \ToD_CNT_FNS_reg[7]_i_1_n_4 ;
  wire \ToD_CNT_FNS_reg[7]_i_1_n_5 ;
  wire \ToD_CNT_FNS_reg[7]_i_1_n_6 ;
  wire \ToD_CNT_FNS_reg[7]_i_1_n_7 ;
  (* RTL_KEEP = "true" *) wire [29:0]ToD_CNT_NS;
  wire ToD_CNT_NS0_carry__0_i_1_n_0;
  wire ToD_CNT_NS0_carry__0_i_1_n_1;
  wire ToD_CNT_NS0_carry__0_i_1_n_2;
  wire ToD_CNT_NS0_carry__0_i_1_n_3;
  wire ToD_CNT_NS0_carry__0_i_2_n_0;
  wire ToD_CNT_NS0_carry__0_i_3_n_0;
  wire ToD_CNT_NS0_carry__0_i_4_n_0;
  wire ToD_CNT_NS0_carry__0_i_5_n_0;
  wire ToD_CNT_NS0_carry__0_i_6_n_0;
  wire ToD_CNT_NS0_carry__0_i_7_n_0;
  wire ToD_CNT_NS0_carry__0_i_8_n_0;
  wire ToD_CNT_NS0_carry__0_i_9_n_0;
  wire ToD_CNT_NS0_carry__0_n_0;
  wire ToD_CNT_NS0_carry__0_n_1;
  wire ToD_CNT_NS0_carry__0_n_2;
  wire ToD_CNT_NS0_carry__0_n_3;
  wire ToD_CNT_NS0_carry__0_n_4;
  wire ToD_CNT_NS0_carry__0_n_5;
  wire ToD_CNT_NS0_carry__0_n_6;
  wire ToD_CNT_NS0_carry__0_n_7;
  wire ToD_CNT_NS0_carry__1_i_1_n_0;
  wire ToD_CNT_NS0_carry__1_i_1_n_1;
  wire ToD_CNT_NS0_carry__1_i_1_n_2;
  wire ToD_CNT_NS0_carry__1_i_1_n_3;
  wire ToD_CNT_NS0_carry__1_i_2_n_0;
  wire ToD_CNT_NS0_carry__1_i_3_n_0;
  wire ToD_CNT_NS0_carry__1_i_4_n_0;
  wire ToD_CNT_NS0_carry__1_i_5_n_0;
  wire ToD_CNT_NS0_carry__1_n_0;
  wire ToD_CNT_NS0_carry__1_n_1;
  wire ToD_CNT_NS0_carry__1_n_2;
  wire ToD_CNT_NS0_carry__1_n_3;
  wire ToD_CNT_NS0_carry__1_n_4;
  wire ToD_CNT_NS0_carry__1_n_5;
  wire ToD_CNT_NS0_carry__1_n_6;
  wire ToD_CNT_NS0_carry__1_n_7;
  wire ToD_CNT_NS0_carry__2_i_1_n_0;
  wire ToD_CNT_NS0_carry__2_i_1_n_1;
  wire ToD_CNT_NS0_carry__2_i_1_n_2;
  wire ToD_CNT_NS0_carry__2_i_1_n_3;
  wire ToD_CNT_NS0_carry__2_i_2_n_0;
  wire ToD_CNT_NS0_carry__2_i_3_n_0;
  wire ToD_CNT_NS0_carry__2_i_4_n_0;
  wire ToD_CNT_NS0_carry__2_i_5_n_0;
  wire ToD_CNT_NS0_carry__2_n_0;
  wire ToD_CNT_NS0_carry__2_n_1;
  wire ToD_CNT_NS0_carry__2_n_2;
  wire ToD_CNT_NS0_carry__2_n_3;
  wire ToD_CNT_NS0_carry__2_n_4;
  wire ToD_CNT_NS0_carry__2_n_5;
  wire ToD_CNT_NS0_carry__2_n_6;
  wire ToD_CNT_NS0_carry__2_n_7;
  wire ToD_CNT_NS0_carry__3_i_1_n_0;
  wire ToD_CNT_NS0_carry__3_i_1_n_1;
  wire ToD_CNT_NS0_carry__3_i_1_n_2;
  wire ToD_CNT_NS0_carry__3_i_1_n_3;
  wire ToD_CNT_NS0_carry__3_i_2_n_0;
  wire ToD_CNT_NS0_carry__3_i_3_n_0;
  wire ToD_CNT_NS0_carry__3_i_4_n_0;
  wire ToD_CNT_NS0_carry__3_i_5_n_0;
  wire ToD_CNT_NS0_carry__3_n_0;
  wire ToD_CNT_NS0_carry__3_n_1;
  wire ToD_CNT_NS0_carry__3_n_2;
  wire ToD_CNT_NS0_carry__3_n_3;
  wire ToD_CNT_NS0_carry__3_n_4;
  wire ToD_CNT_NS0_carry__3_n_5;
  wire ToD_CNT_NS0_carry__3_n_6;
  wire ToD_CNT_NS0_carry__3_n_7;
  wire ToD_CNT_NS0_carry__4_i_1_n_0;
  wire ToD_CNT_NS0_carry__4_i_1_n_1;
  wire ToD_CNT_NS0_carry__4_i_1_n_2;
  wire ToD_CNT_NS0_carry__4_i_1_n_3;
  wire ToD_CNT_NS0_carry__4_i_2_n_0;
  wire ToD_CNT_NS0_carry__4_i_3_n_0;
  wire ToD_CNT_NS0_carry__4_i_4_n_0;
  wire ToD_CNT_NS0_carry__4_i_5_n_0;
  wire ToD_CNT_NS0_carry__4_n_0;
  wire ToD_CNT_NS0_carry__4_n_1;
  wire ToD_CNT_NS0_carry__4_n_2;
  wire ToD_CNT_NS0_carry__4_n_3;
  wire ToD_CNT_NS0_carry__4_n_4;
  wire ToD_CNT_NS0_carry__4_n_5;
  wire ToD_CNT_NS0_carry__4_n_6;
  wire ToD_CNT_NS0_carry__4_n_7;
  wire ToD_CNT_NS0_carry__5_i_1_n_0;
  wire ToD_CNT_NS0_carry__5_i_1_n_1;
  wire ToD_CNT_NS0_carry__5_i_1_n_2;
  wire ToD_CNT_NS0_carry__5_i_1_n_3;
  wire ToD_CNT_NS0_carry__5_i_2_n_0;
  wire ToD_CNT_NS0_carry__5_i_3_n_0;
  wire ToD_CNT_NS0_carry__5_i_4_n_0;
  wire ToD_CNT_NS0_carry__5_i_5_n_0;
  wire ToD_CNT_NS0_carry__5_n_0;
  wire ToD_CNT_NS0_carry__5_n_1;
  wire ToD_CNT_NS0_carry__5_n_2;
  wire ToD_CNT_NS0_carry__5_n_3;
  wire ToD_CNT_NS0_carry__5_n_4;
  wire ToD_CNT_NS0_carry__5_n_5;
  wire ToD_CNT_NS0_carry__5_n_6;
  wire ToD_CNT_NS0_carry__5_n_7;
  wire ToD_CNT_NS0_carry__6_i_1_n_3;
  wire ToD_CNT_NS0_carry__6_i_2_n_0;
  wire ToD_CNT_NS0_carry__6_i_3_n_0;
  wire ToD_CNT_NS0_carry__6_n_3;
  wire ToD_CNT_NS0_carry__6_n_6;
  wire ToD_CNT_NS0_carry__6_n_7;
  wire ToD_CNT_NS0_carry_i_1_n_0;
  wire ToD_CNT_NS0_carry_i_1_n_1;
  wire ToD_CNT_NS0_carry_i_1_n_2;
  wire ToD_CNT_NS0_carry_i_1_n_3;
  wire ToD_CNT_NS0_carry_i_2_n_0;
  wire ToD_CNT_NS0_carry_i_3_n_0;
  wire ToD_CNT_NS0_carry_i_4_n_0;
  wire ToD_CNT_NS0_carry_i_5_n_0;
  wire ToD_CNT_NS0_carry_i_6_n_0;
  wire ToD_CNT_NS0_carry_i_7_n_0;
  wire ToD_CNT_NS0_carry_i_8_n_0;
  wire ToD_CNT_NS0_carry_i_9_n_0;
  wire ToD_CNT_NS0_carry_n_0;
  wire ToD_CNT_NS0_carry_n_1;
  wire ToD_CNT_NS0_carry_n_2;
  wire ToD_CNT_NS0_carry_n_3;
  wire ToD_CNT_NS0_carry_n_4;
  wire ToD_CNT_NS0_carry_n_5;
  wire ToD_CNT_NS0_carry_n_6;
  wire ToD_CNT_NS0_carry_n_7;
  wire \ToD_CNT_NS[11]_i_4_n_0 ;
  wire \ToD_CNT_NS[11]_i_5_n_0 ;
  wire \ToD_CNT_NS[11]_i_6_n_0 ;
  wire \ToD_CNT_NS[11]_i_7_n_0 ;
  wire \ToD_CNT_NS[15]_i_4_n_0 ;
  wire \ToD_CNT_NS[15]_i_5_n_0 ;
  wire \ToD_CNT_NS[15]_i_6_n_0 ;
  wire \ToD_CNT_NS[15]_i_7_n_0 ;
  wire \ToD_CNT_NS[19]_i_4_n_0 ;
  wire \ToD_CNT_NS[19]_i_5_n_0 ;
  wire \ToD_CNT_NS[19]_i_6_n_0 ;
  wire \ToD_CNT_NS[19]_i_7_n_0 ;
  wire \ToD_CNT_NS[23]_i_4_n_0 ;
  wire \ToD_CNT_NS[23]_i_5_n_0 ;
  wire \ToD_CNT_NS[23]_i_6_n_0 ;
  wire \ToD_CNT_NS[23]_i_7_n_0 ;
  wire \ToD_CNT_NS[27]_i_4_n_0 ;
  wire \ToD_CNT_NS[27]_i_5_n_0 ;
  wire \ToD_CNT_NS[27]_i_6_n_0 ;
  wire \ToD_CNT_NS[27]_i_7_n_0 ;
  wire \ToD_CNT_NS[29]_i_10_n_0 ;
  wire \ToD_CNT_NS[29]_i_4_n_0 ;
  wire \ToD_CNT_NS[29]_i_9_n_0 ;
  wire \ToD_CNT_NS[3]_i_5_n_0 ;
  wire \ToD_CNT_NS[3]_i_6_n_0 ;
  wire \ToD_CNT_NS[3]_i_7_n_0 ;
  wire \ToD_CNT_NS[3]_i_8_n_0 ;
  wire \ToD_CNT_NS[7]_i_5_n_0 ;
  wire \ToD_CNT_NS[7]_i_6_n_0 ;
  wire \ToD_CNT_NS[7]_i_7_n_0 ;
  wire \ToD_CNT_NS[7]_i_8_n_0 ;
  (* RTL_KEEP = "true" *) wire ToD_CNT_NS_CARRY;
  wire ToD_CNT_NS_CARRY9_out;
  wire ToD_CNT_NS_CARRY_i_2_n_0;
  wire ToD_CNT_NS_CARRY_i_3_n_0;
  wire ToD_CNT_NS_CARRY_i_4_n_0;
  wire ToD_CNT_NS_CARRY_i_5_n_0;
  wire ToD_CNT_NS_CARRY_i_6_n_0;
  wire ToD_CNT_NS_CARRY_i_7_n_0;
  wire ToD_CNT_NS_CARRY_i_8_n_0;
  wire ToD_CNT_NS_CARRY_i_9_n_0;
  wire [30:0]ToD_CNT_NS_PRE;
  wire \ToD_CNT_NS_reg[11]_i_3_n_0 ;
  wire \ToD_CNT_NS_reg[11]_i_3_n_1 ;
  wire \ToD_CNT_NS_reg[11]_i_3_n_2 ;
  wire \ToD_CNT_NS_reg[11]_i_3_n_3 ;
  wire \ToD_CNT_NS_reg[11]_i_3_n_4 ;
  wire \ToD_CNT_NS_reg[11]_i_3_n_5 ;
  wire \ToD_CNT_NS_reg[11]_i_3_n_6 ;
  wire \ToD_CNT_NS_reg[11]_i_3_n_7 ;
  wire \ToD_CNT_NS_reg[15]_i_3_n_0 ;
  wire \ToD_CNT_NS_reg[15]_i_3_n_1 ;
  wire \ToD_CNT_NS_reg[15]_i_3_n_2 ;
  wire \ToD_CNT_NS_reg[15]_i_3_n_3 ;
  wire \ToD_CNT_NS_reg[15]_i_3_n_4 ;
  wire \ToD_CNT_NS_reg[15]_i_3_n_5 ;
  wire \ToD_CNT_NS_reg[15]_i_3_n_6 ;
  wire \ToD_CNT_NS_reg[15]_i_3_n_7 ;
  wire \ToD_CNT_NS_reg[19]_i_3_n_0 ;
  wire \ToD_CNT_NS_reg[19]_i_3_n_1 ;
  wire \ToD_CNT_NS_reg[19]_i_3_n_2 ;
  wire \ToD_CNT_NS_reg[19]_i_3_n_3 ;
  wire \ToD_CNT_NS_reg[19]_i_3_n_4 ;
  wire \ToD_CNT_NS_reg[19]_i_3_n_5 ;
  wire \ToD_CNT_NS_reg[19]_i_3_n_6 ;
  wire \ToD_CNT_NS_reg[19]_i_3_n_7 ;
  wire \ToD_CNT_NS_reg[23]_i_3_n_0 ;
  wire \ToD_CNT_NS_reg[23]_i_3_n_1 ;
  wire \ToD_CNT_NS_reg[23]_i_3_n_2 ;
  wire \ToD_CNT_NS_reg[23]_i_3_n_3 ;
  wire \ToD_CNT_NS_reg[23]_i_3_n_4 ;
  wire \ToD_CNT_NS_reg[23]_i_3_n_5 ;
  wire \ToD_CNT_NS_reg[23]_i_3_n_6 ;
  wire \ToD_CNT_NS_reg[23]_i_3_n_7 ;
  wire \ToD_CNT_NS_reg[27]_i_3_n_0 ;
  wire \ToD_CNT_NS_reg[27]_i_3_n_1 ;
  wire \ToD_CNT_NS_reg[27]_i_3_n_2 ;
  wire \ToD_CNT_NS_reg[27]_i_3_n_3 ;
  wire \ToD_CNT_NS_reg[27]_i_3_n_4 ;
  wire \ToD_CNT_NS_reg[27]_i_3_n_5 ;
  wire \ToD_CNT_NS_reg[27]_i_3_n_6 ;
  wire \ToD_CNT_NS_reg[27]_i_3_n_7 ;
  wire \ToD_CNT_NS_reg[29]_i_7_n_3 ;
  wire \ToD_CNT_NS_reg[29]_i_7_n_6 ;
  wire \ToD_CNT_NS_reg[29]_i_7_n_7 ;
  wire \ToD_CNT_NS_reg[3]_i_4_n_0 ;
  wire \ToD_CNT_NS_reg[3]_i_4_n_1 ;
  wire \ToD_CNT_NS_reg[3]_i_4_n_2 ;
  wire \ToD_CNT_NS_reg[3]_i_4_n_3 ;
  wire \ToD_CNT_NS_reg[3]_i_4_n_4 ;
  wire \ToD_CNT_NS_reg[3]_i_4_n_5 ;
  wire \ToD_CNT_NS_reg[3]_i_4_n_6 ;
  wire \ToD_CNT_NS_reg[3]_i_4_n_7 ;
  wire \ToD_CNT_NS_reg[7]_i_4_n_0 ;
  wire \ToD_CNT_NS_reg[7]_i_4_n_1 ;
  wire \ToD_CNT_NS_reg[7]_i_4_n_2 ;
  wire \ToD_CNT_NS_reg[7]_i_4_n_3 ;
  wire \ToD_CNT_NS_reg[7]_i_4_n_4 ;
  wire \ToD_CNT_NS_reg[7]_i_4_n_5 ;
  wire \ToD_CNT_NS_reg[7]_i_4_n_6 ;
  wire \ToD_CNT_NS_reg[7]_i_4_n_7 ;
  (* RTL_KEEP = "true" *) wire [47:0]ToD_CNT_SEC;
  wire [6:0]cnt_pp100us;
  wire cnt_pp100us1__4;
  wire \cnt_pp100us[0]_i_1_n_0 ;
  wire \cnt_pp100us[1]_i_1_n_0 ;
  wire \cnt_pp100us[2]_i_1_n_0 ;
  wire \cnt_pp100us[3]_i_1_n_0 ;
  wire \cnt_pp100us[4]_i_1_n_0 ;
  wire \cnt_pp100us[5]_i_1_n_0 ;
  wire \cnt_pp100us[5]_i_2_n_0 ;
  wire \cnt_pp100us[6]_i_2_n_0 ;
  wire \cnt_pp100us[6]_i_3_n_0 ;
  wire \cnt_pp100us[6]_i_4_n_0 ;
  wire cnt_ppms1__2;
  wire \cnt_ppms[0]_i_1_n_0 ;
  wire \cnt_ppms[1]_i_1_n_0 ;
  wire \cnt_ppms[2]_i_1_n_0 ;
  wire \cnt_ppms[3]_i_2_n_0 ;
  wire \cnt_ppms_reg_n_0_[0] ;
  wire \cnt_ppms_reg_n_0_[1] ;
  wire \cnt_ppms_reg_n_0_[2] ;
  wire \cnt_ppms_reg_n_0_[3] ;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__2_i_8_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry__7_i_1_n_0;
  wire i__carry__7_i_2_n_0;
  wire i__carry__7_i_3_n_0;
  wire i__carry__7_i_4_n_0;
  wire i__carry__8_i_1_n_0;
  wire i__carry__8_i_2_n_0;
  wire i__carry__8_i_3_n_0;
  wire i__carry__8_i_4_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire inc_ack1__0;
  wire inc_adj_dec;
  wire [31:0]inc_adj_fns;
  wire inc_adj_ld;
  wire [7:0]inc_adj_ns;
  wire [31:0]inc_ld_fns;
  wire inc_ld_ld;
  wire [7:0]inc_ld_ns;
  wire p_0_in_0;
  wire p_0_in_1;
  wire [7:0]p_1_in;
  wire ptp_pp100us;
  wire ptp_ppms;
  wire ptp_pps;
  wire ptp_pps_i_3_n_0;
  wire ptp_pps_i_5_n_0;
  wire ptp_ppus;
  wire rtc_clk;
  wire rtc_enable;
  wire rtc_inc_adj_ack;
  wire rtc_inc_ld_ack;
  wire rtc_reset_n;
  wire rtc_tod_adj_ack;
  wire rtc_tod_ld_ack;
  wire tod_ack1;
  wire \tod_adj_ack1_inferred__0/i__carry__0_n_0 ;
  wire \tod_adj_ack1_inferred__0/i__carry__0_n_1 ;
  wire \tod_adj_ack1_inferred__0/i__carry__0_n_2 ;
  wire \tod_adj_ack1_inferred__0/i__carry__0_n_3 ;
  wire \tod_adj_ack1_inferred__0/i__carry__1_n_0 ;
  wire \tod_adj_ack1_inferred__0/i__carry__1_n_1 ;
  wire \tod_adj_ack1_inferred__0/i__carry__1_n_2 ;
  wire \tod_adj_ack1_inferred__0/i__carry__1_n_3 ;
  wire \tod_adj_ack1_inferred__0/i__carry__2_n_0 ;
  wire \tod_adj_ack1_inferred__0/i__carry__2_n_1 ;
  wire \tod_adj_ack1_inferred__0/i__carry__2_n_2 ;
  wire \tod_adj_ack1_inferred__0/i__carry__2_n_3 ;
  wire \tod_adj_ack1_inferred__0/i__carry_n_0 ;
  wire \tod_adj_ack1_inferred__0/i__carry_n_1 ;
  wire \tod_adj_ack1_inferred__0/i__carry_n_2 ;
  wire \tod_adj_ack1_inferred__0/i__carry_n_3 ;
  wire tod_adj_ack_i_1_n_0;
  wire tod_adj_dec;
  wire tod_adj_ld;
  wire [31:0]tod_adj_ns;
  wire tod_ld_ld;
  wire [29:0]tod_ld_ns;
  wire [47:0]tod_ld_sec;
  wire u_sync_adj_n_2;
  wire u_sync_inc_adj_n_0;
  wire u_sync_inc_adj_n_10;
  wire u_sync_inc_adj_n_11;
  wire u_sync_inc_adj_n_12;
  wire u_sync_inc_adj_n_13;
  wire u_sync_inc_adj_n_14;
  wire u_sync_inc_adj_n_15;
  wire u_sync_inc_adj_n_16;
  wire u_sync_inc_adj_n_17;
  wire u_sync_inc_adj_n_18;
  wire u_sync_inc_adj_n_19;
  wire u_sync_inc_adj_n_2;
  wire u_sync_inc_adj_n_20;
  wire u_sync_inc_adj_n_21;
  wire u_sync_inc_adj_n_22;
  wire u_sync_inc_adj_n_23;
  wire u_sync_inc_adj_n_24;
  wire u_sync_inc_adj_n_25;
  wire u_sync_inc_adj_n_26;
  wire u_sync_inc_adj_n_27;
  wire u_sync_inc_adj_n_28;
  wire u_sync_inc_adj_n_29;
  wire u_sync_inc_adj_n_3;
  wire u_sync_inc_adj_n_30;
  wire u_sync_inc_adj_n_31;
  wire u_sync_inc_adj_n_32;
  wire u_sync_inc_adj_n_33;
  wire u_sync_inc_adj_n_34;
  wire u_sync_inc_adj_n_35;
  wire u_sync_inc_adj_n_36;
  wire u_sync_inc_adj_n_37;
  wire u_sync_inc_adj_n_38;
  wire u_sync_inc_adj_n_39;
  wire u_sync_inc_adj_n_4;
  wire u_sync_inc_adj_n_40;
  wire u_sync_inc_adj_n_5;
  wire u_sync_inc_adj_n_6;
  wire u_sync_inc_adj_n_7;
  wire u_sync_inc_adj_n_8;
  wire u_sync_inc_adj_n_9;
  wire u_sync_inc_n_0;
  wire u_sync_inc_n_1;
  wire u_sync_inc_n_10;
  wire u_sync_inc_n_11;
  wire u_sync_inc_n_12;
  wire u_sync_inc_n_13;
  wire u_sync_inc_n_14;
  wire u_sync_inc_n_15;
  wire u_sync_inc_n_16;
  wire u_sync_inc_n_17;
  wire u_sync_inc_n_18;
  wire u_sync_inc_n_19;
  wire u_sync_inc_n_2;
  wire u_sync_inc_n_20;
  wire u_sync_inc_n_21;
  wire u_sync_inc_n_22;
  wire u_sync_inc_n_23;
  wire u_sync_inc_n_24;
  wire u_sync_inc_n_25;
  wire u_sync_inc_n_26;
  wire u_sync_inc_n_27;
  wire u_sync_inc_n_28;
  wire u_sync_inc_n_29;
  wire u_sync_inc_n_3;
  wire u_sync_inc_n_30;
  wire u_sync_inc_n_31;
  wire u_sync_inc_n_32;
  wire u_sync_inc_n_33;
  wire u_sync_inc_n_34;
  wire u_sync_inc_n_35;
  wire u_sync_inc_n_36;
  wire u_sync_inc_n_37;
  wire u_sync_inc_n_38;
  wire u_sync_inc_n_39;
  wire u_sync_inc_n_4;
  wire u_sync_inc_n_41;
  wire u_sync_inc_n_42;
  wire u_sync_inc_n_5;
  wire u_sync_inc_n_6;
  wire u_sync_inc_n_7;
  wire u_sync_inc_n_8;
  wire u_sync_inc_n_9;
  wire u_sync_tod_n_0;
  wire u_sync_tod_n_1;
  wire u_sync_tod_n_10;
  wire u_sync_tod_n_11;
  wire u_sync_tod_n_12;
  wire u_sync_tod_n_13;
  wire u_sync_tod_n_14;
  wire u_sync_tod_n_15;
  wire u_sync_tod_n_16;
  wire u_sync_tod_n_17;
  wire u_sync_tod_n_18;
  wire u_sync_tod_n_19;
  wire u_sync_tod_n_2;
  wire u_sync_tod_n_20;
  wire u_sync_tod_n_21;
  wire u_sync_tod_n_22;
  wire u_sync_tod_n_23;
  wire u_sync_tod_n_24;
  wire u_sync_tod_n_25;
  wire u_sync_tod_n_26;
  wire u_sync_tod_n_27;
  wire u_sync_tod_n_28;
  wire u_sync_tod_n_29;
  wire u_sync_tod_n_3;
  wire u_sync_tod_n_31;
  wire u_sync_tod_n_32;
  wire u_sync_tod_n_33;
  wire u_sync_tod_n_34;
  wire u_sync_tod_n_35;
  wire u_sync_tod_n_36;
  wire u_sync_tod_n_37;
  wire u_sync_tod_n_38;
  wire u_sync_tod_n_39;
  wire u_sync_tod_n_4;
  wire u_sync_tod_n_40;
  wire u_sync_tod_n_41;
  wire u_sync_tod_n_42;
  wire u_sync_tod_n_43;
  wire u_sync_tod_n_44;
  wire u_sync_tod_n_45;
  wire u_sync_tod_n_46;
  wire u_sync_tod_n_47;
  wire u_sync_tod_n_48;
  wire u_sync_tod_n_49;
  wire u_sync_tod_n_5;
  wire u_sync_tod_n_50;
  wire u_sync_tod_n_51;
  wire u_sync_tod_n_52;
  wire u_sync_tod_n_53;
  wire u_sync_tod_n_54;
  wire u_sync_tod_n_55;
  wire u_sync_tod_n_56;
  wire u_sync_tod_n_57;
  wire u_sync_tod_n_58;
  wire u_sync_tod_n_59;
  wire u_sync_tod_n_6;
  wire u_sync_tod_n_60;
  wire u_sync_tod_n_61;
  wire u_sync_tod_n_62;
  wire u_sync_tod_n_63;
  wire u_sync_tod_n_64;
  wire u_sync_tod_n_65;
  wire u_sync_tod_n_66;
  wire u_sync_tod_n_67;
  wire u_sync_tod_n_68;
  wire u_sync_tod_n_69;
  wire u_sync_tod_n_7;
  wire u_sync_tod_n_70;
  wire u_sync_tod_n_71;
  wire u_sync_tod_n_72;
  wire u_sync_tod_n_73;
  wire u_sync_tod_n_74;
  wire u_sync_tod_n_75;
  wire u_sync_tod_n_76;
  wire u_sync_tod_n_77;
  wire u_sync_tod_n_78;
  wire u_sync_tod_n_79;
  wire u_sync_tod_n_8;
  wire u_sync_tod_n_80;
  wire u_sync_tod_n_9;
  wire u_usec_n_0;
  wire u_usec_n_1;
  wire u_usec_n_2;
  wire u_usec_n_3;
  wire u_usec_n_4;
  wire [3:3]NLW_INC_CNT_NS0_carry__8_CO_UNCONNECTED;
  wire [3:3]\NLW_INC_CNT_NS0_inferred__0/i__carry__8_CO_UNCONNECTED ;
  wire [3:0]NLW_ToD_CNT_FNS_CARRY_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_ToD_CNT_FNS_CARRY_reg_i_18_O_UNCONNECTED;
  wire [3:0]NLW_ToD_CNT_FNS_CARRY_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_ToD_CNT_FNS_CARRY_reg_i_23_O_UNCONNECTED;
  wire [3:0]NLW_ToD_CNT_FNS_CARRY_reg_i_28_O_UNCONNECTED;
  wire [3:0]NLW_ToD_CNT_FNS_CARRY_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_ToD_CNT_FNS_CARRY_reg_i_33_O_UNCONNECTED;
  wire [3:0]NLW_ToD_CNT_FNS_CARRY_reg_i_8_O_UNCONNECTED;
  wire [3:3]\NLW_ToD_CNT_FNS_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_ToD_CNT_NS0_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_ToD_CNT_NS0_carry__6_O_UNCONNECTED;
  wire [3:1]NLW_ToD_CNT_NS0_carry__6_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_ToD_CNT_NS0_carry__6_i_1_O_UNCONNECTED;
  wire [3:1]\NLW_ToD_CNT_NS_reg[29]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_ToD_CNT_NS_reg[29]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_tod_adj_ack1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_tod_adj_ack1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tod_adj_ack1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_tod_adj_ack1_inferred__0/i__carry__2_O_UNCONNECTED ;

  assign ptp_tod_ns[29:0] = ToD_CNT_NS;
  assign ptp_tod_sec[47:0] = ToD_CNT_SEC;
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[0] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_39),
        .Q(INC_CNT_FNS[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[10] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_29),
        .Q(INC_CNT_FNS[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[11] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_28),
        .Q(INC_CNT_FNS[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[12] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_27),
        .Q(INC_CNT_FNS[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[13] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_26),
        .Q(INC_CNT_FNS[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[14] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_25),
        .Q(INC_CNT_FNS[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[15] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_24),
        .Q(INC_CNT_FNS[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[16] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_23),
        .Q(INC_CNT_FNS[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[17] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_22),
        .Q(INC_CNT_FNS[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[18] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_21),
        .Q(INC_CNT_FNS[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[19] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_20),
        .Q(INC_CNT_FNS[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[1] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_38),
        .Q(INC_CNT_FNS[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[20] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_19),
        .Q(INC_CNT_FNS[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[21] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_18),
        .Q(INC_CNT_FNS[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[22] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_17),
        .Q(INC_CNT_FNS[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[23] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_16),
        .Q(INC_CNT_FNS[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[24] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_15),
        .Q(INC_CNT_FNS[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[25] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_14),
        .Q(INC_CNT_FNS[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[26] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_13),
        .Q(INC_CNT_FNS[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[27] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_12),
        .Q(INC_CNT_FNS[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[28] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_11),
        .Q(INC_CNT_FNS[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[29] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_10),
        .Q(INC_CNT_FNS[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[2] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_37),
        .Q(INC_CNT_FNS[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[30] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_9),
        .Q(INC_CNT_FNS[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[31] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_8),
        .Q(INC_CNT_FNS[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[3] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_36),
        .Q(INC_CNT_FNS[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[4] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_35),
        .Q(INC_CNT_FNS[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[5] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_34),
        .Q(INC_CNT_FNS[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[6] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_33),
        .Q(INC_CNT_FNS[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[7] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_32),
        .Q(INC_CNT_FNS[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[8] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_31),
        .Q(INC_CNT_FNS[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_FNS_reg[9] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_30),
        .Q(INC_CNT_FNS[9]));
  CARRY4 INC_CNT_NS0_carry
       (.CI(1'b0),
        .CO({INC_CNT_NS0_carry_n_0,INC_CNT_NS0_carry_n_1,INC_CNT_NS0_carry_n_2,INC_CNT_NS0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(INC_CNT_FNS[3:0]),
        .O({INC_CNT_NS0_carry_n_4,INC_CNT_NS0_carry_n_5,INC_CNT_NS0_carry_n_6,INC_CNT_NS0_carry_n_7}),
        .S({INC_CNT_NS0_carry_i_1_n_0,INC_CNT_NS0_carry_i_2_n_0,INC_CNT_NS0_carry_i_3_n_0,INC_CNT_NS0_carry_i_4_n_0}));
  CARRY4 INC_CNT_NS0_carry__0
       (.CI(INC_CNT_NS0_carry_n_0),
        .CO({INC_CNT_NS0_carry__0_n_0,INC_CNT_NS0_carry__0_n_1,INC_CNT_NS0_carry__0_n_2,INC_CNT_NS0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[7:4]),
        .O({INC_CNT_NS0_carry__0_n_4,INC_CNT_NS0_carry__0_n_5,INC_CNT_NS0_carry__0_n_6,INC_CNT_NS0_carry__0_n_7}),
        .S({INC_CNT_NS0_carry__0_i_1_n_0,INC_CNT_NS0_carry__0_i_2_n_0,INC_CNT_NS0_carry__0_i_3_n_0,INC_CNT_NS0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__0_i_1
       (.I0(inc_adj_fns[7]),
        .I1(INC_CNT_FNS[7]),
        .O(INC_CNT_NS0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__0_i_2
       (.I0(inc_adj_fns[6]),
        .I1(INC_CNT_FNS[6]),
        .O(INC_CNT_NS0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__0_i_3
       (.I0(inc_adj_fns[5]),
        .I1(INC_CNT_FNS[5]),
        .O(INC_CNT_NS0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__0_i_4
       (.I0(inc_adj_fns[4]),
        .I1(INC_CNT_FNS[4]),
        .O(INC_CNT_NS0_carry__0_i_4_n_0));
  CARRY4 INC_CNT_NS0_carry__1
       (.CI(INC_CNT_NS0_carry__0_n_0),
        .CO({INC_CNT_NS0_carry__1_n_0,INC_CNT_NS0_carry__1_n_1,INC_CNT_NS0_carry__1_n_2,INC_CNT_NS0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[11:8]),
        .O({INC_CNT_NS0_carry__1_n_4,INC_CNT_NS0_carry__1_n_5,INC_CNT_NS0_carry__1_n_6,INC_CNT_NS0_carry__1_n_7}),
        .S({INC_CNT_NS0_carry__1_i_1_n_0,INC_CNT_NS0_carry__1_i_2_n_0,INC_CNT_NS0_carry__1_i_3_n_0,INC_CNT_NS0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__1_i_1
       (.I0(inc_adj_fns[11]),
        .I1(INC_CNT_FNS[11]),
        .O(INC_CNT_NS0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__1_i_2
       (.I0(inc_adj_fns[10]),
        .I1(INC_CNT_FNS[10]),
        .O(INC_CNT_NS0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__1_i_3
       (.I0(inc_adj_fns[9]),
        .I1(INC_CNT_FNS[9]),
        .O(INC_CNT_NS0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__1_i_4
       (.I0(inc_adj_fns[8]),
        .I1(INC_CNT_FNS[8]),
        .O(INC_CNT_NS0_carry__1_i_4_n_0));
  CARRY4 INC_CNT_NS0_carry__2
       (.CI(INC_CNT_NS0_carry__1_n_0),
        .CO({INC_CNT_NS0_carry__2_n_0,INC_CNT_NS0_carry__2_n_1,INC_CNT_NS0_carry__2_n_2,INC_CNT_NS0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[15:12]),
        .O({INC_CNT_NS0_carry__2_n_4,INC_CNT_NS0_carry__2_n_5,INC_CNT_NS0_carry__2_n_6,INC_CNT_NS0_carry__2_n_7}),
        .S({INC_CNT_NS0_carry__2_i_1_n_0,INC_CNT_NS0_carry__2_i_2_n_0,INC_CNT_NS0_carry__2_i_3_n_0,INC_CNT_NS0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__2_i_1
       (.I0(inc_adj_fns[15]),
        .I1(INC_CNT_FNS[15]),
        .O(INC_CNT_NS0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__2_i_2
       (.I0(inc_adj_fns[14]),
        .I1(INC_CNT_FNS[14]),
        .O(INC_CNT_NS0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__2_i_3
       (.I0(inc_adj_fns[13]),
        .I1(INC_CNT_FNS[13]),
        .O(INC_CNT_NS0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__2_i_4
       (.I0(inc_adj_fns[12]),
        .I1(INC_CNT_FNS[12]),
        .O(INC_CNT_NS0_carry__2_i_4_n_0));
  CARRY4 INC_CNT_NS0_carry__3
       (.CI(INC_CNT_NS0_carry__2_n_0),
        .CO({INC_CNT_NS0_carry__3_n_0,INC_CNT_NS0_carry__3_n_1,INC_CNT_NS0_carry__3_n_2,INC_CNT_NS0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[19:16]),
        .O({INC_CNT_NS0_carry__3_n_4,INC_CNT_NS0_carry__3_n_5,INC_CNT_NS0_carry__3_n_6,INC_CNT_NS0_carry__3_n_7}),
        .S({INC_CNT_NS0_carry__3_i_1_n_0,INC_CNT_NS0_carry__3_i_2_n_0,INC_CNT_NS0_carry__3_i_3_n_0,INC_CNT_NS0_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__3_i_1
       (.I0(inc_adj_fns[19]),
        .I1(INC_CNT_FNS[19]),
        .O(INC_CNT_NS0_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__3_i_2
       (.I0(inc_adj_fns[18]),
        .I1(INC_CNT_FNS[18]),
        .O(INC_CNT_NS0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__3_i_3
       (.I0(inc_adj_fns[17]),
        .I1(INC_CNT_FNS[17]),
        .O(INC_CNT_NS0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__3_i_4
       (.I0(inc_adj_fns[16]),
        .I1(INC_CNT_FNS[16]),
        .O(INC_CNT_NS0_carry__3_i_4_n_0));
  CARRY4 INC_CNT_NS0_carry__4
       (.CI(INC_CNT_NS0_carry__3_n_0),
        .CO({INC_CNT_NS0_carry__4_n_0,INC_CNT_NS0_carry__4_n_1,INC_CNT_NS0_carry__4_n_2,INC_CNT_NS0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[23:20]),
        .O({INC_CNT_NS0_carry__4_n_4,INC_CNT_NS0_carry__4_n_5,INC_CNT_NS0_carry__4_n_6,INC_CNT_NS0_carry__4_n_7}),
        .S({INC_CNT_NS0_carry__4_i_1_n_0,INC_CNT_NS0_carry__4_i_2_n_0,INC_CNT_NS0_carry__4_i_3_n_0,INC_CNT_NS0_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__4_i_1
       (.I0(inc_adj_fns[23]),
        .I1(INC_CNT_FNS[23]),
        .O(INC_CNT_NS0_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__4_i_2
       (.I0(inc_adj_fns[22]),
        .I1(INC_CNT_FNS[22]),
        .O(INC_CNT_NS0_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__4_i_3
       (.I0(inc_adj_fns[21]),
        .I1(INC_CNT_FNS[21]),
        .O(INC_CNT_NS0_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__4_i_4
       (.I0(inc_adj_fns[20]),
        .I1(INC_CNT_FNS[20]),
        .O(INC_CNT_NS0_carry__4_i_4_n_0));
  CARRY4 INC_CNT_NS0_carry__5
       (.CI(INC_CNT_NS0_carry__4_n_0),
        .CO({INC_CNT_NS0_carry__5_n_0,INC_CNT_NS0_carry__5_n_1,INC_CNT_NS0_carry__5_n_2,INC_CNT_NS0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[27:24]),
        .O({INC_CNT_NS0_carry__5_n_4,INC_CNT_NS0_carry__5_n_5,INC_CNT_NS0_carry__5_n_6,INC_CNT_NS0_carry__5_n_7}),
        .S({INC_CNT_NS0_carry__5_i_1_n_0,INC_CNT_NS0_carry__5_i_2_n_0,INC_CNT_NS0_carry__5_i_3_n_0,INC_CNT_NS0_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__5_i_1
       (.I0(inc_adj_fns[27]),
        .I1(INC_CNT_FNS[27]),
        .O(INC_CNT_NS0_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__5_i_2
       (.I0(inc_adj_fns[26]),
        .I1(INC_CNT_FNS[26]),
        .O(INC_CNT_NS0_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__5_i_3
       (.I0(inc_adj_fns[25]),
        .I1(INC_CNT_FNS[25]),
        .O(INC_CNT_NS0_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__5_i_4
       (.I0(inc_adj_fns[24]),
        .I1(INC_CNT_FNS[24]),
        .O(INC_CNT_NS0_carry__5_i_4_n_0));
  CARRY4 INC_CNT_NS0_carry__6
       (.CI(INC_CNT_NS0_carry__5_n_0),
        .CO({INC_CNT_NS0_carry__6_n_0,INC_CNT_NS0_carry__6_n_1,INC_CNT_NS0_carry__6_n_2,INC_CNT_NS0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[31:28]),
        .O({INC_CNT_NS0_carry__6_n_4,INC_CNT_NS0_carry__6_n_5,INC_CNT_NS0_carry__6_n_6,INC_CNT_NS0_carry__6_n_7}),
        .S({INC_CNT_NS0_carry__6_i_1_n_0,INC_CNT_NS0_carry__6_i_2_n_0,INC_CNT_NS0_carry__6_i_3_n_0,INC_CNT_NS0_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__6_i_1
       (.I0(inc_adj_fns[31]),
        .I1(INC_CNT_FNS[31]),
        .O(INC_CNT_NS0_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__6_i_2
       (.I0(inc_adj_fns[30]),
        .I1(INC_CNT_FNS[30]),
        .O(INC_CNT_NS0_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__6_i_3
       (.I0(inc_adj_fns[29]),
        .I1(INC_CNT_FNS[29]),
        .O(INC_CNT_NS0_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__6_i_4
       (.I0(inc_adj_fns[28]),
        .I1(INC_CNT_FNS[28]),
        .O(INC_CNT_NS0_carry__6_i_4_n_0));
  CARRY4 INC_CNT_NS0_carry__7
       (.CI(INC_CNT_NS0_carry__6_n_0),
        .CO({INC_CNT_NS0_carry__7_n_0,INC_CNT_NS0_carry__7_n_1,INC_CNT_NS0_carry__7_n_2,INC_CNT_NS0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(INC_CNT_NS[3:0]),
        .O(p_1_in[3:0]),
        .S({INC_CNT_NS0_carry__7_i_1_n_0,INC_CNT_NS0_carry__7_i_2_n_0,INC_CNT_NS0_carry__7_i_3_n_0,INC_CNT_NS0_carry__7_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__7_i_1
       (.I0(inc_adj_ns[3]),
        .I1(INC_CNT_NS[3]),
        .O(INC_CNT_NS0_carry__7_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__7_i_2
       (.I0(inc_adj_ns[2]),
        .I1(INC_CNT_NS[2]),
        .O(INC_CNT_NS0_carry__7_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__7_i_3
       (.I0(inc_adj_ns[1]),
        .I1(INC_CNT_NS[1]),
        .O(INC_CNT_NS0_carry__7_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__7_i_4
       (.I0(inc_adj_ns[0]),
        .I1(INC_CNT_NS[0]),
        .O(INC_CNT_NS0_carry__7_i_4_n_0));
  CARRY4 INC_CNT_NS0_carry__8
       (.CI(INC_CNT_NS0_carry__7_n_0),
        .CO({NLW_INC_CNT_NS0_carry__8_CO_UNCONNECTED[3],INC_CNT_NS0_carry__8_n_1,INC_CNT_NS0_carry__8_n_2,INC_CNT_NS0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,INC_CNT_NS[6:4]}),
        .O(p_1_in[7:4]),
        .S({INC_CNT_NS0_carry__8_i_1_n_0,INC_CNT_NS0_carry__8_i_2_n_0,INC_CNT_NS0_carry__8_i_3_n_0,INC_CNT_NS0_carry__8_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__8_i_1
       (.I0(inc_adj_ns[7]),
        .I1(INC_CNT_NS[7]),
        .O(INC_CNT_NS0_carry__8_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__8_i_2
       (.I0(inc_adj_ns[6]),
        .I1(INC_CNT_NS[6]),
        .O(INC_CNT_NS0_carry__8_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__8_i_3
       (.I0(inc_adj_ns[5]),
        .I1(INC_CNT_NS[5]),
        .O(INC_CNT_NS0_carry__8_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry__8_i_4
       (.I0(inc_adj_ns[4]),
        .I1(INC_CNT_NS[4]),
        .O(INC_CNT_NS0_carry__8_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry_i_1
       (.I0(inc_adj_fns[3]),
        .I1(INC_CNT_FNS[3]),
        .O(INC_CNT_NS0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry_i_2
       (.I0(inc_adj_fns[2]),
        .I1(INC_CNT_FNS[2]),
        .O(INC_CNT_NS0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry_i_3
       (.I0(inc_adj_fns[1]),
        .I1(INC_CNT_FNS[1]),
        .O(INC_CNT_NS0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    INC_CNT_NS0_carry_i_4
       (.I0(inc_adj_fns[0]),
        .I1(INC_CNT_FNS[0]),
        .O(INC_CNT_NS0_carry_i_4_n_0));
  CARRY4 \INC_CNT_NS0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\INC_CNT_NS0_inferred__0/i__carry_n_0 ,\INC_CNT_NS0_inferred__0/i__carry_n_1 ,\INC_CNT_NS0_inferred__0/i__carry_n_2 ,\INC_CNT_NS0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[3:0]),
        .O({\INC_CNT_NS0_inferred__0/i__carry_n_4 ,\INC_CNT_NS0_inferred__0/i__carry_n_5 ,\INC_CNT_NS0_inferred__0/i__carry_n_6 ,\INC_CNT_NS0_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  CARRY4 \INC_CNT_NS0_inferred__0/i__carry__0 
       (.CI(\INC_CNT_NS0_inferred__0/i__carry_n_0 ),
        .CO({\INC_CNT_NS0_inferred__0/i__carry__0_n_0 ,\INC_CNT_NS0_inferred__0/i__carry__0_n_1 ,\INC_CNT_NS0_inferred__0/i__carry__0_n_2 ,\INC_CNT_NS0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[7:4]),
        .O({\INC_CNT_NS0_inferred__0/i__carry__0_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__0_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__0_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  CARRY4 \INC_CNT_NS0_inferred__0/i__carry__1 
       (.CI(\INC_CNT_NS0_inferred__0/i__carry__0_n_0 ),
        .CO({\INC_CNT_NS0_inferred__0/i__carry__1_n_0 ,\INC_CNT_NS0_inferred__0/i__carry__1_n_1 ,\INC_CNT_NS0_inferred__0/i__carry__1_n_2 ,\INC_CNT_NS0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[11:8]),
        .O({\INC_CNT_NS0_inferred__0/i__carry__1_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__1_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__1_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0}));
  CARRY4 \INC_CNT_NS0_inferred__0/i__carry__2 
       (.CI(\INC_CNT_NS0_inferred__0/i__carry__1_n_0 ),
        .CO({\INC_CNT_NS0_inferred__0/i__carry__2_n_0 ,\INC_CNT_NS0_inferred__0/i__carry__2_n_1 ,\INC_CNT_NS0_inferred__0/i__carry__2_n_2 ,\INC_CNT_NS0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[15:12]),
        .O({\INC_CNT_NS0_inferred__0/i__carry__2_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__2_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__2_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0,i__carry__2_i_4__0_n_0}));
  CARRY4 \INC_CNT_NS0_inferred__0/i__carry__3 
       (.CI(\INC_CNT_NS0_inferred__0/i__carry__2_n_0 ),
        .CO({\INC_CNT_NS0_inferred__0/i__carry__3_n_0 ,\INC_CNT_NS0_inferred__0/i__carry__3_n_1 ,\INC_CNT_NS0_inferred__0/i__carry__3_n_2 ,\INC_CNT_NS0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[19:16]),
        .O({\INC_CNT_NS0_inferred__0/i__carry__3_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__3_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__3_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__3_n_7 }),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  CARRY4 \INC_CNT_NS0_inferred__0/i__carry__4 
       (.CI(\INC_CNT_NS0_inferred__0/i__carry__3_n_0 ),
        .CO({\INC_CNT_NS0_inferred__0/i__carry__4_n_0 ,\INC_CNT_NS0_inferred__0/i__carry__4_n_1 ,\INC_CNT_NS0_inferred__0/i__carry__4_n_2 ,\INC_CNT_NS0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[23:20]),
        .O({\INC_CNT_NS0_inferred__0/i__carry__4_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__4_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__4_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__4_n_7 }),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  CARRY4 \INC_CNT_NS0_inferred__0/i__carry__5 
       (.CI(\INC_CNT_NS0_inferred__0/i__carry__4_n_0 ),
        .CO({\INC_CNT_NS0_inferred__0/i__carry__5_n_0 ,\INC_CNT_NS0_inferred__0/i__carry__5_n_1 ,\INC_CNT_NS0_inferred__0/i__carry__5_n_2 ,\INC_CNT_NS0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[27:24]),
        .O({\INC_CNT_NS0_inferred__0/i__carry__5_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__5_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__5_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__5_n_7 }),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  CARRY4 \INC_CNT_NS0_inferred__0/i__carry__6 
       (.CI(\INC_CNT_NS0_inferred__0/i__carry__5_n_0 ),
        .CO({\INC_CNT_NS0_inferred__0/i__carry__6_n_0 ,\INC_CNT_NS0_inferred__0/i__carry__6_n_1 ,\INC_CNT_NS0_inferred__0/i__carry__6_n_2 ,\INC_CNT_NS0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(INC_CNT_FNS[31:28]),
        .O({\INC_CNT_NS0_inferred__0/i__carry__6_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__6_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__6_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__6_n_7 }),
        .S({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}));
  CARRY4 \INC_CNT_NS0_inferred__0/i__carry__7 
       (.CI(\INC_CNT_NS0_inferred__0/i__carry__6_n_0 ),
        .CO({\INC_CNT_NS0_inferred__0/i__carry__7_n_0 ,\INC_CNT_NS0_inferred__0/i__carry__7_n_1 ,\INC_CNT_NS0_inferred__0/i__carry__7_n_2 ,\INC_CNT_NS0_inferred__0/i__carry__7_n_3 }),
        .CYINIT(1'b0),
        .DI(INC_CNT_NS[3:0]),
        .O({\INC_CNT_NS0_inferred__0/i__carry__7_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__7_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__7_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__7_n_7 }),
        .S({i__carry__7_i_1_n_0,i__carry__7_i_2_n_0,i__carry__7_i_3_n_0,i__carry__7_i_4_n_0}));
  CARRY4 \INC_CNT_NS0_inferred__0/i__carry__8 
       (.CI(\INC_CNT_NS0_inferred__0/i__carry__7_n_0 ),
        .CO({\NLW_INC_CNT_NS0_inferred__0/i__carry__8_CO_UNCONNECTED [3],\INC_CNT_NS0_inferred__0/i__carry__8_n_1 ,\INC_CNT_NS0_inferred__0/i__carry__8_n_2 ,\INC_CNT_NS0_inferred__0/i__carry__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,INC_CNT_NS[6:4]}),
        .O({\INC_CNT_NS0_inferred__0/i__carry__8_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__8_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__8_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__8_n_7 }),
        .S({i__carry__8_i_1_n_0,i__carry__8_i_2_n_0,i__carry__8_i_3_n_0,i__carry__8_i_4_n_0}));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_NS_reg[0] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_7),
        .Q(INC_CNT_NS[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_NS_reg[1] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_6),
        .Q(INC_CNT_NS[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_NS_reg[2] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_5),
        .Q(INC_CNT_NS[2]));
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \INC_CNT_NS_reg[3] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(u_sync_inc_n_4),
        .PRE(u_usec_n_2),
        .Q(INC_CNT_NS[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_NS_reg[4] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_3),
        .Q(INC_CNT_NS[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_NS_reg[5] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_2),
        .Q(INC_CNT_NS[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_NS_reg[6] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_1),
        .Q(INC_CNT_NS[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \INC_CNT_NS_reg[7] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_0),
        .Q(INC_CNT_NS[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[11]_i_2 
       (.I0(INC_CNT_FNS[11]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[11]_i_3 
       (.I0(INC_CNT_FNS[10]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[11]_i_4 
       (.I0(INC_CNT_FNS[9]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[11]_i_5 
       (.I0(INC_CNT_FNS[8]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[11]_i_6 
       (.I0(INC_CNT_FNS[11]),
        .I1(ToD_CNT_FNS[11]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[10]),
        .O(\ToD_CNT_FNS[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[11]_i_7 
       (.I0(INC_CNT_FNS[10]),
        .I1(ToD_CNT_FNS[10]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[9]),
        .O(\ToD_CNT_FNS[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[11]_i_8 
       (.I0(INC_CNT_FNS[9]),
        .I1(ToD_CNT_FNS[9]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[8]),
        .O(\ToD_CNT_FNS[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[11]_i_9 
       (.I0(INC_CNT_FNS[8]),
        .I1(ToD_CNT_FNS[8]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[7]),
        .O(\ToD_CNT_FNS[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[15]_i_2 
       (.I0(INC_CNT_FNS[15]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[15]_i_3 
       (.I0(INC_CNT_FNS[14]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[15]_i_4 
       (.I0(INC_CNT_FNS[13]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[15]_i_5 
       (.I0(INC_CNT_FNS[12]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[15]_i_6 
       (.I0(INC_CNT_FNS[15]),
        .I1(ToD_CNT_FNS[15]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[14]),
        .O(\ToD_CNT_FNS[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[15]_i_7 
       (.I0(INC_CNT_FNS[14]),
        .I1(ToD_CNT_FNS[14]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[13]),
        .O(\ToD_CNT_FNS[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[15]_i_8 
       (.I0(INC_CNT_FNS[13]),
        .I1(ToD_CNT_FNS[13]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[12]),
        .O(\ToD_CNT_FNS[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[15]_i_9 
       (.I0(INC_CNT_FNS[12]),
        .I1(ToD_CNT_FNS[12]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[11]),
        .O(\ToD_CNT_FNS[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[19]_i_2 
       (.I0(INC_CNT_FNS[19]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[19]_i_3 
       (.I0(INC_CNT_FNS[18]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[19]_i_4 
       (.I0(INC_CNT_FNS[17]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[19]_i_5 
       (.I0(INC_CNT_FNS[16]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[19]_i_6 
       (.I0(INC_CNT_FNS[19]),
        .I1(ToD_CNT_FNS[19]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[18]),
        .O(\ToD_CNT_FNS[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[19]_i_7 
       (.I0(INC_CNT_FNS[18]),
        .I1(ToD_CNT_FNS[18]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[17]),
        .O(\ToD_CNT_FNS[19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[19]_i_8 
       (.I0(INC_CNT_FNS[17]),
        .I1(ToD_CNT_FNS[17]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[16]),
        .O(\ToD_CNT_FNS[19]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[19]_i_9 
       (.I0(INC_CNT_FNS[16]),
        .I1(ToD_CNT_FNS[16]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[15]),
        .O(\ToD_CNT_FNS[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[23]_i_2 
       (.I0(INC_CNT_FNS[23]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[23]_i_3 
       (.I0(INC_CNT_FNS[22]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[23]_i_4 
       (.I0(INC_CNT_FNS[21]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[23]_i_5 
       (.I0(INC_CNT_FNS[20]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[23]_i_6 
       (.I0(INC_CNT_FNS[23]),
        .I1(ToD_CNT_FNS[23]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[22]),
        .O(\ToD_CNT_FNS[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[23]_i_7 
       (.I0(INC_CNT_FNS[22]),
        .I1(ToD_CNT_FNS[22]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[21]),
        .O(\ToD_CNT_FNS[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[23]_i_8 
       (.I0(INC_CNT_FNS[21]),
        .I1(ToD_CNT_FNS[21]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[20]),
        .O(\ToD_CNT_FNS[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[23]_i_9 
       (.I0(INC_CNT_FNS[20]),
        .I1(ToD_CNT_FNS[20]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[19]),
        .O(\ToD_CNT_FNS[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[27]_i_2 
       (.I0(INC_CNT_FNS[27]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[27]_i_3 
       (.I0(INC_CNT_FNS[26]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[27]_i_4 
       (.I0(INC_CNT_FNS[25]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[27]_i_5 
       (.I0(INC_CNT_FNS[24]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[27]_i_6 
       (.I0(INC_CNT_FNS[27]),
        .I1(ToD_CNT_FNS[27]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[26]),
        .O(\ToD_CNT_FNS[27]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[27]_i_7 
       (.I0(INC_CNT_FNS[26]),
        .I1(ToD_CNT_FNS[26]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[25]),
        .O(\ToD_CNT_FNS[27]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[27]_i_8 
       (.I0(INC_CNT_FNS[25]),
        .I1(ToD_CNT_FNS[25]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[24]),
        .O(\ToD_CNT_FNS[27]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[27]_i_9 
       (.I0(INC_CNT_FNS[24]),
        .I1(ToD_CNT_FNS[24]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[23]),
        .O(\ToD_CNT_FNS[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[31]_i_2 
       (.I0(INC_CNT_FNS[30]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[31]_i_3 
       (.I0(INC_CNT_FNS[29]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[31]_i_4 
       (.I0(INC_CNT_FNS[28]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[31]_i_5 
       (.I0(INC_CNT_FNS[31]),
        .I1(ToD_CNT_FNS[31]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[30]),
        .O(\ToD_CNT_FNS[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[31]_i_6 
       (.I0(INC_CNT_FNS[30]),
        .I1(ToD_CNT_FNS[30]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[29]),
        .O(\ToD_CNT_FNS[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[31]_i_7 
       (.I0(INC_CNT_FNS[29]),
        .I1(ToD_CNT_FNS[29]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[28]),
        .O(\ToD_CNT_FNS[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[31]_i_8 
       (.I0(INC_CNT_FNS[28]),
        .I1(ToD_CNT_FNS[28]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[27]),
        .O(\ToD_CNT_FNS[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[3]_i_2 
       (.I0(INC_CNT_FNS[3]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[3]_i_3 
       (.I0(INC_CNT_FNS[2]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[3]_i_4 
       (.I0(INC_CNT_FNS[1]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[3]_i_5 
       (.I0(INC_CNT_FNS[0]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[3]_i_6 
       (.I0(INC_CNT_FNS[3]),
        .I1(ToD_CNT_FNS[3]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[2]),
        .O(\ToD_CNT_FNS[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[3]_i_7 
       (.I0(INC_CNT_FNS[2]),
        .I1(ToD_CNT_FNS[2]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[1]),
        .O(\ToD_CNT_FNS[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[3]_i_8 
       (.I0(INC_CNT_FNS[1]),
        .I1(ToD_CNT_FNS[1]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[0]),
        .O(\ToD_CNT_FNS[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h12)) 
    \ToD_CNT_FNS[3]_i_9 
       (.I0(INC_CNT_FNS[0]),
        .I1(ToD_CNT_NS_CARRY),
        .I2(ToD_CNT_FNS[0]),
        .O(\ToD_CNT_FNS[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[7]_i_2 
       (.I0(INC_CNT_FNS[7]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[7]_i_3 
       (.I0(INC_CNT_FNS[6]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[7]_i_4 
       (.I0(INC_CNT_FNS[5]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ToD_CNT_FNS[7]_i_5 
       (.I0(INC_CNT_FNS[4]),
        .I1(ToD_CNT_NS_CARRY),
        .O(\ToD_CNT_FNS[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[7]_i_6 
       (.I0(INC_CNT_FNS[7]),
        .I1(ToD_CNT_FNS[7]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[6]),
        .O(\ToD_CNT_FNS[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[7]_i_7 
       (.I0(INC_CNT_FNS[6]),
        .I1(ToD_CNT_FNS[6]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[5]),
        .O(\ToD_CNT_FNS[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[7]_i_8 
       (.I0(INC_CNT_FNS[5]),
        .I1(ToD_CNT_FNS[5]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[4]),
        .O(\ToD_CNT_FNS[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \ToD_CNT_FNS[7]_i_9 
       (.I0(INC_CNT_FNS[4]),
        .I1(ToD_CNT_FNS[4]),
        .I2(ToD_CNT_NS_CARRY),
        .I3(INC_CNT_FNS[3]),
        .O(\ToD_CNT_FNS[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ToD_CNT_FNS_CARRY_i_1
       (.I0(ToD_CNT_FNS_CARRY_reg_i_2_n_0),
        .I1(ToD_CNT_NS_CARRY),
        .O(ToD_CNT_FNS_CARRY_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_10
       (.I0(ToD_CNT_FNS[26]),
        .I1(INC_CNT_FNS[26]),
        .O(ToD_CNT_FNS_CARRY_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_11
       (.I0(ToD_CNT_FNS[25]),
        .I1(INC_CNT_FNS[25]),
        .O(ToD_CNT_FNS_CARRY_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_12
       (.I0(ToD_CNT_FNS[24]),
        .I1(INC_CNT_FNS[24]),
        .O(ToD_CNT_FNS_CARRY_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_14
       (.I0(ToD_CNT_FNS[23]),
        .I1(INC_CNT_FNS[23]),
        .O(ToD_CNT_FNS_CARRY_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_15
       (.I0(ToD_CNT_FNS[22]),
        .I1(INC_CNT_FNS[22]),
        .O(ToD_CNT_FNS_CARRY_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_16
       (.I0(ToD_CNT_FNS[21]),
        .I1(INC_CNT_FNS[21]),
        .O(ToD_CNT_FNS_CARRY_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_17
       (.I0(ToD_CNT_FNS[20]),
        .I1(INC_CNT_FNS[20]),
        .O(ToD_CNT_FNS_CARRY_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_19
       (.I0(ToD_CNT_FNS[19]),
        .I1(INC_CNT_FNS[19]),
        .O(ToD_CNT_FNS_CARRY_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_20
       (.I0(ToD_CNT_FNS[18]),
        .I1(INC_CNT_FNS[18]),
        .O(ToD_CNT_FNS_CARRY_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_21
       (.I0(ToD_CNT_FNS[17]),
        .I1(INC_CNT_FNS[17]),
        .O(ToD_CNT_FNS_CARRY_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_22
       (.I0(ToD_CNT_FNS[16]),
        .I1(INC_CNT_FNS[16]),
        .O(ToD_CNT_FNS_CARRY_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_24
       (.I0(ToD_CNT_FNS[15]),
        .I1(INC_CNT_FNS[15]),
        .O(ToD_CNT_FNS_CARRY_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_25
       (.I0(ToD_CNT_FNS[14]),
        .I1(INC_CNT_FNS[14]),
        .O(ToD_CNT_FNS_CARRY_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_26
       (.I0(ToD_CNT_FNS[13]),
        .I1(INC_CNT_FNS[13]),
        .O(ToD_CNT_FNS_CARRY_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_27
       (.I0(ToD_CNT_FNS[12]),
        .I1(INC_CNT_FNS[12]),
        .O(ToD_CNT_FNS_CARRY_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_29
       (.I0(ToD_CNT_FNS[11]),
        .I1(INC_CNT_FNS[11]),
        .O(ToD_CNT_FNS_CARRY_i_29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_30
       (.I0(ToD_CNT_FNS[10]),
        .I1(INC_CNT_FNS[10]),
        .O(ToD_CNT_FNS_CARRY_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_31
       (.I0(ToD_CNT_FNS[9]),
        .I1(INC_CNT_FNS[9]),
        .O(ToD_CNT_FNS_CARRY_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_32
       (.I0(ToD_CNT_FNS[8]),
        .I1(INC_CNT_FNS[8]),
        .O(ToD_CNT_FNS_CARRY_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_34
       (.I0(ToD_CNT_FNS[7]),
        .I1(INC_CNT_FNS[7]),
        .O(ToD_CNT_FNS_CARRY_i_34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_35
       (.I0(ToD_CNT_FNS[6]),
        .I1(INC_CNT_FNS[6]),
        .O(ToD_CNT_FNS_CARRY_i_35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_36
       (.I0(ToD_CNT_FNS[5]),
        .I1(INC_CNT_FNS[5]),
        .O(ToD_CNT_FNS_CARRY_i_36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_37
       (.I0(ToD_CNT_FNS[4]),
        .I1(INC_CNT_FNS[4]),
        .O(ToD_CNT_FNS_CARRY_i_37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_38
       (.I0(ToD_CNT_FNS[3]),
        .I1(INC_CNT_FNS[3]),
        .O(ToD_CNT_FNS_CARRY_i_38_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_39
       (.I0(ToD_CNT_FNS[2]),
        .I1(INC_CNT_FNS[2]),
        .O(ToD_CNT_FNS_CARRY_i_39_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_4
       (.I0(ToD_CNT_FNS[31]),
        .I1(INC_CNT_FNS[31]),
        .O(ToD_CNT_FNS_CARRY_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_40
       (.I0(ToD_CNT_FNS[1]),
        .I1(INC_CNT_FNS[1]),
        .O(ToD_CNT_FNS_CARRY_i_40_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_41
       (.I0(ToD_CNT_FNS[0]),
        .I1(INC_CNT_FNS[0]),
        .O(ToD_CNT_FNS_CARRY_i_41_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_5
       (.I0(ToD_CNT_FNS[30]),
        .I1(INC_CNT_FNS[30]),
        .O(ToD_CNT_FNS_CARRY_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_6
       (.I0(ToD_CNT_FNS[29]),
        .I1(INC_CNT_FNS[29]),
        .O(ToD_CNT_FNS_CARRY_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_7
       (.I0(ToD_CNT_FNS[28]),
        .I1(INC_CNT_FNS[28]),
        .O(ToD_CNT_FNS_CARRY_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_FNS_CARRY_i_9
       (.I0(ToD_CNT_FNS[27]),
        .I1(INC_CNT_FNS[27]),
        .O(ToD_CNT_FNS_CARRY_i_9_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    ToD_CNT_FNS_CARRY_reg
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(ToD_CNT_FNS_CARRY_i_1_n_0),
        .Q(ToD_CNT_FNS_CARRY));
  CARRY4 ToD_CNT_FNS_CARRY_reg_i_13
       (.CI(ToD_CNT_FNS_CARRY_reg_i_18_n_0),
        .CO({ToD_CNT_FNS_CARRY_reg_i_13_n_0,ToD_CNT_FNS_CARRY_reg_i_13_n_1,ToD_CNT_FNS_CARRY_reg_i_13_n_2,ToD_CNT_FNS_CARRY_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_FNS[19:16]),
        .O(NLW_ToD_CNT_FNS_CARRY_reg_i_13_O_UNCONNECTED[3:0]),
        .S({ToD_CNT_FNS_CARRY_i_19_n_0,ToD_CNT_FNS_CARRY_i_20_n_0,ToD_CNT_FNS_CARRY_i_21_n_0,ToD_CNT_FNS_CARRY_i_22_n_0}));
  CARRY4 ToD_CNT_FNS_CARRY_reg_i_18
       (.CI(ToD_CNT_FNS_CARRY_reg_i_23_n_0),
        .CO({ToD_CNT_FNS_CARRY_reg_i_18_n_0,ToD_CNT_FNS_CARRY_reg_i_18_n_1,ToD_CNT_FNS_CARRY_reg_i_18_n_2,ToD_CNT_FNS_CARRY_reg_i_18_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_FNS[15:12]),
        .O(NLW_ToD_CNT_FNS_CARRY_reg_i_18_O_UNCONNECTED[3:0]),
        .S({ToD_CNT_FNS_CARRY_i_24_n_0,ToD_CNT_FNS_CARRY_i_25_n_0,ToD_CNT_FNS_CARRY_i_26_n_0,ToD_CNT_FNS_CARRY_i_27_n_0}));
  CARRY4 ToD_CNT_FNS_CARRY_reg_i_2
       (.CI(ToD_CNT_FNS_CARRY_reg_i_3_n_0),
        .CO({ToD_CNT_FNS_CARRY_reg_i_2_n_0,ToD_CNT_FNS_CARRY_reg_i_2_n_1,ToD_CNT_FNS_CARRY_reg_i_2_n_2,ToD_CNT_FNS_CARRY_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_FNS[31:28]),
        .O(NLW_ToD_CNT_FNS_CARRY_reg_i_2_O_UNCONNECTED[3:0]),
        .S({ToD_CNT_FNS_CARRY_i_4_n_0,ToD_CNT_FNS_CARRY_i_5_n_0,ToD_CNT_FNS_CARRY_i_6_n_0,ToD_CNT_FNS_CARRY_i_7_n_0}));
  CARRY4 ToD_CNT_FNS_CARRY_reg_i_23
       (.CI(ToD_CNT_FNS_CARRY_reg_i_28_n_0),
        .CO({ToD_CNT_FNS_CARRY_reg_i_23_n_0,ToD_CNT_FNS_CARRY_reg_i_23_n_1,ToD_CNT_FNS_CARRY_reg_i_23_n_2,ToD_CNT_FNS_CARRY_reg_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_FNS[11:8]),
        .O(NLW_ToD_CNT_FNS_CARRY_reg_i_23_O_UNCONNECTED[3:0]),
        .S({ToD_CNT_FNS_CARRY_i_29_n_0,ToD_CNT_FNS_CARRY_i_30_n_0,ToD_CNT_FNS_CARRY_i_31_n_0,ToD_CNT_FNS_CARRY_i_32_n_0}));
  CARRY4 ToD_CNT_FNS_CARRY_reg_i_28
       (.CI(ToD_CNT_FNS_CARRY_reg_i_33_n_0),
        .CO({ToD_CNT_FNS_CARRY_reg_i_28_n_0,ToD_CNT_FNS_CARRY_reg_i_28_n_1,ToD_CNT_FNS_CARRY_reg_i_28_n_2,ToD_CNT_FNS_CARRY_reg_i_28_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_FNS[7:4]),
        .O(NLW_ToD_CNT_FNS_CARRY_reg_i_28_O_UNCONNECTED[3:0]),
        .S({ToD_CNT_FNS_CARRY_i_34_n_0,ToD_CNT_FNS_CARRY_i_35_n_0,ToD_CNT_FNS_CARRY_i_36_n_0,ToD_CNT_FNS_CARRY_i_37_n_0}));
  CARRY4 ToD_CNT_FNS_CARRY_reg_i_3
       (.CI(ToD_CNT_FNS_CARRY_reg_i_8_n_0),
        .CO({ToD_CNT_FNS_CARRY_reg_i_3_n_0,ToD_CNT_FNS_CARRY_reg_i_3_n_1,ToD_CNT_FNS_CARRY_reg_i_3_n_2,ToD_CNT_FNS_CARRY_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_FNS[27:24]),
        .O(NLW_ToD_CNT_FNS_CARRY_reg_i_3_O_UNCONNECTED[3:0]),
        .S({ToD_CNT_FNS_CARRY_i_9_n_0,ToD_CNT_FNS_CARRY_i_10_n_0,ToD_CNT_FNS_CARRY_i_11_n_0,ToD_CNT_FNS_CARRY_i_12_n_0}));
  CARRY4 ToD_CNT_FNS_CARRY_reg_i_33
       (.CI(1'b0),
        .CO({ToD_CNT_FNS_CARRY_reg_i_33_n_0,ToD_CNT_FNS_CARRY_reg_i_33_n_1,ToD_CNT_FNS_CARRY_reg_i_33_n_2,ToD_CNT_FNS_CARRY_reg_i_33_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_FNS[3:0]),
        .O(NLW_ToD_CNT_FNS_CARRY_reg_i_33_O_UNCONNECTED[3:0]),
        .S({ToD_CNT_FNS_CARRY_i_38_n_0,ToD_CNT_FNS_CARRY_i_39_n_0,ToD_CNT_FNS_CARRY_i_40_n_0,ToD_CNT_FNS_CARRY_i_41_n_0}));
  CARRY4 ToD_CNT_FNS_CARRY_reg_i_8
       (.CI(ToD_CNT_FNS_CARRY_reg_i_13_n_0),
        .CO({ToD_CNT_FNS_CARRY_reg_i_8_n_0,ToD_CNT_FNS_CARRY_reg_i_8_n_1,ToD_CNT_FNS_CARRY_reg_i_8_n_2,ToD_CNT_FNS_CARRY_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_FNS[23:20]),
        .O(NLW_ToD_CNT_FNS_CARRY_reg_i_8_O_UNCONNECTED[3:0]),
        .S({ToD_CNT_FNS_CARRY_i_14_n_0,ToD_CNT_FNS_CARRY_i_15_n_0,ToD_CNT_FNS_CARRY_i_16_n_0,ToD_CNT_FNS_CARRY_i_17_n_0}));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[0] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[3]_i_1_n_7 ),
        .Q(ToD_CNT_FNS[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[10] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[11]_i_1_n_5 ),
        .Q(ToD_CNT_FNS[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[11] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[11]_i_1_n_4 ),
        .Q(ToD_CNT_FNS[11]));
  CARRY4 \ToD_CNT_FNS_reg[11]_i_1 
       (.CI(\ToD_CNT_FNS_reg[7]_i_1_n_0 ),
        .CO({\ToD_CNT_FNS_reg[11]_i_1_n_0 ,\ToD_CNT_FNS_reg[11]_i_1_n_1 ,\ToD_CNT_FNS_reg[11]_i_1_n_2 ,\ToD_CNT_FNS_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ToD_CNT_FNS[11]_i_2_n_0 ,\ToD_CNT_FNS[11]_i_3_n_0 ,\ToD_CNT_FNS[11]_i_4_n_0 ,\ToD_CNT_FNS[11]_i_5_n_0 }),
        .O({\ToD_CNT_FNS_reg[11]_i_1_n_4 ,\ToD_CNT_FNS_reg[11]_i_1_n_5 ,\ToD_CNT_FNS_reg[11]_i_1_n_6 ,\ToD_CNT_FNS_reg[11]_i_1_n_7 }),
        .S({\ToD_CNT_FNS[11]_i_6_n_0 ,\ToD_CNT_FNS[11]_i_7_n_0 ,\ToD_CNT_FNS[11]_i_8_n_0 ,\ToD_CNT_FNS[11]_i_9_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[12] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[15]_i_1_n_7 ),
        .Q(ToD_CNT_FNS[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[13] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[15]_i_1_n_6 ),
        .Q(ToD_CNT_FNS[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[14] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[15]_i_1_n_5 ),
        .Q(ToD_CNT_FNS[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[15] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[15]_i_1_n_4 ),
        .Q(ToD_CNT_FNS[15]));
  CARRY4 \ToD_CNT_FNS_reg[15]_i_1 
       (.CI(\ToD_CNT_FNS_reg[11]_i_1_n_0 ),
        .CO({\ToD_CNT_FNS_reg[15]_i_1_n_0 ,\ToD_CNT_FNS_reg[15]_i_1_n_1 ,\ToD_CNT_FNS_reg[15]_i_1_n_2 ,\ToD_CNT_FNS_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ToD_CNT_FNS[15]_i_2_n_0 ,\ToD_CNT_FNS[15]_i_3_n_0 ,\ToD_CNT_FNS[15]_i_4_n_0 ,\ToD_CNT_FNS[15]_i_5_n_0 }),
        .O({\ToD_CNT_FNS_reg[15]_i_1_n_4 ,\ToD_CNT_FNS_reg[15]_i_1_n_5 ,\ToD_CNT_FNS_reg[15]_i_1_n_6 ,\ToD_CNT_FNS_reg[15]_i_1_n_7 }),
        .S({\ToD_CNT_FNS[15]_i_6_n_0 ,\ToD_CNT_FNS[15]_i_7_n_0 ,\ToD_CNT_FNS[15]_i_8_n_0 ,\ToD_CNT_FNS[15]_i_9_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[16] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[19]_i_1_n_7 ),
        .Q(ToD_CNT_FNS[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[17] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[19]_i_1_n_6 ),
        .Q(ToD_CNT_FNS[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[18] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[19]_i_1_n_5 ),
        .Q(ToD_CNT_FNS[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[19] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[19]_i_1_n_4 ),
        .Q(ToD_CNT_FNS[19]));
  CARRY4 \ToD_CNT_FNS_reg[19]_i_1 
       (.CI(\ToD_CNT_FNS_reg[15]_i_1_n_0 ),
        .CO({\ToD_CNT_FNS_reg[19]_i_1_n_0 ,\ToD_CNT_FNS_reg[19]_i_1_n_1 ,\ToD_CNT_FNS_reg[19]_i_1_n_2 ,\ToD_CNT_FNS_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ToD_CNT_FNS[19]_i_2_n_0 ,\ToD_CNT_FNS[19]_i_3_n_0 ,\ToD_CNT_FNS[19]_i_4_n_0 ,\ToD_CNT_FNS[19]_i_5_n_0 }),
        .O({\ToD_CNT_FNS_reg[19]_i_1_n_4 ,\ToD_CNT_FNS_reg[19]_i_1_n_5 ,\ToD_CNT_FNS_reg[19]_i_1_n_6 ,\ToD_CNT_FNS_reg[19]_i_1_n_7 }),
        .S({\ToD_CNT_FNS[19]_i_6_n_0 ,\ToD_CNT_FNS[19]_i_7_n_0 ,\ToD_CNT_FNS[19]_i_8_n_0 ,\ToD_CNT_FNS[19]_i_9_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[1] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[3]_i_1_n_6 ),
        .Q(ToD_CNT_FNS[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[20] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[23]_i_1_n_7 ),
        .Q(ToD_CNT_FNS[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[21] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[23]_i_1_n_6 ),
        .Q(ToD_CNT_FNS[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[22] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[23]_i_1_n_5 ),
        .Q(ToD_CNT_FNS[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[23] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[23]_i_1_n_4 ),
        .Q(ToD_CNT_FNS[23]));
  CARRY4 \ToD_CNT_FNS_reg[23]_i_1 
       (.CI(\ToD_CNT_FNS_reg[19]_i_1_n_0 ),
        .CO({\ToD_CNT_FNS_reg[23]_i_1_n_0 ,\ToD_CNT_FNS_reg[23]_i_1_n_1 ,\ToD_CNT_FNS_reg[23]_i_1_n_2 ,\ToD_CNT_FNS_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ToD_CNT_FNS[23]_i_2_n_0 ,\ToD_CNT_FNS[23]_i_3_n_0 ,\ToD_CNT_FNS[23]_i_4_n_0 ,\ToD_CNT_FNS[23]_i_5_n_0 }),
        .O({\ToD_CNT_FNS_reg[23]_i_1_n_4 ,\ToD_CNT_FNS_reg[23]_i_1_n_5 ,\ToD_CNT_FNS_reg[23]_i_1_n_6 ,\ToD_CNT_FNS_reg[23]_i_1_n_7 }),
        .S({\ToD_CNT_FNS[23]_i_6_n_0 ,\ToD_CNT_FNS[23]_i_7_n_0 ,\ToD_CNT_FNS[23]_i_8_n_0 ,\ToD_CNT_FNS[23]_i_9_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[24] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[27]_i_1_n_7 ),
        .Q(ToD_CNT_FNS[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[25] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[27]_i_1_n_6 ),
        .Q(ToD_CNT_FNS[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[26] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[27]_i_1_n_5 ),
        .Q(ToD_CNT_FNS[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[27] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[27]_i_1_n_4 ),
        .Q(ToD_CNT_FNS[27]));
  CARRY4 \ToD_CNT_FNS_reg[27]_i_1 
       (.CI(\ToD_CNT_FNS_reg[23]_i_1_n_0 ),
        .CO({\ToD_CNT_FNS_reg[27]_i_1_n_0 ,\ToD_CNT_FNS_reg[27]_i_1_n_1 ,\ToD_CNT_FNS_reg[27]_i_1_n_2 ,\ToD_CNT_FNS_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ToD_CNT_FNS[27]_i_2_n_0 ,\ToD_CNT_FNS[27]_i_3_n_0 ,\ToD_CNT_FNS[27]_i_4_n_0 ,\ToD_CNT_FNS[27]_i_5_n_0 }),
        .O({\ToD_CNT_FNS_reg[27]_i_1_n_4 ,\ToD_CNT_FNS_reg[27]_i_1_n_5 ,\ToD_CNT_FNS_reg[27]_i_1_n_6 ,\ToD_CNT_FNS_reg[27]_i_1_n_7 }),
        .S({\ToD_CNT_FNS[27]_i_6_n_0 ,\ToD_CNT_FNS[27]_i_7_n_0 ,\ToD_CNT_FNS[27]_i_8_n_0 ,\ToD_CNT_FNS[27]_i_9_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[28] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[31]_i_1_n_7 ),
        .Q(ToD_CNT_FNS[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[29] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[31]_i_1_n_6 ),
        .Q(ToD_CNT_FNS[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[2] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[3]_i_1_n_5 ),
        .Q(ToD_CNT_FNS[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[30] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[31]_i_1_n_5 ),
        .Q(ToD_CNT_FNS[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[31] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[31]_i_1_n_4 ),
        .Q(ToD_CNT_FNS[31]));
  CARRY4 \ToD_CNT_FNS_reg[31]_i_1 
       (.CI(\ToD_CNT_FNS_reg[27]_i_1_n_0 ),
        .CO({\NLW_ToD_CNT_FNS_reg[31]_i_1_CO_UNCONNECTED [3],\ToD_CNT_FNS_reg[31]_i_1_n_1 ,\ToD_CNT_FNS_reg[31]_i_1_n_2 ,\ToD_CNT_FNS_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ToD_CNT_FNS[31]_i_2_n_0 ,\ToD_CNT_FNS[31]_i_3_n_0 ,\ToD_CNT_FNS[31]_i_4_n_0 }),
        .O({\ToD_CNT_FNS_reg[31]_i_1_n_4 ,\ToD_CNT_FNS_reg[31]_i_1_n_5 ,\ToD_CNT_FNS_reg[31]_i_1_n_6 ,\ToD_CNT_FNS_reg[31]_i_1_n_7 }),
        .S({\ToD_CNT_FNS[31]_i_5_n_0 ,\ToD_CNT_FNS[31]_i_6_n_0 ,\ToD_CNT_FNS[31]_i_7_n_0 ,\ToD_CNT_FNS[31]_i_8_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[3] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[3]_i_1_n_4 ),
        .Q(ToD_CNT_FNS[3]));
  CARRY4 \ToD_CNT_FNS_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ToD_CNT_FNS_reg[3]_i_1_n_0 ,\ToD_CNT_FNS_reg[3]_i_1_n_1 ,\ToD_CNT_FNS_reg[3]_i_1_n_2 ,\ToD_CNT_FNS_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ToD_CNT_FNS[3]_i_2_n_0 ,\ToD_CNT_FNS[3]_i_3_n_0 ,\ToD_CNT_FNS[3]_i_4_n_0 ,\ToD_CNT_FNS[3]_i_5_n_0 }),
        .O({\ToD_CNT_FNS_reg[3]_i_1_n_4 ,\ToD_CNT_FNS_reg[3]_i_1_n_5 ,\ToD_CNT_FNS_reg[3]_i_1_n_6 ,\ToD_CNT_FNS_reg[3]_i_1_n_7 }),
        .S({\ToD_CNT_FNS[3]_i_6_n_0 ,\ToD_CNT_FNS[3]_i_7_n_0 ,\ToD_CNT_FNS[3]_i_8_n_0 ,\ToD_CNT_FNS[3]_i_9_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[4] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[7]_i_1_n_7 ),
        .Q(ToD_CNT_FNS[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[5] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[7]_i_1_n_6 ),
        .Q(ToD_CNT_FNS[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[6] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[7]_i_1_n_5 ),
        .Q(ToD_CNT_FNS[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[7] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[7]_i_1_n_4 ),
        .Q(ToD_CNT_FNS[7]));
  CARRY4 \ToD_CNT_FNS_reg[7]_i_1 
       (.CI(\ToD_CNT_FNS_reg[3]_i_1_n_0 ),
        .CO({\ToD_CNT_FNS_reg[7]_i_1_n_0 ,\ToD_CNT_FNS_reg[7]_i_1_n_1 ,\ToD_CNT_FNS_reg[7]_i_1_n_2 ,\ToD_CNT_FNS_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\ToD_CNT_FNS[7]_i_2_n_0 ,\ToD_CNT_FNS[7]_i_3_n_0 ,\ToD_CNT_FNS[7]_i_4_n_0 ,\ToD_CNT_FNS[7]_i_5_n_0 }),
        .O({\ToD_CNT_FNS_reg[7]_i_1_n_4 ,\ToD_CNT_FNS_reg[7]_i_1_n_5 ,\ToD_CNT_FNS_reg[7]_i_1_n_6 ,\ToD_CNT_FNS_reg[7]_i_1_n_7 }),
        .S({\ToD_CNT_FNS[7]_i_6_n_0 ,\ToD_CNT_FNS[7]_i_7_n_0 ,\ToD_CNT_FNS[7]_i_8_n_0 ,\ToD_CNT_FNS[7]_i_9_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[8] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[11]_i_1_n_7 ),
        .Q(ToD_CNT_FNS[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_FNS_reg[9] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .CLR(u_usec_n_2),
        .D(\ToD_CNT_FNS_reg[11]_i_1_n_6 ),
        .Q(ToD_CNT_FNS[9]));
  CARRY4 ToD_CNT_NS0_carry
       (.CI(1'b0),
        .CO({ToD_CNT_NS0_carry_n_0,ToD_CNT_NS0_carry_n_1,ToD_CNT_NS0_carry_n_2,ToD_CNT_NS0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(ToD_CNT_NS_PRE[3:0]),
        .O({ToD_CNT_NS0_carry_n_4,ToD_CNT_NS0_carry_n_5,ToD_CNT_NS0_carry_n_6,ToD_CNT_NS0_carry_n_7}),
        .S({ToD_CNT_NS0_carry_i_2_n_0,ToD_CNT_NS0_carry_i_3_n_0,ToD_CNT_NS0_carry_i_4_n_0,ToD_CNT_NS0_carry_i_5_n_0}));
  CARRY4 ToD_CNT_NS0_carry__0
       (.CI(ToD_CNT_NS0_carry_n_0),
        .CO({ToD_CNT_NS0_carry__0_n_0,ToD_CNT_NS0_carry__0_n_1,ToD_CNT_NS0_carry__0_n_2,ToD_CNT_NS0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS_PRE[7:4]),
        .O({ToD_CNT_NS0_carry__0_n_4,ToD_CNT_NS0_carry__0_n_5,ToD_CNT_NS0_carry__0_n_6,ToD_CNT_NS0_carry__0_n_7}),
        .S({ToD_CNT_NS0_carry__0_i_2_n_0,ToD_CNT_NS0_carry__0_i_3_n_0,ToD_CNT_NS0_carry__0_i_4_n_0,ToD_CNT_NS0_carry__0_i_5_n_0}));
  CARRY4 ToD_CNT_NS0_carry__0_i_1
       (.CI(ToD_CNT_NS0_carry_i_1_n_0),
        .CO({ToD_CNT_NS0_carry__0_i_1_n_0,ToD_CNT_NS0_carry__0_i_1_n_1,ToD_CNT_NS0_carry__0_i_1_n_2,ToD_CNT_NS0_carry__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS[7:4]),
        .O(ToD_CNT_NS_PRE[7:4]),
        .S({ToD_CNT_NS0_carry__0_i_6_n_0,ToD_CNT_NS0_carry__0_i_7_n_0,ToD_CNT_NS0_carry__0_i_8_n_0,ToD_CNT_NS0_carry__0_i_9_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__0_i_2
       (.I0(ToD_CNT_NS_PRE[7]),
        .I1(tod_adj_ns[7]),
        .O(ToD_CNT_NS0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__0_i_3
       (.I0(ToD_CNT_NS_PRE[6]),
        .I1(tod_adj_ns[6]),
        .O(ToD_CNT_NS0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__0_i_4
       (.I0(ToD_CNT_NS_PRE[5]),
        .I1(tod_adj_ns[5]),
        .O(ToD_CNT_NS0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__0_i_5
       (.I0(ToD_CNT_NS_PRE[4]),
        .I1(tod_adj_ns[4]),
        .O(ToD_CNT_NS0_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_NS0_carry__0_i_6
       (.I0(ToD_CNT_NS[7]),
        .I1(INC_CNT_NS[7]),
        .O(ToD_CNT_NS0_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_NS0_carry__0_i_7
       (.I0(ToD_CNT_NS[6]),
        .I1(INC_CNT_NS[6]),
        .O(ToD_CNT_NS0_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_NS0_carry__0_i_8
       (.I0(ToD_CNT_NS[5]),
        .I1(INC_CNT_NS[5]),
        .O(ToD_CNT_NS0_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_NS0_carry__0_i_9
       (.I0(ToD_CNT_NS[4]),
        .I1(INC_CNT_NS[4]),
        .O(ToD_CNT_NS0_carry__0_i_9_n_0));
  CARRY4 ToD_CNT_NS0_carry__1
       (.CI(ToD_CNT_NS0_carry__0_n_0),
        .CO({ToD_CNT_NS0_carry__1_n_0,ToD_CNT_NS0_carry__1_n_1,ToD_CNT_NS0_carry__1_n_2,ToD_CNT_NS0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS_PRE[11:8]),
        .O({ToD_CNT_NS0_carry__1_n_4,ToD_CNT_NS0_carry__1_n_5,ToD_CNT_NS0_carry__1_n_6,ToD_CNT_NS0_carry__1_n_7}),
        .S({ToD_CNT_NS0_carry__1_i_2_n_0,ToD_CNT_NS0_carry__1_i_3_n_0,ToD_CNT_NS0_carry__1_i_4_n_0,ToD_CNT_NS0_carry__1_i_5_n_0}));
  CARRY4 ToD_CNT_NS0_carry__1_i_1
       (.CI(ToD_CNT_NS0_carry__0_i_1_n_0),
        .CO({ToD_CNT_NS0_carry__1_i_1_n_0,ToD_CNT_NS0_carry__1_i_1_n_1,ToD_CNT_NS0_carry__1_i_1_n_2,ToD_CNT_NS0_carry__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ToD_CNT_NS_PRE[11:8]),
        .S(ToD_CNT_NS[11:8]));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__1_i_2
       (.I0(ToD_CNT_NS_PRE[11]),
        .I1(tod_adj_ns[11]),
        .O(ToD_CNT_NS0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__1_i_3
       (.I0(ToD_CNT_NS_PRE[10]),
        .I1(tod_adj_ns[10]),
        .O(ToD_CNT_NS0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__1_i_4
       (.I0(ToD_CNT_NS_PRE[9]),
        .I1(tod_adj_ns[9]),
        .O(ToD_CNT_NS0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__1_i_5
       (.I0(ToD_CNT_NS_PRE[8]),
        .I1(tod_adj_ns[8]),
        .O(ToD_CNT_NS0_carry__1_i_5_n_0));
  CARRY4 ToD_CNT_NS0_carry__2
       (.CI(ToD_CNT_NS0_carry__1_n_0),
        .CO({ToD_CNT_NS0_carry__2_n_0,ToD_CNT_NS0_carry__2_n_1,ToD_CNT_NS0_carry__2_n_2,ToD_CNT_NS0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS_PRE[15:12]),
        .O({ToD_CNT_NS0_carry__2_n_4,ToD_CNT_NS0_carry__2_n_5,ToD_CNT_NS0_carry__2_n_6,ToD_CNT_NS0_carry__2_n_7}),
        .S({ToD_CNT_NS0_carry__2_i_2_n_0,ToD_CNT_NS0_carry__2_i_3_n_0,ToD_CNT_NS0_carry__2_i_4_n_0,ToD_CNT_NS0_carry__2_i_5_n_0}));
  CARRY4 ToD_CNT_NS0_carry__2_i_1
       (.CI(ToD_CNT_NS0_carry__1_i_1_n_0),
        .CO({ToD_CNT_NS0_carry__2_i_1_n_0,ToD_CNT_NS0_carry__2_i_1_n_1,ToD_CNT_NS0_carry__2_i_1_n_2,ToD_CNT_NS0_carry__2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ToD_CNT_NS_PRE[15:12]),
        .S(ToD_CNT_NS[15:12]));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__2_i_2
       (.I0(ToD_CNT_NS_PRE[15]),
        .I1(tod_adj_ns[15]),
        .O(ToD_CNT_NS0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__2_i_3
       (.I0(ToD_CNT_NS_PRE[14]),
        .I1(tod_adj_ns[14]),
        .O(ToD_CNT_NS0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__2_i_4
       (.I0(ToD_CNT_NS_PRE[13]),
        .I1(tod_adj_ns[13]),
        .O(ToD_CNT_NS0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__2_i_5
       (.I0(ToD_CNT_NS_PRE[12]),
        .I1(tod_adj_ns[12]),
        .O(ToD_CNT_NS0_carry__2_i_5_n_0));
  CARRY4 ToD_CNT_NS0_carry__3
       (.CI(ToD_CNT_NS0_carry__2_n_0),
        .CO({ToD_CNT_NS0_carry__3_n_0,ToD_CNT_NS0_carry__3_n_1,ToD_CNT_NS0_carry__3_n_2,ToD_CNT_NS0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS_PRE[19:16]),
        .O({ToD_CNT_NS0_carry__3_n_4,ToD_CNT_NS0_carry__3_n_5,ToD_CNT_NS0_carry__3_n_6,ToD_CNT_NS0_carry__3_n_7}),
        .S({ToD_CNT_NS0_carry__3_i_2_n_0,ToD_CNT_NS0_carry__3_i_3_n_0,ToD_CNT_NS0_carry__3_i_4_n_0,ToD_CNT_NS0_carry__3_i_5_n_0}));
  CARRY4 ToD_CNT_NS0_carry__3_i_1
       (.CI(ToD_CNT_NS0_carry__2_i_1_n_0),
        .CO({ToD_CNT_NS0_carry__3_i_1_n_0,ToD_CNT_NS0_carry__3_i_1_n_1,ToD_CNT_NS0_carry__3_i_1_n_2,ToD_CNT_NS0_carry__3_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ToD_CNT_NS_PRE[19:16]),
        .S(ToD_CNT_NS[19:16]));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__3_i_2
       (.I0(ToD_CNT_NS_PRE[19]),
        .I1(tod_adj_ns[19]),
        .O(ToD_CNT_NS0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__3_i_3
       (.I0(ToD_CNT_NS_PRE[18]),
        .I1(tod_adj_ns[18]),
        .O(ToD_CNT_NS0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__3_i_4
       (.I0(ToD_CNT_NS_PRE[17]),
        .I1(tod_adj_ns[17]),
        .O(ToD_CNT_NS0_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__3_i_5
       (.I0(ToD_CNT_NS_PRE[16]),
        .I1(tod_adj_ns[16]),
        .O(ToD_CNT_NS0_carry__3_i_5_n_0));
  CARRY4 ToD_CNT_NS0_carry__4
       (.CI(ToD_CNT_NS0_carry__3_n_0),
        .CO({ToD_CNT_NS0_carry__4_n_0,ToD_CNT_NS0_carry__4_n_1,ToD_CNT_NS0_carry__4_n_2,ToD_CNT_NS0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS_PRE[23:20]),
        .O({ToD_CNT_NS0_carry__4_n_4,ToD_CNT_NS0_carry__4_n_5,ToD_CNT_NS0_carry__4_n_6,ToD_CNT_NS0_carry__4_n_7}),
        .S({ToD_CNT_NS0_carry__4_i_2_n_0,ToD_CNT_NS0_carry__4_i_3_n_0,ToD_CNT_NS0_carry__4_i_4_n_0,ToD_CNT_NS0_carry__4_i_5_n_0}));
  CARRY4 ToD_CNT_NS0_carry__4_i_1
       (.CI(ToD_CNT_NS0_carry__3_i_1_n_0),
        .CO({ToD_CNT_NS0_carry__4_i_1_n_0,ToD_CNT_NS0_carry__4_i_1_n_1,ToD_CNT_NS0_carry__4_i_1_n_2,ToD_CNT_NS0_carry__4_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ToD_CNT_NS_PRE[23:20]),
        .S(ToD_CNT_NS[23:20]));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__4_i_2
       (.I0(ToD_CNT_NS_PRE[23]),
        .I1(tod_adj_ns[23]),
        .O(ToD_CNT_NS0_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__4_i_3
       (.I0(ToD_CNT_NS_PRE[22]),
        .I1(tod_adj_ns[22]),
        .O(ToD_CNT_NS0_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__4_i_4
       (.I0(ToD_CNT_NS_PRE[21]),
        .I1(tod_adj_ns[21]),
        .O(ToD_CNT_NS0_carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__4_i_5
       (.I0(ToD_CNT_NS_PRE[20]),
        .I1(tod_adj_ns[20]),
        .O(ToD_CNT_NS0_carry__4_i_5_n_0));
  CARRY4 ToD_CNT_NS0_carry__5
       (.CI(ToD_CNT_NS0_carry__4_n_0),
        .CO({ToD_CNT_NS0_carry__5_n_0,ToD_CNT_NS0_carry__5_n_1,ToD_CNT_NS0_carry__5_n_2,ToD_CNT_NS0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS_PRE[27:24]),
        .O({ToD_CNT_NS0_carry__5_n_4,ToD_CNT_NS0_carry__5_n_5,ToD_CNT_NS0_carry__5_n_6,ToD_CNT_NS0_carry__5_n_7}),
        .S({ToD_CNT_NS0_carry__5_i_2_n_0,ToD_CNT_NS0_carry__5_i_3_n_0,ToD_CNT_NS0_carry__5_i_4_n_0,ToD_CNT_NS0_carry__5_i_5_n_0}));
  CARRY4 ToD_CNT_NS0_carry__5_i_1
       (.CI(ToD_CNT_NS0_carry__4_i_1_n_0),
        .CO({ToD_CNT_NS0_carry__5_i_1_n_0,ToD_CNT_NS0_carry__5_i_1_n_1,ToD_CNT_NS0_carry__5_i_1_n_2,ToD_CNT_NS0_carry__5_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ToD_CNT_NS_PRE[27:24]),
        .S(ToD_CNT_NS[27:24]));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__5_i_2
       (.I0(ToD_CNT_NS_PRE[27]),
        .I1(tod_adj_ns[27]),
        .O(ToD_CNT_NS0_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__5_i_3
       (.I0(ToD_CNT_NS_PRE[26]),
        .I1(tod_adj_ns[26]),
        .O(ToD_CNT_NS0_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__5_i_4
       (.I0(ToD_CNT_NS_PRE[25]),
        .I1(tod_adj_ns[25]),
        .O(ToD_CNT_NS0_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__5_i_5
       (.I0(ToD_CNT_NS_PRE[24]),
        .I1(tod_adj_ns[24]),
        .O(ToD_CNT_NS0_carry__5_i_5_n_0));
  CARRY4 ToD_CNT_NS0_carry__6
       (.CI(ToD_CNT_NS0_carry__5_n_0),
        .CO({NLW_ToD_CNT_NS0_carry__6_CO_UNCONNECTED[3:1],ToD_CNT_NS0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ToD_CNT_NS_PRE[28]}),
        .O({NLW_ToD_CNT_NS0_carry__6_O_UNCONNECTED[3:2],ToD_CNT_NS0_carry__6_n_6,ToD_CNT_NS0_carry__6_n_7}),
        .S({1'b0,1'b0,ToD_CNT_NS0_carry__6_i_2_n_0,ToD_CNT_NS0_carry__6_i_3_n_0}));
  CARRY4 ToD_CNT_NS0_carry__6_i_1
       (.CI(ToD_CNT_NS0_carry__5_i_1_n_0),
        .CO({NLW_ToD_CNT_NS0_carry__6_i_1_CO_UNCONNECTED[3],ToD_CNT_NS_PRE[30],NLW_ToD_CNT_NS0_carry__6_i_1_CO_UNCONNECTED[1],ToD_CNT_NS0_carry__6_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ToD_CNT_NS0_carry__6_i_1_O_UNCONNECTED[3:2],ToD_CNT_NS_PRE[29:28]}),
        .S({1'b0,1'b1,ToD_CNT_NS[29:28]}));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__6_i_2
       (.I0(ToD_CNT_NS_PRE[29]),
        .I1(tod_adj_ns[29]),
        .O(ToD_CNT_NS0_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry__6_i_3
       (.I0(ToD_CNT_NS_PRE[28]),
        .I1(tod_adj_ns[28]),
        .O(ToD_CNT_NS0_carry__6_i_3_n_0));
  CARRY4 ToD_CNT_NS0_carry_i_1
       (.CI(1'b0),
        .CO({ToD_CNT_NS0_carry_i_1_n_0,ToD_CNT_NS0_carry_i_1_n_1,ToD_CNT_NS0_carry_i_1_n_2,ToD_CNT_NS0_carry_i_1_n_3}),
        .CYINIT(INC_CNT_NS[0]),
        .DI(ToD_CNT_NS[3:0]),
        .O(ToD_CNT_NS_PRE[3:0]),
        .S({ToD_CNT_NS0_carry_i_6_n_0,ToD_CNT_NS0_carry_i_7_n_0,ToD_CNT_NS0_carry_i_8_n_0,ToD_CNT_NS0_carry_i_9_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry_i_2
       (.I0(ToD_CNT_NS_PRE[3]),
        .I1(tod_adj_ns[3]),
        .O(ToD_CNT_NS0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry_i_3
       (.I0(ToD_CNT_NS_PRE[2]),
        .I1(tod_adj_ns[2]),
        .O(ToD_CNT_NS0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry_i_4
       (.I0(ToD_CNT_NS_PRE[1]),
        .I1(tod_adj_ns[1]),
        .O(ToD_CNT_NS0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ToD_CNT_NS0_carry_i_5
       (.I0(ToD_CNT_NS_PRE[0]),
        .I1(tod_adj_ns[0]),
        .O(ToD_CNT_NS0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_NS0_carry_i_6
       (.I0(ToD_CNT_NS[3]),
        .I1(INC_CNT_NS[3]),
        .O(ToD_CNT_NS0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_NS0_carry_i_7
       (.I0(ToD_CNT_NS[2]),
        .I1(INC_CNT_NS[2]),
        .O(ToD_CNT_NS0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_NS0_carry_i_8
       (.I0(ToD_CNT_NS[1]),
        .I1(INC_CNT_NS[1]),
        .O(ToD_CNT_NS0_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ToD_CNT_NS0_carry_i_9
       (.I0(ToD_CNT_NS[0]),
        .I1(ToD_CNT_FNS_CARRY),
        .O(ToD_CNT_NS0_carry_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[11]_i_4 
       (.I0(ToD_CNT_NS_PRE[11]),
        .I1(tod_adj_ns[11]),
        .O(\ToD_CNT_NS[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[11]_i_5 
       (.I0(tod_adj_ns[10]),
        .I1(ToD_CNT_NS_PRE[10]),
        .O(\ToD_CNT_NS[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[11]_i_6 
       (.I0(ToD_CNT_NS_PRE[9]),
        .I1(tod_adj_ns[9]),
        .O(\ToD_CNT_NS[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[11]_i_7 
       (.I0(tod_adj_ns[8]),
        .I1(ToD_CNT_NS_PRE[8]),
        .O(\ToD_CNT_NS[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[15]_i_4 
       (.I0(ToD_CNT_NS_PRE[15]),
        .I1(tod_adj_ns[15]),
        .O(\ToD_CNT_NS[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[15]_i_5 
       (.I0(tod_adj_ns[14]),
        .I1(ToD_CNT_NS_PRE[14]),
        .O(\ToD_CNT_NS[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[15]_i_6 
       (.I0(ToD_CNT_NS_PRE[13]),
        .I1(tod_adj_ns[13]),
        .O(\ToD_CNT_NS[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[15]_i_7 
       (.I0(tod_adj_ns[12]),
        .I1(ToD_CNT_NS_PRE[12]),
        .O(\ToD_CNT_NS[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[19]_i_4 
       (.I0(ToD_CNT_NS_PRE[19]),
        .I1(tod_adj_ns[19]),
        .O(\ToD_CNT_NS[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[19]_i_5 
       (.I0(tod_adj_ns[18]),
        .I1(ToD_CNT_NS_PRE[18]),
        .O(\ToD_CNT_NS[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[19]_i_6 
       (.I0(ToD_CNT_NS_PRE[17]),
        .I1(tod_adj_ns[17]),
        .O(\ToD_CNT_NS[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[19]_i_7 
       (.I0(tod_adj_ns[16]),
        .I1(ToD_CNT_NS_PRE[16]),
        .O(\ToD_CNT_NS[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[23]_i_4 
       (.I0(ToD_CNT_NS_PRE[23]),
        .I1(tod_adj_ns[23]),
        .O(\ToD_CNT_NS[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[23]_i_5 
       (.I0(tod_adj_ns[22]),
        .I1(ToD_CNT_NS_PRE[22]),
        .O(\ToD_CNT_NS[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[23]_i_6 
       (.I0(ToD_CNT_NS_PRE[21]),
        .I1(tod_adj_ns[21]),
        .O(\ToD_CNT_NS[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[23]_i_7 
       (.I0(tod_adj_ns[20]),
        .I1(ToD_CNT_NS_PRE[20]),
        .O(\ToD_CNT_NS[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[27]_i_4 
       (.I0(ToD_CNT_NS_PRE[27]),
        .I1(tod_adj_ns[27]),
        .O(\ToD_CNT_NS[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[27]_i_5 
       (.I0(tod_adj_ns[26]),
        .I1(ToD_CNT_NS_PRE[26]),
        .O(\ToD_CNT_NS[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[27]_i_6 
       (.I0(ToD_CNT_NS_PRE[25]),
        .I1(tod_adj_ns[25]),
        .O(\ToD_CNT_NS[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[27]_i_7 
       (.I0(tod_adj_ns[24]),
        .I1(ToD_CNT_NS_PRE[24]),
        .O(\ToD_CNT_NS[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[29]_i_10 
       (.I0(tod_adj_ns[28]),
        .I1(ToD_CNT_NS_PRE[28]),
        .O(\ToD_CNT_NS[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \ToD_CNT_NS[29]_i_4 
       (.I0(\tod_adj_ack1_inferred__0/i__carry__2_n_0 ),
        .I1(rtc_tod_adj_ack),
        .I2(tod_adj_ld),
        .I3(p_0_in_0),
        .I4(tod_ack1),
        .I5(tod_adj_dec),
        .O(\ToD_CNT_NS[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[29]_i_9 
       (.I0(tod_adj_ns[29]),
        .I1(ToD_CNT_NS_PRE[29]),
        .O(\ToD_CNT_NS[29]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[3]_i_5 
       (.I0(ToD_CNT_NS_PRE[3]),
        .I1(tod_adj_ns[3]),
        .O(\ToD_CNT_NS[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[3]_i_6 
       (.I0(tod_adj_ns[2]),
        .I1(ToD_CNT_NS_PRE[2]),
        .O(\ToD_CNT_NS[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[3]_i_7 
       (.I0(ToD_CNT_NS_PRE[1]),
        .I1(tod_adj_ns[1]),
        .O(\ToD_CNT_NS[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[3]_i_8 
       (.I0(tod_adj_ns[0]),
        .I1(ToD_CNT_NS_PRE[0]),
        .O(\ToD_CNT_NS[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[7]_i_5 
       (.I0(ToD_CNT_NS_PRE[7]),
        .I1(tod_adj_ns[7]),
        .O(\ToD_CNT_NS[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[7]_i_6 
       (.I0(tod_adj_ns[6]),
        .I1(ToD_CNT_NS_PRE[6]),
        .O(\ToD_CNT_NS[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[7]_i_7 
       (.I0(ToD_CNT_NS_PRE[5]),
        .I1(tod_adj_ns[5]),
        .O(\ToD_CNT_NS[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ToD_CNT_NS[7]_i_8 
       (.I0(tod_adj_ns[4]),
        .I1(ToD_CNT_NS_PRE[4]),
        .O(\ToD_CNT_NS[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE00000)) 
    ToD_CNT_NS_CARRY_i_2
       (.I0(ToD_CNT_NS_CARRY_i_3_n_0),
        .I1(ToD_CNT_NS_CARRY_i_4_n_0),
        .I2(ToD_CNT_NS_CARRY_i_5_n_0),
        .I3(ToD_CNT_NS_PRE[26]),
        .I4(ToD_CNT_NS_CARRY_i_6_n_0),
        .I5(ToD_CNT_NS_PRE[30]),
        .O(ToD_CNT_NS_CARRY_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ToD_CNT_NS_CARRY_i_3
       (.I0(ToD_CNT_NS_PRE[21]),
        .I1(ToD_CNT_NS_PRE[22]),
        .O(ToD_CNT_NS_CARRY_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAA8A8A888888888)) 
    ToD_CNT_NS_CARRY_i_4
       (.I0(ToD_CNT_NS_CARRY_i_7_n_0),
        .I1(ToD_CNT_NS_PRE[18]),
        .I2(ToD_CNT_NS_PRE[16]),
        .I3(ToD_CNT_NS_CARRY_i_8_n_0),
        .I4(ToD_CNT_NS_CARRY_i_9_n_0),
        .I5(ToD_CNT_NS_PRE[17]),
        .O(ToD_CNT_NS_CARRY_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ToD_CNT_NS_CARRY_i_5
       (.I0(ToD_CNT_NS_PRE[25]),
        .I1(ToD_CNT_NS_PRE[24]),
        .I2(ToD_CNT_NS_PRE[23]),
        .O(ToD_CNT_NS_CARRY_i_5_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ToD_CNT_NS_CARRY_i_6
       (.I0(ToD_CNT_NS_PRE[29]),
        .I1(ToD_CNT_NS_PRE[28]),
        .I2(ToD_CNT_NS_PRE[27]),
        .O(ToD_CNT_NS_CARRY_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ToD_CNT_NS_CARRY_i_7
       (.I0(ToD_CNT_NS_PRE[19]),
        .I1(ToD_CNT_NS_PRE[20]),
        .O(ToD_CNT_NS_CARRY_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ToD_CNT_NS_CARRY_i_8
       (.I0(ToD_CNT_NS_PRE[14]),
        .I1(ToD_CNT_NS_PRE[15]),
        .O(ToD_CNT_NS_CARRY_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFA8)) 
    ToD_CNT_NS_CARRY_i_9
       (.I0(ToD_CNT_NS_PRE[11]),
        .I1(ToD_CNT_NS_PRE[9]),
        .I2(ToD_CNT_NS_PRE[10]),
        .I3(ToD_CNT_NS_PRE[13]),
        .I4(ToD_CNT_NS_PRE[12]),
        .O(ToD_CNT_NS_CARRY_i_9_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    ToD_CNT_NS_CARRY_reg
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(ToD_CNT_NS_CARRY9_out),
        .Q(ToD_CNT_NS_CARRY));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[0] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_29),
        .Q(ToD_CNT_NS[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[10] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_19),
        .Q(ToD_CNT_NS[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[11] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_18),
        .Q(ToD_CNT_NS[11]));
  CARRY4 \ToD_CNT_NS_reg[11]_i_3 
       (.CI(\ToD_CNT_NS_reg[7]_i_4_n_0 ),
        .CO({\ToD_CNT_NS_reg[11]_i_3_n_0 ,\ToD_CNT_NS_reg[11]_i_3_n_1 ,\ToD_CNT_NS_reg[11]_i_3_n_2 ,\ToD_CNT_NS_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS_PRE[11:8]),
        .O({\ToD_CNT_NS_reg[11]_i_3_n_4 ,\ToD_CNT_NS_reg[11]_i_3_n_5 ,\ToD_CNT_NS_reg[11]_i_3_n_6 ,\ToD_CNT_NS_reg[11]_i_3_n_7 }),
        .S({\ToD_CNT_NS[11]_i_4_n_0 ,\ToD_CNT_NS[11]_i_5_n_0 ,\ToD_CNT_NS[11]_i_6_n_0 ,\ToD_CNT_NS[11]_i_7_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[12] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_17),
        .Q(ToD_CNT_NS[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[13] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_16),
        .Q(ToD_CNT_NS[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[14] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_15),
        .Q(ToD_CNT_NS[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[15] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_14),
        .Q(ToD_CNT_NS[15]));
  CARRY4 \ToD_CNT_NS_reg[15]_i_3 
       (.CI(\ToD_CNT_NS_reg[11]_i_3_n_0 ),
        .CO({\ToD_CNT_NS_reg[15]_i_3_n_0 ,\ToD_CNT_NS_reg[15]_i_3_n_1 ,\ToD_CNT_NS_reg[15]_i_3_n_2 ,\ToD_CNT_NS_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS_PRE[15:12]),
        .O({\ToD_CNT_NS_reg[15]_i_3_n_4 ,\ToD_CNT_NS_reg[15]_i_3_n_5 ,\ToD_CNT_NS_reg[15]_i_3_n_6 ,\ToD_CNT_NS_reg[15]_i_3_n_7 }),
        .S({\ToD_CNT_NS[15]_i_4_n_0 ,\ToD_CNT_NS[15]_i_5_n_0 ,\ToD_CNT_NS[15]_i_6_n_0 ,\ToD_CNT_NS[15]_i_7_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[16] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_13),
        .Q(ToD_CNT_NS[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[17] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_12),
        .Q(ToD_CNT_NS[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[18] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_11),
        .Q(ToD_CNT_NS[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[19] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_10),
        .Q(ToD_CNT_NS[19]));
  CARRY4 \ToD_CNT_NS_reg[19]_i_3 
       (.CI(\ToD_CNT_NS_reg[15]_i_3_n_0 ),
        .CO({\ToD_CNT_NS_reg[19]_i_3_n_0 ,\ToD_CNT_NS_reg[19]_i_3_n_1 ,\ToD_CNT_NS_reg[19]_i_3_n_2 ,\ToD_CNT_NS_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS_PRE[19:16]),
        .O({\ToD_CNT_NS_reg[19]_i_3_n_4 ,\ToD_CNT_NS_reg[19]_i_3_n_5 ,\ToD_CNT_NS_reg[19]_i_3_n_6 ,\ToD_CNT_NS_reg[19]_i_3_n_7 }),
        .S({\ToD_CNT_NS[19]_i_4_n_0 ,\ToD_CNT_NS[19]_i_5_n_0 ,\ToD_CNT_NS[19]_i_6_n_0 ,\ToD_CNT_NS[19]_i_7_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[1] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_28),
        .Q(ToD_CNT_NS[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[20] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_9),
        .Q(ToD_CNT_NS[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[21] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_8),
        .Q(ToD_CNT_NS[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[22] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_7),
        .Q(ToD_CNT_NS[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[23] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_6),
        .Q(ToD_CNT_NS[23]));
  CARRY4 \ToD_CNT_NS_reg[23]_i_3 
       (.CI(\ToD_CNT_NS_reg[19]_i_3_n_0 ),
        .CO({\ToD_CNT_NS_reg[23]_i_3_n_0 ,\ToD_CNT_NS_reg[23]_i_3_n_1 ,\ToD_CNT_NS_reg[23]_i_3_n_2 ,\ToD_CNT_NS_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS_PRE[23:20]),
        .O({\ToD_CNT_NS_reg[23]_i_3_n_4 ,\ToD_CNT_NS_reg[23]_i_3_n_5 ,\ToD_CNT_NS_reg[23]_i_3_n_6 ,\ToD_CNT_NS_reg[23]_i_3_n_7 }),
        .S({\ToD_CNT_NS[23]_i_4_n_0 ,\ToD_CNT_NS[23]_i_5_n_0 ,\ToD_CNT_NS[23]_i_6_n_0 ,\ToD_CNT_NS[23]_i_7_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[24] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_5),
        .Q(ToD_CNT_NS[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[25] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_4),
        .Q(ToD_CNT_NS[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[26] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_3),
        .Q(ToD_CNT_NS[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[27] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_2),
        .Q(ToD_CNT_NS[27]));
  CARRY4 \ToD_CNT_NS_reg[27]_i_3 
       (.CI(\ToD_CNT_NS_reg[23]_i_3_n_0 ),
        .CO({\ToD_CNT_NS_reg[27]_i_3_n_0 ,\ToD_CNT_NS_reg[27]_i_3_n_1 ,\ToD_CNT_NS_reg[27]_i_3_n_2 ,\ToD_CNT_NS_reg[27]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS_PRE[27:24]),
        .O({\ToD_CNT_NS_reg[27]_i_3_n_4 ,\ToD_CNT_NS_reg[27]_i_3_n_5 ,\ToD_CNT_NS_reg[27]_i_3_n_6 ,\ToD_CNT_NS_reg[27]_i_3_n_7 }),
        .S({\ToD_CNT_NS[27]_i_4_n_0 ,\ToD_CNT_NS[27]_i_5_n_0 ,\ToD_CNT_NS[27]_i_6_n_0 ,\ToD_CNT_NS[27]_i_7_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[28] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_1),
        .Q(ToD_CNT_NS[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[29] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_0),
        .Q(ToD_CNT_NS[29]));
  CARRY4 \ToD_CNT_NS_reg[29]_i_7 
       (.CI(\ToD_CNT_NS_reg[27]_i_3_n_0 ),
        .CO({\NLW_ToD_CNT_NS_reg[29]_i_7_CO_UNCONNECTED [3:1],\ToD_CNT_NS_reg[29]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ToD_CNT_NS_PRE[28]}),
        .O({\NLW_ToD_CNT_NS_reg[29]_i_7_O_UNCONNECTED [3:2],\ToD_CNT_NS_reg[29]_i_7_n_6 ,\ToD_CNT_NS_reg[29]_i_7_n_7 }),
        .S({1'b0,1'b0,\ToD_CNT_NS[29]_i_9_n_0 ,\ToD_CNT_NS[29]_i_10_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[2] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_27),
        .Q(ToD_CNT_NS[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[3] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_26),
        .Q(ToD_CNT_NS[3]));
  CARRY4 \ToD_CNT_NS_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\ToD_CNT_NS_reg[3]_i_4_n_0 ,\ToD_CNT_NS_reg[3]_i_4_n_1 ,\ToD_CNT_NS_reg[3]_i_4_n_2 ,\ToD_CNT_NS_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS_PRE[3:0]),
        .O({\ToD_CNT_NS_reg[3]_i_4_n_4 ,\ToD_CNT_NS_reg[3]_i_4_n_5 ,\ToD_CNT_NS_reg[3]_i_4_n_6 ,\ToD_CNT_NS_reg[3]_i_4_n_7 }),
        .S({\ToD_CNT_NS[3]_i_5_n_0 ,\ToD_CNT_NS[3]_i_6_n_0 ,\ToD_CNT_NS[3]_i_7_n_0 ,\ToD_CNT_NS[3]_i_8_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[4] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_25),
        .Q(ToD_CNT_NS[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[5] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_24),
        .Q(ToD_CNT_NS[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[6] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_23),
        .Q(ToD_CNT_NS[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[7] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_22),
        .Q(ToD_CNT_NS[7]));
  CARRY4 \ToD_CNT_NS_reg[7]_i_4 
       (.CI(\ToD_CNT_NS_reg[3]_i_4_n_0 ),
        .CO({\ToD_CNT_NS_reg[7]_i_4_n_0 ,\ToD_CNT_NS_reg[7]_i_4_n_1 ,\ToD_CNT_NS_reg[7]_i_4_n_2 ,\ToD_CNT_NS_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(ToD_CNT_NS_PRE[7:4]),
        .O({\ToD_CNT_NS_reg[7]_i_4_n_4 ,\ToD_CNT_NS_reg[7]_i_4_n_5 ,\ToD_CNT_NS_reg[7]_i_4_n_6 ,\ToD_CNT_NS_reg[7]_i_4_n_7 }),
        .S({\ToD_CNT_NS[7]_i_5_n_0 ,\ToD_CNT_NS[7]_i_6_n_0 ,\ToD_CNT_NS[7]_i_7_n_0 ,\ToD_CNT_NS[7]_i_8_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[8] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_21),
        .Q(ToD_CNT_NS[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_NS_reg[9] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_20),
        .Q(ToD_CNT_NS[9]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[0] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_80),
        .Q(ToD_CNT_SEC[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[10] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_70),
        .Q(ToD_CNT_SEC[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[11] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_69),
        .Q(ToD_CNT_SEC[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[12] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_68),
        .Q(ToD_CNT_SEC[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[13] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_67),
        .Q(ToD_CNT_SEC[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[14] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_66),
        .Q(ToD_CNT_SEC[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[15] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_65),
        .Q(ToD_CNT_SEC[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[16] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_64),
        .Q(ToD_CNT_SEC[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[17] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_63),
        .Q(ToD_CNT_SEC[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[18] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_62),
        .Q(ToD_CNT_SEC[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[19] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_61),
        .Q(ToD_CNT_SEC[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[1] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_79),
        .Q(ToD_CNT_SEC[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[20] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_60),
        .Q(ToD_CNT_SEC[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[21] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_59),
        .Q(ToD_CNT_SEC[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[22] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_58),
        .Q(ToD_CNT_SEC[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[23] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_57),
        .Q(ToD_CNT_SEC[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[24] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_56),
        .Q(ToD_CNT_SEC[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[25] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_55),
        .Q(ToD_CNT_SEC[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[26] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_54),
        .Q(ToD_CNT_SEC[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[27] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_53),
        .Q(ToD_CNT_SEC[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[28] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_52),
        .Q(ToD_CNT_SEC[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[29] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_51),
        .Q(ToD_CNT_SEC[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[2] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_78),
        .Q(ToD_CNT_SEC[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[30] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_50),
        .Q(ToD_CNT_SEC[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[31] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_49),
        .Q(ToD_CNT_SEC[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[32] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_48),
        .Q(ToD_CNT_SEC[32]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[33] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_47),
        .Q(ToD_CNT_SEC[33]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[34] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_46),
        .Q(ToD_CNT_SEC[34]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[35] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_45),
        .Q(ToD_CNT_SEC[35]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[36] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_44),
        .Q(ToD_CNT_SEC[36]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[37] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_43),
        .Q(ToD_CNT_SEC[37]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[38] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_42),
        .Q(ToD_CNT_SEC[38]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[39] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_41),
        .Q(ToD_CNT_SEC[39]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[3] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_77),
        .Q(ToD_CNT_SEC[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[40] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_40),
        .Q(ToD_CNT_SEC[40]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[41] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_39),
        .Q(ToD_CNT_SEC[41]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[42] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_38),
        .Q(ToD_CNT_SEC[42]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[43] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_37),
        .Q(ToD_CNT_SEC[43]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[44] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_36),
        .Q(ToD_CNT_SEC[44]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[45] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_35),
        .Q(ToD_CNT_SEC[45]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[46] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_34),
        .Q(ToD_CNT_SEC[46]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[47] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_33),
        .Q(ToD_CNT_SEC[47]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[4] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_76),
        .Q(ToD_CNT_SEC[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[5] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_75),
        .Q(ToD_CNT_SEC[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[6] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_74),
        .Q(ToD_CNT_SEC[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[7] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_73),
        .Q(ToD_CNT_SEC[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[8] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_72),
        .Q(ToD_CNT_SEC[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ToD_CNT_SEC_reg[9] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_71),
        .Q(ToD_CNT_SEC[9]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cnt_pp100us[0]_i_1 
       (.I0(\cnt_pp100us[6]_i_4_n_0 ),
        .I1(cnt_pp100us[0]),
        .O(\cnt_pp100us[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h14)) 
    \cnt_pp100us[1]_i_1 
       (.I0(\cnt_pp100us[6]_i_4_n_0 ),
        .I1(cnt_pp100us[0]),
        .I2(cnt_pp100us[1]),
        .O(\cnt_pp100us[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h1444)) 
    \cnt_pp100us[2]_i_1 
       (.I0(\cnt_pp100us[6]_i_4_n_0 ),
        .I1(cnt_pp100us[2]),
        .I2(cnt_pp100us[1]),
        .I3(cnt_pp100us[0]),
        .O(\cnt_pp100us[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \cnt_pp100us[3]_i_1 
       (.I0(\cnt_pp100us[6]_i_4_n_0 ),
        .I1(cnt_pp100us[2]),
        .I2(cnt_pp100us[1]),
        .I3(cnt_pp100us[0]),
        .I4(cnt_pp100us[3]),
        .O(\cnt_pp100us[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \cnt_pp100us[4]_i_1 
       (.I0(\cnt_pp100us[6]_i_4_n_0 ),
        .I1(cnt_pp100us[0]),
        .I2(cnt_pp100us[1]),
        .I3(cnt_pp100us[2]),
        .I4(cnt_pp100us[3]),
        .I5(cnt_pp100us[4]),
        .O(\cnt_pp100us[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555155500004000)) 
    \cnt_pp100us[5]_i_1 
       (.I0(\cnt_pp100us[6]_i_4_n_0 ),
        .I1(cnt_pp100us[4]),
        .I2(cnt_pp100us[3]),
        .I3(cnt_pp100us[2]),
        .I4(\cnt_pp100us[5]_i_2_n_0 ),
        .I5(cnt_pp100us[5]),
        .O(\cnt_pp100us[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cnt_pp100us[5]_i_2 
       (.I0(cnt_pp100us[0]),
        .I1(cnt_pp100us[1]),
        .O(\cnt_pp100us[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \cnt_pp100us[6]_i_2 
       (.I0(\cnt_pp100us[6]_i_3_n_0 ),
        .I1(cnt_pp100us[5]),
        .I2(\cnt_pp100us[6]_i_4_n_0 ),
        .I3(cnt_pp100us[6]),
        .O(\cnt_pp100us[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \cnt_pp100us[6]_i_3 
       (.I0(cnt_pp100us[0]),
        .I1(cnt_pp100us[1]),
        .I2(cnt_pp100us[2]),
        .I3(cnt_pp100us[3]),
        .I4(cnt_pp100us[4]),
        .O(\cnt_pp100us[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cnt_pp100us[6]_i_4 
       (.I0(cnt_pp100us1__4),
        .I1(ToD_CNT_NS_CARRY),
        .O(\cnt_pp100us[6]_i_4_n_0 ));
  FDCE \cnt_pp100us_reg[0] 
       (.C(rtc_clk),
        .CE(u_usec_n_0),
        .CLR(u_usec_n_2),
        .D(\cnt_pp100us[0]_i_1_n_0 ),
        .Q(cnt_pp100us[0]));
  FDCE \cnt_pp100us_reg[1] 
       (.C(rtc_clk),
        .CE(u_usec_n_0),
        .CLR(u_usec_n_2),
        .D(\cnt_pp100us[1]_i_1_n_0 ),
        .Q(cnt_pp100us[1]));
  FDCE \cnt_pp100us_reg[2] 
       (.C(rtc_clk),
        .CE(u_usec_n_0),
        .CLR(u_usec_n_2),
        .D(\cnt_pp100us[2]_i_1_n_0 ),
        .Q(cnt_pp100us[2]));
  FDCE \cnt_pp100us_reg[3] 
       (.C(rtc_clk),
        .CE(u_usec_n_0),
        .CLR(u_usec_n_2),
        .D(\cnt_pp100us[3]_i_1_n_0 ),
        .Q(cnt_pp100us[3]));
  FDCE \cnt_pp100us_reg[4] 
       (.C(rtc_clk),
        .CE(u_usec_n_0),
        .CLR(u_usec_n_2),
        .D(\cnt_pp100us[4]_i_1_n_0 ),
        .Q(cnt_pp100us[4]));
  FDCE \cnt_pp100us_reg[5] 
       (.C(rtc_clk),
        .CE(u_usec_n_0),
        .CLR(u_usec_n_2),
        .D(\cnt_pp100us[5]_i_1_n_0 ),
        .Q(cnt_pp100us[5]));
  FDCE \cnt_pp100us_reg[6] 
       (.C(rtc_clk),
        .CE(u_usec_n_0),
        .CLR(u_usec_n_2),
        .D(\cnt_pp100us[6]_i_2_n_0 ),
        .Q(cnt_pp100us[6]));
  LUT5 #(
    .INIT(32'h00000155)) 
    \cnt_ppms[0]_i_1 
       (.I0(ToD_CNT_NS_CARRY),
        .I1(\cnt_ppms_reg_n_0_[2] ),
        .I2(\cnt_ppms_reg_n_0_[1] ),
        .I3(\cnt_ppms_reg_n_0_[3] ),
        .I4(\cnt_ppms_reg_n_0_[0] ),
        .O(\cnt_ppms[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0014)) 
    \cnt_ppms[1]_i_1 
       (.I0(\cnt_ppms_reg_n_0_[3] ),
        .I1(\cnt_ppms_reg_n_0_[1] ),
        .I2(\cnt_ppms_reg_n_0_[0] ),
        .I3(ToD_CNT_NS_CARRY),
        .O(\cnt_ppms[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001450)) 
    \cnt_ppms[2]_i_1 
       (.I0(\cnt_ppms_reg_n_0_[3] ),
        .I1(\cnt_ppms_reg_n_0_[1] ),
        .I2(\cnt_ppms_reg_n_0_[2] ),
        .I3(\cnt_ppms_reg_n_0_[0] ),
        .I4(ToD_CNT_NS_CARRY),
        .O(\cnt_ppms[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010080)) 
    \cnt_ppms[3]_i_2 
       (.I0(\cnt_ppms_reg_n_0_[0] ),
        .I1(\cnt_ppms_reg_n_0_[1] ),
        .I2(\cnt_ppms_reg_n_0_[2] ),
        .I3(ToD_CNT_NS_CARRY),
        .I4(\cnt_ppms_reg_n_0_[3] ),
        .O(\cnt_ppms[3]_i_2_n_0 ));
  FDCE \cnt_ppms_reg[0] 
       (.C(rtc_clk),
        .CE(u_usec_n_1),
        .CLR(u_usec_n_2),
        .D(\cnt_ppms[0]_i_1_n_0 ),
        .Q(\cnt_ppms_reg_n_0_[0] ));
  FDCE \cnt_ppms_reg[1] 
       (.C(rtc_clk),
        .CE(u_usec_n_1),
        .CLR(u_usec_n_2),
        .D(\cnt_ppms[1]_i_1_n_0 ),
        .Q(\cnt_ppms_reg_n_0_[1] ));
  FDCE \cnt_ppms_reg[2] 
       (.C(rtc_clk),
        .CE(u_usec_n_1),
        .CLR(u_usec_n_2),
        .D(\cnt_ppms[2]_i_1_n_0 ),
        .Q(\cnt_ppms_reg_n_0_[2] ));
  FDCE \cnt_ppms_reg[3] 
       (.C(rtc_clk),
        .CE(u_usec_n_1),
        .CLR(u_usec_n_2),
        .D(\cnt_ppms[3]_i_2_n_0 ),
        .Q(\cnt_ppms_reg_n_0_[3] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1
       (.I0(ToD_CNT_NS_PRE[14]),
        .I1(tod_adj_ns[14]),
        .I2(tod_adj_ns[15]),
        .I3(ToD_CNT_NS_PRE[15]),
        .O(i__carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__0
       (.I0(INC_CNT_FNS[7]),
        .I1(inc_adj_fns[7]),
        .O(i__carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2
       (.I0(ToD_CNT_NS_PRE[12]),
        .I1(tod_adj_ns[12]),
        .I2(tod_adj_ns[13]),
        .I3(ToD_CNT_NS_PRE[13]),
        .O(i__carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__0
       (.I0(INC_CNT_FNS[6]),
        .I1(inc_adj_fns[6]),
        .O(i__carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3
       (.I0(ToD_CNT_NS_PRE[10]),
        .I1(tod_adj_ns[10]),
        .I2(tod_adj_ns[11]),
        .I3(ToD_CNT_NS_PRE[11]),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__0
       (.I0(INC_CNT_FNS[5]),
        .I1(inc_adj_fns[5]),
        .O(i__carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4
       (.I0(ToD_CNT_NS_PRE[8]),
        .I1(tod_adj_ns[8]),
        .I2(tod_adj_ns[9]),
        .I3(ToD_CNT_NS_PRE[9]),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__0
       (.I0(INC_CNT_FNS[4]),
        .I1(inc_adj_fns[4]),
        .O(i__carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5
       (.I0(tod_adj_ns[15]),
        .I1(ToD_CNT_NS_PRE[15]),
        .I2(tod_adj_ns[14]),
        .I3(ToD_CNT_NS_PRE[14]),
        .O(i__carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6
       (.I0(tod_adj_ns[13]),
        .I1(ToD_CNT_NS_PRE[13]),
        .I2(tod_adj_ns[12]),
        .I3(ToD_CNT_NS_PRE[12]),
        .O(i__carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7
       (.I0(tod_adj_ns[11]),
        .I1(ToD_CNT_NS_PRE[11]),
        .I2(tod_adj_ns[10]),
        .I3(ToD_CNT_NS_PRE[10]),
        .O(i__carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8
       (.I0(tod_adj_ns[9]),
        .I1(ToD_CNT_NS_PRE[9]),
        .I2(tod_adj_ns[8]),
        .I3(ToD_CNT_NS_PRE[8]),
        .O(i__carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1
       (.I0(ToD_CNT_NS_PRE[22]),
        .I1(tod_adj_ns[22]),
        .I2(tod_adj_ns[23]),
        .I3(ToD_CNT_NS_PRE[23]),
        .O(i__carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__0
       (.I0(INC_CNT_FNS[11]),
        .I1(inc_adj_fns[11]),
        .O(i__carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2
       (.I0(ToD_CNT_NS_PRE[20]),
        .I1(tod_adj_ns[20]),
        .I2(tod_adj_ns[21]),
        .I3(ToD_CNT_NS_PRE[21]),
        .O(i__carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__0
       (.I0(INC_CNT_FNS[10]),
        .I1(inc_adj_fns[10]),
        .O(i__carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3
       (.I0(ToD_CNT_NS_PRE[18]),
        .I1(tod_adj_ns[18]),
        .I2(tod_adj_ns[19]),
        .I3(ToD_CNT_NS_PRE[19]),
        .O(i__carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__0
       (.I0(INC_CNT_FNS[9]),
        .I1(inc_adj_fns[9]),
        .O(i__carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4
       (.I0(ToD_CNT_NS_PRE[16]),
        .I1(tod_adj_ns[16]),
        .I2(tod_adj_ns[17]),
        .I3(ToD_CNT_NS_PRE[17]),
        .O(i__carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__0
       (.I0(INC_CNT_FNS[8]),
        .I1(inc_adj_fns[8]),
        .O(i__carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5
       (.I0(tod_adj_ns[23]),
        .I1(ToD_CNT_NS_PRE[23]),
        .I2(tod_adj_ns[22]),
        .I3(ToD_CNT_NS_PRE[22]),
        .O(i__carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6
       (.I0(tod_adj_ns[21]),
        .I1(ToD_CNT_NS_PRE[21]),
        .I2(tod_adj_ns[20]),
        .I3(ToD_CNT_NS_PRE[20]),
        .O(i__carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7
       (.I0(tod_adj_ns[19]),
        .I1(ToD_CNT_NS_PRE[19]),
        .I2(tod_adj_ns[18]),
        .I3(ToD_CNT_NS_PRE[18]),
        .O(i__carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8
       (.I0(tod_adj_ns[17]),
        .I1(ToD_CNT_NS_PRE[17]),
        .I2(tod_adj_ns[16]),
        .I3(ToD_CNT_NS_PRE[16]),
        .O(i__carry__1_i_8_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry__2_i_1
       (.I0(tod_adj_ns[31]),
        .I1(ToD_CNT_NS_PRE[30]),
        .I2(tod_adj_ns[30]),
        .O(i__carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1__0
       (.I0(INC_CNT_FNS[15]),
        .I1(inc_adj_fns[15]),
        .O(i__carry__2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2
       (.I0(ToD_CNT_NS_PRE[28]),
        .I1(tod_adj_ns[28]),
        .I2(tod_adj_ns[29]),
        .I3(ToD_CNT_NS_PRE[29]),
        .O(i__carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__0
       (.I0(INC_CNT_FNS[14]),
        .I1(inc_adj_fns[14]),
        .O(i__carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3
       (.I0(ToD_CNT_NS_PRE[26]),
        .I1(tod_adj_ns[26]),
        .I2(tod_adj_ns[27]),
        .I3(ToD_CNT_NS_PRE[27]),
        .O(i__carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3__0
       (.I0(INC_CNT_FNS[13]),
        .I1(inc_adj_fns[13]),
        .O(i__carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4
       (.I0(ToD_CNT_NS_PRE[24]),
        .I1(tod_adj_ns[24]),
        .I2(tod_adj_ns[25]),
        .I3(ToD_CNT_NS_PRE[25]),
        .O(i__carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4__0
       (.I0(INC_CNT_FNS[12]),
        .I1(inc_adj_fns[12]),
        .O(i__carry__2_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h21)) 
    i__carry__2_i_5
       (.I0(tod_adj_ns[30]),
        .I1(tod_adj_ns[31]),
        .I2(ToD_CNT_NS_PRE[30]),
        .O(i__carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6
       (.I0(ToD_CNT_NS_PRE[29]),
        .I1(tod_adj_ns[29]),
        .I2(tod_adj_ns[28]),
        .I3(ToD_CNT_NS_PRE[28]),
        .O(i__carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7
       (.I0(tod_adj_ns[27]),
        .I1(ToD_CNT_NS_PRE[27]),
        .I2(tod_adj_ns[26]),
        .I3(ToD_CNT_NS_PRE[26]),
        .O(i__carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8
       (.I0(tod_adj_ns[25]),
        .I1(ToD_CNT_NS_PRE[25]),
        .I2(tod_adj_ns[24]),
        .I3(ToD_CNT_NS_PRE[24]),
        .O(i__carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_1
       (.I0(INC_CNT_FNS[19]),
        .I1(inc_adj_fns[19]),
        .O(i__carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_2
       (.I0(INC_CNT_FNS[18]),
        .I1(inc_adj_fns[18]),
        .O(i__carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_3
       (.I0(INC_CNT_FNS[17]),
        .I1(inc_adj_fns[17]),
        .O(i__carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_4
       (.I0(INC_CNT_FNS[16]),
        .I1(inc_adj_fns[16]),
        .O(i__carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_1
       (.I0(INC_CNT_FNS[23]),
        .I1(inc_adj_fns[23]),
        .O(i__carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_2
       (.I0(INC_CNT_FNS[22]),
        .I1(inc_adj_fns[22]),
        .O(i__carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_3
       (.I0(INC_CNT_FNS[21]),
        .I1(inc_adj_fns[21]),
        .O(i__carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_4
       (.I0(INC_CNT_FNS[20]),
        .I1(inc_adj_fns[20]),
        .O(i__carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_1
       (.I0(INC_CNT_FNS[27]),
        .I1(inc_adj_fns[27]),
        .O(i__carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_2
       (.I0(INC_CNT_FNS[26]),
        .I1(inc_adj_fns[26]),
        .O(i__carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_3
       (.I0(INC_CNT_FNS[25]),
        .I1(inc_adj_fns[25]),
        .O(i__carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_4
       (.I0(INC_CNT_FNS[24]),
        .I1(inc_adj_fns[24]),
        .O(i__carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__6_i_1
       (.I0(INC_CNT_FNS[31]),
        .I1(inc_adj_fns[31]),
        .O(i__carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__6_i_2
       (.I0(INC_CNT_FNS[30]),
        .I1(inc_adj_fns[30]),
        .O(i__carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__6_i_3
       (.I0(INC_CNT_FNS[29]),
        .I1(inc_adj_fns[29]),
        .O(i__carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__6_i_4
       (.I0(INC_CNT_FNS[28]),
        .I1(inc_adj_fns[28]),
        .O(i__carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__7_i_1
       (.I0(INC_CNT_NS[3]),
        .I1(inc_adj_ns[3]),
        .O(i__carry__7_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__7_i_2
       (.I0(INC_CNT_NS[2]),
        .I1(inc_adj_ns[2]),
        .O(i__carry__7_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__7_i_3
       (.I0(INC_CNT_NS[1]),
        .I1(inc_adj_ns[1]),
        .O(i__carry__7_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__7_i_4
       (.I0(INC_CNT_NS[0]),
        .I1(inc_adj_ns[0]),
        .O(i__carry__7_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__8_i_1
       (.I0(INC_CNT_NS[7]),
        .I1(inc_adj_ns[7]),
        .O(i__carry__8_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__8_i_2
       (.I0(INC_CNT_NS[6]),
        .I1(inc_adj_ns[6]),
        .O(i__carry__8_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__8_i_3
       (.I0(INC_CNT_NS[5]),
        .I1(inc_adj_ns[5]),
        .O(i__carry__8_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__8_i_4
       (.I0(INC_CNT_NS[4]),
        .I1(inc_adj_ns[4]),
        .O(i__carry__8_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1
       (.I0(ToD_CNT_NS_PRE[6]),
        .I1(tod_adj_ns[6]),
        .I2(tod_adj_ns[7]),
        .I3(ToD_CNT_NS_PRE[7]),
        .O(i__carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__0
       (.I0(INC_CNT_FNS[3]),
        .I1(inc_adj_fns[3]),
        .O(i__carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2
       (.I0(ToD_CNT_NS_PRE[4]),
        .I1(tod_adj_ns[4]),
        .I2(tod_adj_ns[5]),
        .I3(ToD_CNT_NS_PRE[5]),
        .O(i__carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__0
       (.I0(INC_CNT_FNS[2]),
        .I1(inc_adj_fns[2]),
        .O(i__carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3
       (.I0(ToD_CNT_NS_PRE[2]),
        .I1(tod_adj_ns[2]),
        .I2(tod_adj_ns[3]),
        .I3(ToD_CNT_NS_PRE[3]),
        .O(i__carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__0
       (.I0(INC_CNT_FNS[1]),
        .I1(inc_adj_fns[1]),
        .O(i__carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4
       (.I0(ToD_CNT_NS_PRE[0]),
        .I1(tod_adj_ns[0]),
        .I2(tod_adj_ns[1]),
        .I3(ToD_CNT_NS_PRE[1]),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__0
       (.I0(INC_CNT_FNS[0]),
        .I1(inc_adj_fns[0]),
        .O(i__carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(tod_adj_ns[7]),
        .I1(ToD_CNT_NS_PRE[7]),
        .I2(tod_adj_ns[6]),
        .I3(ToD_CNT_NS_PRE[6]),
        .O(i__carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(tod_adj_ns[5]),
        .I1(ToD_CNT_NS_PRE[5]),
        .I2(tod_adj_ns[4]),
        .I3(ToD_CNT_NS_PRE[4]),
        .O(i__carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(tod_adj_ns[3]),
        .I1(ToD_CNT_NS_PRE[3]),
        .I2(tod_adj_ns[2]),
        .I3(ToD_CNT_NS_PRE[2]),
        .O(i__carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(tod_adj_ns[1]),
        .I1(ToD_CNT_NS_PRE[1]),
        .I2(tod_adj_ns[0]),
        .I3(ToD_CNT_NS_PRE[0]),
        .O(i__carry_i_8_n_0));
  FDCE #(
    .INIT(1'b0)) 
    inc_ack_reg
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_41),
        .Q(rtc_inc_ld_ack));
  FDCE #(
    .INIT(1'b0)) 
    inc_adj_ack_reg
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_inc_n_42),
        .Q(rtc_inc_adj_ack));
  FDCE #(
    .INIT(1'b0)) 
    ptp_pp100us_reg
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_usec_n_3),
        .Q(ptp_pp100us));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    ptp_ppms_i_3
       (.I0(cnt_pp100us[6]),
        .I1(cnt_pp100us[5]),
        .I2(\cnt_pp100us[5]_i_2_n_0 ),
        .I3(cnt_pp100us[4]),
        .I4(cnt_pp100us[2]),
        .I5(cnt_pp100us[3]),
        .O(cnt_pp100us1__4));
  LUT4 #(
    .INIT(16'hFE00)) 
    ptp_ppms_i_4
       (.I0(\cnt_ppms_reg_n_0_[0] ),
        .I1(\cnt_ppms_reg_n_0_[2] ),
        .I2(\cnt_ppms_reg_n_0_[1] ),
        .I3(\cnt_ppms_reg_n_0_[3] ),
        .O(cnt_ppms1__2));
  FDCE #(
    .INIT(1'b0)) 
    ptp_ppms_reg
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_usec_n_4),
        .Q(ptp_ppms));
  LUT6 #(
    .INIT(64'h0000000088800000)) 
    ptp_pps_i_3
       (.I0(ToD_CNT_NS[6]),
        .I1(ToD_CNT_NS[5]),
        .I2(ToD_CNT_NS[3]),
        .I3(ToD_CNT_NS[4]),
        .I4(ToD_CNT_NS[9]),
        .I5(ptp_pps_i_5_n_0),
        .O(ptp_pps_i_3_n_0));
  LUT6 #(
    .INIT(64'h777777777777777F)) 
    ptp_pps_i_5
       (.I0(ToD_CNT_NS[8]),
        .I1(ToD_CNT_NS[7]),
        .I2(ToD_CNT_NS[1]),
        .I3(ToD_CNT_NS[2]),
        .I4(ToD_CNT_NS[4]),
        .I5(ToD_CNT_NS[0]),
        .O(ptp_pps_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_pps_reg
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_31),
        .Q(ptp_pps));
  FDCE #(
    .INIT(1'b0)) 
    tod_ack_reg
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(u_sync_tod_n_32),
        .Q(rtc_tod_ld_ack));
  CARRY4 \tod_adj_ack1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\tod_adj_ack1_inferred__0/i__carry_n_0 ,\tod_adj_ack1_inferred__0/i__carry_n_1 ,\tod_adj_ack1_inferred__0/i__carry_n_2 ,\tod_adj_ack1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}),
        .O(\NLW_tod_adj_ack1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  CARRY4 \tod_adj_ack1_inferred__0/i__carry__0 
       (.CI(\tod_adj_ack1_inferred__0/i__carry_n_0 ),
        .CO({\tod_adj_ack1_inferred__0/i__carry__0_n_0 ,\tod_adj_ack1_inferred__0/i__carry__0_n_1 ,\tod_adj_ack1_inferred__0/i__carry__0_n_2 ,\tod_adj_ack1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}),
        .O(\NLW_tod_adj_ack1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}));
  CARRY4 \tod_adj_ack1_inferred__0/i__carry__1 
       (.CI(\tod_adj_ack1_inferred__0/i__carry__0_n_0 ),
        .CO({\tod_adj_ack1_inferred__0/i__carry__1_n_0 ,\tod_adj_ack1_inferred__0/i__carry__1_n_1 ,\tod_adj_ack1_inferred__0/i__carry__1_n_2 ,\tod_adj_ack1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}),
        .O(\NLW_tod_adj_ack1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_5_n_0,i__carry__1_i_6_n_0,i__carry__1_i_7_n_0,i__carry__1_i_8_n_0}));
  CARRY4 \tod_adj_ack1_inferred__0/i__carry__2 
       (.CI(\tod_adj_ack1_inferred__0/i__carry__1_n_0 ),
        .CO({\tod_adj_ack1_inferred__0/i__carry__2_n_0 ,\tod_adj_ack1_inferred__0/i__carry__2_n_1 ,\tod_adj_ack1_inferred__0/i__carry__2_n_2 ,\tod_adj_ack1_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}),
        .O(\NLW_tod_adj_ack1_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_5_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7_n_0,i__carry__2_i_8_n_0}));
  LUT6 #(
    .INIT(64'hF000F000FB00F000)) 
    tod_adj_ack_i_1
       (.I0(\tod_adj_ack1_inferred__0/i__carry__2_n_0 ),
        .I1(tod_adj_dec),
        .I2(rtc_tod_adj_ack),
        .I3(tod_adj_ld),
        .I4(p_0_in_0),
        .I5(tod_ack1),
        .O(tod_adj_ack_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    tod_adj_ack_reg
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(u_usec_n_2),
        .D(tod_adj_ack_i_1_n_0),
        .Q(rtc_tod_adj_ack));
  ptpv2_lite_rtc_sync u_sync_adj
       (.CO(\tod_adj_ack1_inferred__0/i__carry__2_n_0 ),
        .Q(p_0_in_0),
        .SR(u_usec_n_2),
        .ToD_CNT_NS_CARRY9_out(ToD_CNT_NS_CARRY9_out),
        .ToD_CNT_NS_CARRY_reg(rtc_tod_adj_ack),
        .ToD_CNT_NS_CARRY_reg_0(ToD_CNT_NS_CARRY_i_2_n_0),
        .csr_rtc_en_reg(u_sync_adj_n_2),
        .rtc_clk(rtc_clk),
        .rtc_enable(rtc_enable),
        .tod_ack1(tod_ack1),
        .tod_adj_dec(tod_adj_dec),
        .tod_adj_ld(tod_adj_ld));
  ptpv2_lite_rtc_sync_0 u_sync_inc
       (.D({u_sync_inc_n_0,u_sync_inc_n_1,u_sync_inc_n_2,u_sync_inc_n_3,u_sync_inc_n_4,u_sync_inc_n_5,u_sync_inc_n_6,u_sync_inc_n_7}),
        .\INC_CNT_FNS_reg[0] (u_sync_inc_adj_n_9),
        .\INC_CNT_FNS_reg[10] (u_sync_inc_adj_n_19),
        .\INC_CNT_FNS_reg[11] ({\INC_CNT_NS0_inferred__0/i__carry__1_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__1_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__1_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__1_n_7 }),
        .\INC_CNT_FNS_reg[11]_0 ({INC_CNT_NS0_carry__1_n_4,INC_CNT_NS0_carry__1_n_5,INC_CNT_NS0_carry__1_n_6,INC_CNT_NS0_carry__1_n_7}),
        .\INC_CNT_FNS_reg[11]_1 (u_sync_inc_adj_n_20),
        .\INC_CNT_FNS_reg[12] (u_sync_inc_adj_n_21),
        .\INC_CNT_FNS_reg[13] (u_sync_inc_adj_n_22),
        .\INC_CNT_FNS_reg[14] (u_sync_inc_adj_n_23),
        .\INC_CNT_FNS_reg[15] ({\INC_CNT_NS0_inferred__0/i__carry__2_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__2_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__2_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__2_n_7 }),
        .\INC_CNT_FNS_reg[15]_0 ({INC_CNT_NS0_carry__2_n_4,INC_CNT_NS0_carry__2_n_5,INC_CNT_NS0_carry__2_n_6,INC_CNT_NS0_carry__2_n_7}),
        .\INC_CNT_FNS_reg[15]_1 (u_sync_inc_adj_n_24),
        .\INC_CNT_FNS_reg[16] (u_sync_inc_adj_n_25),
        .\INC_CNT_FNS_reg[17] (u_sync_inc_adj_n_26),
        .\INC_CNT_FNS_reg[18] (u_sync_inc_adj_n_27),
        .\INC_CNT_FNS_reg[19] ({\INC_CNT_NS0_inferred__0/i__carry__3_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__3_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__3_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__3_n_7 }),
        .\INC_CNT_FNS_reg[19]_0 ({INC_CNT_NS0_carry__3_n_4,INC_CNT_NS0_carry__3_n_5,INC_CNT_NS0_carry__3_n_6,INC_CNT_NS0_carry__3_n_7}),
        .\INC_CNT_FNS_reg[19]_1 (u_sync_inc_adj_n_28),
        .\INC_CNT_FNS_reg[1] (u_sync_inc_adj_n_10),
        .\INC_CNT_FNS_reg[20] (u_sync_inc_adj_n_29),
        .\INC_CNT_FNS_reg[21] (u_sync_inc_adj_n_30),
        .\INC_CNT_FNS_reg[22] (u_sync_inc_adj_n_31),
        .\INC_CNT_FNS_reg[23] ({\INC_CNT_NS0_inferred__0/i__carry__4_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__4_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__4_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__4_n_7 }),
        .\INC_CNT_FNS_reg[23]_0 ({INC_CNT_NS0_carry__4_n_4,INC_CNT_NS0_carry__4_n_5,INC_CNT_NS0_carry__4_n_6,INC_CNT_NS0_carry__4_n_7}),
        .\INC_CNT_FNS_reg[23]_1 (u_sync_inc_adj_n_32),
        .\INC_CNT_FNS_reg[24] (u_sync_inc_adj_n_33),
        .\INC_CNT_FNS_reg[25] (u_sync_inc_adj_n_34),
        .\INC_CNT_FNS_reg[26] (u_sync_inc_adj_n_35),
        .\INC_CNT_FNS_reg[27] ({\INC_CNT_NS0_inferred__0/i__carry__5_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__5_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__5_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__5_n_7 }),
        .\INC_CNT_FNS_reg[27]_0 ({INC_CNT_NS0_carry__5_n_4,INC_CNT_NS0_carry__5_n_5,INC_CNT_NS0_carry__5_n_6,INC_CNT_NS0_carry__5_n_7}),
        .\INC_CNT_FNS_reg[27]_1 (u_sync_inc_adj_n_36),
        .\INC_CNT_FNS_reg[28] (u_sync_inc_adj_n_37),
        .\INC_CNT_FNS_reg[29] (u_sync_inc_adj_n_38),
        .\INC_CNT_FNS_reg[2] (u_sync_inc_adj_n_11),
        .\INC_CNT_FNS_reg[30] (u_sync_inc_adj_n_39),
        .\INC_CNT_FNS_reg[31] ({\INC_CNT_NS0_inferred__0/i__carry__6_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__6_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__6_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__6_n_7 }),
        .\INC_CNT_FNS_reg[31]_0 ({INC_CNT_NS0_carry__6_n_4,INC_CNT_NS0_carry__6_n_5,INC_CNT_NS0_carry__6_n_6,INC_CNT_NS0_carry__6_n_7}),
        .\INC_CNT_FNS_reg[31]_1 (u_sync_inc_adj_n_40),
        .\INC_CNT_FNS_reg[3] ({\INC_CNT_NS0_inferred__0/i__carry_n_4 ,\INC_CNT_NS0_inferred__0/i__carry_n_5 ,\INC_CNT_NS0_inferred__0/i__carry_n_6 ,\INC_CNT_NS0_inferred__0/i__carry_n_7 }),
        .\INC_CNT_FNS_reg[3]_0 ({INC_CNT_NS0_carry_n_4,INC_CNT_NS0_carry_n_5,INC_CNT_NS0_carry_n_6,INC_CNT_NS0_carry_n_7}),
        .\INC_CNT_FNS_reg[3]_1 (u_sync_inc_adj_n_12),
        .\INC_CNT_FNS_reg[4] (u_sync_inc_adj_n_13),
        .\INC_CNT_FNS_reg[5] (u_sync_inc_adj_n_14),
        .\INC_CNT_FNS_reg[6] (u_sync_inc_adj_n_15),
        .\INC_CNT_FNS_reg[7] ({\INC_CNT_NS0_inferred__0/i__carry__0_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__0_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__0_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__0_n_7 }),
        .\INC_CNT_FNS_reg[7]_0 ({INC_CNT_NS0_carry__0_n_4,INC_CNT_NS0_carry__0_n_5,INC_CNT_NS0_carry__0_n_6,INC_CNT_NS0_carry__0_n_7}),
        .\INC_CNT_FNS_reg[7]_1 (u_sync_inc_adj_n_16),
        .\INC_CNT_FNS_reg[8] (u_sync_inc_adj_n_17),
        .\INC_CNT_FNS_reg[9] (u_sync_inc_adj_n_18),
        .\INC_CNT_NS_reg[0] (u_sync_inc_adj_n_0),
        .\INC_CNT_NS_reg[1] (u_sync_inc_adj_n_2),
        .\INC_CNT_NS_reg[2] (u_sync_inc_adj_n_3),
        .\INC_CNT_NS_reg[3] (u_sync_inc_adj_n_4),
        .\INC_CNT_NS_reg[4] (u_sync_inc_adj_n_5),
        .\INC_CNT_NS_reg[5] (u_sync_inc_adj_n_6),
        .\INC_CNT_NS_reg[6] (u_sync_inc_adj_n_7),
        .\INC_CNT_NS_reg[7] ({\INC_CNT_NS0_inferred__0/i__carry__8_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__8_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__8_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__8_n_7 }),
        .\INC_CNT_NS_reg[7]_0 (u_sync_inc_adj_n_8),
        .O({\INC_CNT_NS0_inferred__0/i__carry__7_n_4 ,\INC_CNT_NS0_inferred__0/i__carry__7_n_5 ,\INC_CNT_NS0_inferred__0/i__carry__7_n_6 ,\INC_CNT_NS0_inferred__0/i__carry__7_n_7 }),
        .Q(p_0_in_1),
        .SR(u_usec_n_2),
        .inc_ack1__0(inc_ack1__0),
        .inc_ack_reg(u_sync_inc_n_41),
        .inc_adj_ack_reg(rtc_inc_adj_ack),
        .inc_adj_ack_reg_0(rtc_inc_ld_ack),
        .inc_adj_dec(inc_adj_dec),
        .inc_adj_ld(inc_adj_ld),
        .inc_ld_ld(inc_ld_ld),
        .p_1_in(p_1_in),
        .\reg_sig_reg[2]_0 ({u_sync_inc_n_8,u_sync_inc_n_9,u_sync_inc_n_10,u_sync_inc_n_11,u_sync_inc_n_12,u_sync_inc_n_13,u_sync_inc_n_14,u_sync_inc_n_15,u_sync_inc_n_16,u_sync_inc_n_17,u_sync_inc_n_18,u_sync_inc_n_19,u_sync_inc_n_20,u_sync_inc_n_21,u_sync_inc_n_22,u_sync_inc_n_23,u_sync_inc_n_24,u_sync_inc_n_25,u_sync_inc_n_26,u_sync_inc_n_27,u_sync_inc_n_28,u_sync_inc_n_29,u_sync_inc_n_30,u_sync_inc_n_31,u_sync_inc_n_32,u_sync_inc_n_33,u_sync_inc_n_34,u_sync_inc_n_35,u_sync_inc_n_36,u_sync_inc_n_37,u_sync_inc_n_38,u_sync_inc_n_39}),
        .\reg_sig_reg[2]_1 (u_sync_inc_n_42),
        .rtc_clk(rtc_clk));
  ptpv2_lite_rtc_sync_1 u_sync_inc_adj
       (.\INC_CNT_FNS_reg[31] (rtc_inc_adj_ack),
        .Q(p_0_in_1),
        .SR(u_usec_n_2),
        .\csr_inc_ld_fns_reg[0] (u_sync_inc_adj_n_9),
        .\csr_inc_ld_fns_reg[10] (u_sync_inc_adj_n_19),
        .\csr_inc_ld_fns_reg[11] (u_sync_inc_adj_n_20),
        .\csr_inc_ld_fns_reg[12] (u_sync_inc_adj_n_21),
        .\csr_inc_ld_fns_reg[13] (u_sync_inc_adj_n_22),
        .\csr_inc_ld_fns_reg[14] (u_sync_inc_adj_n_23),
        .\csr_inc_ld_fns_reg[15] (u_sync_inc_adj_n_24),
        .\csr_inc_ld_fns_reg[16] (u_sync_inc_adj_n_25),
        .\csr_inc_ld_fns_reg[17] (u_sync_inc_adj_n_26),
        .\csr_inc_ld_fns_reg[18] (u_sync_inc_adj_n_27),
        .\csr_inc_ld_fns_reg[19] (u_sync_inc_adj_n_28),
        .\csr_inc_ld_fns_reg[1] (u_sync_inc_adj_n_10),
        .\csr_inc_ld_fns_reg[20] (u_sync_inc_adj_n_29),
        .\csr_inc_ld_fns_reg[21] (u_sync_inc_adj_n_30),
        .\csr_inc_ld_fns_reg[22] (u_sync_inc_adj_n_31),
        .\csr_inc_ld_fns_reg[23] (u_sync_inc_adj_n_32),
        .\csr_inc_ld_fns_reg[24] (u_sync_inc_adj_n_33),
        .\csr_inc_ld_fns_reg[25] (u_sync_inc_adj_n_34),
        .\csr_inc_ld_fns_reg[26] (u_sync_inc_adj_n_35),
        .\csr_inc_ld_fns_reg[27] (u_sync_inc_adj_n_36),
        .\csr_inc_ld_fns_reg[28] (u_sync_inc_adj_n_37),
        .\csr_inc_ld_fns_reg[29] (u_sync_inc_adj_n_38),
        .\csr_inc_ld_fns_reg[2] (u_sync_inc_adj_n_11),
        .\csr_inc_ld_fns_reg[30] (u_sync_inc_adj_n_39),
        .\csr_inc_ld_fns_reg[31] (u_sync_inc_adj_n_40),
        .\csr_inc_ld_fns_reg[3] (u_sync_inc_adj_n_12),
        .\csr_inc_ld_fns_reg[4] (u_sync_inc_adj_n_13),
        .\csr_inc_ld_fns_reg[5] (u_sync_inc_adj_n_14),
        .\csr_inc_ld_fns_reg[6] (u_sync_inc_adj_n_15),
        .\csr_inc_ld_fns_reg[7] (u_sync_inc_adj_n_16),
        .\csr_inc_ld_fns_reg[8] (u_sync_inc_adj_n_17),
        .\csr_inc_ld_fns_reg[9] (u_sync_inc_adj_n_18),
        .\csr_inc_ld_ns_reg[0] (u_sync_inc_adj_n_0),
        .\csr_inc_ld_ns_reg[1] (u_sync_inc_adj_n_2),
        .\csr_inc_ld_ns_reg[2] (u_sync_inc_adj_n_3),
        .\csr_inc_ld_ns_reg[3] (u_sync_inc_adj_n_4),
        .\csr_inc_ld_ns_reg[4] (u_sync_inc_adj_n_5),
        .\csr_inc_ld_ns_reg[5] (u_sync_inc_adj_n_6),
        .\csr_inc_ld_ns_reg[6] (u_sync_inc_adj_n_7),
        .\csr_inc_ld_ns_reg[7] (u_sync_inc_adj_n_8),
        .inc_ack1__0(inc_ack1__0),
        .inc_adj_ld(inc_adj_ld),
        .inc_ld_fns(inc_ld_fns),
        .inc_ld_ns(inc_ld_ns),
        .ptp_inc_fns(INC_CNT_FNS),
        .ptp_inc_ns(INC_CNT_NS),
        .rtc_clk(rtc_clk));
  ptpv2_lite_rtc_sync_2 u_sync_tod
       (.D({u_sync_tod_n_0,u_sync_tod_n_1,u_sync_tod_n_2,u_sync_tod_n_3,u_sync_tod_n_4,u_sync_tod_n_5,u_sync_tod_n_6,u_sync_tod_n_7,u_sync_tod_n_8,u_sync_tod_n_9,u_sync_tod_n_10,u_sync_tod_n_11,u_sync_tod_n_12,u_sync_tod_n_13,u_sync_tod_n_14,u_sync_tod_n_15,u_sync_tod_n_16,u_sync_tod_n_17,u_sync_tod_n_18,u_sync_tod_n_19,u_sync_tod_n_20,u_sync_tod_n_21,u_sync_tod_n_22,u_sync_tod_n_23,u_sync_tod_n_24,u_sync_tod_n_25,u_sync_tod_n_26,u_sync_tod_n_27,u_sync_tod_n_28,u_sync_tod_n_29}),
        .O({ToD_CNT_NS0_carry__1_n_4,ToD_CNT_NS0_carry__1_n_5,ToD_CNT_NS0_carry__1_n_6,ToD_CNT_NS0_carry__1_n_7}),
        .Q(p_0_in_0),
        .SR(u_usec_n_2),
        .\ToD_CNT_NS[3]_i_2_0 ({ToD_CNT_NS0_carry_n_4,ToD_CNT_NS0_carry_n_5,ToD_CNT_NS0_carry_n_6,ToD_CNT_NS0_carry_n_7}),
        .\ToD_CNT_NS[7]_i_2_0 ({ToD_CNT_NS0_carry__0_n_4,ToD_CNT_NS0_carry__0_n_5,ToD_CNT_NS0_carry__0_n_6,ToD_CNT_NS0_carry__0_n_7}),
        .ToD_CNT_NS_CARRY_reg(u_sync_tod_n_31),
        .ToD_CNT_NS_PRE(ToD_CNT_NS_PRE[29:0]),
        .\ToD_CNT_NS_reg[0] (ToD_CNT_NS_CARRY_i_2_n_0),
        .\ToD_CNT_NS_reg[0]_0 (u_sync_adj_n_2),
        .\ToD_CNT_NS_reg[11] ({\ToD_CNT_NS_reg[11]_i_3_n_4 ,\ToD_CNT_NS_reg[11]_i_3_n_5 ,\ToD_CNT_NS_reg[11]_i_3_n_6 ,\ToD_CNT_NS_reg[11]_i_3_n_7 }),
        .\ToD_CNT_NS_reg[15] ({ToD_CNT_NS0_carry__2_n_4,ToD_CNT_NS0_carry__2_n_5,ToD_CNT_NS0_carry__2_n_6,ToD_CNT_NS0_carry__2_n_7}),
        .\ToD_CNT_NS_reg[15]_0 ({\ToD_CNT_NS_reg[15]_i_3_n_4 ,\ToD_CNT_NS_reg[15]_i_3_n_5 ,\ToD_CNT_NS_reg[15]_i_3_n_6 ,\ToD_CNT_NS_reg[15]_i_3_n_7 }),
        .\ToD_CNT_NS_reg[19] ({ToD_CNT_NS0_carry__3_n_4,ToD_CNT_NS0_carry__3_n_5,ToD_CNT_NS0_carry__3_n_6,ToD_CNT_NS0_carry__3_n_7}),
        .\ToD_CNT_NS_reg[19]_0 ({\ToD_CNT_NS_reg[19]_i_3_n_4 ,\ToD_CNT_NS_reg[19]_i_3_n_5 ,\ToD_CNT_NS_reg[19]_i_3_n_6 ,\ToD_CNT_NS_reg[19]_i_3_n_7 }),
        .\ToD_CNT_NS_reg[23] ({ToD_CNT_NS0_carry__4_n_4,ToD_CNT_NS0_carry__4_n_5,ToD_CNT_NS0_carry__4_n_6,ToD_CNT_NS0_carry__4_n_7}),
        .\ToD_CNT_NS_reg[23]_0 ({\ToD_CNT_NS_reg[23]_i_3_n_4 ,\ToD_CNT_NS_reg[23]_i_3_n_5 ,\ToD_CNT_NS_reg[23]_i_3_n_6 ,\ToD_CNT_NS_reg[23]_i_3_n_7 }),
        .\ToD_CNT_NS_reg[27] ({ToD_CNT_NS0_carry__5_n_4,ToD_CNT_NS0_carry__5_n_5,ToD_CNT_NS0_carry__5_n_6,ToD_CNT_NS0_carry__5_n_7}),
        .\ToD_CNT_NS_reg[27]_0 ({\ToD_CNT_NS_reg[27]_i_3_n_4 ,\ToD_CNT_NS_reg[27]_i_3_n_5 ,\ToD_CNT_NS_reg[27]_i_3_n_6 ,\ToD_CNT_NS_reg[27]_i_3_n_7 }),
        .\ToD_CNT_NS_reg[29] ({ToD_CNT_NS0_carry__6_n_6,ToD_CNT_NS0_carry__6_n_7}),
        .\ToD_CNT_NS_reg[29]_0 (rtc_tod_adj_ack),
        .\ToD_CNT_NS_reg[29]_1 (ToD_CNT_NS),
        .\ToD_CNT_NS_reg[29]_2 ({\ToD_CNT_NS_reg[29]_i_7_n_6 ,\ToD_CNT_NS_reg[29]_i_7_n_7 }),
        .\ToD_CNT_NS_reg[3] ({\ToD_CNT_NS_reg[3]_i_4_n_4 ,\ToD_CNT_NS_reg[3]_i_4_n_5 ,\ToD_CNT_NS_reg[3]_i_4_n_6 ,\ToD_CNT_NS_reg[3]_i_4_n_7 }),
        .\ToD_CNT_NS_reg[7] (INC_CNT_NS),
        .\ToD_CNT_NS_reg[7]_0 ({\ToD_CNT_NS_reg[7]_i_4_n_4 ,\ToD_CNT_NS_reg[7]_i_4_n_5 ,\ToD_CNT_NS_reg[7]_i_4_n_6 ,\ToD_CNT_NS_reg[7]_i_4_n_7 }),
        .\ToD_CNT_NS_reg[8] (\ToD_CNT_NS[29]_i_4_n_0 ),
        .\csr_tod_ld_sec_reg[47] ({u_sync_tod_n_33,u_sync_tod_n_34,u_sync_tod_n_35,u_sync_tod_n_36,u_sync_tod_n_37,u_sync_tod_n_38,u_sync_tod_n_39,u_sync_tod_n_40,u_sync_tod_n_41,u_sync_tod_n_42,u_sync_tod_n_43,u_sync_tod_n_44,u_sync_tod_n_45,u_sync_tod_n_46,u_sync_tod_n_47,u_sync_tod_n_48,u_sync_tod_n_49,u_sync_tod_n_50,u_sync_tod_n_51,u_sync_tod_n_52,u_sync_tod_n_53,u_sync_tod_n_54,u_sync_tod_n_55,u_sync_tod_n_56,u_sync_tod_n_57,u_sync_tod_n_58,u_sync_tod_n_59,u_sync_tod_n_60,u_sync_tod_n_61,u_sync_tod_n_62,u_sync_tod_n_63,u_sync_tod_n_64,u_sync_tod_n_65,u_sync_tod_n_66,u_sync_tod_n_67,u_sync_tod_n_68,u_sync_tod_n_69,u_sync_tod_n_70,u_sync_tod_n_71,u_sync_tod_n_72,u_sync_tod_n_73,u_sync_tod_n_74,u_sync_tod_n_75,u_sync_tod_n_76,u_sync_tod_n_77,u_sync_tod_n_78,u_sync_tod_n_79,u_sync_tod_n_80}),
        .out(ToD_CNT_NS_CARRY),
        .ptp_pps(ptp_pps),
        .ptp_pps_reg(ptp_pps_i_3_n_0),
        .ptp_tod_sec(ToD_CNT_SEC),
        .\reg_sig_reg[2]_0 (u_sync_tod_n_32),
        .rtc_clk(rtc_clk),
        .rtc_enable(rtc_enable),
        .tod_ack1(tod_ack1),
        .tod_ack_reg(rtc_tod_ld_ack),
        .tod_adj_dec(tod_adj_dec),
        .tod_adj_ld(tod_adj_ld),
        .tod_ld_ld(tod_ld_ld),
        .tod_ld_ns(tod_ld_ns),
        .tod_ld_sec(tod_ld_sec));
  ptpv2_lite_rtc_sub u_usec
       (.\CNT_FNS_reg[31]_0 (INC_CNT_FNS),
        .\CNT_NS_reg[7]_0 (INC_CNT_NS),
        .E(u_usec_n_0),
        .Q(cnt_pp100us[6:2]),
        .SR(u_usec_n_2),
        .ToD_CNT_NS_CARRY_reg(u_usec_n_3),
        .ToD_CNT_NS_CARRY_reg_0(u_usec_n_4),
        .cnt_pp100us1__4(cnt_pp100us1__4),
        .cnt_ppms1__2(cnt_ppms1__2),
        .out(ToD_CNT_NS_CARRY),
        .ptp_pp100us(ptp_pp100us),
        .ptp_ppms(ptp_ppms),
        .ptp_ppus(ptp_ppus),
        .ptp_pulse_pre_reg_0(u_usec_n_1),
        .rtc_clk(rtc_clk),
        .rtc_enable(rtc_enable),
        .rtc_reset_n(rtc_reset_n));
endmodule

module ptpv2_lite_rtc_sub
   (E,
    ptp_pulse_pre_reg_0,
    SR,
    ToD_CNT_NS_CARRY_reg,
    ToD_CNT_NS_CARRY_reg_0,
    ptp_ppus,
    rtc_clk,
    rtc_reset_n,
    rtc_enable,
    out,
    \CNT_NS_reg[7]_0 ,
    \CNT_FNS_reg[31]_0 ,
    cnt_pp100us1__4,
    Q,
    ptp_pp100us,
    cnt_ppms1__2,
    ptp_ppms);
  output [0:0]E;
  output [0:0]ptp_pulse_pre_reg_0;
  output [0:0]SR;
  output ToD_CNT_NS_CARRY_reg;
  output ToD_CNT_NS_CARRY_reg_0;
  output ptp_ppus;
  input rtc_clk;
  input rtc_reset_n;
  input rtc_enable;
  input out;
  input [7:0]\CNT_NS_reg[7]_0 ;
  input [31:0]\CNT_FNS_reg[31]_0 ;
  input cnt_pp100us1__4;
  input [4:0]Q;
  input ptp_pp100us;
  input cnt_ppms1__2;
  input ptp_ppms;

  (* CNT_NS = "1" *) (* RTL_KEEP = "true" *) (* attribure = "1" *) 
  (* is = "1" *) (* of = "1" *) wire [31:0]CNT_FNS;
  wire \CNT_FNS[0]_i_1_n_0 ;
  wire \CNT_FNS[10]_i_1_n_0 ;
  wire \CNT_FNS[11]_i_1_n_0 ;
  wire \CNT_FNS[11]_i_3_n_0 ;
  wire \CNT_FNS[11]_i_4_n_0 ;
  wire \CNT_FNS[11]_i_5_n_0 ;
  wire \CNT_FNS[11]_i_6_n_0 ;
  wire \CNT_FNS[12]_i_1_n_0 ;
  wire \CNT_FNS[13]_i_1_n_0 ;
  wire \CNT_FNS[14]_i_1_n_0 ;
  wire \CNT_FNS[15]_i_1_n_0 ;
  wire \CNT_FNS[15]_i_3_n_0 ;
  wire \CNT_FNS[15]_i_4_n_0 ;
  wire \CNT_FNS[15]_i_5_n_0 ;
  wire \CNT_FNS[15]_i_6_n_0 ;
  wire \CNT_FNS[16]_i_1_n_0 ;
  wire \CNT_FNS[17]_i_1_n_0 ;
  wire \CNT_FNS[18]_i_1_n_0 ;
  wire \CNT_FNS[19]_i_1_n_0 ;
  wire \CNT_FNS[19]_i_3_n_0 ;
  wire \CNT_FNS[19]_i_4_n_0 ;
  wire \CNT_FNS[19]_i_5_n_0 ;
  wire \CNT_FNS[19]_i_6_n_0 ;
  wire \CNT_FNS[1]_i_1_n_0 ;
  wire \CNT_FNS[20]_i_1_n_0 ;
  wire \CNT_FNS[21]_i_1_n_0 ;
  wire \CNT_FNS[22]_i_1_n_0 ;
  wire \CNT_FNS[23]_i_1_n_0 ;
  wire \CNT_FNS[23]_i_3_n_0 ;
  wire \CNT_FNS[23]_i_4_n_0 ;
  wire \CNT_FNS[23]_i_5_n_0 ;
  wire \CNT_FNS[23]_i_6_n_0 ;
  wire \CNT_FNS[24]_i_1_n_0 ;
  wire \CNT_FNS[25]_i_1_n_0 ;
  wire \CNT_FNS[26]_i_1_n_0 ;
  wire \CNT_FNS[27]_i_1_n_0 ;
  wire \CNT_FNS[27]_i_3_n_0 ;
  wire \CNT_FNS[27]_i_4_n_0 ;
  wire \CNT_FNS[27]_i_5_n_0 ;
  wire \CNT_FNS[27]_i_6_n_0 ;
  wire \CNT_FNS[28]_i_1_n_0 ;
  wire \CNT_FNS[29]_i_1_n_0 ;
  wire \CNT_FNS[2]_i_1_n_0 ;
  wire \CNT_FNS[30]_i_1_n_0 ;
  wire \CNT_FNS[31]_i_1_n_0 ;
  wire \CNT_FNS[31]_i_3_n_0 ;
  wire \CNT_FNS[31]_i_4_n_0 ;
  wire \CNT_FNS[31]_i_5_n_0 ;
  wire \CNT_FNS[31]_i_6_n_0 ;
  wire \CNT_FNS[31]_i_7_n_0 ;
  wire \CNT_FNS[31]_i_8_n_0 ;
  wire \CNT_FNS[3]_i_1_n_0 ;
  wire \CNT_FNS[3]_i_3_n_0 ;
  wire \CNT_FNS[3]_i_4_n_0 ;
  wire \CNT_FNS[3]_i_5_n_0 ;
  wire \CNT_FNS[3]_i_6_n_0 ;
  wire \CNT_FNS[4]_i_1_n_0 ;
  wire \CNT_FNS[5]_i_1_n_0 ;
  wire \CNT_FNS[6]_i_1_n_0 ;
  wire \CNT_FNS[7]_i_1_n_0 ;
  wire \CNT_FNS[7]_i_3_n_0 ;
  wire \CNT_FNS[7]_i_4_n_0 ;
  wire \CNT_FNS[7]_i_5_n_0 ;
  wire \CNT_FNS[7]_i_6_n_0 ;
  wire \CNT_FNS[8]_i_1_n_0 ;
  wire \CNT_FNS[9]_i_1_n_0 ;
  wire \CNT_FNS_reg[11]_i_2_n_0 ;
  wire \CNT_FNS_reg[11]_i_2_n_1 ;
  wire \CNT_FNS_reg[11]_i_2_n_2 ;
  wire \CNT_FNS_reg[11]_i_2_n_3 ;
  wire \CNT_FNS_reg[11]_i_2_n_4 ;
  wire \CNT_FNS_reg[11]_i_2_n_5 ;
  wire \CNT_FNS_reg[11]_i_2_n_6 ;
  wire \CNT_FNS_reg[11]_i_2_n_7 ;
  wire \CNT_FNS_reg[15]_i_2_n_0 ;
  wire \CNT_FNS_reg[15]_i_2_n_1 ;
  wire \CNT_FNS_reg[15]_i_2_n_2 ;
  wire \CNT_FNS_reg[15]_i_2_n_3 ;
  wire \CNT_FNS_reg[15]_i_2_n_4 ;
  wire \CNT_FNS_reg[15]_i_2_n_5 ;
  wire \CNT_FNS_reg[15]_i_2_n_6 ;
  wire \CNT_FNS_reg[15]_i_2_n_7 ;
  wire \CNT_FNS_reg[19]_i_2_n_0 ;
  wire \CNT_FNS_reg[19]_i_2_n_1 ;
  wire \CNT_FNS_reg[19]_i_2_n_2 ;
  wire \CNT_FNS_reg[19]_i_2_n_3 ;
  wire \CNT_FNS_reg[19]_i_2_n_4 ;
  wire \CNT_FNS_reg[19]_i_2_n_5 ;
  wire \CNT_FNS_reg[19]_i_2_n_6 ;
  wire \CNT_FNS_reg[19]_i_2_n_7 ;
  wire \CNT_FNS_reg[23]_i_2_n_0 ;
  wire \CNT_FNS_reg[23]_i_2_n_1 ;
  wire \CNT_FNS_reg[23]_i_2_n_2 ;
  wire \CNT_FNS_reg[23]_i_2_n_3 ;
  wire \CNT_FNS_reg[23]_i_2_n_4 ;
  wire \CNT_FNS_reg[23]_i_2_n_5 ;
  wire \CNT_FNS_reg[23]_i_2_n_6 ;
  wire \CNT_FNS_reg[23]_i_2_n_7 ;
  wire \CNT_FNS_reg[27]_i_2_n_0 ;
  wire \CNT_FNS_reg[27]_i_2_n_1 ;
  wire \CNT_FNS_reg[27]_i_2_n_2 ;
  wire \CNT_FNS_reg[27]_i_2_n_3 ;
  wire \CNT_FNS_reg[27]_i_2_n_4 ;
  wire \CNT_FNS_reg[27]_i_2_n_5 ;
  wire \CNT_FNS_reg[27]_i_2_n_6 ;
  wire \CNT_FNS_reg[27]_i_2_n_7 ;
  wire [31:0]\CNT_FNS_reg[31]_0 ;
  wire \CNT_FNS_reg[31]_i_2_n_0 ;
  wire \CNT_FNS_reg[31]_i_2_n_1 ;
  wire \CNT_FNS_reg[31]_i_2_n_2 ;
  wire \CNT_FNS_reg[31]_i_2_n_3 ;
  wire \CNT_FNS_reg[31]_i_2_n_4 ;
  wire \CNT_FNS_reg[31]_i_2_n_5 ;
  wire \CNT_FNS_reg[31]_i_2_n_6 ;
  wire \CNT_FNS_reg[31]_i_2_n_7 ;
  wire \CNT_FNS_reg[3]_i_2_n_0 ;
  wire \CNT_FNS_reg[3]_i_2_n_1 ;
  wire \CNT_FNS_reg[3]_i_2_n_2 ;
  wire \CNT_FNS_reg[3]_i_2_n_3 ;
  wire \CNT_FNS_reg[3]_i_2_n_4 ;
  wire \CNT_FNS_reg[3]_i_2_n_5 ;
  wire \CNT_FNS_reg[3]_i_2_n_6 ;
  wire \CNT_FNS_reg[3]_i_2_n_7 ;
  wire \CNT_FNS_reg[7]_i_2_n_0 ;
  wire \CNT_FNS_reg[7]_i_2_n_1 ;
  wire \CNT_FNS_reg[7]_i_2_n_2 ;
  wire \CNT_FNS_reg[7]_i_2_n_3 ;
  wire \CNT_FNS_reg[7]_i_2_n_4 ;
  wire \CNT_FNS_reg[7]_i_2_n_5 ;
  wire \CNT_FNS_reg[7]_i_2_n_6 ;
  wire \CNT_FNS_reg[7]_i_2_n_7 ;
  (* CNT_INC_NS = "1" *) (* RTL_KEEP = "true" *) (* attribure = "1" *) 
  (* is = "1" *) (* of = "1" *) wire [31:0]CNT_INC_FNS;
  wire \CNT_INC_FNS[0]_i_1_n_0 ;
  wire \CNT_INC_FNS[10]_i_1_n_0 ;
  wire \CNT_INC_FNS[11]_i_1_n_0 ;
  wire \CNT_INC_FNS[12]_i_1_n_0 ;
  wire \CNT_INC_FNS[13]_i_1_n_0 ;
  wire \CNT_INC_FNS[14]_i_1_n_0 ;
  wire \CNT_INC_FNS[15]_i_1_n_0 ;
  wire \CNT_INC_FNS[16]_i_1_n_0 ;
  wire \CNT_INC_FNS[17]_i_1_n_0 ;
  wire \CNT_INC_FNS[18]_i_1_n_0 ;
  wire \CNT_INC_FNS[19]_i_1_n_0 ;
  wire \CNT_INC_FNS[1]_i_1_n_0 ;
  wire \CNT_INC_FNS[20]_i_1_n_0 ;
  wire \CNT_INC_FNS[21]_i_1_n_0 ;
  wire \CNT_INC_FNS[22]_i_1_n_0 ;
  wire \CNT_INC_FNS[23]_i_1_n_0 ;
  wire \CNT_INC_FNS[24]_i_1_n_0 ;
  wire \CNT_INC_FNS[25]_i_1_n_0 ;
  wire \CNT_INC_FNS[26]_i_1_n_0 ;
  wire \CNT_INC_FNS[27]_i_1_n_0 ;
  wire \CNT_INC_FNS[28]_i_1_n_0 ;
  wire \CNT_INC_FNS[29]_i_1_n_0 ;
  wire \CNT_INC_FNS[2]_i_1_n_0 ;
  wire \CNT_INC_FNS[30]_i_1_n_0 ;
  wire \CNT_INC_FNS[31]_i_1_n_0 ;
  wire \CNT_INC_FNS[3]_i_1_n_0 ;
  wire \CNT_INC_FNS[4]_i_1_n_0 ;
  wire \CNT_INC_FNS[5]_i_1_n_0 ;
  wire \CNT_INC_FNS[6]_i_1_n_0 ;
  wire \CNT_INC_FNS[7]_i_1_n_0 ;
  wire \CNT_INC_FNS[8]_i_1_n_0 ;
  wire \CNT_INC_FNS[9]_i_1_n_0 ;
  (* CNT_FNS = "1" *) (* RTL_KEEP = "true" *) (* attribure = "1" *) 
  (* is = "1" *) (* of = "1" *) wire [7:0]CNT_INC_NS;
  wire \CNT_INC_NS[0]_i_1_n_0 ;
  wire \CNT_INC_NS[1]_i_1_n_0 ;
  wire \CNT_INC_NS[2]_i_1_n_0 ;
  wire \CNT_INC_NS[3]_i_1_n_0 ;
  wire \CNT_INC_NS[4]_i_1_n_0 ;
  wire \CNT_INC_NS[5]_i_1_n_0 ;
  wire \CNT_INC_NS[6]_i_1_n_0 ;
  wire \CNT_INC_NS[7]_i_1_n_0 ;
  wire [9:0]CNT_NS;
  wire \CNT_NS[3]_i_3_n_0 ;
  wire \CNT_NS[3]_i_4_n_0 ;
  wire \CNT_NS[3]_i_5_n_0 ;
  wire \CNT_NS[3]_i_6_n_0 ;
  wire \CNT_NS[7]_i_3_n_0 ;
  wire \CNT_NS[7]_i_4_n_0 ;
  wire \CNT_NS[7]_i_5_n_0 ;
  wire \CNT_NS[7]_i_6_n_0 ;
  wire \CNT_NS[9]_i_1_n_0 ;
  wire \CNT_NS_reg[3]_i_2_n_0 ;
  wire \CNT_NS_reg[3]_i_2_n_1 ;
  wire \CNT_NS_reg[3]_i_2_n_2 ;
  wire \CNT_NS_reg[3]_i_2_n_3 ;
  wire \CNT_NS_reg[3]_i_2_n_4 ;
  wire \CNT_NS_reg[3]_i_2_n_5 ;
  wire \CNT_NS_reg[3]_i_2_n_6 ;
  wire \CNT_NS_reg[3]_i_2_n_7 ;
  wire [7:0]\CNT_NS_reg[7]_0 ;
  wire \CNT_NS_reg[7]_i_2_n_0 ;
  wire \CNT_NS_reg[7]_i_2_n_1 ;
  wire \CNT_NS_reg[7]_i_2_n_2 ;
  wire \CNT_NS_reg[7]_i_2_n_3 ;
  wire \CNT_NS_reg[7]_i_2_n_4 ;
  wire \CNT_NS_reg[7]_i_2_n_5 ;
  wire \CNT_NS_reg[7]_i_2_n_6 ;
  wire \CNT_NS_reg[7]_i_2_n_7 ;
  wire \CNT_NS_reg[9]_i_3_n_3 ;
  wire \CNT_NS_reg[9]_i_3_n_6 ;
  wire \CNT_NS_reg[9]_i_3_n_7 ;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ToD_CNT_NS_CARRY_reg;
  wire ToD_CNT_NS_CARRY_reg_0;
  wire cnt_pp100us1__4;
  wire cnt_ppms1__2;
  wire out;
  wire [41:32]p_1_in;
  wire ptp_pp100us;
  wire ptp_ppms;
  wire ptp_ppms_i_2_n_0;
  wire ptp_ppus;
  wire ptp_ppus_pre;
  wire ptp_pulse_i_1_n_0;
  wire ptp_pulse_pre1_out;
  wire ptp_pulse_pre_i_1_n_0;
  wire [0:0]ptp_pulse_pre_reg_0;
  wire rtc_clk;
  wire rtc_enable;
  wire rtc_reset_n;
  wire [3:1]\NLW_CNT_NS_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_CNT_NS_reg[9]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[0]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [0]),
        .I2(\CNT_FNS_reg[3]_i_2_n_7 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[10]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [10]),
        .I2(\CNT_FNS_reg[11]_i_2_n_5 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[11]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [11]),
        .I2(\CNT_FNS_reg[11]_i_2_n_4 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[11]_i_3 
       (.I0(CNT_FNS[11]),
        .I1(CNT_INC_FNS[11]),
        .O(\CNT_FNS[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[11]_i_4 
       (.I0(CNT_FNS[10]),
        .I1(CNT_INC_FNS[10]),
        .O(\CNT_FNS[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[11]_i_5 
       (.I0(CNT_FNS[9]),
        .I1(CNT_INC_FNS[9]),
        .O(\CNT_FNS[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[11]_i_6 
       (.I0(CNT_FNS[8]),
        .I1(CNT_INC_FNS[8]),
        .O(\CNT_FNS[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[12]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [12]),
        .I2(\CNT_FNS_reg[15]_i_2_n_7 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[13]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [13]),
        .I2(\CNT_FNS_reg[15]_i_2_n_6 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[14]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [14]),
        .I2(\CNT_FNS_reg[15]_i_2_n_5 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[15]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [15]),
        .I2(\CNT_FNS_reg[15]_i_2_n_4 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[15]_i_3 
       (.I0(CNT_FNS[15]),
        .I1(CNT_INC_FNS[15]),
        .O(\CNT_FNS[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[15]_i_4 
       (.I0(CNT_FNS[14]),
        .I1(CNT_INC_FNS[14]),
        .O(\CNT_FNS[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[15]_i_5 
       (.I0(CNT_FNS[13]),
        .I1(CNT_INC_FNS[13]),
        .O(\CNT_FNS[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[15]_i_6 
       (.I0(CNT_FNS[12]),
        .I1(CNT_INC_FNS[12]),
        .O(\CNT_FNS[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[16]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [16]),
        .I2(\CNT_FNS_reg[19]_i_2_n_7 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[17]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [17]),
        .I2(\CNT_FNS_reg[19]_i_2_n_6 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[18]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [18]),
        .I2(\CNT_FNS_reg[19]_i_2_n_5 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[19]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [19]),
        .I2(\CNT_FNS_reg[19]_i_2_n_4 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[19]_i_3 
       (.I0(CNT_FNS[19]),
        .I1(CNT_INC_FNS[19]),
        .O(\CNT_FNS[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[19]_i_4 
       (.I0(CNT_FNS[18]),
        .I1(CNT_INC_FNS[18]),
        .O(\CNT_FNS[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[19]_i_5 
       (.I0(CNT_FNS[17]),
        .I1(CNT_INC_FNS[17]),
        .O(\CNT_FNS[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[19]_i_6 
       (.I0(CNT_FNS[16]),
        .I1(CNT_INC_FNS[16]),
        .O(\CNT_FNS[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[1]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [1]),
        .I2(\CNT_FNS_reg[3]_i_2_n_6 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[20]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [20]),
        .I2(\CNT_FNS_reg[23]_i_2_n_7 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[21]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [21]),
        .I2(\CNT_FNS_reg[23]_i_2_n_6 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[22]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [22]),
        .I2(\CNT_FNS_reg[23]_i_2_n_5 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[23]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [23]),
        .I2(\CNT_FNS_reg[23]_i_2_n_4 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[23]_i_3 
       (.I0(CNT_FNS[23]),
        .I1(CNT_INC_FNS[23]),
        .O(\CNT_FNS[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[23]_i_4 
       (.I0(CNT_FNS[22]),
        .I1(CNT_INC_FNS[22]),
        .O(\CNT_FNS[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[23]_i_5 
       (.I0(CNT_FNS[21]),
        .I1(CNT_INC_FNS[21]),
        .O(\CNT_FNS[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[23]_i_6 
       (.I0(CNT_FNS[20]),
        .I1(CNT_INC_FNS[20]),
        .O(\CNT_FNS[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[24]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [24]),
        .I2(\CNT_FNS_reg[27]_i_2_n_7 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[25]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [25]),
        .I2(\CNT_FNS_reg[27]_i_2_n_6 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[26]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [26]),
        .I2(\CNT_FNS_reg[27]_i_2_n_5 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[27]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [27]),
        .I2(\CNT_FNS_reg[27]_i_2_n_4 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[27]_i_3 
       (.I0(CNT_FNS[27]),
        .I1(CNT_INC_FNS[27]),
        .O(\CNT_FNS[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[27]_i_4 
       (.I0(CNT_FNS[26]),
        .I1(CNT_INC_FNS[26]),
        .O(\CNT_FNS[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[27]_i_5 
       (.I0(CNT_FNS[25]),
        .I1(CNT_INC_FNS[25]),
        .O(\CNT_FNS[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[27]_i_6 
       (.I0(CNT_FNS[24]),
        .I1(CNT_INC_FNS[24]),
        .O(\CNT_FNS[27]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[28]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [28]),
        .I2(\CNT_FNS_reg[31]_i_2_n_7 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[29]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [29]),
        .I2(\CNT_FNS_reg[31]_i_2_n_6 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[2]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [2]),
        .I2(\CNT_FNS_reg[3]_i_2_n_5 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[30]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [30]),
        .I2(\CNT_FNS_reg[31]_i_2_n_5 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[31]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [31]),
        .I2(\CNT_FNS_reg[31]_i_2_n_4 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h15555555)) 
    \CNT_FNS[31]_i_3 
       (.I0(out),
        .I1(\CNT_NS_reg[7]_i_2_n_4 ),
        .I2(\CNT_NS_reg[7]_i_2_n_5 ),
        .I3(\CNT_NS_reg[7]_i_2_n_6 ),
        .I4(\CNT_FNS[31]_i_8_n_0 ),
        .O(\CNT_FNS[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[31]_i_4 
       (.I0(CNT_FNS[31]),
        .I1(CNT_INC_FNS[31]),
        .O(\CNT_FNS[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[31]_i_5 
       (.I0(CNT_FNS[30]),
        .I1(CNT_INC_FNS[30]),
        .O(\CNT_FNS[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[31]_i_6 
       (.I0(CNT_FNS[29]),
        .I1(CNT_INC_FNS[29]),
        .O(\CNT_FNS[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[31]_i_7 
       (.I0(CNT_FNS[28]),
        .I1(CNT_INC_FNS[28]),
        .O(\CNT_FNS[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \CNT_FNS[31]_i_8 
       (.I0(\CNT_NS_reg[3]_i_2_n_4 ),
        .I1(\CNT_NS_reg[7]_i_2_n_7 ),
        .I2(\CNT_NS_reg[9]_i_3_n_6 ),
        .I3(\CNT_NS_reg[9]_i_3_n_7 ),
        .O(\CNT_FNS[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[3]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [3]),
        .I2(\CNT_FNS_reg[3]_i_2_n_4 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[3]_i_3 
       (.I0(CNT_FNS[3]),
        .I1(CNT_INC_FNS[3]),
        .O(\CNT_FNS[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[3]_i_4 
       (.I0(CNT_FNS[2]),
        .I1(CNT_INC_FNS[2]),
        .O(\CNT_FNS[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[3]_i_5 
       (.I0(CNT_FNS[1]),
        .I1(CNT_INC_FNS[1]),
        .O(\CNT_FNS[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[3]_i_6 
       (.I0(CNT_FNS[0]),
        .I1(CNT_INC_FNS[0]),
        .O(\CNT_FNS[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[4]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [4]),
        .I2(\CNT_FNS_reg[7]_i_2_n_7 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[5]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [5]),
        .I2(\CNT_FNS_reg[7]_i_2_n_6 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[6]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [6]),
        .I2(\CNT_FNS_reg[7]_i_2_n_5 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[7]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [7]),
        .I2(\CNT_FNS_reg[7]_i_2_n_4 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[7]_i_3 
       (.I0(CNT_FNS[7]),
        .I1(CNT_INC_FNS[7]),
        .O(\CNT_FNS[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[7]_i_4 
       (.I0(CNT_FNS[6]),
        .I1(CNT_INC_FNS[6]),
        .O(\CNT_FNS[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[7]_i_5 
       (.I0(CNT_FNS[5]),
        .I1(CNT_INC_FNS[5]),
        .O(\CNT_FNS[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_FNS[7]_i_6 
       (.I0(CNT_FNS[4]),
        .I1(CNT_INC_FNS[4]),
        .O(\CNT_FNS[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[8]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [8]),
        .I2(\CNT_FNS_reg[11]_i_2_n_7 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \CNT_FNS[9]_i_1 
       (.I0(out),
        .I1(\CNT_FNS_reg[31]_0 [9]),
        .I2(\CNT_FNS_reg[11]_i_2_n_6 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .O(\CNT_FNS[9]_i_1_n_0 ));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[0] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[0]_i_1_n_0 ),
        .Q(CNT_FNS[0]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[10] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[10]_i_1_n_0 ),
        .Q(CNT_FNS[10]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[11] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[11]_i_1_n_0 ),
        .Q(CNT_FNS[11]),
        .R(SR));
  CARRY4 \CNT_FNS_reg[11]_i_2 
       (.CI(\CNT_FNS_reg[7]_i_2_n_0 ),
        .CO({\CNT_FNS_reg[11]_i_2_n_0 ,\CNT_FNS_reg[11]_i_2_n_1 ,\CNT_FNS_reg[11]_i_2_n_2 ,\CNT_FNS_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(CNT_FNS[11:8]),
        .O({\CNT_FNS_reg[11]_i_2_n_4 ,\CNT_FNS_reg[11]_i_2_n_5 ,\CNT_FNS_reg[11]_i_2_n_6 ,\CNT_FNS_reg[11]_i_2_n_7 }),
        .S({\CNT_FNS[11]_i_3_n_0 ,\CNT_FNS[11]_i_4_n_0 ,\CNT_FNS[11]_i_5_n_0 ,\CNT_FNS[11]_i_6_n_0 }));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[12] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[12]_i_1_n_0 ),
        .Q(CNT_FNS[12]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[13] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[13]_i_1_n_0 ),
        .Q(CNT_FNS[13]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[14] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[14]_i_1_n_0 ),
        .Q(CNT_FNS[14]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[15] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[15]_i_1_n_0 ),
        .Q(CNT_FNS[15]),
        .R(SR));
  CARRY4 \CNT_FNS_reg[15]_i_2 
       (.CI(\CNT_FNS_reg[11]_i_2_n_0 ),
        .CO({\CNT_FNS_reg[15]_i_2_n_0 ,\CNT_FNS_reg[15]_i_2_n_1 ,\CNT_FNS_reg[15]_i_2_n_2 ,\CNT_FNS_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(CNT_FNS[15:12]),
        .O({\CNT_FNS_reg[15]_i_2_n_4 ,\CNT_FNS_reg[15]_i_2_n_5 ,\CNT_FNS_reg[15]_i_2_n_6 ,\CNT_FNS_reg[15]_i_2_n_7 }),
        .S({\CNT_FNS[15]_i_3_n_0 ,\CNT_FNS[15]_i_4_n_0 ,\CNT_FNS[15]_i_5_n_0 ,\CNT_FNS[15]_i_6_n_0 }));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[16] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[16]_i_1_n_0 ),
        .Q(CNT_FNS[16]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[17] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[17]_i_1_n_0 ),
        .Q(CNT_FNS[17]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[18] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[18]_i_1_n_0 ),
        .Q(CNT_FNS[18]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[19] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[19]_i_1_n_0 ),
        .Q(CNT_FNS[19]),
        .R(SR));
  CARRY4 \CNT_FNS_reg[19]_i_2 
       (.CI(\CNT_FNS_reg[15]_i_2_n_0 ),
        .CO({\CNT_FNS_reg[19]_i_2_n_0 ,\CNT_FNS_reg[19]_i_2_n_1 ,\CNT_FNS_reg[19]_i_2_n_2 ,\CNT_FNS_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(CNT_FNS[19:16]),
        .O({\CNT_FNS_reg[19]_i_2_n_4 ,\CNT_FNS_reg[19]_i_2_n_5 ,\CNT_FNS_reg[19]_i_2_n_6 ,\CNT_FNS_reg[19]_i_2_n_7 }),
        .S({\CNT_FNS[19]_i_3_n_0 ,\CNT_FNS[19]_i_4_n_0 ,\CNT_FNS[19]_i_5_n_0 ,\CNT_FNS[19]_i_6_n_0 }));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[1] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[1]_i_1_n_0 ),
        .Q(CNT_FNS[1]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[20] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[20]_i_1_n_0 ),
        .Q(CNT_FNS[20]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[21] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[21]_i_1_n_0 ),
        .Q(CNT_FNS[21]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[22] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[22]_i_1_n_0 ),
        .Q(CNT_FNS[22]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[23] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[23]_i_1_n_0 ),
        .Q(CNT_FNS[23]),
        .R(SR));
  CARRY4 \CNT_FNS_reg[23]_i_2 
       (.CI(\CNT_FNS_reg[19]_i_2_n_0 ),
        .CO({\CNT_FNS_reg[23]_i_2_n_0 ,\CNT_FNS_reg[23]_i_2_n_1 ,\CNT_FNS_reg[23]_i_2_n_2 ,\CNT_FNS_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(CNT_FNS[23:20]),
        .O({\CNT_FNS_reg[23]_i_2_n_4 ,\CNT_FNS_reg[23]_i_2_n_5 ,\CNT_FNS_reg[23]_i_2_n_6 ,\CNT_FNS_reg[23]_i_2_n_7 }),
        .S({\CNT_FNS[23]_i_3_n_0 ,\CNT_FNS[23]_i_4_n_0 ,\CNT_FNS[23]_i_5_n_0 ,\CNT_FNS[23]_i_6_n_0 }));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[24] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[24]_i_1_n_0 ),
        .Q(CNT_FNS[24]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[25] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[25]_i_1_n_0 ),
        .Q(CNT_FNS[25]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[26] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[26]_i_1_n_0 ),
        .Q(CNT_FNS[26]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[27] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[27]_i_1_n_0 ),
        .Q(CNT_FNS[27]),
        .R(SR));
  CARRY4 \CNT_FNS_reg[27]_i_2 
       (.CI(\CNT_FNS_reg[23]_i_2_n_0 ),
        .CO({\CNT_FNS_reg[27]_i_2_n_0 ,\CNT_FNS_reg[27]_i_2_n_1 ,\CNT_FNS_reg[27]_i_2_n_2 ,\CNT_FNS_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(CNT_FNS[27:24]),
        .O({\CNT_FNS_reg[27]_i_2_n_4 ,\CNT_FNS_reg[27]_i_2_n_5 ,\CNT_FNS_reg[27]_i_2_n_6 ,\CNT_FNS_reg[27]_i_2_n_7 }),
        .S({\CNT_FNS[27]_i_3_n_0 ,\CNT_FNS[27]_i_4_n_0 ,\CNT_FNS[27]_i_5_n_0 ,\CNT_FNS[27]_i_6_n_0 }));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[28] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[28]_i_1_n_0 ),
        .Q(CNT_FNS[28]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[29] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[29]_i_1_n_0 ),
        .Q(CNT_FNS[29]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[2] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[2]_i_1_n_0 ),
        .Q(CNT_FNS[2]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[30] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[30]_i_1_n_0 ),
        .Q(CNT_FNS[30]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[31] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[31]_i_1_n_0 ),
        .Q(CNT_FNS[31]),
        .R(SR));
  CARRY4 \CNT_FNS_reg[31]_i_2 
       (.CI(\CNT_FNS_reg[27]_i_2_n_0 ),
        .CO({\CNT_FNS_reg[31]_i_2_n_0 ,\CNT_FNS_reg[31]_i_2_n_1 ,\CNT_FNS_reg[31]_i_2_n_2 ,\CNT_FNS_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(CNT_FNS[31:28]),
        .O({\CNT_FNS_reg[31]_i_2_n_4 ,\CNT_FNS_reg[31]_i_2_n_5 ,\CNT_FNS_reg[31]_i_2_n_6 ,\CNT_FNS_reg[31]_i_2_n_7 }),
        .S({\CNT_FNS[31]_i_4_n_0 ,\CNT_FNS[31]_i_5_n_0 ,\CNT_FNS[31]_i_6_n_0 ,\CNT_FNS[31]_i_7_n_0 }));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[3] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[3]_i_1_n_0 ),
        .Q(CNT_FNS[3]),
        .R(SR));
  CARRY4 \CNT_FNS_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\CNT_FNS_reg[3]_i_2_n_0 ,\CNT_FNS_reg[3]_i_2_n_1 ,\CNT_FNS_reg[3]_i_2_n_2 ,\CNT_FNS_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(CNT_FNS[3:0]),
        .O({\CNT_FNS_reg[3]_i_2_n_4 ,\CNT_FNS_reg[3]_i_2_n_5 ,\CNT_FNS_reg[3]_i_2_n_6 ,\CNT_FNS_reg[3]_i_2_n_7 }),
        .S({\CNT_FNS[3]_i_3_n_0 ,\CNT_FNS[3]_i_4_n_0 ,\CNT_FNS[3]_i_5_n_0 ,\CNT_FNS[3]_i_6_n_0 }));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[4] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[4]_i_1_n_0 ),
        .Q(CNT_FNS[4]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[5] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[5]_i_1_n_0 ),
        .Q(CNT_FNS[5]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[6] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[6]_i_1_n_0 ),
        .Q(CNT_FNS[6]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[7] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[7]_i_1_n_0 ),
        .Q(CNT_FNS[7]),
        .R(SR));
  CARRY4 \CNT_FNS_reg[7]_i_2 
       (.CI(\CNT_FNS_reg[3]_i_2_n_0 ),
        .CO({\CNT_FNS_reg[7]_i_2_n_0 ,\CNT_FNS_reg[7]_i_2_n_1 ,\CNT_FNS_reg[7]_i_2_n_2 ,\CNT_FNS_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(CNT_FNS[7:4]),
        .O({\CNT_FNS_reg[7]_i_2_n_4 ,\CNT_FNS_reg[7]_i_2_n_5 ,\CNT_FNS_reg[7]_i_2_n_6 ,\CNT_FNS_reg[7]_i_2_n_7 }),
        .S({\CNT_FNS[7]_i_3_n_0 ,\CNT_FNS[7]_i_4_n_0 ,\CNT_FNS[7]_i_5_n_0 ,\CNT_FNS[7]_i_6_n_0 }));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[8] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[8]_i_1_n_0 ),
        .Q(CNT_FNS[8]),
        .R(SR));
  (* CNT_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_FNS_reg[9] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_FNS[9]_i_1_n_0 ),
        .Q(CNT_FNS[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[0]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [0]),
        .I1(out),
        .I2(CNT_INC_FNS[0]),
        .O(\CNT_INC_FNS[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[10]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [10]),
        .I1(out),
        .I2(CNT_INC_FNS[10]),
        .O(\CNT_INC_FNS[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[11]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [11]),
        .I1(out),
        .I2(CNT_INC_FNS[11]),
        .O(\CNT_INC_FNS[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[12]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [12]),
        .I1(out),
        .I2(CNT_INC_FNS[12]),
        .O(\CNT_INC_FNS[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[13]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [13]),
        .I1(out),
        .I2(CNT_INC_FNS[13]),
        .O(\CNT_INC_FNS[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[14]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [14]),
        .I1(out),
        .I2(CNT_INC_FNS[14]),
        .O(\CNT_INC_FNS[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[15]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [15]),
        .I1(out),
        .I2(CNT_INC_FNS[15]),
        .O(\CNT_INC_FNS[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[16]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [16]),
        .I1(out),
        .I2(CNT_INC_FNS[16]),
        .O(\CNT_INC_FNS[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[17]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [17]),
        .I1(out),
        .I2(CNT_INC_FNS[17]),
        .O(\CNT_INC_FNS[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[18]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [18]),
        .I1(out),
        .I2(CNT_INC_FNS[18]),
        .O(\CNT_INC_FNS[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[19]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [19]),
        .I1(out),
        .I2(CNT_INC_FNS[19]),
        .O(\CNT_INC_FNS[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[1]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [1]),
        .I1(out),
        .I2(CNT_INC_FNS[1]),
        .O(\CNT_INC_FNS[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[20]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [20]),
        .I1(out),
        .I2(CNT_INC_FNS[20]),
        .O(\CNT_INC_FNS[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[21]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [21]),
        .I1(out),
        .I2(CNT_INC_FNS[21]),
        .O(\CNT_INC_FNS[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[22]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [22]),
        .I1(out),
        .I2(CNT_INC_FNS[22]),
        .O(\CNT_INC_FNS[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[23]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [23]),
        .I1(out),
        .I2(CNT_INC_FNS[23]),
        .O(\CNT_INC_FNS[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[24]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [24]),
        .I1(out),
        .I2(CNT_INC_FNS[24]),
        .O(\CNT_INC_FNS[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[25]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [25]),
        .I1(out),
        .I2(CNT_INC_FNS[25]),
        .O(\CNT_INC_FNS[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[26]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [26]),
        .I1(out),
        .I2(CNT_INC_FNS[26]),
        .O(\CNT_INC_FNS[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[27]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [27]),
        .I1(out),
        .I2(CNT_INC_FNS[27]),
        .O(\CNT_INC_FNS[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[28]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [28]),
        .I1(out),
        .I2(CNT_INC_FNS[28]),
        .O(\CNT_INC_FNS[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[29]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [29]),
        .I1(out),
        .I2(CNT_INC_FNS[29]),
        .O(\CNT_INC_FNS[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[2]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [2]),
        .I1(out),
        .I2(CNT_INC_FNS[2]),
        .O(\CNT_INC_FNS[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[30]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [30]),
        .I1(out),
        .I2(CNT_INC_FNS[30]),
        .O(\CNT_INC_FNS[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[31]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [31]),
        .I1(out),
        .I2(CNT_INC_FNS[31]),
        .O(\CNT_INC_FNS[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[3]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [3]),
        .I1(out),
        .I2(CNT_INC_FNS[3]),
        .O(\CNT_INC_FNS[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[4]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [4]),
        .I1(out),
        .I2(CNT_INC_FNS[4]),
        .O(\CNT_INC_FNS[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[5]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [5]),
        .I1(out),
        .I2(CNT_INC_FNS[5]),
        .O(\CNT_INC_FNS[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[6]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [6]),
        .I1(out),
        .I2(CNT_INC_FNS[6]),
        .O(\CNT_INC_FNS[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[7]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [7]),
        .I1(out),
        .I2(CNT_INC_FNS[7]),
        .O(\CNT_INC_FNS[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[8]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [8]),
        .I1(out),
        .I2(CNT_INC_FNS[8]),
        .O(\CNT_INC_FNS[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_FNS[9]_i_1 
       (.I0(\CNT_FNS_reg[31]_0 [9]),
        .I1(out),
        .I2(CNT_INC_FNS[9]),
        .O(\CNT_INC_FNS[9]_i_1_n_0 ));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[0] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[0]_i_1_n_0 ),
        .Q(CNT_INC_FNS[0]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[10] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[10]_i_1_n_0 ),
        .Q(CNT_INC_FNS[10]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[11] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[11]_i_1_n_0 ),
        .Q(CNT_INC_FNS[11]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[12] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[12]_i_1_n_0 ),
        .Q(CNT_INC_FNS[12]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[13] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[13]_i_1_n_0 ),
        .Q(CNT_INC_FNS[13]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[14] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[14]_i_1_n_0 ),
        .Q(CNT_INC_FNS[14]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[15] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[15]_i_1_n_0 ),
        .Q(CNT_INC_FNS[15]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[16] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[16]_i_1_n_0 ),
        .Q(CNT_INC_FNS[16]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[17] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[17]_i_1_n_0 ),
        .Q(CNT_INC_FNS[17]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[18] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[18]_i_1_n_0 ),
        .Q(CNT_INC_FNS[18]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[19] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[19]_i_1_n_0 ),
        .Q(CNT_INC_FNS[19]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[1] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[1]_i_1_n_0 ),
        .Q(CNT_INC_FNS[1]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[20] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[20]_i_1_n_0 ),
        .Q(CNT_INC_FNS[20]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[21] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[21]_i_1_n_0 ),
        .Q(CNT_INC_FNS[21]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[22] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[22]_i_1_n_0 ),
        .Q(CNT_INC_FNS[22]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[23] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[23]_i_1_n_0 ),
        .Q(CNT_INC_FNS[23]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[24] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[24]_i_1_n_0 ),
        .Q(CNT_INC_FNS[24]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[25] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[25]_i_1_n_0 ),
        .Q(CNT_INC_FNS[25]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[26] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[26]_i_1_n_0 ),
        .Q(CNT_INC_FNS[26]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[27] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[27]_i_1_n_0 ),
        .Q(CNT_INC_FNS[27]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[28] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[28]_i_1_n_0 ),
        .Q(CNT_INC_FNS[28]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[29] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[29]_i_1_n_0 ),
        .Q(CNT_INC_FNS[29]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[2] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[2]_i_1_n_0 ),
        .Q(CNT_INC_FNS[2]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[30] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[30]_i_1_n_0 ),
        .Q(CNT_INC_FNS[30]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[31] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[31]_i_1_n_0 ),
        .Q(CNT_INC_FNS[31]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[3] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[3]_i_1_n_0 ),
        .Q(CNT_INC_FNS[3]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[4] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[4]_i_1_n_0 ),
        .Q(CNT_INC_FNS[4]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[5] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[5]_i_1_n_0 ),
        .Q(CNT_INC_FNS[5]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[6] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[6]_i_1_n_0 ),
        .Q(CNT_INC_FNS[6]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[7] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[7]_i_1_n_0 ),
        .Q(CNT_INC_FNS[7]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[8] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[8]_i_1_n_0 ),
        .Q(CNT_INC_FNS[8]),
        .R(SR));
  (* CNT_INC_NS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_FNS_reg[9] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_FNS[9]_i_1_n_0 ),
        .Q(CNT_INC_FNS[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_NS[0]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [0]),
        .I1(out),
        .I2(CNT_INC_NS[0]),
        .O(\CNT_INC_NS[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_NS[1]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [1]),
        .I1(out),
        .I2(CNT_INC_NS[1]),
        .O(\CNT_INC_NS[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_NS[2]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [2]),
        .I1(out),
        .I2(CNT_INC_NS[2]),
        .O(\CNT_INC_NS[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_NS[3]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [3]),
        .I1(out),
        .I2(CNT_INC_NS[3]),
        .O(\CNT_INC_NS[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_NS[4]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [4]),
        .I1(out),
        .I2(CNT_INC_NS[4]),
        .O(\CNT_INC_NS[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_NS[5]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [5]),
        .I1(out),
        .I2(CNT_INC_NS[5]),
        .O(\CNT_INC_NS[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_NS[6]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [6]),
        .I1(out),
        .I2(CNT_INC_NS[6]),
        .O(\CNT_INC_NS[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \CNT_INC_NS[7]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [7]),
        .I1(out),
        .I2(CNT_INC_NS[7]),
        .O(\CNT_INC_NS[7]_i_1_n_0 ));
  (* CNT_FNS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_NS_reg[0] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_NS[0]_i_1_n_0 ),
        .Q(CNT_INC_NS[0]),
        .R(SR));
  (* CNT_FNS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_NS_reg[1] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_NS[1]_i_1_n_0 ),
        .Q(CNT_INC_NS[1]),
        .R(SR));
  (* CNT_FNS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_NS_reg[2] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_NS[2]_i_1_n_0 ),
        .Q(CNT_INC_NS[2]),
        .R(SR));
  (* CNT_FNS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDSE #(
    .INIT(1'b0)) 
    \CNT_INC_NS_reg[3] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_NS[3]_i_1_n_0 ),
        .Q(CNT_INC_NS[3]),
        .S(SR));
  (* CNT_FNS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_NS_reg[4] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_NS[4]_i_1_n_0 ),
        .Q(CNT_INC_NS[4]),
        .R(SR));
  (* CNT_FNS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_NS_reg[5] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_NS[5]_i_1_n_0 ),
        .Q(CNT_INC_NS[5]),
        .R(SR));
  (* CNT_FNS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_NS_reg[6] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_NS[6]_i_1_n_0 ),
        .Q(CNT_INC_NS[6]),
        .R(SR));
  (* CNT_FNS = "1" *) 
  (* KEEP = "yes" *) 
  (* attribure = "1" *) 
  (* is = "1" *) 
  (* of = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    \CNT_INC_NS_reg[7] 
       (.C(rtc_clk),
        .CE(rtc_enable),
        .D(\CNT_INC_NS[7]_i_1_n_0 ),
        .Q(CNT_INC_NS[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \CNT_NS[0]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [0]),
        .I1(out),
        .I2(\CNT_NS_reg[3]_i_2_n_7 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .I4(rtc_reset_n),
        .O(CNT_NS[0]));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \CNT_NS[1]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [1]),
        .I1(out),
        .I2(\CNT_NS_reg[3]_i_2_n_6 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .I4(rtc_reset_n),
        .O(CNT_NS[1]));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \CNT_NS[2]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [2]),
        .I1(out),
        .I2(\CNT_NS_reg[3]_i_2_n_5 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .I4(rtc_reset_n),
        .O(CNT_NS[2]));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \CNT_NS[3]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [3]),
        .I1(out),
        .I2(\CNT_NS_reg[3]_i_2_n_4 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .I4(rtc_reset_n),
        .O(CNT_NS[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_NS[3]_i_3 
       (.I0(p_1_in[35]),
        .I1(CNT_INC_NS[3]),
        .O(\CNT_NS[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_NS[3]_i_4 
       (.I0(p_1_in[34]),
        .I1(CNT_INC_NS[2]),
        .O(\CNT_NS[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_NS[3]_i_5 
       (.I0(p_1_in[33]),
        .I1(CNT_INC_NS[1]),
        .O(\CNT_NS[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_NS[3]_i_6 
       (.I0(p_1_in[32]),
        .I1(CNT_INC_NS[0]),
        .O(\CNT_NS[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \CNT_NS[4]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [4]),
        .I1(out),
        .I2(\CNT_NS_reg[7]_i_2_n_7 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .I4(rtc_reset_n),
        .O(CNT_NS[4]));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \CNT_NS[5]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [5]),
        .I1(out),
        .I2(\CNT_NS_reg[7]_i_2_n_6 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .I4(rtc_reset_n),
        .O(CNT_NS[5]));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \CNT_NS[6]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [6]),
        .I1(out),
        .I2(\CNT_NS_reg[7]_i_2_n_5 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .I4(rtc_reset_n),
        .O(CNT_NS[6]));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \CNT_NS[7]_i_1 
       (.I0(\CNT_NS_reg[7]_0 [7]),
        .I1(out),
        .I2(\CNT_NS_reg[7]_i_2_n_4 ),
        .I3(\CNT_FNS[31]_i_3_n_0 ),
        .I4(rtc_reset_n),
        .O(CNT_NS[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_NS[7]_i_3 
       (.I0(p_1_in[39]),
        .I1(CNT_INC_NS[7]),
        .O(\CNT_NS[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_NS[7]_i_4 
       (.I0(p_1_in[38]),
        .I1(CNT_INC_NS[6]),
        .O(\CNT_NS[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_NS[7]_i_5 
       (.I0(p_1_in[37]),
        .I1(CNT_INC_NS[5]),
        .O(\CNT_NS[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \CNT_NS[7]_i_6 
       (.I0(p_1_in[36]),
        .I1(CNT_INC_NS[4]),
        .O(\CNT_NS[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \CNT_NS[8]_i_1 
       (.I0(rtc_reset_n),
        .I1(\CNT_FNS[31]_i_3_n_0 ),
        .I2(\CNT_NS_reg[9]_i_3_n_7 ),
        .O(CNT_NS[8]));
  LUT2 #(
    .INIT(4'hB)) 
    \CNT_NS[9]_i_1 
       (.I0(rtc_enable),
        .I1(rtc_reset_n),
        .O(\CNT_NS[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \CNT_NS[9]_i_2 
       (.I0(rtc_reset_n),
        .I1(\CNT_FNS[31]_i_3_n_0 ),
        .I2(\CNT_NS_reg[9]_i_3_n_6 ),
        .O(CNT_NS[9]));
  FDRE #(
    .INIT(1'b0)) 
    \CNT_NS_reg[0] 
       (.C(rtc_clk),
        .CE(\CNT_NS[9]_i_1_n_0 ),
        .D(CNT_NS[0]),
        .Q(p_1_in[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CNT_NS_reg[1] 
       (.C(rtc_clk),
        .CE(\CNT_NS[9]_i_1_n_0 ),
        .D(CNT_NS[1]),
        .Q(p_1_in[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CNT_NS_reg[2] 
       (.C(rtc_clk),
        .CE(\CNT_NS[9]_i_1_n_0 ),
        .D(CNT_NS[2]),
        .Q(p_1_in[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CNT_NS_reg[3] 
       (.C(rtc_clk),
        .CE(\CNT_NS[9]_i_1_n_0 ),
        .D(CNT_NS[3]),
        .Q(p_1_in[35]),
        .R(1'b0));
  CARRY4 \CNT_NS_reg[3]_i_2 
       (.CI(\CNT_FNS_reg[31]_i_2_n_0 ),
        .CO({\CNT_NS_reg[3]_i_2_n_0 ,\CNT_NS_reg[3]_i_2_n_1 ,\CNT_NS_reg[3]_i_2_n_2 ,\CNT_NS_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in[35:32]),
        .O({\CNT_NS_reg[3]_i_2_n_4 ,\CNT_NS_reg[3]_i_2_n_5 ,\CNT_NS_reg[3]_i_2_n_6 ,\CNT_NS_reg[3]_i_2_n_7 }),
        .S({\CNT_NS[3]_i_3_n_0 ,\CNT_NS[3]_i_4_n_0 ,\CNT_NS[3]_i_5_n_0 ,\CNT_NS[3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \CNT_NS_reg[4] 
       (.C(rtc_clk),
        .CE(\CNT_NS[9]_i_1_n_0 ),
        .D(CNT_NS[4]),
        .Q(p_1_in[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CNT_NS_reg[5] 
       (.C(rtc_clk),
        .CE(\CNT_NS[9]_i_1_n_0 ),
        .D(CNT_NS[5]),
        .Q(p_1_in[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CNT_NS_reg[6] 
       (.C(rtc_clk),
        .CE(\CNT_NS[9]_i_1_n_0 ),
        .D(CNT_NS[6]),
        .Q(p_1_in[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CNT_NS_reg[7] 
       (.C(rtc_clk),
        .CE(\CNT_NS[9]_i_1_n_0 ),
        .D(CNT_NS[7]),
        .Q(p_1_in[39]),
        .R(1'b0));
  CARRY4 \CNT_NS_reg[7]_i_2 
       (.CI(\CNT_NS_reg[3]_i_2_n_0 ),
        .CO({\CNT_NS_reg[7]_i_2_n_0 ,\CNT_NS_reg[7]_i_2_n_1 ,\CNT_NS_reg[7]_i_2_n_2 ,\CNT_NS_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in[39:36]),
        .O({\CNT_NS_reg[7]_i_2_n_4 ,\CNT_NS_reg[7]_i_2_n_5 ,\CNT_NS_reg[7]_i_2_n_6 ,\CNT_NS_reg[7]_i_2_n_7 }),
        .S({\CNT_NS[7]_i_3_n_0 ,\CNT_NS[7]_i_4_n_0 ,\CNT_NS[7]_i_5_n_0 ,\CNT_NS[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \CNT_NS_reg[8] 
       (.C(rtc_clk),
        .CE(\CNT_NS[9]_i_1_n_0 ),
        .D(CNT_NS[8]),
        .Q(p_1_in[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CNT_NS_reg[9] 
       (.C(rtc_clk),
        .CE(\CNT_NS[9]_i_1_n_0 ),
        .D(CNT_NS[9]),
        .Q(p_1_in[41]),
        .R(1'b0));
  CARRY4 \CNT_NS_reg[9]_i_3 
       (.CI(\CNT_NS_reg[7]_i_2_n_0 ),
        .CO({\NLW_CNT_NS_reg[9]_i_3_CO_UNCONNECTED [3:1],\CNT_NS_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_CNT_NS_reg[9]_i_3_O_UNCONNECTED [3:2],\CNT_NS_reg[9]_i_3_n_6 ,\CNT_NS_reg[9]_i_3_n_7 }),
        .S({1'b0,1'b0,p_1_in[41:40]}));
  LUT2 #(
    .INIT(4'hE)) 
    \cnt_pp100us[6]_i_1 
       (.I0(out),
        .I1(ptp_ppus_pre),
        .O(E));
  LUT3 #(
    .INIT(8'hF8)) 
    \cnt_ppms[3]_i_1 
       (.I0(ptp_ppus_pre),
        .I1(cnt_pp100us1__4),
        .I2(out),
        .O(ptp_pulse_pre_reg_0));
  LUT5 #(
    .INIT(32'hFDFDFCEC)) 
    ptp_pp100us_i_1
       (.I0(ptp_ppms_i_2_n_0),
        .I1(out),
        .I2(cnt_pp100us1__4),
        .I3(ptp_ppus_pre),
        .I4(ptp_pp100us),
        .O(ToD_CNT_NS_CARRY_reg));
  LUT6 #(
    .INIT(64'hFBFBFBFBFAAAAAAA)) 
    ptp_ppms_i_1
       (.I0(out),
        .I1(ptp_ppms_i_2_n_0),
        .I2(cnt_pp100us1__4),
        .I3(cnt_ppms1__2),
        .I4(ptp_ppus_pre),
        .I5(ptp_ppms),
        .O(ToD_CNT_NS_CARRY_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ptp_ppms_i_2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(ptp_ppus_pre),
        .O(ptp_ppms_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ptp_pps_i_2
       (.I0(rtc_reset_n),
        .O(SR));
  LUT4 #(
    .INIT(16'hFBC8)) 
    ptp_pulse_i_1
       (.I0(ptp_ppus_pre),
        .I1(rtc_enable),
        .I2(out),
        .I3(ptp_ppus),
        .O(ptp_pulse_i_1_n_0));
  LUT5 #(
    .INIT(32'h00E0C0E0)) 
    ptp_pulse_pre_i_1
       (.I0(ptp_ppus_pre),
        .I1(ptp_pulse_pre1_out),
        .I2(rtc_reset_n),
        .I3(rtc_enable),
        .I4(out),
        .O(ptp_pulse_pre_i_1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    ptp_pulse_pre_i_2
       (.I0(rtc_enable),
        .I1(\CNT_NS_reg[7]_i_2_n_4 ),
        .I2(\CNT_NS_reg[7]_i_2_n_5 ),
        .I3(\CNT_NS_reg[7]_i_2_n_6 ),
        .I4(\CNT_FNS[31]_i_8_n_0 ),
        .O(ptp_pulse_pre1_out));
  FDRE #(
    .INIT(1'b0)) 
    ptp_pulse_pre_reg
       (.C(rtc_clk),
        .CE(1'b1),
        .D(ptp_pulse_pre_i_1_n_0),
        .Q(ptp_ppus_pre),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ptp_pulse_reg
       (.C(rtc_clk),
        .CE(1'b1),
        .D(ptp_pulse_i_1_n_0),
        .Q(ptp_ppus),
        .R(SR));
endmodule

module ptpv2_lite_rtc_sync
   (ToD_CNT_NS_CARRY9_out,
    Q,
    csr_rtc_en_reg,
    tod_adj_ld,
    ToD_CNT_NS_CARRY_reg,
    rtc_enable,
    tod_ack1,
    ToD_CNT_NS_CARRY_reg_0,
    CO,
    tod_adj_dec,
    SR,
    rtc_clk);
  output ToD_CNT_NS_CARRY9_out;
  output [0:0]Q;
  output csr_rtc_en_reg;
  input tod_adj_ld;
  input ToD_CNT_NS_CARRY_reg;
  input rtc_enable;
  input tod_ack1;
  input ToD_CNT_NS_CARRY_reg_0;
  input [0:0]CO;
  input tod_adj_dec;
  input [0:0]SR;
  input rtc_clk;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ToD_CNT_NS_CARRY9_out;
  wire ToD_CNT_NS_CARRY_reg;
  wire ToD_CNT_NS_CARRY_reg_0;
  wire csr_rtc_en_reg;
  wire [2:1]p_0_out;
  wire rtc_clk;
  wire rtc_enable;
  wire tod_ack1;
  wire tod_adj_ack1__0;
  wire tod_adj_dec;
  wire tod_adj_ld;

  LUT5 #(
    .INIT(32'h00001B11)) 
    \ToD_CNT_NS[29]_i_5 
       (.I0(tod_adj_ack1__0),
        .I1(rtc_enable),
        .I2(CO),
        .I3(tod_adj_dec),
        .I4(tod_ack1),
        .O(csr_rtc_en_reg));
  LUT3 #(
    .INIT(8'h08)) 
    \ToD_CNT_NS[29]_i_8 
       (.I0(Q),
        .I1(tod_adj_ld),
        .I2(ToD_CNT_NS_CARRY_reg),
        .O(tod_adj_ack1__0));
  LUT6 #(
    .INIT(64'h0000F70000000000)) 
    ToD_CNT_NS_CARRY_i_1
       (.I0(Q),
        .I1(tod_adj_ld),
        .I2(ToD_CNT_NS_CARRY_reg),
        .I3(rtc_enable),
        .I4(tod_ack1),
        .I5(ToD_CNT_NS_CARRY_reg_0),
        .O(ToD_CNT_NS_CARRY9_out));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[0] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(tod_adj_ld),
        .Q(p_0_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[1] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(p_0_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[2] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(Q),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ptpv2_lite_rtc_sync" *) 
module ptpv2_lite_rtc_sync_0
   (D,
    \reg_sig_reg[2]_0 ,
    inc_ack1__0,
    inc_ack_reg,
    \reg_sig_reg[2]_1 ,
    O,
    p_1_in,
    \INC_CNT_NS_reg[0] ,
    \INC_CNT_NS_reg[1] ,
    \INC_CNT_NS_reg[2] ,
    \INC_CNT_NS_reg[3] ,
    \INC_CNT_NS_reg[7] ,
    \INC_CNT_NS_reg[4] ,
    \INC_CNT_NS_reg[5] ,
    \INC_CNT_NS_reg[6] ,
    \INC_CNT_NS_reg[7]_0 ,
    \INC_CNT_FNS_reg[3] ,
    \INC_CNT_FNS_reg[3]_0 ,
    \INC_CNT_FNS_reg[0] ,
    \INC_CNT_FNS_reg[1] ,
    \INC_CNT_FNS_reg[2] ,
    \INC_CNT_FNS_reg[3]_1 ,
    \INC_CNT_FNS_reg[7] ,
    \INC_CNT_FNS_reg[7]_0 ,
    \INC_CNT_FNS_reg[4] ,
    \INC_CNT_FNS_reg[5] ,
    \INC_CNT_FNS_reg[6] ,
    \INC_CNT_FNS_reg[7]_1 ,
    \INC_CNT_FNS_reg[11] ,
    \INC_CNT_FNS_reg[11]_0 ,
    \INC_CNT_FNS_reg[8] ,
    \INC_CNT_FNS_reg[9] ,
    \INC_CNT_FNS_reg[10] ,
    \INC_CNT_FNS_reg[11]_1 ,
    \INC_CNT_FNS_reg[15] ,
    \INC_CNT_FNS_reg[15]_0 ,
    \INC_CNT_FNS_reg[12] ,
    \INC_CNT_FNS_reg[13] ,
    \INC_CNT_FNS_reg[14] ,
    \INC_CNT_FNS_reg[15]_1 ,
    \INC_CNT_FNS_reg[19] ,
    \INC_CNT_FNS_reg[19]_0 ,
    \INC_CNT_FNS_reg[16] ,
    \INC_CNT_FNS_reg[17] ,
    \INC_CNT_FNS_reg[18] ,
    \INC_CNT_FNS_reg[19]_1 ,
    \INC_CNT_FNS_reg[23] ,
    \INC_CNT_FNS_reg[23]_0 ,
    \INC_CNT_FNS_reg[20] ,
    \INC_CNT_FNS_reg[21] ,
    \INC_CNT_FNS_reg[22] ,
    \INC_CNT_FNS_reg[23]_1 ,
    \INC_CNT_FNS_reg[27] ,
    \INC_CNT_FNS_reg[27]_0 ,
    \INC_CNT_FNS_reg[24] ,
    \INC_CNT_FNS_reg[25] ,
    \INC_CNT_FNS_reg[26] ,
    \INC_CNT_FNS_reg[27]_1 ,
    \INC_CNT_FNS_reg[31] ,
    \INC_CNT_FNS_reg[31]_0 ,
    \INC_CNT_FNS_reg[28] ,
    \INC_CNT_FNS_reg[29] ,
    \INC_CNT_FNS_reg[30] ,
    \INC_CNT_FNS_reg[31]_1 ,
    Q,
    inc_adj_ld,
    inc_adj_ack_reg,
    inc_adj_dec,
    inc_ld_ld,
    inc_adj_ack_reg_0,
    SR,
    rtc_clk);
  output [7:0]D;
  output [31:0]\reg_sig_reg[2]_0 ;
  output inc_ack1__0;
  output inc_ack_reg;
  output \reg_sig_reg[2]_1 ;
  input [3:0]O;
  input [7:0]p_1_in;
  input \INC_CNT_NS_reg[0] ;
  input \INC_CNT_NS_reg[1] ;
  input \INC_CNT_NS_reg[2] ;
  input \INC_CNT_NS_reg[3] ;
  input [3:0]\INC_CNT_NS_reg[7] ;
  input \INC_CNT_NS_reg[4] ;
  input \INC_CNT_NS_reg[5] ;
  input \INC_CNT_NS_reg[6] ;
  input \INC_CNT_NS_reg[7]_0 ;
  input [3:0]\INC_CNT_FNS_reg[3] ;
  input [3:0]\INC_CNT_FNS_reg[3]_0 ;
  input \INC_CNT_FNS_reg[0] ;
  input \INC_CNT_FNS_reg[1] ;
  input \INC_CNT_FNS_reg[2] ;
  input \INC_CNT_FNS_reg[3]_1 ;
  input [3:0]\INC_CNT_FNS_reg[7] ;
  input [3:0]\INC_CNT_FNS_reg[7]_0 ;
  input \INC_CNT_FNS_reg[4] ;
  input \INC_CNT_FNS_reg[5] ;
  input \INC_CNT_FNS_reg[6] ;
  input \INC_CNT_FNS_reg[7]_1 ;
  input [3:0]\INC_CNT_FNS_reg[11] ;
  input [3:0]\INC_CNT_FNS_reg[11]_0 ;
  input \INC_CNT_FNS_reg[8] ;
  input \INC_CNT_FNS_reg[9] ;
  input \INC_CNT_FNS_reg[10] ;
  input \INC_CNT_FNS_reg[11]_1 ;
  input [3:0]\INC_CNT_FNS_reg[15] ;
  input [3:0]\INC_CNT_FNS_reg[15]_0 ;
  input \INC_CNT_FNS_reg[12] ;
  input \INC_CNT_FNS_reg[13] ;
  input \INC_CNT_FNS_reg[14] ;
  input \INC_CNT_FNS_reg[15]_1 ;
  input [3:0]\INC_CNT_FNS_reg[19] ;
  input [3:0]\INC_CNT_FNS_reg[19]_0 ;
  input \INC_CNT_FNS_reg[16] ;
  input \INC_CNT_FNS_reg[17] ;
  input \INC_CNT_FNS_reg[18] ;
  input \INC_CNT_FNS_reg[19]_1 ;
  input [3:0]\INC_CNT_FNS_reg[23] ;
  input [3:0]\INC_CNT_FNS_reg[23]_0 ;
  input \INC_CNT_FNS_reg[20] ;
  input \INC_CNT_FNS_reg[21] ;
  input \INC_CNT_FNS_reg[22] ;
  input \INC_CNT_FNS_reg[23]_1 ;
  input [3:0]\INC_CNT_FNS_reg[27] ;
  input [3:0]\INC_CNT_FNS_reg[27]_0 ;
  input \INC_CNT_FNS_reg[24] ;
  input \INC_CNT_FNS_reg[25] ;
  input \INC_CNT_FNS_reg[26] ;
  input \INC_CNT_FNS_reg[27]_1 ;
  input [3:0]\INC_CNT_FNS_reg[31] ;
  input [3:0]\INC_CNT_FNS_reg[31]_0 ;
  input \INC_CNT_FNS_reg[28] ;
  input \INC_CNT_FNS_reg[29] ;
  input \INC_CNT_FNS_reg[30] ;
  input \INC_CNT_FNS_reg[31]_1 ;
  input [0:0]Q;
  input inc_adj_ld;
  input inc_adj_ack_reg;
  input inc_adj_dec;
  input inc_ld_ld;
  input inc_adj_ack_reg_0;
  input [0:0]SR;
  input rtc_clk;

  wire [7:0]D;
  wire \INC_CNT_FNS[31]_i_2_n_0 ;
  wire \INC_CNT_FNS[31]_i_3_n_0 ;
  wire \INC_CNT_FNS_reg[0] ;
  wire \INC_CNT_FNS_reg[10] ;
  wire [3:0]\INC_CNT_FNS_reg[11] ;
  wire [3:0]\INC_CNT_FNS_reg[11]_0 ;
  wire \INC_CNT_FNS_reg[11]_1 ;
  wire \INC_CNT_FNS_reg[12] ;
  wire \INC_CNT_FNS_reg[13] ;
  wire \INC_CNT_FNS_reg[14] ;
  wire [3:0]\INC_CNT_FNS_reg[15] ;
  wire [3:0]\INC_CNT_FNS_reg[15]_0 ;
  wire \INC_CNT_FNS_reg[15]_1 ;
  wire \INC_CNT_FNS_reg[16] ;
  wire \INC_CNT_FNS_reg[17] ;
  wire \INC_CNT_FNS_reg[18] ;
  wire [3:0]\INC_CNT_FNS_reg[19] ;
  wire [3:0]\INC_CNT_FNS_reg[19]_0 ;
  wire \INC_CNT_FNS_reg[19]_1 ;
  wire \INC_CNT_FNS_reg[1] ;
  wire \INC_CNT_FNS_reg[20] ;
  wire \INC_CNT_FNS_reg[21] ;
  wire \INC_CNT_FNS_reg[22] ;
  wire [3:0]\INC_CNT_FNS_reg[23] ;
  wire [3:0]\INC_CNT_FNS_reg[23]_0 ;
  wire \INC_CNT_FNS_reg[23]_1 ;
  wire \INC_CNT_FNS_reg[24] ;
  wire \INC_CNT_FNS_reg[25] ;
  wire \INC_CNT_FNS_reg[26] ;
  wire [3:0]\INC_CNT_FNS_reg[27] ;
  wire [3:0]\INC_CNT_FNS_reg[27]_0 ;
  wire \INC_CNT_FNS_reg[27]_1 ;
  wire \INC_CNT_FNS_reg[28] ;
  wire \INC_CNT_FNS_reg[29] ;
  wire \INC_CNT_FNS_reg[2] ;
  wire \INC_CNT_FNS_reg[30] ;
  wire [3:0]\INC_CNT_FNS_reg[31] ;
  wire [3:0]\INC_CNT_FNS_reg[31]_0 ;
  wire \INC_CNT_FNS_reg[31]_1 ;
  wire [3:0]\INC_CNT_FNS_reg[3] ;
  wire [3:0]\INC_CNT_FNS_reg[3]_0 ;
  wire \INC_CNT_FNS_reg[3]_1 ;
  wire \INC_CNT_FNS_reg[4] ;
  wire \INC_CNT_FNS_reg[5] ;
  wire \INC_CNT_FNS_reg[6] ;
  wire [3:0]\INC_CNT_FNS_reg[7] ;
  wire [3:0]\INC_CNT_FNS_reg[7]_0 ;
  wire \INC_CNT_FNS_reg[7]_1 ;
  wire \INC_CNT_FNS_reg[8] ;
  wire \INC_CNT_FNS_reg[9] ;
  wire \INC_CNT_NS_reg[0] ;
  wire \INC_CNT_NS_reg[1] ;
  wire \INC_CNT_NS_reg[2] ;
  wire \INC_CNT_NS_reg[3] ;
  wire \INC_CNT_NS_reg[4] ;
  wire \INC_CNT_NS_reg[5] ;
  wire \INC_CNT_NS_reg[6] ;
  wire [3:0]\INC_CNT_NS_reg[7] ;
  wire \INC_CNT_NS_reg[7]_0 ;
  wire [3:0]O;
  wire [0:0]Q;
  wire [0:0]SR;
  wire inc_ack1__0;
  wire inc_ack_reg;
  wire inc_adj_ack_reg;
  wire inc_adj_ack_reg_0;
  wire inc_adj_dec;
  wire inc_adj_ld;
  wire inc_ld_ld;
  wire p_0_in;
  wire [2:1]p_0_out;
  wire [7:0]p_1_in;
  wire [31:0]\reg_sig_reg[2]_0 ;
  wire \reg_sig_reg[2]_1 ;
  wire rtc_clk;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[0]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[3] [0]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[3]_0 [0]),
        .I4(\INC_CNT_FNS_reg[0] ),
        .O(\reg_sig_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[10]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[11] [2]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[11]_0 [2]),
        .I4(\INC_CNT_FNS_reg[10] ),
        .O(\reg_sig_reg[2]_0 [10]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[11]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[11] [3]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[11]_0 [3]),
        .I4(\INC_CNT_FNS_reg[11]_1 ),
        .O(\reg_sig_reg[2]_0 [11]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[12]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[15] [0]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[15]_0 [0]),
        .I4(\INC_CNT_FNS_reg[12] ),
        .O(\reg_sig_reg[2]_0 [12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[13]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[15] [1]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[15]_0 [1]),
        .I4(\INC_CNT_FNS_reg[13] ),
        .O(\reg_sig_reg[2]_0 [13]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[14]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[15] [2]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[15]_0 [2]),
        .I4(\INC_CNT_FNS_reg[14] ),
        .O(\reg_sig_reg[2]_0 [14]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[15]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[15] [3]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[15]_0 [3]),
        .I4(\INC_CNT_FNS_reg[15]_1 ),
        .O(\reg_sig_reg[2]_0 [15]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[16]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[19] [0]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[19]_0 [0]),
        .I4(\INC_CNT_FNS_reg[16] ),
        .O(\reg_sig_reg[2]_0 [16]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[17]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[19] [1]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[19]_0 [1]),
        .I4(\INC_CNT_FNS_reg[17] ),
        .O(\reg_sig_reg[2]_0 [17]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[18]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[19] [2]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[19]_0 [2]),
        .I4(\INC_CNT_FNS_reg[18] ),
        .O(\reg_sig_reg[2]_0 [18]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[19]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[19] [3]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[19]_0 [3]),
        .I4(\INC_CNT_FNS_reg[19]_1 ),
        .O(\reg_sig_reg[2]_0 [19]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[1]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[3] [1]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[3]_0 [1]),
        .I4(\INC_CNT_FNS_reg[1] ),
        .O(\reg_sig_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[20]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[23] [0]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[23]_0 [0]),
        .I4(\INC_CNT_FNS_reg[20] ),
        .O(\reg_sig_reg[2]_0 [20]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[21]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[23] [1]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[23]_0 [1]),
        .I4(\INC_CNT_FNS_reg[21] ),
        .O(\reg_sig_reg[2]_0 [21]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[22]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[23] [2]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[23]_0 [2]),
        .I4(\INC_CNT_FNS_reg[22] ),
        .O(\reg_sig_reg[2]_0 [22]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[23]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[23] [3]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[23]_0 [3]),
        .I4(\INC_CNT_FNS_reg[23]_1 ),
        .O(\reg_sig_reg[2]_0 [23]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[24]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[27] [0]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[27]_0 [0]),
        .I4(\INC_CNT_FNS_reg[24] ),
        .O(\reg_sig_reg[2]_0 [24]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[25]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[27] [1]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[27]_0 [1]),
        .I4(\INC_CNT_FNS_reg[25] ),
        .O(\reg_sig_reg[2]_0 [25]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[26]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[27] [2]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[27]_0 [2]),
        .I4(\INC_CNT_FNS_reg[26] ),
        .O(\reg_sig_reg[2]_0 [26]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[27]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[27] [3]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[27]_0 [3]),
        .I4(\INC_CNT_FNS_reg[27]_1 ),
        .O(\reg_sig_reg[2]_0 [27]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[28]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[31] [0]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[31]_0 [0]),
        .I4(\INC_CNT_FNS_reg[28] ),
        .O(\reg_sig_reg[2]_0 [28]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[29]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[31] [1]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[31]_0 [1]),
        .I4(\INC_CNT_FNS_reg[29] ),
        .O(\reg_sig_reg[2]_0 [29]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[2]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[3] [2]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[3]_0 [2]),
        .I4(\INC_CNT_FNS_reg[2] ),
        .O(\reg_sig_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[30]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[31] [2]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[31]_0 [2]),
        .I4(\INC_CNT_FNS_reg[30] ),
        .O(\reg_sig_reg[2]_0 [30]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[31]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[31] [3]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[31]_0 [3]),
        .I4(\INC_CNT_FNS_reg[31]_1 ),
        .O(\reg_sig_reg[2]_0 [31]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \INC_CNT_FNS[31]_i_2 
       (.I0(inc_ack1__0),
        .I1(Q),
        .I2(inc_adj_ld),
        .I3(inc_adj_ack_reg),
        .I4(inc_adj_dec),
        .O(\INC_CNT_FNS[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \INC_CNT_FNS[31]_i_3 
       (.I0(inc_ack1__0),
        .I1(Q),
        .I2(inc_adj_ld),
        .I3(inc_adj_ack_reg),
        .I4(inc_adj_dec),
        .O(\INC_CNT_FNS[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \INC_CNT_FNS[31]_i_5 
       (.I0(p_0_in),
        .I1(inc_ld_ld),
        .I2(inc_adj_ack_reg_0),
        .O(inc_ack1__0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[3]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[3] [3]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[3]_0 [3]),
        .I4(\INC_CNT_FNS_reg[3]_1 ),
        .O(\reg_sig_reg[2]_0 [3]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[4]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[7] [0]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[7]_0 [0]),
        .I4(\INC_CNT_FNS_reg[4] ),
        .O(\reg_sig_reg[2]_0 [4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[5]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[7] [1]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[7]_0 [1]),
        .I4(\INC_CNT_FNS_reg[5] ),
        .O(\reg_sig_reg[2]_0 [5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[6]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[7] [2]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[7]_0 [2]),
        .I4(\INC_CNT_FNS_reg[6] ),
        .O(\reg_sig_reg[2]_0 [6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[7]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[7] [3]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[7]_0 [3]),
        .I4(\INC_CNT_FNS_reg[7]_1 ),
        .O(\reg_sig_reg[2]_0 [7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[8]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[11] [0]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[11]_0 [0]),
        .I4(\INC_CNT_FNS_reg[8] ),
        .O(\reg_sig_reg[2]_0 [8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_FNS[9]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_FNS_reg[11] [1]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(\INC_CNT_FNS_reg[11]_0 [1]),
        .I4(\INC_CNT_FNS_reg[9] ),
        .O(\reg_sig_reg[2]_0 [9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_NS[0]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(O[0]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(p_1_in[0]),
        .I4(\INC_CNT_NS_reg[0] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_NS[1]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(O[1]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(p_1_in[1]),
        .I4(\INC_CNT_NS_reg[1] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_NS[2]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(O[2]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(p_1_in[2]),
        .I4(\INC_CNT_NS_reg[2] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_NS[3]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(O[3]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(p_1_in[3]),
        .I4(\INC_CNT_NS_reg[3] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_NS[4]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_NS_reg[7] [0]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(p_1_in[4]),
        .I4(\INC_CNT_NS_reg[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_NS[5]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_NS_reg[7] [1]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(p_1_in[5]),
        .I4(\INC_CNT_NS_reg[5] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_NS[6]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_NS_reg[7] [2]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(p_1_in[6]),
        .I4(\INC_CNT_NS_reg[6] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \INC_CNT_NS[7]_i_1 
       (.I0(\INC_CNT_FNS[31]_i_2_n_0 ),
        .I1(\INC_CNT_NS_reg[7] [3]),
        .I2(\INC_CNT_FNS[31]_i_3_n_0 ),
        .I3(p_1_in[7]),
        .I4(\INC_CNT_NS_reg[7]_0 ),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hE0)) 
    inc_ack_i_1
       (.I0(inc_adj_ack_reg_0),
        .I1(p_0_in),
        .I2(inc_ld_ld),
        .O(inc_ack_reg));
  LUT6 #(
    .INIT(64'hFFFFF70000000000)) 
    inc_adj_ack_i_1
       (.I0(p_0_in),
        .I1(inc_ld_ld),
        .I2(inc_adj_ack_reg_0),
        .I3(Q),
        .I4(inc_adj_ack_reg),
        .I5(inc_adj_ld),
        .O(\reg_sig_reg[2]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[0] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(inc_ld_ld),
        .Q(p_0_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[1] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(p_0_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[2] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(p_0_in),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ptpv2_lite_rtc_sync" *) 
module ptpv2_lite_rtc_sync_1
   (\csr_inc_ld_ns_reg[0] ,
    Q,
    \csr_inc_ld_ns_reg[1] ,
    \csr_inc_ld_ns_reg[2] ,
    \csr_inc_ld_ns_reg[3] ,
    \csr_inc_ld_ns_reg[4] ,
    \csr_inc_ld_ns_reg[5] ,
    \csr_inc_ld_ns_reg[6] ,
    \csr_inc_ld_ns_reg[7] ,
    \csr_inc_ld_fns_reg[0] ,
    \csr_inc_ld_fns_reg[1] ,
    \csr_inc_ld_fns_reg[2] ,
    \csr_inc_ld_fns_reg[3] ,
    \csr_inc_ld_fns_reg[4] ,
    \csr_inc_ld_fns_reg[5] ,
    \csr_inc_ld_fns_reg[6] ,
    \csr_inc_ld_fns_reg[7] ,
    \csr_inc_ld_fns_reg[8] ,
    \csr_inc_ld_fns_reg[9] ,
    \csr_inc_ld_fns_reg[10] ,
    \csr_inc_ld_fns_reg[11] ,
    \csr_inc_ld_fns_reg[12] ,
    \csr_inc_ld_fns_reg[13] ,
    \csr_inc_ld_fns_reg[14] ,
    \csr_inc_ld_fns_reg[15] ,
    \csr_inc_ld_fns_reg[16] ,
    \csr_inc_ld_fns_reg[17] ,
    \csr_inc_ld_fns_reg[18] ,
    \csr_inc_ld_fns_reg[19] ,
    \csr_inc_ld_fns_reg[20] ,
    \csr_inc_ld_fns_reg[21] ,
    \csr_inc_ld_fns_reg[22] ,
    \csr_inc_ld_fns_reg[23] ,
    \csr_inc_ld_fns_reg[24] ,
    \csr_inc_ld_fns_reg[25] ,
    \csr_inc_ld_fns_reg[26] ,
    \csr_inc_ld_fns_reg[27] ,
    \csr_inc_ld_fns_reg[28] ,
    \csr_inc_ld_fns_reg[29] ,
    \csr_inc_ld_fns_reg[30] ,
    \csr_inc_ld_fns_reg[31] ,
    inc_ld_ns,
    ptp_inc_ns,
    \INC_CNT_FNS_reg[31] ,
    inc_adj_ld,
    inc_ack1__0,
    inc_ld_fns,
    ptp_inc_fns,
    SR,
    rtc_clk);
  output \csr_inc_ld_ns_reg[0] ;
  output [0:0]Q;
  output \csr_inc_ld_ns_reg[1] ;
  output \csr_inc_ld_ns_reg[2] ;
  output \csr_inc_ld_ns_reg[3] ;
  output \csr_inc_ld_ns_reg[4] ;
  output \csr_inc_ld_ns_reg[5] ;
  output \csr_inc_ld_ns_reg[6] ;
  output \csr_inc_ld_ns_reg[7] ;
  output \csr_inc_ld_fns_reg[0] ;
  output \csr_inc_ld_fns_reg[1] ;
  output \csr_inc_ld_fns_reg[2] ;
  output \csr_inc_ld_fns_reg[3] ;
  output \csr_inc_ld_fns_reg[4] ;
  output \csr_inc_ld_fns_reg[5] ;
  output \csr_inc_ld_fns_reg[6] ;
  output \csr_inc_ld_fns_reg[7] ;
  output \csr_inc_ld_fns_reg[8] ;
  output \csr_inc_ld_fns_reg[9] ;
  output \csr_inc_ld_fns_reg[10] ;
  output \csr_inc_ld_fns_reg[11] ;
  output \csr_inc_ld_fns_reg[12] ;
  output \csr_inc_ld_fns_reg[13] ;
  output \csr_inc_ld_fns_reg[14] ;
  output \csr_inc_ld_fns_reg[15] ;
  output \csr_inc_ld_fns_reg[16] ;
  output \csr_inc_ld_fns_reg[17] ;
  output \csr_inc_ld_fns_reg[18] ;
  output \csr_inc_ld_fns_reg[19] ;
  output \csr_inc_ld_fns_reg[20] ;
  output \csr_inc_ld_fns_reg[21] ;
  output \csr_inc_ld_fns_reg[22] ;
  output \csr_inc_ld_fns_reg[23] ;
  output \csr_inc_ld_fns_reg[24] ;
  output \csr_inc_ld_fns_reg[25] ;
  output \csr_inc_ld_fns_reg[26] ;
  output \csr_inc_ld_fns_reg[27] ;
  output \csr_inc_ld_fns_reg[28] ;
  output \csr_inc_ld_fns_reg[29] ;
  output \csr_inc_ld_fns_reg[30] ;
  output \csr_inc_ld_fns_reg[31] ;
  input [7:0]inc_ld_ns;
  input [7:0]ptp_inc_ns;
  input \INC_CNT_FNS_reg[31] ;
  input inc_adj_ld;
  input inc_ack1__0;
  input [31:0]inc_ld_fns;
  input [31:0]ptp_inc_fns;
  input [0:0]SR;
  input rtc_clk;

  wire \INC_CNT_FNS_reg[31] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \csr_inc_ld_fns_reg[0] ;
  wire \csr_inc_ld_fns_reg[10] ;
  wire \csr_inc_ld_fns_reg[11] ;
  wire \csr_inc_ld_fns_reg[12] ;
  wire \csr_inc_ld_fns_reg[13] ;
  wire \csr_inc_ld_fns_reg[14] ;
  wire \csr_inc_ld_fns_reg[15] ;
  wire \csr_inc_ld_fns_reg[16] ;
  wire \csr_inc_ld_fns_reg[17] ;
  wire \csr_inc_ld_fns_reg[18] ;
  wire \csr_inc_ld_fns_reg[19] ;
  wire \csr_inc_ld_fns_reg[1] ;
  wire \csr_inc_ld_fns_reg[20] ;
  wire \csr_inc_ld_fns_reg[21] ;
  wire \csr_inc_ld_fns_reg[22] ;
  wire \csr_inc_ld_fns_reg[23] ;
  wire \csr_inc_ld_fns_reg[24] ;
  wire \csr_inc_ld_fns_reg[25] ;
  wire \csr_inc_ld_fns_reg[26] ;
  wire \csr_inc_ld_fns_reg[27] ;
  wire \csr_inc_ld_fns_reg[28] ;
  wire \csr_inc_ld_fns_reg[29] ;
  wire \csr_inc_ld_fns_reg[2] ;
  wire \csr_inc_ld_fns_reg[30] ;
  wire \csr_inc_ld_fns_reg[31] ;
  wire \csr_inc_ld_fns_reg[3] ;
  wire \csr_inc_ld_fns_reg[4] ;
  wire \csr_inc_ld_fns_reg[5] ;
  wire \csr_inc_ld_fns_reg[6] ;
  wire \csr_inc_ld_fns_reg[7] ;
  wire \csr_inc_ld_fns_reg[8] ;
  wire \csr_inc_ld_fns_reg[9] ;
  wire \csr_inc_ld_ns_reg[0] ;
  wire \csr_inc_ld_ns_reg[1] ;
  wire \csr_inc_ld_ns_reg[2] ;
  wire \csr_inc_ld_ns_reg[3] ;
  wire \csr_inc_ld_ns_reg[4] ;
  wire \csr_inc_ld_ns_reg[5] ;
  wire \csr_inc_ld_ns_reg[6] ;
  wire \csr_inc_ld_ns_reg[7] ;
  wire inc_ack1__0;
  wire inc_adj_ld;
  wire [31:0]inc_ld_fns;
  wire [7:0]inc_ld_ns;
  wire [2:1]p_0_out;
  wire [31:0]ptp_inc_fns;
  wire [7:0]ptp_inc_ns;
  wire rtc_clk;

  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[0]_i_2 
       (.I0(inc_ld_fns[0]),
        .I1(ptp_inc_fns[0]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[10]_i_2 
       (.I0(inc_ld_fns[10]),
        .I1(ptp_inc_fns[10]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[10] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[11]_i_2 
       (.I0(inc_ld_fns[11]),
        .I1(ptp_inc_fns[11]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[11] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[12]_i_2 
       (.I0(inc_ld_fns[12]),
        .I1(ptp_inc_fns[12]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[12] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[13]_i_2 
       (.I0(inc_ld_fns[13]),
        .I1(ptp_inc_fns[13]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[13] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[14]_i_2 
       (.I0(inc_ld_fns[14]),
        .I1(ptp_inc_fns[14]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[14] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[15]_i_2 
       (.I0(inc_ld_fns[15]),
        .I1(ptp_inc_fns[15]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[15] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[16]_i_2 
       (.I0(inc_ld_fns[16]),
        .I1(ptp_inc_fns[16]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[16] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[17]_i_2 
       (.I0(inc_ld_fns[17]),
        .I1(ptp_inc_fns[17]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[17] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[18]_i_2 
       (.I0(inc_ld_fns[18]),
        .I1(ptp_inc_fns[18]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[18] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[19]_i_2 
       (.I0(inc_ld_fns[19]),
        .I1(ptp_inc_fns[19]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[19] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[1]_i_2 
       (.I0(inc_ld_fns[1]),
        .I1(ptp_inc_fns[1]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[20]_i_2 
       (.I0(inc_ld_fns[20]),
        .I1(ptp_inc_fns[20]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[20] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[21]_i_2 
       (.I0(inc_ld_fns[21]),
        .I1(ptp_inc_fns[21]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[21] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[22]_i_2 
       (.I0(inc_ld_fns[22]),
        .I1(ptp_inc_fns[22]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[22] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[23]_i_2 
       (.I0(inc_ld_fns[23]),
        .I1(ptp_inc_fns[23]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[23] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[24]_i_2 
       (.I0(inc_ld_fns[24]),
        .I1(ptp_inc_fns[24]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[24] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[25]_i_2 
       (.I0(inc_ld_fns[25]),
        .I1(ptp_inc_fns[25]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[25] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[26]_i_2 
       (.I0(inc_ld_fns[26]),
        .I1(ptp_inc_fns[26]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[26] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[27]_i_2 
       (.I0(inc_ld_fns[27]),
        .I1(ptp_inc_fns[27]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[27] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[28]_i_2 
       (.I0(inc_ld_fns[28]),
        .I1(ptp_inc_fns[28]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[28] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[29]_i_2 
       (.I0(inc_ld_fns[29]),
        .I1(ptp_inc_fns[29]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[29] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[2]_i_2 
       (.I0(inc_ld_fns[2]),
        .I1(ptp_inc_fns[2]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[2] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[30]_i_2 
       (.I0(inc_ld_fns[30]),
        .I1(ptp_inc_fns[30]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[30] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[31]_i_4 
       (.I0(inc_ld_fns[31]),
        .I1(ptp_inc_fns[31]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[31] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[3]_i_2 
       (.I0(inc_ld_fns[3]),
        .I1(ptp_inc_fns[3]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[4]_i_2 
       (.I0(inc_ld_fns[4]),
        .I1(ptp_inc_fns[4]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[5]_i_2 
       (.I0(inc_ld_fns[5]),
        .I1(ptp_inc_fns[5]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[5] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[6]_i_2 
       (.I0(inc_ld_fns[6]),
        .I1(ptp_inc_fns[6]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[7]_i_2 
       (.I0(inc_ld_fns[7]),
        .I1(ptp_inc_fns[7]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[7] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[8]_i_2 
       (.I0(inc_ld_fns[8]),
        .I1(ptp_inc_fns[8]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[8] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_FNS[9]_i_2 
       (.I0(inc_ld_fns[9]),
        .I1(ptp_inc_fns[9]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_fns_reg[9] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_NS[0]_i_2 
       (.I0(inc_ld_ns[0]),
        .I1(ptp_inc_ns[0]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_ns_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_NS[1]_i_2 
       (.I0(inc_ld_ns[1]),
        .I1(ptp_inc_ns[1]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_ns_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_NS[2]_i_2 
       (.I0(inc_ld_ns[2]),
        .I1(ptp_inc_ns[2]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_ns_reg[2] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_NS[3]_i_2 
       (.I0(inc_ld_ns[3]),
        .I1(ptp_inc_ns[3]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_ns_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_NS[4]_i_2 
       (.I0(inc_ld_ns[4]),
        .I1(ptp_inc_ns[4]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_ns_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_NS[5]_i_2 
       (.I0(inc_ld_ns[5]),
        .I1(ptp_inc_ns[5]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_ns_reg[5] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_NS[6]_i_2 
       (.I0(inc_ld_ns[6]),
        .I1(ptp_inc_ns[6]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_ns_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CCCCCC)) 
    \INC_CNT_NS[7]_i_2 
       (.I0(inc_ld_ns[7]),
        .I1(ptp_inc_ns[7]),
        .I2(\INC_CNT_FNS_reg[31] ),
        .I3(inc_adj_ld),
        .I4(Q),
        .I5(inc_ack1__0),
        .O(\csr_inc_ld_ns_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[0] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(inc_adj_ld),
        .Q(p_0_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[1] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(p_0_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[2] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(Q),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ptpv2_lite_rtc_sync" *) 
module ptpv2_lite_rtc_sync_2
   (D,
    tod_ack1,
    ToD_CNT_NS_CARRY_reg,
    \reg_sig_reg[2]_0 ,
    \csr_tod_ld_sec_reg[47] ,
    rtc_enable,
    out,
    tod_ack_reg,
    tod_ld_ld,
    \ToD_CNT_NS_reg[0] ,
    ToD_CNT_NS_PRE,
    \ToD_CNT_NS_reg[7] ,
    \ToD_CNT_NS_reg[8] ,
    O,
    \ToD_CNT_NS_reg[15] ,
    \ToD_CNT_NS_reg[19] ,
    \ToD_CNT_NS_reg[23] ,
    \ToD_CNT_NS_reg[27] ,
    \ToD_CNT_NS_reg[29] ,
    \ToD_CNT_NS_reg[29]_0 ,
    tod_adj_ld,
    Q,
    \ToD_CNT_NS_reg[0]_0 ,
    \ToD_CNT_NS_reg[29]_1 ,
    \ToD_CNT_NS_reg[3] ,
    \ToD_CNT_NS_reg[7]_0 ,
    \ToD_CNT_NS_reg[11] ,
    tod_ld_ns,
    \ToD_CNT_NS_reg[15]_0 ,
    \ToD_CNT_NS_reg[19]_0 ,
    \ToD_CNT_NS_reg[23]_0 ,
    \ToD_CNT_NS_reg[27]_0 ,
    \ToD_CNT_NS_reg[29]_2 ,
    tod_adj_dec,
    \ToD_CNT_NS[3]_i_2_0 ,
    \ToD_CNT_NS[7]_i_2_0 ,
    ptp_pps_reg,
    ptp_pps,
    SR,
    rtc_clk,
    tod_ld_sec,
    ptp_tod_sec);
  output [29:0]D;
  output tod_ack1;
  output ToD_CNT_NS_CARRY_reg;
  output \reg_sig_reg[2]_0 ;
  output [47:0]\csr_tod_ld_sec_reg[47] ;
  input rtc_enable;
  input out;
  input tod_ack_reg;
  input tod_ld_ld;
  input \ToD_CNT_NS_reg[0] ;
  input [29:0]ToD_CNT_NS_PRE;
  input [7:0]\ToD_CNT_NS_reg[7] ;
  input \ToD_CNT_NS_reg[8] ;
  input [3:0]O;
  input [3:0]\ToD_CNT_NS_reg[15] ;
  input [3:0]\ToD_CNT_NS_reg[19] ;
  input [3:0]\ToD_CNT_NS_reg[23] ;
  input [3:0]\ToD_CNT_NS_reg[27] ;
  input [1:0]\ToD_CNT_NS_reg[29] ;
  input \ToD_CNT_NS_reg[29]_0 ;
  input tod_adj_ld;
  input [0:0]Q;
  input \ToD_CNT_NS_reg[0]_0 ;
  input [29:0]\ToD_CNT_NS_reg[29]_1 ;
  input [3:0]\ToD_CNT_NS_reg[3] ;
  input [3:0]\ToD_CNT_NS_reg[7]_0 ;
  input [3:0]\ToD_CNT_NS_reg[11] ;
  input [29:0]tod_ld_ns;
  input [3:0]\ToD_CNT_NS_reg[15]_0 ;
  input [3:0]\ToD_CNT_NS_reg[19]_0 ;
  input [3:0]\ToD_CNT_NS_reg[23]_0 ;
  input [3:0]\ToD_CNT_NS_reg[27]_0 ;
  input [1:0]\ToD_CNT_NS_reg[29]_2 ;
  input tod_adj_dec;
  input [3:0]\ToD_CNT_NS[3]_i_2_0 ;
  input [3:0]\ToD_CNT_NS[7]_i_2_0 ;
  input ptp_pps_reg;
  input ptp_pps;
  input [0:0]SR;
  input rtc_clk;
  input [47:0]tod_ld_sec;
  input [47:0]ptp_tod_sec;

  wire [29:0]D;
  wire [3:0]O;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ToD_CNT_NS[0]_i_2_n_0 ;
  wire \ToD_CNT_NS[0]_i_3_n_0 ;
  wire \ToD_CNT_NS[10]_i_2_n_0 ;
  wire \ToD_CNT_NS[11]_i_2_n_0 ;
  wire \ToD_CNT_NS[12]_i_2_n_0 ;
  wire \ToD_CNT_NS[13]_i_2_n_0 ;
  wire \ToD_CNT_NS[14]_i_2_n_0 ;
  wire \ToD_CNT_NS[15]_i_2_n_0 ;
  wire \ToD_CNT_NS[16]_i_2_n_0 ;
  wire \ToD_CNT_NS[17]_i_2_n_0 ;
  wire \ToD_CNT_NS[18]_i_2_n_0 ;
  wire \ToD_CNT_NS[19]_i_2_n_0 ;
  wire \ToD_CNT_NS[1]_i_2_n_0 ;
  wire \ToD_CNT_NS[1]_i_3_n_0 ;
  wire \ToD_CNT_NS[20]_i_2_n_0 ;
  wire \ToD_CNT_NS[21]_i_2_n_0 ;
  wire \ToD_CNT_NS[22]_i_2_n_0 ;
  wire \ToD_CNT_NS[23]_i_2_n_0 ;
  wire \ToD_CNT_NS[24]_i_2_n_0 ;
  wire \ToD_CNT_NS[25]_i_2_n_0 ;
  wire \ToD_CNT_NS[26]_i_2_n_0 ;
  wire \ToD_CNT_NS[27]_i_2_n_0 ;
  wire \ToD_CNT_NS[28]_i_2_n_0 ;
  wire \ToD_CNT_NS[29]_i_2_n_0 ;
  wire \ToD_CNT_NS[29]_i_3_n_0 ;
  wire \ToD_CNT_NS[29]_i_6_n_0 ;
  wire \ToD_CNT_NS[2]_i_2_n_0 ;
  wire \ToD_CNT_NS[2]_i_3_n_0 ;
  wire [3:0]\ToD_CNT_NS[3]_i_2_0 ;
  wire \ToD_CNT_NS[3]_i_2_n_0 ;
  wire \ToD_CNT_NS[3]_i_3_n_0 ;
  wire \ToD_CNT_NS[4]_i_2_n_0 ;
  wire \ToD_CNT_NS[4]_i_3_n_0 ;
  wire \ToD_CNT_NS[5]_i_2_n_0 ;
  wire \ToD_CNT_NS[5]_i_3_n_0 ;
  wire \ToD_CNT_NS[6]_i_2_n_0 ;
  wire \ToD_CNT_NS[6]_i_3_n_0 ;
  wire [3:0]\ToD_CNT_NS[7]_i_2_0 ;
  wire \ToD_CNT_NS[7]_i_2_n_0 ;
  wire \ToD_CNT_NS[7]_i_3_n_0 ;
  wire \ToD_CNT_NS[8]_i_2_n_0 ;
  wire \ToD_CNT_NS[9]_i_2_n_0 ;
  wire ToD_CNT_NS_CARRY_reg;
  wire [29:0]ToD_CNT_NS_PRE;
  wire \ToD_CNT_NS_reg[0] ;
  wire \ToD_CNT_NS_reg[0]_0 ;
  wire [3:0]\ToD_CNT_NS_reg[11] ;
  wire [3:0]\ToD_CNT_NS_reg[15] ;
  wire [3:0]\ToD_CNT_NS_reg[15]_0 ;
  wire [3:0]\ToD_CNT_NS_reg[19] ;
  wire [3:0]\ToD_CNT_NS_reg[19]_0 ;
  wire [3:0]\ToD_CNT_NS_reg[23] ;
  wire [3:0]\ToD_CNT_NS_reg[23]_0 ;
  wire [3:0]\ToD_CNT_NS_reg[27] ;
  wire [3:0]\ToD_CNT_NS_reg[27]_0 ;
  wire [1:0]\ToD_CNT_NS_reg[29] ;
  wire \ToD_CNT_NS_reg[29]_0 ;
  wire [29:0]\ToD_CNT_NS_reg[29]_1 ;
  wire [1:0]\ToD_CNT_NS_reg[29]_2 ;
  wire [3:0]\ToD_CNT_NS_reg[3] ;
  wire [7:0]\ToD_CNT_NS_reg[7] ;
  wire [3:0]\ToD_CNT_NS_reg[7]_0 ;
  wire \ToD_CNT_NS_reg[8] ;
  wire \ToD_CNT_SEC[11]_i_2_n_0 ;
  wire \ToD_CNT_SEC[11]_i_3_n_0 ;
  wire \ToD_CNT_SEC[11]_i_4_n_0 ;
  wire \ToD_CNT_SEC[11]_i_5_n_0 ;
  wire \ToD_CNT_SEC[15]_i_2_n_0 ;
  wire \ToD_CNT_SEC[15]_i_3_n_0 ;
  wire \ToD_CNT_SEC[15]_i_4_n_0 ;
  wire \ToD_CNT_SEC[15]_i_5_n_0 ;
  wire \ToD_CNT_SEC[19]_i_2_n_0 ;
  wire \ToD_CNT_SEC[19]_i_3_n_0 ;
  wire \ToD_CNT_SEC[19]_i_4_n_0 ;
  wire \ToD_CNT_SEC[19]_i_5_n_0 ;
  wire \ToD_CNT_SEC[23]_i_2_n_0 ;
  wire \ToD_CNT_SEC[23]_i_3_n_0 ;
  wire \ToD_CNT_SEC[23]_i_4_n_0 ;
  wire \ToD_CNT_SEC[23]_i_5_n_0 ;
  wire \ToD_CNT_SEC[27]_i_2_n_0 ;
  wire \ToD_CNT_SEC[27]_i_3_n_0 ;
  wire \ToD_CNT_SEC[27]_i_4_n_0 ;
  wire \ToD_CNT_SEC[27]_i_5_n_0 ;
  wire \ToD_CNT_SEC[31]_i_2_n_0 ;
  wire \ToD_CNT_SEC[31]_i_3_n_0 ;
  wire \ToD_CNT_SEC[31]_i_4_n_0 ;
  wire \ToD_CNT_SEC[31]_i_5_n_0 ;
  wire \ToD_CNT_SEC[35]_i_2_n_0 ;
  wire \ToD_CNT_SEC[35]_i_3_n_0 ;
  wire \ToD_CNT_SEC[35]_i_4_n_0 ;
  wire \ToD_CNT_SEC[35]_i_5_n_0 ;
  wire \ToD_CNT_SEC[39]_i_2_n_0 ;
  wire \ToD_CNT_SEC[39]_i_3_n_0 ;
  wire \ToD_CNT_SEC[39]_i_4_n_0 ;
  wire \ToD_CNT_SEC[39]_i_5_n_0 ;
  wire \ToD_CNT_SEC[3]_i_2_n_0 ;
  wire \ToD_CNT_SEC[3]_i_3_n_0 ;
  wire \ToD_CNT_SEC[3]_i_4_n_0 ;
  wire \ToD_CNT_SEC[3]_i_5_n_0 ;
  wire \ToD_CNT_SEC[3]_i_6_n_0 ;
  wire \ToD_CNT_SEC[43]_i_2_n_0 ;
  wire \ToD_CNT_SEC[43]_i_3_n_0 ;
  wire \ToD_CNT_SEC[43]_i_4_n_0 ;
  wire \ToD_CNT_SEC[43]_i_5_n_0 ;
  wire \ToD_CNT_SEC[47]_i_2_n_0 ;
  wire \ToD_CNT_SEC[47]_i_3_n_0 ;
  wire \ToD_CNT_SEC[47]_i_4_n_0 ;
  wire \ToD_CNT_SEC[47]_i_5_n_0 ;
  wire \ToD_CNT_SEC[7]_i_2_n_0 ;
  wire \ToD_CNT_SEC[7]_i_3_n_0 ;
  wire \ToD_CNT_SEC[7]_i_4_n_0 ;
  wire \ToD_CNT_SEC[7]_i_5_n_0 ;
  wire \ToD_CNT_SEC_reg[11]_i_1_n_0 ;
  wire \ToD_CNT_SEC_reg[11]_i_1_n_1 ;
  wire \ToD_CNT_SEC_reg[11]_i_1_n_2 ;
  wire \ToD_CNT_SEC_reg[11]_i_1_n_3 ;
  wire \ToD_CNT_SEC_reg[15]_i_1_n_0 ;
  wire \ToD_CNT_SEC_reg[15]_i_1_n_1 ;
  wire \ToD_CNT_SEC_reg[15]_i_1_n_2 ;
  wire \ToD_CNT_SEC_reg[15]_i_1_n_3 ;
  wire \ToD_CNT_SEC_reg[19]_i_1_n_0 ;
  wire \ToD_CNT_SEC_reg[19]_i_1_n_1 ;
  wire \ToD_CNT_SEC_reg[19]_i_1_n_2 ;
  wire \ToD_CNT_SEC_reg[19]_i_1_n_3 ;
  wire \ToD_CNT_SEC_reg[23]_i_1_n_0 ;
  wire \ToD_CNT_SEC_reg[23]_i_1_n_1 ;
  wire \ToD_CNT_SEC_reg[23]_i_1_n_2 ;
  wire \ToD_CNT_SEC_reg[23]_i_1_n_3 ;
  wire \ToD_CNT_SEC_reg[27]_i_1_n_0 ;
  wire \ToD_CNT_SEC_reg[27]_i_1_n_1 ;
  wire \ToD_CNT_SEC_reg[27]_i_1_n_2 ;
  wire \ToD_CNT_SEC_reg[27]_i_1_n_3 ;
  wire \ToD_CNT_SEC_reg[31]_i_1_n_0 ;
  wire \ToD_CNT_SEC_reg[31]_i_1_n_1 ;
  wire \ToD_CNT_SEC_reg[31]_i_1_n_2 ;
  wire \ToD_CNT_SEC_reg[31]_i_1_n_3 ;
  wire \ToD_CNT_SEC_reg[35]_i_1_n_0 ;
  wire \ToD_CNT_SEC_reg[35]_i_1_n_1 ;
  wire \ToD_CNT_SEC_reg[35]_i_1_n_2 ;
  wire \ToD_CNT_SEC_reg[35]_i_1_n_3 ;
  wire \ToD_CNT_SEC_reg[39]_i_1_n_0 ;
  wire \ToD_CNT_SEC_reg[39]_i_1_n_1 ;
  wire \ToD_CNT_SEC_reg[39]_i_1_n_2 ;
  wire \ToD_CNT_SEC_reg[39]_i_1_n_3 ;
  wire \ToD_CNT_SEC_reg[3]_i_1_n_0 ;
  wire \ToD_CNT_SEC_reg[3]_i_1_n_1 ;
  wire \ToD_CNT_SEC_reg[3]_i_1_n_2 ;
  wire \ToD_CNT_SEC_reg[3]_i_1_n_3 ;
  wire \ToD_CNT_SEC_reg[43]_i_1_n_0 ;
  wire \ToD_CNT_SEC_reg[43]_i_1_n_1 ;
  wire \ToD_CNT_SEC_reg[43]_i_1_n_2 ;
  wire \ToD_CNT_SEC_reg[43]_i_1_n_3 ;
  wire \ToD_CNT_SEC_reg[47]_i_1_n_1 ;
  wire \ToD_CNT_SEC_reg[47]_i_1_n_2 ;
  wire \ToD_CNT_SEC_reg[47]_i_1_n_3 ;
  wire \ToD_CNT_SEC_reg[7]_i_1_n_0 ;
  wire \ToD_CNT_SEC_reg[7]_i_1_n_1 ;
  wire \ToD_CNT_SEC_reg[7]_i_1_n_2 ;
  wire \ToD_CNT_SEC_reg[7]_i_1_n_3 ;
  wire [47:0]\csr_tod_ld_sec_reg[47] ;
  wire out;
  wire p_0_in;
  wire [2:1]p_0_out;
  wire ptp_pps;
  wire ptp_pps_reg;
  wire [47:0]ptp_tod_sec;
  wire \reg_sig_reg[2]_0 ;
  wire rtc_clk;
  wire rtc_enable;
  wire tod_ack1;
  wire tod_ack_reg;
  wire tod_adj_dec;
  wire tod_adj_ld;
  wire tod_ld_ld;
  wire [29:0]tod_ld_ns;
  wire [47:0]tod_ld_sec;
  wire [3:3]\NLW_ToD_CNT_SEC_reg[47]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFAEABAAA)) 
    \ToD_CNT_NS[0]_i_1 
       (.I0(\ToD_CNT_NS[0]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[0]),
        .I4(\ToD_CNT_NS_reg[7] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ToD_CNT_NS[0]_i_2 
       (.I0(\ToD_CNT_NS[0]_i_3_n_0 ),
        .I1(\ToD_CNT_NS_reg[0]_0 ),
        .I2(\ToD_CNT_NS_reg[29]_1 [0]),
        .I3(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I4(\ToD_CNT_NS_reg[3] [0]),
        .O(\ToD_CNT_NS[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \ToD_CNT_NS[0]_i_3 
       (.I0(p_0_in),
        .I1(tod_ld_ld),
        .I2(tod_ack_reg),
        .I3(tod_ld_ns[0]),
        .I4(\ToD_CNT_NS[3]_i_2_0 [0]),
        .I5(\ToD_CNT_NS_reg[8] ),
        .O(\ToD_CNT_NS[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[10]_i_1 
       (.I0(\ToD_CNT_NS[10]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[10]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(O[2]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[10]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [10]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[11] [2]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[10]),
        .O(\ToD_CNT_NS[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[11]_i_1 
       (.I0(\ToD_CNT_NS[11]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[11]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(O[3]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[11]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [11]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[11] [3]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[11]),
        .O(\ToD_CNT_NS[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[12]_i_1 
       (.I0(\ToD_CNT_NS[12]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[12]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[15] [0]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[12]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [12]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[15]_0 [0]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[12]),
        .O(\ToD_CNT_NS[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[13]_i_1 
       (.I0(\ToD_CNT_NS[13]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[13]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[15] [1]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[13]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [13]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[15]_0 [1]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[13]),
        .O(\ToD_CNT_NS[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[14]_i_1 
       (.I0(\ToD_CNT_NS[14]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[14]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[15] [2]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[14]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [14]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[15]_0 [2]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[14]),
        .O(\ToD_CNT_NS[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[15]_i_1 
       (.I0(\ToD_CNT_NS[15]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[15]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[15] [3]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[15]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [15]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[15]_0 [3]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[15]),
        .O(\ToD_CNT_NS[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[16]_i_1 
       (.I0(\ToD_CNT_NS[16]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[16]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[19] [0]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[16]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [16]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[19]_0 [0]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[16]),
        .O(\ToD_CNT_NS[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[17]_i_1 
       (.I0(\ToD_CNT_NS[17]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[17]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[19] [1]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[17]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [17]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[19]_0 [1]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[17]),
        .O(\ToD_CNT_NS[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[18]_i_1 
       (.I0(\ToD_CNT_NS[18]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[18]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[19] [2]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[18]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [18]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[19]_0 [2]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[18]),
        .O(\ToD_CNT_NS[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[19]_i_1 
       (.I0(\ToD_CNT_NS[19]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[19]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[19] [3]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[19]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [19]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[19]_0 [3]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[19]),
        .O(\ToD_CNT_NS[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAEABAAA)) 
    \ToD_CNT_NS[1]_i_1 
       (.I0(\ToD_CNT_NS[1]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[1]),
        .I4(\ToD_CNT_NS_reg[7] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ToD_CNT_NS[1]_i_2 
       (.I0(\ToD_CNT_NS[1]_i_3_n_0 ),
        .I1(\ToD_CNT_NS_reg[0]_0 ),
        .I2(\ToD_CNT_NS_reg[29]_1 [1]),
        .I3(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I4(\ToD_CNT_NS_reg[3] [1]),
        .O(\ToD_CNT_NS[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \ToD_CNT_NS[1]_i_3 
       (.I0(p_0_in),
        .I1(tod_ld_ld),
        .I2(tod_ack_reg),
        .I3(tod_ld_ns[1]),
        .I4(\ToD_CNT_NS[3]_i_2_0 [1]),
        .I5(\ToD_CNT_NS_reg[8] ),
        .O(\ToD_CNT_NS[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[20]_i_1 
       (.I0(\ToD_CNT_NS[20]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[20]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[23] [0]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[20]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [20]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[23]_0 [0]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[20]),
        .O(\ToD_CNT_NS[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[21]_i_1 
       (.I0(\ToD_CNT_NS[21]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[21]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[23] [1]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[21]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [21]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[23]_0 [1]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[21]),
        .O(\ToD_CNT_NS[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[22]_i_1 
       (.I0(\ToD_CNT_NS[22]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[22]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[23] [2]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[22]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [22]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[23]_0 [2]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[22]),
        .O(\ToD_CNT_NS[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[23]_i_1 
       (.I0(\ToD_CNT_NS[23]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[23]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[23] [3]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[23]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [23]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[23]_0 [3]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[23]),
        .O(\ToD_CNT_NS[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[24]_i_1 
       (.I0(\ToD_CNT_NS[24]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[24]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[27] [0]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[24]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [24]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[27]_0 [0]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[24]),
        .O(\ToD_CNT_NS[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[25]_i_1 
       (.I0(\ToD_CNT_NS[25]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[25]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[27] [1]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[25]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [25]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[27]_0 [1]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[25]),
        .O(\ToD_CNT_NS[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[26]_i_1 
       (.I0(\ToD_CNT_NS[26]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[26]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[27] [2]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[26]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [26]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[27]_0 [2]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[26]),
        .O(\ToD_CNT_NS[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[27]_i_1 
       (.I0(\ToD_CNT_NS[27]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[27]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[27] [3]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[27]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [27]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[27]_0 [3]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[27]),
        .O(\ToD_CNT_NS[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[28]_i_1 
       (.I0(\ToD_CNT_NS[28]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[28]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[29] [0]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[28]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [28]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[29]_2 [0]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[28]),
        .O(\ToD_CNT_NS[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[29]_i_1 
       (.I0(\ToD_CNT_NS[29]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[29]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(\ToD_CNT_NS_reg[29] [1]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[29]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [29]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[29]_2 [1]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[29]),
        .O(\ToD_CNT_NS[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40444444)) 
    \ToD_CNT_NS[29]_i_3 
       (.I0(tod_ack1),
        .I1(rtc_enable),
        .I2(\ToD_CNT_NS_reg[29]_0 ),
        .I3(tod_adj_ld),
        .I4(Q),
        .O(\ToD_CNT_NS[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \ToD_CNT_NS[29]_i_6 
       (.I0(tod_ack1),
        .I1(Q),
        .I2(tod_adj_ld),
        .I3(\ToD_CNT_NS_reg[29]_0 ),
        .I4(tod_adj_dec),
        .O(\ToD_CNT_NS[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFAEABAAA)) 
    \ToD_CNT_NS[2]_i_1 
       (.I0(\ToD_CNT_NS[2]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[2]),
        .I4(\ToD_CNT_NS_reg[7] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ToD_CNT_NS[2]_i_2 
       (.I0(\ToD_CNT_NS[2]_i_3_n_0 ),
        .I1(\ToD_CNT_NS_reg[0]_0 ),
        .I2(\ToD_CNT_NS_reg[29]_1 [2]),
        .I3(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I4(\ToD_CNT_NS_reg[3] [2]),
        .O(\ToD_CNT_NS[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \ToD_CNT_NS[2]_i_3 
       (.I0(p_0_in),
        .I1(tod_ld_ld),
        .I2(tod_ack_reg),
        .I3(tod_ld_ns[2]),
        .I4(\ToD_CNT_NS[3]_i_2_0 [2]),
        .I5(\ToD_CNT_NS_reg[8] ),
        .O(\ToD_CNT_NS[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFAEABAAA)) 
    \ToD_CNT_NS[3]_i_1 
       (.I0(\ToD_CNT_NS[3]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[3]),
        .I4(\ToD_CNT_NS_reg[7] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ToD_CNT_NS[3]_i_2 
       (.I0(\ToD_CNT_NS[3]_i_3_n_0 ),
        .I1(\ToD_CNT_NS_reg[0]_0 ),
        .I2(\ToD_CNT_NS_reg[29]_1 [3]),
        .I3(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I4(\ToD_CNT_NS_reg[3] [3]),
        .O(\ToD_CNT_NS[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \ToD_CNT_NS[3]_i_3 
       (.I0(p_0_in),
        .I1(tod_ld_ld),
        .I2(tod_ack_reg),
        .I3(tod_ld_ns[3]),
        .I4(\ToD_CNT_NS[3]_i_2_0 [3]),
        .I5(\ToD_CNT_NS_reg[8] ),
        .O(\ToD_CNT_NS[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFAEABAAA)) 
    \ToD_CNT_NS[4]_i_1 
       (.I0(\ToD_CNT_NS[4]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[4]),
        .I4(\ToD_CNT_NS_reg[7] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ToD_CNT_NS[4]_i_2 
       (.I0(\ToD_CNT_NS[4]_i_3_n_0 ),
        .I1(\ToD_CNT_NS_reg[0]_0 ),
        .I2(\ToD_CNT_NS_reg[29]_1 [4]),
        .I3(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I4(\ToD_CNT_NS_reg[7]_0 [0]),
        .O(\ToD_CNT_NS[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \ToD_CNT_NS[4]_i_3 
       (.I0(p_0_in),
        .I1(tod_ld_ld),
        .I2(tod_ack_reg),
        .I3(tod_ld_ns[4]),
        .I4(\ToD_CNT_NS[7]_i_2_0 [0]),
        .I5(\ToD_CNT_NS_reg[8] ),
        .O(\ToD_CNT_NS[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFAEABAAA)) 
    \ToD_CNT_NS[5]_i_1 
       (.I0(\ToD_CNT_NS[5]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[5]),
        .I4(\ToD_CNT_NS_reg[7] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ToD_CNT_NS[5]_i_2 
       (.I0(\ToD_CNT_NS[5]_i_3_n_0 ),
        .I1(\ToD_CNT_NS_reg[0]_0 ),
        .I2(\ToD_CNT_NS_reg[29]_1 [5]),
        .I3(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I4(\ToD_CNT_NS_reg[7]_0 [1]),
        .O(\ToD_CNT_NS[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \ToD_CNT_NS[5]_i_3 
       (.I0(p_0_in),
        .I1(tod_ld_ld),
        .I2(tod_ack_reg),
        .I3(tod_ld_ns[5]),
        .I4(\ToD_CNT_NS[7]_i_2_0 [1]),
        .I5(\ToD_CNT_NS_reg[8] ),
        .O(\ToD_CNT_NS[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFAEABAAA)) 
    \ToD_CNT_NS[6]_i_1 
       (.I0(\ToD_CNT_NS[6]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[6]),
        .I4(\ToD_CNT_NS_reg[7] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ToD_CNT_NS[6]_i_2 
       (.I0(\ToD_CNT_NS[6]_i_3_n_0 ),
        .I1(\ToD_CNT_NS_reg[0]_0 ),
        .I2(\ToD_CNT_NS_reg[29]_1 [6]),
        .I3(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I4(\ToD_CNT_NS_reg[7]_0 [2]),
        .O(\ToD_CNT_NS[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \ToD_CNT_NS[6]_i_3 
       (.I0(p_0_in),
        .I1(tod_ld_ld),
        .I2(tod_ack_reg),
        .I3(tod_ld_ns[6]),
        .I4(\ToD_CNT_NS[7]_i_2_0 [2]),
        .I5(\ToD_CNT_NS_reg[8] ),
        .O(\ToD_CNT_NS[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFAEABAAA)) 
    \ToD_CNT_NS[7]_i_1 
       (.I0(\ToD_CNT_NS[7]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[7]),
        .I4(\ToD_CNT_NS_reg[7] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ToD_CNT_NS[7]_i_2 
       (.I0(\ToD_CNT_NS[7]_i_3_n_0 ),
        .I1(\ToD_CNT_NS_reg[0]_0 ),
        .I2(\ToD_CNT_NS_reg[29]_1 [7]),
        .I3(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I4(\ToD_CNT_NS_reg[7]_0 [3]),
        .O(\ToD_CNT_NS[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \ToD_CNT_NS[7]_i_3 
       (.I0(p_0_in),
        .I1(tod_ld_ld),
        .I2(tod_ack_reg),
        .I3(tod_ld_ns[7]),
        .I4(\ToD_CNT_NS[7]_i_2_0 [3]),
        .I5(\ToD_CNT_NS_reg[8] ),
        .O(\ToD_CNT_NS[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[8]_i_1 
       (.I0(\ToD_CNT_NS[8]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[8]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(O[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[8]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [8]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[11] [0]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[8]),
        .O(\ToD_CNT_NS[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ToD_CNT_NS[9]_i_1 
       (.I0(\ToD_CNT_NS[9]_i_2_n_0 ),
        .I1(\ToD_CNT_NS_reg[0] ),
        .I2(\ToD_CNT_NS[29]_i_3_n_0 ),
        .I3(ToD_CNT_NS_PRE[9]),
        .I4(\ToD_CNT_NS_reg[8] ),
        .I5(O[1]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ToD_CNT_NS[9]_i_2 
       (.I0(\ToD_CNT_NS_reg[0]_0 ),
        .I1(\ToD_CNT_NS_reg[29]_1 [9]),
        .I2(\ToD_CNT_NS[29]_i_6_n_0 ),
        .I3(\ToD_CNT_NS_reg[11] [1]),
        .I4(tod_ack1),
        .I5(tod_ld_ns[9]),
        .O(\ToD_CNT_NS[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[11]_i_2 
       (.I0(tod_ld_sec[11]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[11]),
        .O(\ToD_CNT_SEC[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[11]_i_3 
       (.I0(tod_ld_sec[10]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[10]),
        .O(\ToD_CNT_SEC[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[11]_i_4 
       (.I0(tod_ld_sec[9]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[9]),
        .O(\ToD_CNT_SEC[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[11]_i_5 
       (.I0(tod_ld_sec[8]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[8]),
        .O(\ToD_CNT_SEC[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[15]_i_2 
       (.I0(tod_ld_sec[15]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[15]),
        .O(\ToD_CNT_SEC[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[15]_i_3 
       (.I0(tod_ld_sec[14]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[14]),
        .O(\ToD_CNT_SEC[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[15]_i_4 
       (.I0(tod_ld_sec[13]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[13]),
        .O(\ToD_CNT_SEC[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[15]_i_5 
       (.I0(tod_ld_sec[12]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[12]),
        .O(\ToD_CNT_SEC[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[19]_i_2 
       (.I0(tod_ld_sec[19]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[19]),
        .O(\ToD_CNT_SEC[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[19]_i_3 
       (.I0(tod_ld_sec[18]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[18]),
        .O(\ToD_CNT_SEC[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[19]_i_4 
       (.I0(tod_ld_sec[17]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[17]),
        .O(\ToD_CNT_SEC[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[19]_i_5 
       (.I0(tod_ld_sec[16]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[16]),
        .O(\ToD_CNT_SEC[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[23]_i_2 
       (.I0(tod_ld_sec[23]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[23]),
        .O(\ToD_CNT_SEC[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[23]_i_3 
       (.I0(tod_ld_sec[22]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[22]),
        .O(\ToD_CNT_SEC[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[23]_i_4 
       (.I0(tod_ld_sec[21]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[21]),
        .O(\ToD_CNT_SEC[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[23]_i_5 
       (.I0(tod_ld_sec[20]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[20]),
        .O(\ToD_CNT_SEC[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[27]_i_2 
       (.I0(tod_ld_sec[27]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[27]),
        .O(\ToD_CNT_SEC[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[27]_i_3 
       (.I0(tod_ld_sec[26]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[26]),
        .O(\ToD_CNT_SEC[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[27]_i_4 
       (.I0(tod_ld_sec[25]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[25]),
        .O(\ToD_CNT_SEC[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[27]_i_5 
       (.I0(tod_ld_sec[24]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[24]),
        .O(\ToD_CNT_SEC[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[31]_i_2 
       (.I0(tod_ld_sec[31]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[31]),
        .O(\ToD_CNT_SEC[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[31]_i_3 
       (.I0(tod_ld_sec[30]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[30]),
        .O(\ToD_CNT_SEC[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[31]_i_4 
       (.I0(tod_ld_sec[29]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[29]),
        .O(\ToD_CNT_SEC[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[31]_i_5 
       (.I0(tod_ld_sec[28]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[28]),
        .O(\ToD_CNT_SEC[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[35]_i_2 
       (.I0(tod_ld_sec[35]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[35]),
        .O(\ToD_CNT_SEC[35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[35]_i_3 
       (.I0(tod_ld_sec[34]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[34]),
        .O(\ToD_CNT_SEC[35]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[35]_i_4 
       (.I0(tod_ld_sec[33]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[33]),
        .O(\ToD_CNT_SEC[35]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[35]_i_5 
       (.I0(tod_ld_sec[32]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[32]),
        .O(\ToD_CNT_SEC[35]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[39]_i_2 
       (.I0(tod_ld_sec[39]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[39]),
        .O(\ToD_CNT_SEC[39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[39]_i_3 
       (.I0(tod_ld_sec[38]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[38]),
        .O(\ToD_CNT_SEC[39]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[39]_i_4 
       (.I0(tod_ld_sec[37]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[37]),
        .O(\ToD_CNT_SEC[39]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[39]_i_5 
       (.I0(tod_ld_sec[36]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[36]),
        .O(\ToD_CNT_SEC[39]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80888888)) 
    \ToD_CNT_SEC[3]_i_2 
       (.I0(rtc_enable),
        .I1(out),
        .I2(tod_ack_reg),
        .I3(tod_ld_ld),
        .I4(p_0_in),
        .O(\ToD_CNT_SEC[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[3]_i_3 
       (.I0(tod_ld_sec[3]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[3]),
        .O(\ToD_CNT_SEC[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[3]_i_4 
       (.I0(tod_ld_sec[2]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[2]),
        .O(\ToD_CNT_SEC[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[3]_i_5 
       (.I0(tod_ld_sec[1]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[1]),
        .O(\ToD_CNT_SEC[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[3]_i_6 
       (.I0(tod_ld_sec[0]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[0]),
        .O(\ToD_CNT_SEC[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[43]_i_2 
       (.I0(tod_ld_sec[43]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[43]),
        .O(\ToD_CNT_SEC[43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[43]_i_3 
       (.I0(tod_ld_sec[42]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[42]),
        .O(\ToD_CNT_SEC[43]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[43]_i_4 
       (.I0(tod_ld_sec[41]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[41]),
        .O(\ToD_CNT_SEC[43]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[43]_i_5 
       (.I0(tod_ld_sec[40]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[40]),
        .O(\ToD_CNT_SEC[43]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[47]_i_2 
       (.I0(tod_ld_sec[47]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[47]),
        .O(\ToD_CNT_SEC[47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[47]_i_3 
       (.I0(tod_ld_sec[46]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[46]),
        .O(\ToD_CNT_SEC[47]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[47]_i_4 
       (.I0(tod_ld_sec[45]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[45]),
        .O(\ToD_CNT_SEC[47]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[47]_i_5 
       (.I0(tod_ld_sec[44]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[44]),
        .O(\ToD_CNT_SEC[47]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[7]_i_2 
       (.I0(tod_ld_sec[7]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[7]),
        .O(\ToD_CNT_SEC[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[7]_i_3 
       (.I0(tod_ld_sec[6]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[6]),
        .O(\ToD_CNT_SEC[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[7]_i_4 
       (.I0(tod_ld_sec[5]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[5]),
        .O(\ToD_CNT_SEC[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ToD_CNT_SEC[7]_i_5 
       (.I0(tod_ld_sec[4]),
        .I1(p_0_in),
        .I2(tod_ld_ld),
        .I3(tod_ack_reg),
        .I4(ptp_tod_sec[4]),
        .O(\ToD_CNT_SEC[7]_i_5_n_0 ));
  CARRY4 \ToD_CNT_SEC_reg[11]_i_1 
       (.CI(\ToD_CNT_SEC_reg[7]_i_1_n_0 ),
        .CO({\ToD_CNT_SEC_reg[11]_i_1_n_0 ,\ToD_CNT_SEC_reg[11]_i_1_n_1 ,\ToD_CNT_SEC_reg[11]_i_1_n_2 ,\ToD_CNT_SEC_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\csr_tod_ld_sec_reg[47] [11:8]),
        .S({\ToD_CNT_SEC[11]_i_2_n_0 ,\ToD_CNT_SEC[11]_i_3_n_0 ,\ToD_CNT_SEC[11]_i_4_n_0 ,\ToD_CNT_SEC[11]_i_5_n_0 }));
  CARRY4 \ToD_CNT_SEC_reg[15]_i_1 
       (.CI(\ToD_CNT_SEC_reg[11]_i_1_n_0 ),
        .CO({\ToD_CNT_SEC_reg[15]_i_1_n_0 ,\ToD_CNT_SEC_reg[15]_i_1_n_1 ,\ToD_CNT_SEC_reg[15]_i_1_n_2 ,\ToD_CNT_SEC_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\csr_tod_ld_sec_reg[47] [15:12]),
        .S({\ToD_CNT_SEC[15]_i_2_n_0 ,\ToD_CNT_SEC[15]_i_3_n_0 ,\ToD_CNT_SEC[15]_i_4_n_0 ,\ToD_CNT_SEC[15]_i_5_n_0 }));
  CARRY4 \ToD_CNT_SEC_reg[19]_i_1 
       (.CI(\ToD_CNT_SEC_reg[15]_i_1_n_0 ),
        .CO({\ToD_CNT_SEC_reg[19]_i_1_n_0 ,\ToD_CNT_SEC_reg[19]_i_1_n_1 ,\ToD_CNT_SEC_reg[19]_i_1_n_2 ,\ToD_CNT_SEC_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\csr_tod_ld_sec_reg[47] [19:16]),
        .S({\ToD_CNT_SEC[19]_i_2_n_0 ,\ToD_CNT_SEC[19]_i_3_n_0 ,\ToD_CNT_SEC[19]_i_4_n_0 ,\ToD_CNT_SEC[19]_i_5_n_0 }));
  CARRY4 \ToD_CNT_SEC_reg[23]_i_1 
       (.CI(\ToD_CNT_SEC_reg[19]_i_1_n_0 ),
        .CO({\ToD_CNT_SEC_reg[23]_i_1_n_0 ,\ToD_CNT_SEC_reg[23]_i_1_n_1 ,\ToD_CNT_SEC_reg[23]_i_1_n_2 ,\ToD_CNT_SEC_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\csr_tod_ld_sec_reg[47] [23:20]),
        .S({\ToD_CNT_SEC[23]_i_2_n_0 ,\ToD_CNT_SEC[23]_i_3_n_0 ,\ToD_CNT_SEC[23]_i_4_n_0 ,\ToD_CNT_SEC[23]_i_5_n_0 }));
  CARRY4 \ToD_CNT_SEC_reg[27]_i_1 
       (.CI(\ToD_CNT_SEC_reg[23]_i_1_n_0 ),
        .CO({\ToD_CNT_SEC_reg[27]_i_1_n_0 ,\ToD_CNT_SEC_reg[27]_i_1_n_1 ,\ToD_CNT_SEC_reg[27]_i_1_n_2 ,\ToD_CNT_SEC_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\csr_tod_ld_sec_reg[47] [27:24]),
        .S({\ToD_CNT_SEC[27]_i_2_n_0 ,\ToD_CNT_SEC[27]_i_3_n_0 ,\ToD_CNT_SEC[27]_i_4_n_0 ,\ToD_CNT_SEC[27]_i_5_n_0 }));
  CARRY4 \ToD_CNT_SEC_reg[31]_i_1 
       (.CI(\ToD_CNT_SEC_reg[27]_i_1_n_0 ),
        .CO({\ToD_CNT_SEC_reg[31]_i_1_n_0 ,\ToD_CNT_SEC_reg[31]_i_1_n_1 ,\ToD_CNT_SEC_reg[31]_i_1_n_2 ,\ToD_CNT_SEC_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\csr_tod_ld_sec_reg[47] [31:28]),
        .S({\ToD_CNT_SEC[31]_i_2_n_0 ,\ToD_CNT_SEC[31]_i_3_n_0 ,\ToD_CNT_SEC[31]_i_4_n_0 ,\ToD_CNT_SEC[31]_i_5_n_0 }));
  CARRY4 \ToD_CNT_SEC_reg[35]_i_1 
       (.CI(\ToD_CNT_SEC_reg[31]_i_1_n_0 ),
        .CO({\ToD_CNT_SEC_reg[35]_i_1_n_0 ,\ToD_CNT_SEC_reg[35]_i_1_n_1 ,\ToD_CNT_SEC_reg[35]_i_1_n_2 ,\ToD_CNT_SEC_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\csr_tod_ld_sec_reg[47] [35:32]),
        .S({\ToD_CNT_SEC[35]_i_2_n_0 ,\ToD_CNT_SEC[35]_i_3_n_0 ,\ToD_CNT_SEC[35]_i_4_n_0 ,\ToD_CNT_SEC[35]_i_5_n_0 }));
  CARRY4 \ToD_CNT_SEC_reg[39]_i_1 
       (.CI(\ToD_CNT_SEC_reg[35]_i_1_n_0 ),
        .CO({\ToD_CNT_SEC_reg[39]_i_1_n_0 ,\ToD_CNT_SEC_reg[39]_i_1_n_1 ,\ToD_CNT_SEC_reg[39]_i_1_n_2 ,\ToD_CNT_SEC_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\csr_tod_ld_sec_reg[47] [39:36]),
        .S({\ToD_CNT_SEC[39]_i_2_n_0 ,\ToD_CNT_SEC[39]_i_3_n_0 ,\ToD_CNT_SEC[39]_i_4_n_0 ,\ToD_CNT_SEC[39]_i_5_n_0 }));
  CARRY4 \ToD_CNT_SEC_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ToD_CNT_SEC_reg[3]_i_1_n_0 ,\ToD_CNT_SEC_reg[3]_i_1_n_1 ,\ToD_CNT_SEC_reg[3]_i_1_n_2 ,\ToD_CNT_SEC_reg[3]_i_1_n_3 }),
        .CYINIT(\ToD_CNT_SEC[3]_i_2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\csr_tod_ld_sec_reg[47] [3:0]),
        .S({\ToD_CNT_SEC[3]_i_3_n_0 ,\ToD_CNT_SEC[3]_i_4_n_0 ,\ToD_CNT_SEC[3]_i_5_n_0 ,\ToD_CNT_SEC[3]_i_6_n_0 }));
  CARRY4 \ToD_CNT_SEC_reg[43]_i_1 
       (.CI(\ToD_CNT_SEC_reg[39]_i_1_n_0 ),
        .CO({\ToD_CNT_SEC_reg[43]_i_1_n_0 ,\ToD_CNT_SEC_reg[43]_i_1_n_1 ,\ToD_CNT_SEC_reg[43]_i_1_n_2 ,\ToD_CNT_SEC_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\csr_tod_ld_sec_reg[47] [43:40]),
        .S({\ToD_CNT_SEC[43]_i_2_n_0 ,\ToD_CNT_SEC[43]_i_3_n_0 ,\ToD_CNT_SEC[43]_i_4_n_0 ,\ToD_CNT_SEC[43]_i_5_n_0 }));
  CARRY4 \ToD_CNT_SEC_reg[47]_i_1 
       (.CI(\ToD_CNT_SEC_reg[43]_i_1_n_0 ),
        .CO({\NLW_ToD_CNT_SEC_reg[47]_i_1_CO_UNCONNECTED [3],\ToD_CNT_SEC_reg[47]_i_1_n_1 ,\ToD_CNT_SEC_reg[47]_i_1_n_2 ,\ToD_CNT_SEC_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\csr_tod_ld_sec_reg[47] [47:44]),
        .S({\ToD_CNT_SEC[47]_i_2_n_0 ,\ToD_CNT_SEC[47]_i_3_n_0 ,\ToD_CNT_SEC[47]_i_4_n_0 ,\ToD_CNT_SEC[47]_i_5_n_0 }));
  CARRY4 \ToD_CNT_SEC_reg[7]_i_1 
       (.CI(\ToD_CNT_SEC_reg[3]_i_1_n_0 ),
        .CO({\ToD_CNT_SEC_reg[7]_i_1_n_0 ,\ToD_CNT_SEC_reg[7]_i_1_n_1 ,\ToD_CNT_SEC_reg[7]_i_1_n_2 ,\ToD_CNT_SEC_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\csr_tod_ld_sec_reg[47] [7:4]),
        .S({\ToD_CNT_SEC[7]_i_2_n_0 ,\ToD_CNT_SEC[7]_i_3_n_0 ,\ToD_CNT_SEC[7]_i_4_n_0 ,\ToD_CNT_SEC[7]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hFFFF0000888F8888)) 
    ptp_pps_i_1
       (.I0(out),
        .I1(rtc_enable),
        .I2(ptp_pps_reg),
        .I3(\ToD_CNT_NS_reg[29]_1 [10]),
        .I4(ptp_pps),
        .I5(tod_ack1),
        .O(ToD_CNT_NS_CARRY_reg));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ptp_pps_i_4
       (.I0(p_0_in),
        .I1(tod_ld_ld),
        .I2(tod_ack_reg),
        .O(tod_ack1));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[0] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(tod_ld_ld),
        .Q(p_0_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[1] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(p_0_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_sig_reg[2] 
       (.C(rtc_clk),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(p_0_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    tod_ack_i_1
       (.I0(p_0_in),
        .I1(tod_ld_ld),
        .I2(tod_ack_reg),
        .O(\reg_sig_reg[2]_0 ));
endmodule

module ptpv2_lite_subtract_sec_nsec
   (CO,
    \csr_opb_sec_reg[46] ,
    O,
    \csr_opb_sec_reg[7] ,
    \csr_opb_sec_reg[11] ,
    \csr_opb_sec_reg[15] ,
    \csr_opb_sec_reg[19] ,
    \csr_opb_sec_reg[23] ,
    \csr_opb_sec_reg[27] ,
    \csr_opb_sec_reg[31] ,
    \csr_opb_sec_reg[35] ,
    \csr_opb_sec_reg[39] ,
    \csr_opb_sec_reg[43] ,
    \csr_opb_sec_reg[46]_0 ,
    \csr_opb_nsec_reg[3] ,
    \csr_opb_nsec_reg[7] ,
    \csr_opa_nsec_reg[9] ,
    \csr_opa_nsec_reg[9]_0 ,
    \csr_opa_nsec_reg[19] ,
    \csr_opa_nsec_reg[23] ,
    \csr_opa_nsec_reg[27] ,
    \csr_opb_nsec_reg[29] ,
    \csr_opa_nsec_reg[3] ,
    \csr_opa_nsec_reg[7] ,
    \csr_opb_nsec_reg[9] ,
    \csr_opb_nsec_reg[9]_0 ,
    \csr_opb_nsec_reg[19] ,
    \csr_opb_nsec_reg[23] ,
    \csr_opb_nsec_reg[27] ,
    \csr_opa_nsec_reg[29] ,
    DI,
    S,
    negD1_carry__1_0,
    negD1_carry__1_1,
    negD1_carry__2_0,
    negD1_carry__2_1,
    negD1_carry__3_0,
    negD1_carry__3_1,
    negD1_carry__4_0,
    negD1_carry__4_1,
    csr_result_neg_reg,
    csr_result_neg_reg_0,
    \negD1_inferred__0/i__carry__0_0 ,
    \negD1_inferred__0/i__carry__1_0 ,
    \negD1_inferred__0/i__carry__2_0 ,
    csr_result_neg_reg_1,
    Q,
    \csr_result_sec[0]_i_2 ,
    \csr_result_sec[0]_i_2_0 ,
    \csr_result_sec[4]_i_3 ,
    \csr_result_sec[8]_i_3 ,
    \csr_result_sec[12]_i_3 ,
    \csr_result_sec[16]_i_3 ,
    \csr_result_sec[20]_i_3 ,
    \csr_result_sec[24]_i_3 ,
    \csr_result_sec[28]_i_3 ,
    \csr_result_sec[32]_i_3 ,
    \csr_result_sec[36]_i_3 ,
    \csr_result_sec[40]_i_3 ,
    \csr_result_sec[44]_i_3 ,
    \csr_result_nsec[8]_i_2 ,
    \csr_result_nsec[1]_i_3 ,
    \csr_result_nsec[4]_i_3 ,
    \csr_result_nsec[8]_i_3 ,
    \csr_result_nsec[8]_i_3_0 ,
    \csr_result_nsec[12]_i_3 ,
    \csr_result_nsec[12]_i_3_0 ,
    \csr_result_nsec[16]_i_3 ,
    \csr_result_nsec[16]_i_3_0 ,
    \csr_result_nsec[20]_i_3 ,
    \csr_result_nsec[20]_i_3_0 ,
    \csr_result_nsec[24]_i_3 ,
    \csr_result_nsec[24]_i_3_0 ,
    \csr_result_nsec[28]_i_3 ,
    \csr_result_nsec[28]_i_3_0 ,
    \csr_result_nsec[8]_i_2_0 ,
    \csr_result_nsec[1]_i_2 ,
    \csr_result_nsec[4]_i_2 ,
    \csr_result_nsec[8]_i_2_1 ,
    \csr_result_nsec[8]_i_2_2 ,
    \csr_result_nsec[12]_i_2 ,
    \csr_result_nsec[12]_i_2_0 ,
    \csr_result_nsec[16]_i_2 ,
    \csr_result_nsec[16]_i_2_0 ,
    \csr_result_nsec[20]_i_2 ,
    \csr_result_nsec[20]_i_2_0 ,
    \csr_result_nsec[24]_i_2 ,
    \csr_result_nsec[24]_i_2_0 ,
    \csr_result_nsec[28]_i_2 ,
    \csr_result_nsec[28]_i_2_0 );
  output [0:0]CO;
  output [0:0]\csr_opb_sec_reg[46] ;
  output [3:0]O;
  output [3:0]\csr_opb_sec_reg[7] ;
  output [3:0]\csr_opb_sec_reg[11] ;
  output [3:0]\csr_opb_sec_reg[15] ;
  output [3:0]\csr_opb_sec_reg[19] ;
  output [3:0]\csr_opb_sec_reg[23] ;
  output [3:0]\csr_opb_sec_reg[27] ;
  output [3:0]\csr_opb_sec_reg[31] ;
  output [3:0]\csr_opb_sec_reg[35] ;
  output [3:0]\csr_opb_sec_reg[39] ;
  output [3:0]\csr_opb_sec_reg[43] ;
  output [3:0]\csr_opb_sec_reg[46]_0 ;
  output [2:0]\csr_opb_nsec_reg[3] ;
  output [3:0]\csr_opb_nsec_reg[7] ;
  output [3:0]\csr_opa_nsec_reg[9] ;
  output [3:0]\csr_opa_nsec_reg[9]_0 ;
  output [3:0]\csr_opa_nsec_reg[19] ;
  output [3:0]\csr_opa_nsec_reg[23] ;
  output [3:0]\csr_opa_nsec_reg[27] ;
  output [3:0]\csr_opb_nsec_reg[29] ;
  output [2:0]\csr_opa_nsec_reg[3] ;
  output [3:0]\csr_opa_nsec_reg[7] ;
  output [3:0]\csr_opb_nsec_reg[9] ;
  output [3:0]\csr_opb_nsec_reg[9]_0 ;
  output [3:0]\csr_opb_nsec_reg[19] ;
  output [3:0]\csr_opb_nsec_reg[23] ;
  output [3:0]\csr_opb_nsec_reg[27] ;
  output [3:0]\csr_opa_nsec_reg[29] ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]negD1_carry__1_0;
  input [3:0]negD1_carry__1_1;
  input [3:0]negD1_carry__2_0;
  input [3:0]negD1_carry__2_1;
  input [3:0]negD1_carry__3_0;
  input [3:0]negD1_carry__3_1;
  input [3:0]negD1_carry__4_0;
  input [3:0]negD1_carry__4_1;
  input [3:0]csr_result_neg_reg;
  input [3:0]csr_result_neg_reg_0;
  input [3:0]\negD1_inferred__0/i__carry__0_0 ;
  input [3:0]\negD1_inferred__0/i__carry__1_0 ;
  input [3:0]\negD1_inferred__0/i__carry__2_0 ;
  input [3:0]csr_result_neg_reg_1;
  input [46:0]Q;
  input [0:0]\csr_result_sec[0]_i_2 ;
  input [3:0]\csr_result_sec[0]_i_2_0 ;
  input [3:0]\csr_result_sec[4]_i_3 ;
  input [3:0]\csr_result_sec[8]_i_3 ;
  input [3:0]\csr_result_sec[12]_i_3 ;
  input [3:0]\csr_result_sec[16]_i_3 ;
  input [3:0]\csr_result_sec[20]_i_3 ;
  input [3:0]\csr_result_sec[24]_i_3 ;
  input [3:0]\csr_result_sec[28]_i_3 ;
  input [3:0]\csr_result_sec[32]_i_3 ;
  input [3:0]\csr_result_sec[36]_i_3 ;
  input [3:0]\csr_result_sec[40]_i_3 ;
  input [3:0]\csr_result_sec[44]_i_3 ;
  input [9:0]\csr_result_nsec[8]_i_2 ;
  input [3:0]\csr_result_nsec[1]_i_3 ;
  input [3:0]\csr_result_nsec[4]_i_3 ;
  input [2:0]\csr_result_nsec[8]_i_3 ;
  input [3:0]\csr_result_nsec[8]_i_3_0 ;
  input [3:0]\csr_result_nsec[12]_i_3 ;
  input [3:0]\csr_result_nsec[12]_i_3_0 ;
  input [3:0]\csr_result_nsec[16]_i_3 ;
  input [3:0]\csr_result_nsec[16]_i_3_0 ;
  input [3:0]\csr_result_nsec[20]_i_3 ;
  input [3:0]\csr_result_nsec[20]_i_3_0 ;
  input [3:0]\csr_result_nsec[24]_i_3 ;
  input [3:0]\csr_result_nsec[24]_i_3_0 ;
  input [2:0]\csr_result_nsec[28]_i_3 ;
  input [3:0]\csr_result_nsec[28]_i_3_0 ;
  input [8:0]\csr_result_nsec[8]_i_2_0 ;
  input [3:0]\csr_result_nsec[1]_i_2 ;
  input [3:0]\csr_result_nsec[4]_i_2 ;
  input [1:0]\csr_result_nsec[8]_i_2_1 ;
  input [3:0]\csr_result_nsec[8]_i_2_2 ;
  input [3:0]\csr_result_nsec[12]_i_2 ;
  input [3:0]\csr_result_nsec[12]_i_2_0 ;
  input [3:0]\csr_result_nsec[16]_i_2 ;
  input [3:0]\csr_result_nsec[16]_i_2_0 ;
  input [3:0]\csr_result_nsec[20]_i_2 ;
  input [3:0]\csr_result_nsec[20]_i_2_0 ;
  input [3:0]\csr_result_nsec[24]_i_2 ;
  input [3:0]\csr_result_nsec[24]_i_2_0 ;
  input [2:0]\csr_result_nsec[28]_i_2 ;
  input [3:0]\csr_result_nsec[28]_i_2_0 ;

  wire \/i__carry__0_n_0 ;
  wire \/i__carry__0_n_1 ;
  wire \/i__carry__0_n_2 ;
  wire \/i__carry__0_n_3 ;
  wire \/i__carry__10_n_1 ;
  wire \/i__carry__10_n_2 ;
  wire \/i__carry__10_n_3 ;
  wire \/i__carry__1_n_0 ;
  wire \/i__carry__1_n_1 ;
  wire \/i__carry__1_n_2 ;
  wire \/i__carry__1_n_3 ;
  wire \/i__carry__2_n_0 ;
  wire \/i__carry__2_n_1 ;
  wire \/i__carry__2_n_2 ;
  wire \/i__carry__2_n_3 ;
  wire \/i__carry__3_n_0 ;
  wire \/i__carry__3_n_1 ;
  wire \/i__carry__3_n_2 ;
  wire \/i__carry__3_n_3 ;
  wire \/i__carry__4_n_0 ;
  wire \/i__carry__4_n_1 ;
  wire \/i__carry__4_n_2 ;
  wire \/i__carry__4_n_3 ;
  wire \/i__carry__5_n_0 ;
  wire \/i__carry__5_n_1 ;
  wire \/i__carry__5_n_2 ;
  wire \/i__carry__5_n_3 ;
  wire \/i__carry__6_n_0 ;
  wire \/i__carry__6_n_1 ;
  wire \/i__carry__6_n_2 ;
  wire \/i__carry__6_n_3 ;
  wire \/i__carry__7_n_0 ;
  wire \/i__carry__7_n_1 ;
  wire \/i__carry__7_n_2 ;
  wire \/i__carry__7_n_3 ;
  wire \/i__carry__8_n_0 ;
  wire \/i__carry__8_n_1 ;
  wire \/i__carry__8_n_2 ;
  wire \/i__carry__8_n_3 ;
  wire \/i__carry__9_n_0 ;
  wire \/i__carry__9_n_1 ;
  wire \/i__carry__9_n_2 ;
  wire \/i__carry__9_n_3 ;
  wire \/i__carry_n_0 ;
  wire \/i__carry_n_1 ;
  wire \/i__carry_n_2 ;
  wire \/i__carry_n_3 ;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [46:0]Q;
  wire [3:0]S;
  wire [3:0]\csr_opa_nsec_reg[19] ;
  wire [3:0]\csr_opa_nsec_reg[23] ;
  wire [3:0]\csr_opa_nsec_reg[27] ;
  wire [3:0]\csr_opa_nsec_reg[29] ;
  wire [2:0]\csr_opa_nsec_reg[3] ;
  wire [3:0]\csr_opa_nsec_reg[7] ;
  wire [3:0]\csr_opa_nsec_reg[9] ;
  wire [3:0]\csr_opa_nsec_reg[9]_0 ;
  wire [3:0]\csr_opb_nsec_reg[19] ;
  wire [3:0]\csr_opb_nsec_reg[23] ;
  wire [3:0]\csr_opb_nsec_reg[27] ;
  wire [3:0]\csr_opb_nsec_reg[29] ;
  wire [2:0]\csr_opb_nsec_reg[3] ;
  wire [3:0]\csr_opb_nsec_reg[7] ;
  wire [3:0]\csr_opb_nsec_reg[9] ;
  wire [3:0]\csr_opb_nsec_reg[9]_0 ;
  wire [3:0]\csr_opb_sec_reg[11] ;
  wire [3:0]\csr_opb_sec_reg[15] ;
  wire [3:0]\csr_opb_sec_reg[19] ;
  wire [3:0]\csr_opb_sec_reg[23] ;
  wire [3:0]\csr_opb_sec_reg[27] ;
  wire [3:0]\csr_opb_sec_reg[31] ;
  wire [3:0]\csr_opb_sec_reg[35] ;
  wire [3:0]\csr_opb_sec_reg[39] ;
  wire [3:0]\csr_opb_sec_reg[43] ;
  wire [0:0]\csr_opb_sec_reg[46] ;
  wire [3:0]\csr_opb_sec_reg[46]_0 ;
  wire [3:0]\csr_opb_sec_reg[7] ;
  wire [3:0]csr_result_neg_reg;
  wire [3:0]csr_result_neg_reg_0;
  wire [3:0]csr_result_neg_reg_1;
  wire [3:0]\csr_result_nsec[12]_i_2 ;
  wire [3:0]\csr_result_nsec[12]_i_2_0 ;
  wire [3:0]\csr_result_nsec[12]_i_3 ;
  wire [3:0]\csr_result_nsec[12]_i_3_0 ;
  wire [3:0]\csr_result_nsec[16]_i_2 ;
  wire [3:0]\csr_result_nsec[16]_i_2_0 ;
  wire [3:0]\csr_result_nsec[16]_i_3 ;
  wire [3:0]\csr_result_nsec[16]_i_3_0 ;
  wire [3:0]\csr_result_nsec[1]_i_2 ;
  wire [3:0]\csr_result_nsec[1]_i_3 ;
  wire [3:0]\csr_result_nsec[20]_i_2 ;
  wire [3:0]\csr_result_nsec[20]_i_2_0 ;
  wire [3:0]\csr_result_nsec[20]_i_3 ;
  wire [3:0]\csr_result_nsec[20]_i_3_0 ;
  wire [3:0]\csr_result_nsec[24]_i_2 ;
  wire [3:0]\csr_result_nsec[24]_i_2_0 ;
  wire [3:0]\csr_result_nsec[24]_i_3 ;
  wire [3:0]\csr_result_nsec[24]_i_3_0 ;
  wire [2:0]\csr_result_nsec[28]_i_2 ;
  wire [3:0]\csr_result_nsec[28]_i_2_0 ;
  wire [2:0]\csr_result_nsec[28]_i_3 ;
  wire [3:0]\csr_result_nsec[28]_i_3_0 ;
  wire [3:0]\csr_result_nsec[4]_i_2 ;
  wire [3:0]\csr_result_nsec[4]_i_3 ;
  wire [9:0]\csr_result_nsec[8]_i_2 ;
  wire [8:0]\csr_result_nsec[8]_i_2_0 ;
  wire [1:0]\csr_result_nsec[8]_i_2_1 ;
  wire [3:0]\csr_result_nsec[8]_i_2_2 ;
  wire [2:0]\csr_result_nsec[8]_i_3 ;
  wire [3:0]\csr_result_nsec[8]_i_3_0 ;
  wire [0:0]\csr_result_sec[0]_i_2 ;
  wire [3:0]\csr_result_sec[0]_i_2_0 ;
  wire [3:0]\csr_result_sec[12]_i_3 ;
  wire [3:0]\csr_result_sec[16]_i_3 ;
  wire [3:0]\csr_result_sec[20]_i_3 ;
  wire [3:0]\csr_result_sec[24]_i_3 ;
  wire [3:0]\csr_result_sec[28]_i_3 ;
  wire [3:0]\csr_result_sec[32]_i_3 ;
  wire [3:0]\csr_result_sec[36]_i_3 ;
  wire [3:0]\csr_result_sec[40]_i_3 ;
  wire [3:0]\csr_result_sec[44]_i_3 ;
  wire [3:0]\csr_result_sec[4]_i_3 ;
  wire [3:0]\csr_result_sec[8]_i_3 ;
  wire negD1_carry__0_n_0;
  wire negD1_carry__0_n_1;
  wire negD1_carry__0_n_2;
  wire negD1_carry__0_n_3;
  wire [3:0]negD1_carry__1_0;
  wire [3:0]negD1_carry__1_1;
  wire negD1_carry__1_n_0;
  wire negD1_carry__1_n_1;
  wire negD1_carry__1_n_2;
  wire negD1_carry__1_n_3;
  wire [3:0]negD1_carry__2_0;
  wire [3:0]negD1_carry__2_1;
  wire negD1_carry__2_n_0;
  wire negD1_carry__2_n_1;
  wire negD1_carry__2_n_2;
  wire negD1_carry__2_n_3;
  wire [3:0]negD1_carry__3_0;
  wire [3:0]negD1_carry__3_1;
  wire negD1_carry__3_n_0;
  wire negD1_carry__3_n_1;
  wire negD1_carry__3_n_2;
  wire negD1_carry__3_n_3;
  wire [3:0]negD1_carry__4_0;
  wire [3:0]negD1_carry__4_1;
  wire negD1_carry__4_n_1;
  wire negD1_carry__4_n_2;
  wire negD1_carry__4_n_3;
  wire negD1_carry_n_0;
  wire negD1_carry_n_1;
  wire negD1_carry_n_2;
  wire negD1_carry_n_3;
  wire [3:0]\negD1_inferred__0/i__carry__0_0 ;
  wire \negD1_inferred__0/i__carry__0_n_0 ;
  wire \negD1_inferred__0/i__carry__0_n_1 ;
  wire \negD1_inferred__0/i__carry__0_n_2 ;
  wire \negD1_inferred__0/i__carry__0_n_3 ;
  wire [3:0]\negD1_inferred__0/i__carry__1_0 ;
  wire \negD1_inferred__0/i__carry__1_n_0 ;
  wire \negD1_inferred__0/i__carry__1_n_1 ;
  wire \negD1_inferred__0/i__carry__1_n_2 ;
  wire \negD1_inferred__0/i__carry__1_n_3 ;
  wire [3:0]\negD1_inferred__0/i__carry__2_0 ;
  wire \negD1_inferred__0/i__carry__2_n_1 ;
  wire \negD1_inferred__0/i__carry__2_n_2 ;
  wire \negD1_inferred__0/i__carry__2_n_3 ;
  wire \negD1_inferred__0/i__carry_n_0 ;
  wire \negD1_inferred__0/i__carry_n_1 ;
  wire \negD1_inferred__0/i__carry_n_2 ;
  wire \negD1_inferred__0/i__carry_n_3 ;
  wire \nsD0_inferred__0/i__carry__0_n_0 ;
  wire \nsD0_inferred__0/i__carry__0_n_1 ;
  wire \nsD0_inferred__0/i__carry__0_n_2 ;
  wire \nsD0_inferred__0/i__carry__0_n_3 ;
  wire \nsD0_inferred__0/i__carry__1_n_0 ;
  wire \nsD0_inferred__0/i__carry__1_n_1 ;
  wire \nsD0_inferred__0/i__carry__1_n_2 ;
  wire \nsD0_inferred__0/i__carry__1_n_3 ;
  wire \nsD0_inferred__0/i__carry__2_n_0 ;
  wire \nsD0_inferred__0/i__carry__2_n_1 ;
  wire \nsD0_inferred__0/i__carry__2_n_2 ;
  wire \nsD0_inferred__0/i__carry__2_n_3 ;
  wire \nsD0_inferred__0/i__carry__3_n_0 ;
  wire \nsD0_inferred__0/i__carry__3_n_1 ;
  wire \nsD0_inferred__0/i__carry__3_n_2 ;
  wire \nsD0_inferred__0/i__carry__3_n_3 ;
  wire \nsD0_inferred__0/i__carry__4_n_0 ;
  wire \nsD0_inferred__0/i__carry__4_n_1 ;
  wire \nsD0_inferred__0/i__carry__4_n_2 ;
  wire \nsD0_inferred__0/i__carry__4_n_3 ;
  wire \nsD0_inferred__0/i__carry__5_n_0 ;
  wire \nsD0_inferred__0/i__carry__5_n_1 ;
  wire \nsD0_inferred__0/i__carry__5_n_2 ;
  wire \nsD0_inferred__0/i__carry__5_n_3 ;
  wire \nsD0_inferred__0/i__carry__6_n_1 ;
  wire \nsD0_inferred__0/i__carry__6_n_2 ;
  wire \nsD0_inferred__0/i__carry__6_n_3 ;
  wire \nsD0_inferred__0/i__carry_n_0 ;
  wire \nsD0_inferred__0/i__carry_n_1 ;
  wire \nsD0_inferred__0/i__carry_n_2 ;
  wire \nsD0_inferred__0/i__carry_n_3 ;
  wire \nsD0_inferred__2/i__carry__0_n_0 ;
  wire \nsD0_inferred__2/i__carry__0_n_1 ;
  wire \nsD0_inferred__2/i__carry__0_n_2 ;
  wire \nsD0_inferred__2/i__carry__0_n_3 ;
  wire \nsD0_inferred__2/i__carry__1_n_0 ;
  wire \nsD0_inferred__2/i__carry__1_n_1 ;
  wire \nsD0_inferred__2/i__carry__1_n_2 ;
  wire \nsD0_inferred__2/i__carry__1_n_3 ;
  wire \nsD0_inferred__2/i__carry__2_n_0 ;
  wire \nsD0_inferred__2/i__carry__2_n_1 ;
  wire \nsD0_inferred__2/i__carry__2_n_2 ;
  wire \nsD0_inferred__2/i__carry__2_n_3 ;
  wire \nsD0_inferred__2/i__carry__3_n_0 ;
  wire \nsD0_inferred__2/i__carry__3_n_1 ;
  wire \nsD0_inferred__2/i__carry__3_n_2 ;
  wire \nsD0_inferred__2/i__carry__3_n_3 ;
  wire \nsD0_inferred__2/i__carry__4_n_0 ;
  wire \nsD0_inferred__2/i__carry__4_n_1 ;
  wire \nsD0_inferred__2/i__carry__4_n_2 ;
  wire \nsD0_inferred__2/i__carry__4_n_3 ;
  wire \nsD0_inferred__2/i__carry__5_n_0 ;
  wire \nsD0_inferred__2/i__carry__5_n_1 ;
  wire \nsD0_inferred__2/i__carry__5_n_2 ;
  wire \nsD0_inferred__2/i__carry__5_n_3 ;
  wire \nsD0_inferred__2/i__carry__6_n_1 ;
  wire \nsD0_inferred__2/i__carry__6_n_2 ;
  wire \nsD0_inferred__2/i__carry__6_n_3 ;
  wire \nsD0_inferred__2/i__carry_n_0 ;
  wire \nsD0_inferred__2/i__carry_n_1 ;
  wire \nsD0_inferred__2/i__carry_n_2 ;
  wire \nsD0_inferred__2/i__carry_n_3 ;
  wire [3:3]\NLW_/i__carry__10_CO_UNCONNECTED ;
  wire [3:0]NLW_negD1_carry_O_UNCONNECTED;
  wire [3:0]NLW_negD1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_negD1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_negD1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_negD1_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_negD1_carry__4_O_UNCONNECTED;
  wire [3:0]\NLW_negD1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_negD1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_negD1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_negD1_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [0:0]\NLW_nsD0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_nsD0_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [0:0]\NLW_nsD0_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_nsD0_inferred__2/i__carry__6_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \/i__carry 
       (.CI(1'b0),
        .CO({\/i__carry_n_0 ,\/i__carry_n_1 ,\/i__carry_n_2 ,\/i__carry_n_3 }),
        .CYINIT(Q[0]),
        .DI({Q[3:1],\csr_result_sec[0]_i_2 }),
        .O(O),
        .S(\csr_result_sec[0]_i_2_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \/i__carry__0 
       (.CI(\/i__carry_n_0 ),
        .CO({\/i__carry__0_n_0 ,\/i__carry__0_n_1 ,\/i__carry__0_n_2 ,\/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\csr_opb_sec_reg[7] ),
        .S(\csr_result_sec[4]_i_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \/i__carry__1 
       (.CI(\/i__carry__0_n_0 ),
        .CO({\/i__carry__1_n_0 ,\/i__carry__1_n_1 ,\/i__carry__1_n_2 ,\/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(\csr_opb_sec_reg[11] ),
        .S(\csr_result_sec[8]_i_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \/i__carry__10 
       (.CI(\/i__carry__9_n_0 ),
        .CO({\NLW_/i__carry__10_CO_UNCONNECTED [3],\/i__carry__10_n_1 ,\/i__carry__10_n_2 ,\/i__carry__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[46:44]}),
        .O(\csr_opb_sec_reg[46]_0 ),
        .S(\csr_result_sec[44]_i_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \/i__carry__2 
       (.CI(\/i__carry__1_n_0 ),
        .CO({\/i__carry__2_n_0 ,\/i__carry__2_n_1 ,\/i__carry__2_n_2 ,\/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(\csr_opb_sec_reg[15] ),
        .S(\csr_result_sec[12]_i_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \/i__carry__3 
       (.CI(\/i__carry__2_n_0 ),
        .CO({\/i__carry__3_n_0 ,\/i__carry__3_n_1 ,\/i__carry__3_n_2 ,\/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(\csr_opb_sec_reg[19] ),
        .S(\csr_result_sec[16]_i_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \/i__carry__4 
       (.CI(\/i__carry__3_n_0 ),
        .CO({\/i__carry__4_n_0 ,\/i__carry__4_n_1 ,\/i__carry__4_n_2 ,\/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(\csr_opb_sec_reg[23] ),
        .S(\csr_result_sec[20]_i_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \/i__carry__5 
       (.CI(\/i__carry__4_n_0 ),
        .CO({\/i__carry__5_n_0 ,\/i__carry__5_n_1 ,\/i__carry__5_n_2 ,\/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(\csr_opb_sec_reg[27] ),
        .S(\csr_result_sec[24]_i_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \/i__carry__6 
       (.CI(\/i__carry__5_n_0 ),
        .CO({\/i__carry__6_n_0 ,\/i__carry__6_n_1 ,\/i__carry__6_n_2 ,\/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[31:28]),
        .O(\csr_opb_sec_reg[31] ),
        .S(\csr_result_sec[28]_i_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \/i__carry__7 
       (.CI(\/i__carry__6_n_0 ),
        .CO({\/i__carry__7_n_0 ,\/i__carry__7_n_1 ,\/i__carry__7_n_2 ,\/i__carry__7_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[35:32]),
        .O(\csr_opb_sec_reg[35] ),
        .S(\csr_result_sec[32]_i_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \/i__carry__8 
       (.CI(\/i__carry__7_n_0 ),
        .CO({\/i__carry__8_n_0 ,\/i__carry__8_n_1 ,\/i__carry__8_n_2 ,\/i__carry__8_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[39:36]),
        .O(\csr_opb_sec_reg[39] ),
        .S(\csr_result_sec[36]_i_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \/i__carry__9 
       (.CI(\/i__carry__8_n_0 ),
        .CO({\/i__carry__9_n_0 ,\/i__carry__9_n_1 ,\/i__carry__9_n_2 ,\/i__carry__9_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[43:40]),
        .O(\csr_opb_sec_reg[43] ),
        .S(\csr_result_sec[40]_i_3 ));
  CARRY4 negD1_carry
       (.CI(1'b0),
        .CO({negD1_carry_n_0,negD1_carry_n_1,negD1_carry_n_2,negD1_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_negD1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 negD1_carry__0
       (.CI(negD1_carry_n_0),
        .CO({negD1_carry__0_n_0,negD1_carry__0_n_1,negD1_carry__0_n_2,negD1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(negD1_carry__1_0),
        .O(NLW_negD1_carry__0_O_UNCONNECTED[3:0]),
        .S(negD1_carry__1_1));
  CARRY4 negD1_carry__1
       (.CI(negD1_carry__0_n_0),
        .CO({negD1_carry__1_n_0,negD1_carry__1_n_1,negD1_carry__1_n_2,negD1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(negD1_carry__2_0),
        .O(NLW_negD1_carry__1_O_UNCONNECTED[3:0]),
        .S(negD1_carry__2_1));
  CARRY4 negD1_carry__2
       (.CI(negD1_carry__1_n_0),
        .CO({negD1_carry__2_n_0,negD1_carry__2_n_1,negD1_carry__2_n_2,negD1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(negD1_carry__3_0),
        .O(NLW_negD1_carry__2_O_UNCONNECTED[3:0]),
        .S(negD1_carry__3_1));
  CARRY4 negD1_carry__3
       (.CI(negD1_carry__2_n_0),
        .CO({negD1_carry__3_n_0,negD1_carry__3_n_1,negD1_carry__3_n_2,negD1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(negD1_carry__4_0),
        .O(NLW_negD1_carry__3_O_UNCONNECTED[3:0]),
        .S(negD1_carry__4_1));
  CARRY4 negD1_carry__4
       (.CI(negD1_carry__3_n_0),
        .CO({CO,negD1_carry__4_n_1,negD1_carry__4_n_2,negD1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(csr_result_neg_reg),
        .O(NLW_negD1_carry__4_O_UNCONNECTED[3:0]),
        .S(csr_result_neg_reg_0));
  CARRY4 \negD1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\negD1_inferred__0/i__carry_n_0 ,\negD1_inferred__0/i__carry_n_1 ,\negD1_inferred__0/i__carry_n_2 ,\negD1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_negD1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\negD1_inferred__0/i__carry__0_0 ));
  CARRY4 \negD1_inferred__0/i__carry__0 
       (.CI(\negD1_inferred__0/i__carry_n_0 ),
        .CO({\negD1_inferred__0/i__carry__0_n_0 ,\negD1_inferred__0/i__carry__0_n_1 ,\negD1_inferred__0/i__carry__0_n_2 ,\negD1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_negD1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\negD1_inferred__0/i__carry__1_0 ));
  CARRY4 \negD1_inferred__0/i__carry__1 
       (.CI(\negD1_inferred__0/i__carry__0_n_0 ),
        .CO({\negD1_inferred__0/i__carry__1_n_0 ,\negD1_inferred__0/i__carry__1_n_1 ,\negD1_inferred__0/i__carry__1_n_2 ,\negD1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_negD1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\negD1_inferred__0/i__carry__2_0 ));
  CARRY4 \negD1_inferred__0/i__carry__2 
       (.CI(\negD1_inferred__0/i__carry__1_n_0 ),
        .CO({\csr_opb_sec_reg[46] ,\negD1_inferred__0/i__carry__2_n_1 ,\negD1_inferred__0/i__carry__2_n_2 ,\negD1_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_negD1_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S(csr_result_neg_reg_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\nsD0_inferred__0/i__carry_n_0 ,\nsD0_inferred__0/i__carry_n_1 ,\nsD0_inferred__0/i__carry_n_2 ,\nsD0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(\csr_result_nsec[8]_i_2 [3:0]),
        .O({\csr_opb_nsec_reg[3] ,\NLW_nsD0_inferred__0/i__carry_O_UNCONNECTED [0]}),
        .S(\csr_result_nsec[1]_i_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__0/i__carry__0 
       (.CI(\nsD0_inferred__0/i__carry_n_0 ),
        .CO({\nsD0_inferred__0/i__carry__0_n_0 ,\nsD0_inferred__0/i__carry__0_n_1 ,\nsD0_inferred__0/i__carry__0_n_2 ,\nsD0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\csr_result_nsec[8]_i_2 [7:4]),
        .O(\csr_opb_nsec_reg[7] ),
        .S(\csr_result_nsec[4]_i_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__0/i__carry__1 
       (.CI(\nsD0_inferred__0/i__carry__0_n_0 ),
        .CO({\nsD0_inferred__0/i__carry__1_n_0 ,\nsD0_inferred__0/i__carry__1_n_1 ,\nsD0_inferred__0/i__carry__1_n_2 ,\nsD0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_result_nsec[8]_i_3 ,\csr_result_nsec[8]_i_2 [8]}),
        .O(\csr_opa_nsec_reg[9] ),
        .S(\csr_result_nsec[8]_i_3_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__0/i__carry__2 
       (.CI(\nsD0_inferred__0/i__carry__1_n_0 ),
        .CO({\nsD0_inferred__0/i__carry__2_n_0 ,\nsD0_inferred__0/i__carry__2_n_1 ,\nsD0_inferred__0/i__carry__2_n_2 ,\nsD0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\csr_result_nsec[12]_i_3 ),
        .O(\csr_opa_nsec_reg[9]_0 ),
        .S(\csr_result_nsec[12]_i_3_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__0/i__carry__3 
       (.CI(\nsD0_inferred__0/i__carry__2_n_0 ),
        .CO({\nsD0_inferred__0/i__carry__3_n_0 ,\nsD0_inferred__0/i__carry__3_n_1 ,\nsD0_inferred__0/i__carry__3_n_2 ,\nsD0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\csr_result_nsec[16]_i_3 ),
        .O(\csr_opa_nsec_reg[19] ),
        .S(\csr_result_nsec[16]_i_3_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__0/i__carry__4 
       (.CI(\nsD0_inferred__0/i__carry__3_n_0 ),
        .CO({\nsD0_inferred__0/i__carry__4_n_0 ,\nsD0_inferred__0/i__carry__4_n_1 ,\nsD0_inferred__0/i__carry__4_n_2 ,\nsD0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\csr_result_nsec[20]_i_3 ),
        .O(\csr_opa_nsec_reg[23] ),
        .S(\csr_result_nsec[20]_i_3_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__0/i__carry__5 
       (.CI(\nsD0_inferred__0/i__carry__4_n_0 ),
        .CO({\nsD0_inferred__0/i__carry__5_n_0 ,\nsD0_inferred__0/i__carry__5_n_1 ,\nsD0_inferred__0/i__carry__5_n_2 ,\nsD0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\csr_result_nsec[24]_i_3 ),
        .O(\csr_opa_nsec_reg[27] ),
        .S(\csr_result_nsec[24]_i_3_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__0/i__carry__6 
       (.CI(\nsD0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_nsD0_inferred__0/i__carry__6_CO_UNCONNECTED [3],\nsD0_inferred__0/i__carry__6_n_1 ,\nsD0_inferred__0/i__carry__6_n_2 ,\nsD0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\csr_result_nsec[28]_i_3 }),
        .O(\csr_opb_nsec_reg[29] ),
        .S(\csr_result_nsec[28]_i_3_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\nsD0_inferred__2/i__carry_n_0 ,\nsD0_inferred__2/i__carry_n_1 ,\nsD0_inferred__2/i__carry_n_2 ,\nsD0_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(\csr_result_nsec[8]_i_2_0 [3:0]),
        .O({\csr_opa_nsec_reg[3] ,\NLW_nsD0_inferred__2/i__carry_O_UNCONNECTED [0]}),
        .S(\csr_result_nsec[1]_i_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__2/i__carry__0 
       (.CI(\nsD0_inferred__2/i__carry_n_0 ),
        .CO({\nsD0_inferred__2/i__carry__0_n_0 ,\nsD0_inferred__2/i__carry__0_n_1 ,\nsD0_inferred__2/i__carry__0_n_2 ,\nsD0_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\csr_result_nsec[8]_i_2_0 [7:4]),
        .O(\csr_opa_nsec_reg[7] ),
        .S(\csr_result_nsec[4]_i_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__2/i__carry__1 
       (.CI(\nsD0_inferred__2/i__carry__0_n_0 ),
        .CO({\nsD0_inferred__2/i__carry__1_n_0 ,\nsD0_inferred__2/i__carry__1_n_1 ,\nsD0_inferred__2/i__carry__1_n_2 ,\nsD0_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\csr_result_nsec[8]_i_2_1 ,\csr_result_nsec[8]_i_2 [9],\csr_result_nsec[8]_i_2_0 [8]}),
        .O(\csr_opb_nsec_reg[9] ),
        .S(\csr_result_nsec[8]_i_2_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__2/i__carry__2 
       (.CI(\nsD0_inferred__2/i__carry__1_n_0 ),
        .CO({\nsD0_inferred__2/i__carry__2_n_0 ,\nsD0_inferred__2/i__carry__2_n_1 ,\nsD0_inferred__2/i__carry__2_n_2 ,\nsD0_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\csr_result_nsec[12]_i_2 ),
        .O(\csr_opb_nsec_reg[9]_0 ),
        .S(\csr_result_nsec[12]_i_2_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__2/i__carry__3 
       (.CI(\nsD0_inferred__2/i__carry__2_n_0 ),
        .CO({\nsD0_inferred__2/i__carry__3_n_0 ,\nsD0_inferred__2/i__carry__3_n_1 ,\nsD0_inferred__2/i__carry__3_n_2 ,\nsD0_inferred__2/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\csr_result_nsec[16]_i_2 ),
        .O(\csr_opb_nsec_reg[19] ),
        .S(\csr_result_nsec[16]_i_2_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__2/i__carry__4 
       (.CI(\nsD0_inferred__2/i__carry__3_n_0 ),
        .CO({\nsD0_inferred__2/i__carry__4_n_0 ,\nsD0_inferred__2/i__carry__4_n_1 ,\nsD0_inferred__2/i__carry__4_n_2 ,\nsD0_inferred__2/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\csr_result_nsec[20]_i_2 ),
        .O(\csr_opb_nsec_reg[23] ),
        .S(\csr_result_nsec[20]_i_2_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__2/i__carry__5 
       (.CI(\nsD0_inferred__2/i__carry__4_n_0 ),
        .CO({\nsD0_inferred__2/i__carry__5_n_0 ,\nsD0_inferred__2/i__carry__5_n_1 ,\nsD0_inferred__2/i__carry__5_n_2 ,\nsD0_inferred__2/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\csr_result_nsec[24]_i_2 ),
        .O(\csr_opb_nsec_reg[27] ),
        .S(\csr_result_nsec[24]_i_2_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \nsD0_inferred__2/i__carry__6 
       (.CI(\nsD0_inferred__2/i__carry__5_n_0 ),
        .CO({\NLW_nsD0_inferred__2/i__carry__6_CO_UNCONNECTED [3],\nsD0_inferred__2/i__carry__6_n_1 ,\nsD0_inferred__2/i__carry__6_n_2 ,\nsD0_inferred__2/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\csr_result_nsec[28]_i_2 }),
        .O(\csr_opa_nsec_reg[29] ),
        .S(\csr_result_nsec[28]_i_2_0 ));
endmodule

(* IP_DST_DELAY = "-536870527" *) (* IP_DST_PEER = "-536870805" *) (* IP_ETH_TYPE_LENG = "16'b0000100000000000" *) 
(* IP_PROTO_UDP = "8'b00010001" *) (* PTPV2_MSG_TYPE_Announce = "4'b1011" *) (* PTPV2_MSG_TYPE_Delay_Req = "4'b0001" *) 
(* PTPV2_MSG_TYPE_Delay_Resp = "4'b1001" *) (* PTPV2_MSG_TYPE_Follow_Up = "4'b1000" *) (* PTPV2_MSG_TYPE_Management = "4'b1101" *) 
(* PTPV2_MSG_TYPE_Pdelay_Req = "4'b0010" *) (* PTPV2_MSG_TYPE_Pdelay_Resp = "4'b0011" *) (* PTPV2_MSG_TYPE_Pdelay_Resp_Follow_Up = "4'b1010" *) 
(* PTPV2_MSG_TYPE_Signaling = "4'b1100" *) (* PTPV2_MSG_TYPE_Sync = "4'b0000" *) (* PTP_ETH_TYPE_LENG = "16'b1000100011110111" *) 
(* PTP_GMII_INCOMMING = "1'b0" *) (* PTP_GMII_SYNCHRONOUS = "1'b1" *) (* PTP_MAC_DST_DELAY = "48'b000000010001101100011001000000000000000000000000" *) 
(* PTP_MAC_DST_DELAY_UDP = "48'b000000010000000001011110000000000000000110000001" *) (* PTP_MAC_DST_PEER = "48'b000000011000000011000010000000000000000000001110" *) (* PTP_MAC_DST_PEER_UDP = "48'b000000010000000001011110000000000000000001101011" *) 
(* PTP_UDP_PORT_EVENT = "319" *) (* PTP_UDP_PORT_GENERAL = "320" *) (* STC_CRC = "1" *) 
(* STC_END = "2" *) (* STC_READY = "0" *) (* ST_CRC_CHECK = "4096" *) 
(* ST_DECODE = "2048" *) (* ST_DST = "4" *) (* ST_IP = "32" *) 
(* ST_PTP_CLOCK_ID = "256" *) (* ST_PTP_MSG = "128" *) (* ST_PTP_PORT_ID = "1024" *) 
(* ST_PTP_TIMESTAMP = "512" *) (* ST_PUSH = "8192" *) (* ST_READY = "1" *) 
(* ST_SFD = "2" *) (* ST_SKIP = "16384" *) (* ST_SRC = "8" *) 
(* ST_TYPE = "16" *) (* ST_UDP = "64" *) (* WID_CLOCK_ID = "64" *) 
(* WID_FIFO = "101" *) (* WID_MSG_TYPE = "4" *) (* WID_PORT_ID = "16" *) 
(* WID_SEQ_ID = "16" *) (* WID_TIMESTAMP = "80" *) (* WID_TIMESTAMP_NS = "32" *) 
(* WID_TIMESTAMP_SEC = "48" *) 
module ptpv2_lite_tsu
   (reset_n,
    enable,
    gmii_clk,
    gmii_dat,
    gmii_vld,
    gmii_err,
    gmii_mac_addr,
    ptpv2_master,
    rtc_clk,
    rtc_tod_sec,
    rtc_tod_ns,
    fifo_vld,
    fifo_rdy,
    fifo_dat,
    fifo_full,
    fifo_empty,
    vld_mac_dst,
    ptp_vld_mac_dst,
    ptp_vld_mac_dst_delay,
    ptp_vld_mac_dst_peer,
    ptp_vld_mac_dst_udp_delay,
    ptp_vld_mac_dst_udp_peer,
    ptp_vld_eth_ptp,
    ptp_vld_eth_type_ip,
    ptp_vld_ip_dst,
    ptp_vld_ip_dst_delay,
    ptp_vld_ip_dst_peer,
    ptp_vld_udp,
    ptp_vld_udp_dst,
    ptp_vld_udp_dst_event,
    ptp_vld_udp_dst_general,
    ptp_vld_msg,
    ptp_vld_msg_event,
    ptp_vld_msg_general);
  input reset_n;
  input enable;
  input gmii_clk;
  input [7:0]gmii_dat;
  input gmii_vld;
  input gmii_err;
  input [47:0]gmii_mac_addr;
  input ptpv2_master;
  input rtc_clk;
  input [47:0]rtc_tod_sec;
  input [31:0]rtc_tod_ns;
  output fifo_vld;
  input fifo_rdy;
  output [100:0]fifo_dat;
  input fifo_full;
  input fifo_empty;
  output vld_mac_dst;
  output ptp_vld_mac_dst;
  output ptp_vld_mac_dst_delay;
  output ptp_vld_mac_dst_peer;
  output ptp_vld_mac_dst_udp_delay;
  output ptp_vld_mac_dst_udp_peer;
  output ptp_vld_eth_ptp;
  output ptp_vld_eth_type_ip;
  output ptp_vld_ip_dst;
  output ptp_vld_ip_dst_delay;
  output ptp_vld_ip_dst_peer;
  output ptp_vld_udp;
  output ptp_vld_udp_dst;
  output ptp_vld_udp_dst_event;
  output ptp_vld_udp_dst_general;
  output ptp_vld_msg;
  output ptp_vld_msg_event;
  output ptp_vld_msg_general;

  wire \<const0> ;
  wire \BLK_SYNC.reg_ts_req_reg_n_0_[0] ;
  wire \BLK_SYNC.reg_ts_req_reg_n_0_[2] ;
  wire \BLK_SYNC.syn_ts_req ;
  wire \BLK_SYNC.tod_ack_i_1_n_0 ;
  wire \FSM_onehot_state_crc[0]_i_1_n_0 ;
  wire \FSM_onehot_state_crc[0]_i_2_n_0 ;
  wire \FSM_onehot_state_crc[1]_i_1_n_0 ;
  wire \FSM_onehot_state_crc[2]_i_1_n_0 ;
  wire \FSM_onehot_state_crc[2]_i_2_n_0 ;
  wire \FSM_onehot_state_crc_reg_n_0_[0] ;
  wire \FSM_onehot_state_crc_reg_n_0_[1] ;
  wire \FSM_onehot_state_crc_reg_n_0_[2] ;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_2_n_0 ;
  wire \cnt[0]_i_3_n_0 ;
  wire \cnt[0]_i_4_n_0 ;
  wire \cnt[0]_i_5_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[2]_i_2_n_0 ;
  wire \cnt[2]_i_3_n_0 ;
  wire \cnt[3]_i_1_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire \cnt[4]_i_1_n_0 ;
  wire \cnt[4]_i_2_n_0 ;
  wire \cnt[5]_i_10_n_0 ;
  wire \cnt[5]_i_11_n_0 ;
  wire \cnt[5]_i_1_n_0 ;
  wire \cnt[5]_i_2_n_0 ;
  wire \cnt[5]_i_3_n_0 ;
  wire \cnt[5]_i_4_n_0 ;
  wire \cnt[5]_i_5_n_0 ;
  wire \cnt[5]_i_6_n_0 ;
  wire \cnt[5]_i_7_n_0 ;
  wire \cnt[5]_i_8_n_0 ;
  wire \cnt[5]_i_9_n_0 ;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[1] ;
  wire \cnt_reg_n_0_[2] ;
  wire \cnt_reg_n_0_[3] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[5] ;
  wire crc_chk_err;
  wire crc_chk_err_i_1_n_0;
  wire crc_chk_err_i_3_n_0;
  wire crc_chk_err_i_4_n_0;
  wire crc_chk_err_i_5_n_0;
  wire crc_chk_err_i_6_n_0;
  wire crc_chk_err_i_7_n_0;
  wire crc_chk_err_i_8_n_0;
  wire crc_chk_err_i_9_n_0;
  wire crc_chk_err_reg_n_0;
  wire crc_chk_vld_i_1_n_0;
  wire crc_chk_vld_reg_n_0;
  wire [31:0]crc_reg;
  wire \crc_reg[10]_i_2_n_0 ;
  wire \crc_reg[11]_i_2_n_0 ;
  wire \crc_reg[12]_i_2_n_0 ;
  wire \crc_reg[13]_i_2_n_0 ;
  wire \crc_reg[14]_i_2_n_0 ;
  wire \crc_reg[14]_i_3_n_0 ;
  wire \crc_reg[14]_i_4_n_0 ;
  wire \crc_reg[16]_i_2_n_0 ;
  wire \crc_reg[17]_i_2_n_0 ;
  wire \crc_reg[23]_i_2_n_0 ;
  wire \crc_reg[24]_i_2_n_0 ;
  wire \crc_reg[26]_i_2_n_0 ;
  wire \crc_reg[26]_i_3_n_0 ;
  wire \crc_reg[27]_i_2_n_0 ;
  wire \crc_reg[28]_i_2_n_0 ;
  wire \crc_reg[28]_i_3_n_0 ;
  wire \crc_reg[28]_i_4_n_0 ;
  wire \crc_reg[29]_i_2_n_0 ;
  wire \crc_reg[2]_i_2_n_0 ;
  wire \crc_reg[30]_i_2_n_0 ;
  wire \crc_reg[30]_i_3_n_0 ;
  wire \crc_reg[31]_i_1_n_0 ;
  wire \crc_reg[31]_i_3_n_0 ;
  wire \crc_reg[4]_i_2_n_0 ;
  wire \crc_reg[7]_i_2_n_0 ;
  wire \crc_reg_reg_n_0_[0] ;
  wire \crc_reg_reg_n_0_[24] ;
  wire \crc_reg_reg_n_0_[30] ;
  wire enable;
  wire [100:0]fifo_dat;
  wire \fifo_dat[0]_i_1_n_0 ;
  wire \fifo_dat[100]_i_1_n_0 ;
  wire \fifo_dat[100]_i_2_n_0 ;
  wire \fifo_dat[100]_i_3_n_0 ;
  wire \fifo_dat[10]_i_1_n_0 ;
  wire \fifo_dat[11]_i_1_n_0 ;
  wire \fifo_dat[12]_i_1_n_0 ;
  wire \fifo_dat[13]_i_1_n_0 ;
  wire \fifo_dat[14]_i_1_n_0 ;
  wire \fifo_dat[15]_i_1_n_0 ;
  wire \fifo_dat[16]_i_1_n_0 ;
  wire \fifo_dat[17]_i_1_n_0 ;
  wire \fifo_dat[18]_i_1_n_0 ;
  wire \fifo_dat[19]_i_1_n_0 ;
  wire \fifo_dat[1]_i_1_n_0 ;
  wire \fifo_dat[20]_i_1_n_0 ;
  wire \fifo_dat[21]_i_1_n_0 ;
  wire \fifo_dat[22]_i_1_n_0 ;
  wire \fifo_dat[23]_i_1_n_0 ;
  wire \fifo_dat[24]_i_1_n_0 ;
  wire \fifo_dat[25]_i_1_n_0 ;
  wire \fifo_dat[26]_i_1_n_0 ;
  wire \fifo_dat[27]_i_1_n_0 ;
  wire \fifo_dat[28]_i_1_n_0 ;
  wire \fifo_dat[29]_i_1_n_0 ;
  wire \fifo_dat[2]_i_1_n_0 ;
  wire \fifo_dat[30]_i_1_n_0 ;
  wire \fifo_dat[31]_i_1_n_0 ;
  wire \fifo_dat[32]_i_1_n_0 ;
  wire \fifo_dat[33]_i_1_n_0 ;
  wire \fifo_dat[34]_i_1_n_0 ;
  wire \fifo_dat[35]_i_1_n_0 ;
  wire \fifo_dat[36]_i_1_n_0 ;
  wire \fifo_dat[37]_i_1_n_0 ;
  wire \fifo_dat[38]_i_1_n_0 ;
  wire \fifo_dat[39]_i_1_n_0 ;
  wire \fifo_dat[3]_i_1_n_0 ;
  wire \fifo_dat[40]_i_1_n_0 ;
  wire \fifo_dat[41]_i_1_n_0 ;
  wire \fifo_dat[42]_i_1_n_0 ;
  wire \fifo_dat[43]_i_1_n_0 ;
  wire \fifo_dat[44]_i_1_n_0 ;
  wire \fifo_dat[45]_i_1_n_0 ;
  wire \fifo_dat[46]_i_1_n_0 ;
  wire \fifo_dat[47]_i_1_n_0 ;
  wire \fifo_dat[48]_i_1_n_0 ;
  wire \fifo_dat[49]_i_1_n_0 ;
  wire \fifo_dat[4]_i_1_n_0 ;
  wire \fifo_dat[50]_i_1_n_0 ;
  wire \fifo_dat[51]_i_1_n_0 ;
  wire \fifo_dat[52]_i_1_n_0 ;
  wire \fifo_dat[53]_i_1_n_0 ;
  wire \fifo_dat[54]_i_1_n_0 ;
  wire \fifo_dat[55]_i_1_n_0 ;
  wire \fifo_dat[56]_i_1_n_0 ;
  wire \fifo_dat[57]_i_1_n_0 ;
  wire \fifo_dat[58]_i_1_n_0 ;
  wire \fifo_dat[59]_i_1_n_0 ;
  wire \fifo_dat[5]_i_1_n_0 ;
  wire \fifo_dat[60]_i_1_n_0 ;
  wire \fifo_dat[61]_i_1_n_0 ;
  wire \fifo_dat[62]_i_1_n_0 ;
  wire \fifo_dat[63]_i_1_n_0 ;
  wire \fifo_dat[64]_i_1_n_0 ;
  wire \fifo_dat[65]_i_1_n_0 ;
  wire \fifo_dat[66]_i_1_n_0 ;
  wire \fifo_dat[67]_i_1_n_0 ;
  wire \fifo_dat[68]_i_1_n_0 ;
  wire \fifo_dat[69]_i_1_n_0 ;
  wire \fifo_dat[6]_i_1_n_0 ;
  wire \fifo_dat[70]_i_1_n_0 ;
  wire \fifo_dat[71]_i_1_n_0 ;
  wire \fifo_dat[72]_i_1_n_0 ;
  wire \fifo_dat[73]_i_1_n_0 ;
  wire \fifo_dat[74]_i_1_n_0 ;
  wire \fifo_dat[75]_i_1_n_0 ;
  wire \fifo_dat[76]_i_1_n_0 ;
  wire \fifo_dat[77]_i_1_n_0 ;
  wire \fifo_dat[78]_i_1_n_0 ;
  wire \fifo_dat[79]_i_1_n_0 ;
  wire \fifo_dat[7]_i_1_n_0 ;
  wire \fifo_dat[80]_i_1_n_0 ;
  wire \fifo_dat[81]_i_1_n_0 ;
  wire \fifo_dat[82]_i_1_n_0 ;
  wire \fifo_dat[83]_i_1_n_0 ;
  wire \fifo_dat[84]_i_1_n_0 ;
  wire \fifo_dat[85]_i_1_n_0 ;
  wire \fifo_dat[86]_i_1_n_0 ;
  wire \fifo_dat[87]_i_1_n_0 ;
  wire \fifo_dat[88]_i_1_n_0 ;
  wire \fifo_dat[89]_i_1_n_0 ;
  wire \fifo_dat[8]_i_1_n_0 ;
  wire \fifo_dat[90]_i_1_n_0 ;
  wire \fifo_dat[91]_i_1_n_0 ;
  wire \fifo_dat[92]_i_1_n_0 ;
  wire \fifo_dat[93]_i_1_n_0 ;
  wire \fifo_dat[94]_i_1_n_0 ;
  wire \fifo_dat[95]_i_1_n_0 ;
  wire \fifo_dat[95]_i_2_n_0 ;
  wire \fifo_dat[96]_i_1_n_0 ;
  wire \fifo_dat[97]_i_1_n_0 ;
  wire \fifo_dat[98]_i_1_n_0 ;
  wire \fifo_dat[99]_i_1_n_0 ;
  wire \fifo_dat[9]_i_1_n_0 ;
  wire fifo_vld;
  wire fifo_vld_i_1_n_0;
  wire fifo_vld_i_2_n_0;
  wire fifo_vld_i_3_n_0;
  wire fifo_vld_i_4_n_0;
  wire fifo_vld_i_5_n_0;
  wire fifo_vld_i_6_n_0;
  wire fifo_vld_i_7_n_0;
  wire gmii_clk;
  wire [7:0]gmii_dat;
  wire gmii_err;
  wire gmii_err_reg;
  wire gmii_err_reg_i_2_n_0;
  wire gmii_err_reg_reg_n_0;
  wire [47:0]gmii_mac_addr;
  wire gmii_vld;
  wire \ip_dst[0]_i_1_n_0 ;
  wire \ip_dst[10]_i_1_n_0 ;
  wire \ip_dst[11]_i_1_n_0 ;
  wire \ip_dst[12]_i_1_n_0 ;
  wire \ip_dst[13]_i_1_n_0 ;
  wire \ip_dst[14]_i_1_n_0 ;
  wire \ip_dst[15]_i_1_n_0 ;
  wire \ip_dst[16]_i_1_n_0 ;
  wire \ip_dst[17]_i_1_n_0 ;
  wire \ip_dst[18]_i_1_n_0 ;
  wire \ip_dst[19]_i_1_n_0 ;
  wire \ip_dst[1]_i_1_n_0 ;
  wire \ip_dst[20]_i_1_n_0 ;
  wire \ip_dst[21]_i_1_n_0 ;
  wire \ip_dst[22]_i_1_n_0 ;
  wire \ip_dst[23]_i_1_n_0 ;
  wire \ip_dst[23]_i_2_n_0 ;
  wire \ip_dst[2]_i_1_n_0 ;
  wire \ip_dst[3]_i_1_n_0 ;
  wire \ip_dst[4]_i_1_n_0 ;
  wire \ip_dst[5]_i_1_n_0 ;
  wire \ip_dst[6]_i_1_n_0 ;
  wire \ip_dst[7]_i_1_n_0 ;
  wire \ip_dst[8]_i_1_n_0 ;
  wire \ip_dst[9]_i_1_n_0 ;
  wire \ip_dst_reg_n_0_[0] ;
  wire \ip_dst_reg_n_0_[10] ;
  wire \ip_dst_reg_n_0_[11] ;
  wire \ip_dst_reg_n_0_[12] ;
  wire \ip_dst_reg_n_0_[13] ;
  wire \ip_dst_reg_n_0_[14] ;
  wire \ip_dst_reg_n_0_[15] ;
  wire \ip_dst_reg_n_0_[16] ;
  wire \ip_dst_reg_n_0_[17] ;
  wire \ip_dst_reg_n_0_[18] ;
  wire \ip_dst_reg_n_0_[19] ;
  wire \ip_dst_reg_n_0_[1] ;
  wire \ip_dst_reg_n_0_[20] ;
  wire \ip_dst_reg_n_0_[21] ;
  wire \ip_dst_reg_n_0_[22] ;
  wire \ip_dst_reg_n_0_[23] ;
  wire \ip_dst_reg_n_0_[2] ;
  wire \ip_dst_reg_n_0_[3] ;
  wire \ip_dst_reg_n_0_[4] ;
  wire \ip_dst_reg_n_0_[5] ;
  wire \ip_dst_reg_n_0_[6] ;
  wire \ip_dst_reg_n_0_[7] ;
  wire \ip_dst_reg_n_0_[8] ;
  wire \ip_dst_reg_n_0_[9] ;
  wire \mac_dst[0]_i_1_n_0 ;
  wire \mac_dst[10]_i_1_n_0 ;
  wire \mac_dst[11]_i_1_n_0 ;
  wire \mac_dst[12]_i_1_n_0 ;
  wire \mac_dst[13]_i_1_n_0 ;
  wire \mac_dst[14]_i_1_n_0 ;
  wire \mac_dst[15]_i_1_n_0 ;
  wire \mac_dst[16]_i_1_n_0 ;
  wire \mac_dst[17]_i_1_n_0 ;
  wire \mac_dst[18]_i_1_n_0 ;
  wire \mac_dst[19]_i_1_n_0 ;
  wire \mac_dst[1]_i_1_n_0 ;
  wire \mac_dst[20]_i_1_n_0 ;
  wire \mac_dst[21]_i_1_n_0 ;
  wire \mac_dst[22]_i_1_n_0 ;
  wire \mac_dst[23]_i_1_n_0 ;
  wire \mac_dst[24]_i_1_n_0 ;
  wire \mac_dst[25]_i_1_n_0 ;
  wire \mac_dst[26]_i_1_n_0 ;
  wire \mac_dst[27]_i_1_n_0 ;
  wire \mac_dst[28]_i_1_n_0 ;
  wire \mac_dst[29]_i_1_n_0 ;
  wire \mac_dst[2]_i_1_n_0 ;
  wire \mac_dst[30]_i_1_n_0 ;
  wire \mac_dst[31]_i_1_n_0 ;
  wire \mac_dst[32]_i_1_n_0 ;
  wire \mac_dst[33]_i_1_n_0 ;
  wire \mac_dst[34]_i_1_n_0 ;
  wire \mac_dst[35]_i_1_n_0 ;
  wire \mac_dst[36]_i_1_n_0 ;
  wire \mac_dst[37]_i_1_n_0 ;
  wire \mac_dst[38]_i_1_n_0 ;
  wire \mac_dst[39]_i_1_n_0 ;
  wire \mac_dst[3]_i_1_n_0 ;
  wire \mac_dst[40]_i_1_n_0 ;
  wire \mac_dst[41]_i_1_n_0 ;
  wire \mac_dst[42]_i_1_n_0 ;
  wire \mac_dst[43]_i_1_n_0 ;
  wire \mac_dst[44]_i_1_n_0 ;
  wire \mac_dst[45]_i_1_n_0 ;
  wire \mac_dst[46]_i_1_n_0 ;
  wire \mac_dst[47]_i_1_n_0 ;
  wire \mac_dst[47]_i_2_n_0 ;
  wire \mac_dst[47]_i_3_n_0 ;
  wire \mac_dst[47]_i_4_n_0 ;
  wire \mac_dst[47]_i_5_n_0 ;
  wire \mac_dst[47]_i_6_n_0 ;
  wire \mac_dst[4]_i_1_n_0 ;
  wire \mac_dst[5]_i_1_n_0 ;
  wire \mac_dst[6]_i_1_n_0 ;
  wire \mac_dst[7]_i_1_n_0 ;
  wire \mac_dst[8]_i_1_n_0 ;
  wire \mac_dst[9]_i_1_n_0 ;
  wire \mac_dst_reg_n_0_[0] ;
  wire \mac_dst_reg_n_0_[10] ;
  wire \mac_dst_reg_n_0_[11] ;
  wire \mac_dst_reg_n_0_[12] ;
  wire \mac_dst_reg_n_0_[13] ;
  wire \mac_dst_reg_n_0_[14] ;
  wire \mac_dst_reg_n_0_[15] ;
  wire \mac_dst_reg_n_0_[16] ;
  wire \mac_dst_reg_n_0_[17] ;
  wire \mac_dst_reg_n_0_[18] ;
  wire \mac_dst_reg_n_0_[19] ;
  wire \mac_dst_reg_n_0_[1] ;
  wire \mac_dst_reg_n_0_[20] ;
  wire \mac_dst_reg_n_0_[21] ;
  wire \mac_dst_reg_n_0_[22] ;
  wire \mac_dst_reg_n_0_[23] ;
  wire \mac_dst_reg_n_0_[24] ;
  wire \mac_dst_reg_n_0_[25] ;
  wire \mac_dst_reg_n_0_[26] ;
  wire \mac_dst_reg_n_0_[27] ;
  wire \mac_dst_reg_n_0_[28] ;
  wire \mac_dst_reg_n_0_[29] ;
  wire \mac_dst_reg_n_0_[2] ;
  wire \mac_dst_reg_n_0_[30] ;
  wire \mac_dst_reg_n_0_[31] ;
  wire \mac_dst_reg_n_0_[32] ;
  wire \mac_dst_reg_n_0_[33] ;
  wire \mac_dst_reg_n_0_[34] ;
  wire \mac_dst_reg_n_0_[35] ;
  wire \mac_dst_reg_n_0_[36] ;
  wire \mac_dst_reg_n_0_[37] ;
  wire \mac_dst_reg_n_0_[38] ;
  wire \mac_dst_reg_n_0_[39] ;
  wire \mac_dst_reg_n_0_[3] ;
  wire \mac_dst_reg_n_0_[40] ;
  wire \mac_dst_reg_n_0_[41] ;
  wire \mac_dst_reg_n_0_[42] ;
  wire \mac_dst_reg_n_0_[43] ;
  wire \mac_dst_reg_n_0_[44] ;
  wire \mac_dst_reg_n_0_[45] ;
  wire \mac_dst_reg_n_0_[46] ;
  wire \mac_dst_reg_n_0_[47] ;
  wire \mac_dst_reg_n_0_[4] ;
  wire \mac_dst_reg_n_0_[5] ;
  wire \mac_dst_reg_n_0_[6] ;
  wire \mac_dst_reg_n_0_[7] ;
  wire \mac_dst_reg_n_0_[8] ;
  wire \mac_dst_reg_n_0_[9] ;
  wire p_0_in0_in;
  wire p_1_in;
  wire p_1_in11_in;
  wire p_1_in14_in;
  wire p_1_in19_in;
  wire p_1_in21_in;
  wire p_1_in23_in;
  wire p_1_in25_in;
  wire p_1_in27_in;
  wire p_1_in29_in;
  wire p_1_in2_in;
  wire p_1_in31_in;
  wire p_1_in33_in;
  wire p_1_in35_in;
  wire p_1_in37_in;
  wire p_1_in39_in;
  wire p_1_in41_in;
  wire p_1_in43_in;
  wire p_1_in45_in;
  wire p_1_in47_in;
  wire p_1_in49_in;
  wire p_1_in51_in;
  wire p_1_in53_in;
  wire p_1_in55_in;
  wire p_1_in57_in;
  wire p_1_in59_in;
  wire p_1_in5_in;
  wire p_1_in61_in;
  wire p_1_in63_in;
  wire p_1_in8_in;
  wire ptp_msg_mode_i_1_n_0;
  wire ptp_msg_mode_i_2_n_0;
  wire ptp_msg_mode_i_3_n_0;
  wire ptp_msg_mode_i_4_n_0;
  wire ptp_msg_mode_reg_n_0;
  wire \ptp_msg_seq_id[15]_i_1_n_0 ;
  wire \ptp_msg_seq_id_reg_n_0_[0] ;
  wire \ptp_msg_seq_id_reg_n_0_[10] ;
  wire \ptp_msg_seq_id_reg_n_0_[11] ;
  wire \ptp_msg_seq_id_reg_n_0_[12] ;
  wire \ptp_msg_seq_id_reg_n_0_[13] ;
  wire \ptp_msg_seq_id_reg_n_0_[14] ;
  wire \ptp_msg_seq_id_reg_n_0_[15] ;
  wire \ptp_msg_seq_id_reg_n_0_[1] ;
  wire \ptp_msg_seq_id_reg_n_0_[2] ;
  wire \ptp_msg_seq_id_reg_n_0_[3] ;
  wire \ptp_msg_seq_id_reg_n_0_[4] ;
  wire \ptp_msg_seq_id_reg_n_0_[5] ;
  wire \ptp_msg_seq_id_reg_n_0_[6] ;
  wire \ptp_msg_seq_id_reg_n_0_[7] ;
  wire \ptp_msg_seq_id_reg_n_0_[8] ;
  wire \ptp_msg_seq_id_reg_n_0_[9] ;
  wire \ptp_msg_type[0]_i_1_n_0 ;
  wire \ptp_msg_type[1]_i_1_n_0 ;
  wire \ptp_msg_type[2]_i_1_n_0 ;
  wire \ptp_msg_type[3]_i_1_n_0 ;
  wire \ptp_msg_type[3]_i_2_n_0 ;
  wire \ptp_msg_type[3]_i_3_n_0 ;
  wire \ptp_msg_type_reg_n_0_[0] ;
  wire \ptp_msg_type_reg_n_0_[1] ;
  wire \ptp_msg_type_reg_n_0_[2] ;
  wire \ptp_msg_type_reg_n_0_[3] ;
  wire \ptp_msg_version[3]_i_1_n_0 ;
  wire \ptp_msg_version_reg_n_0_[0] ;
  wire \ptp_msg_version_reg_n_0_[1] ;
  wire \ptp_msg_version_reg_n_0_[2] ;
  wire \ptp_msg_version_reg_n_0_[3] ;
  wire ptp_vld_eth_ptp;
  wire ptp_vld_eth_ptp_i_10_n_0;
  wire ptp_vld_eth_ptp_i_1_n_0;
  wire ptp_vld_eth_ptp_i_2_n_0;
  wire ptp_vld_eth_ptp_i_3_n_0;
  wire ptp_vld_eth_ptp_i_4_n_0;
  wire ptp_vld_eth_ptp_i_5_n_0;
  wire ptp_vld_eth_ptp_i_6_n_0;
  wire ptp_vld_eth_ptp_i_7_n_0;
  wire ptp_vld_eth_ptp_i_8_n_0;
  wire ptp_vld_eth_ptp_i_9_n_0;
  wire ptp_vld_ip_dst;
  wire ptp_vld_ip_dst_delay;
  wire ptp_vld_ip_dst_delay_i_1_n_0;
  wire ptp_vld_ip_dst_delay_i_2_n_0;
  wire ptp_vld_ip_dst_i_10_n_0;
  wire ptp_vld_ip_dst_i_11_n_0;
  wire ptp_vld_ip_dst_i_12_n_0;
  wire ptp_vld_ip_dst_i_13_n_0;
  wire ptp_vld_ip_dst_i_1_n_0;
  wire ptp_vld_ip_dst_i_2_n_0;
  wire ptp_vld_ip_dst_i_3_n_0;
  wire ptp_vld_ip_dst_i_4_n_0;
  wire ptp_vld_ip_dst_i_5_n_0;
  wire ptp_vld_ip_dst_i_6_n_0;
  wire ptp_vld_ip_dst_i_7_n_0;
  wire ptp_vld_ip_dst_i_8_n_0;
  wire ptp_vld_ip_dst_i_9_n_0;
  wire ptp_vld_ip_dst_peer;
  wire ptp_vld_ip_dst_peer_i_1_n_0;
  wire ptp_vld_ip_dst_peer_i_2_n_0;
  wire ptp_vld_mac_dst;
  wire ptp_vld_mac_dst40_in;
  wire ptp_vld_mac_dst_delay;
  wire ptp_vld_mac_dst_delay_i_10_n_0;
  wire ptp_vld_mac_dst_delay_i_1_n_0;
  wire ptp_vld_mac_dst_delay_i_2_n_0;
  wire ptp_vld_mac_dst_delay_i_3_n_0;
  wire ptp_vld_mac_dst_delay_i_4_n_0;
  wire ptp_vld_mac_dst_delay_i_5_n_0;
  wire ptp_vld_mac_dst_delay_i_6_n_0;
  wire ptp_vld_mac_dst_delay_i_7_n_0;
  wire ptp_vld_mac_dst_delay_i_8_n_0;
  wire ptp_vld_mac_dst_delay_i_9_n_0;
  wire ptp_vld_mac_dst_i_10_n_0;
  wire ptp_vld_mac_dst_i_11_n_0;
  wire ptp_vld_mac_dst_i_12_n_0;
  wire ptp_vld_mac_dst_i_13_n_0;
  wire ptp_vld_mac_dst_i_14_n_0;
  wire ptp_vld_mac_dst_i_15_n_0;
  wire ptp_vld_mac_dst_i_16_n_0;
  wire ptp_vld_mac_dst_i_17_n_0;
  wire ptp_vld_mac_dst_i_18_n_0;
  wire ptp_vld_mac_dst_i_19_n_0;
  wire ptp_vld_mac_dst_i_1_n_0;
  wire ptp_vld_mac_dst_i_20_n_0;
  wire ptp_vld_mac_dst_i_21_n_0;
  wire ptp_vld_mac_dst_i_22_n_0;
  wire ptp_vld_mac_dst_i_23_n_0;
  wire ptp_vld_mac_dst_i_24_n_0;
  wire ptp_vld_mac_dst_i_26_n_0;
  wire ptp_vld_mac_dst_i_27_n_0;
  wire ptp_vld_mac_dst_i_28_n_0;
  wire ptp_vld_mac_dst_i_2_n_0;
  wire ptp_vld_mac_dst_i_30_n_0;
  wire ptp_vld_mac_dst_i_31_n_0;
  wire ptp_vld_mac_dst_i_32_n_0;
  wire ptp_vld_mac_dst_i_33_n_0;
  wire ptp_vld_mac_dst_i_35_n_0;
  wire ptp_vld_mac_dst_i_36_n_0;
  wire ptp_vld_mac_dst_i_37_n_0;
  wire ptp_vld_mac_dst_i_38_n_0;
  wire ptp_vld_mac_dst_i_3_n_0;
  wire ptp_vld_mac_dst_i_40_n_0;
  wire ptp_vld_mac_dst_i_41_n_0;
  wire ptp_vld_mac_dst_i_42_n_0;
  wire ptp_vld_mac_dst_i_43_n_0;
  wire ptp_vld_mac_dst_i_44_n_0;
  wire ptp_vld_mac_dst_i_45_n_0;
  wire ptp_vld_mac_dst_i_46_n_0;
  wire ptp_vld_mac_dst_i_47_n_0;
  wire ptp_vld_mac_dst_i_4_n_0;
  wire ptp_vld_mac_dst_i_5_n_0;
  wire ptp_vld_mac_dst_i_6_n_0;
  wire ptp_vld_mac_dst_i_7_n_0;
  wire ptp_vld_mac_dst_i_8_n_0;
  wire ptp_vld_mac_dst_i_9_n_0;
  wire ptp_vld_mac_dst_peer;
  wire ptp_vld_mac_dst_peer_i_1_n_0;
  wire ptp_vld_mac_dst_peer_i_2_n_0;
  wire ptp_vld_mac_dst_reg_i_25_n_1;
  wire ptp_vld_mac_dst_reg_i_25_n_2;
  wire ptp_vld_mac_dst_reg_i_25_n_3;
  wire ptp_vld_mac_dst_reg_i_29_n_0;
  wire ptp_vld_mac_dst_reg_i_29_n_1;
  wire ptp_vld_mac_dst_reg_i_29_n_2;
  wire ptp_vld_mac_dst_reg_i_29_n_3;
  wire ptp_vld_mac_dst_reg_i_34_n_0;
  wire ptp_vld_mac_dst_reg_i_34_n_1;
  wire ptp_vld_mac_dst_reg_i_34_n_2;
  wire ptp_vld_mac_dst_reg_i_34_n_3;
  wire ptp_vld_mac_dst_reg_i_39_n_0;
  wire ptp_vld_mac_dst_reg_i_39_n_1;
  wire ptp_vld_mac_dst_reg_i_39_n_2;
  wire ptp_vld_mac_dst_reg_i_39_n_3;
  wire ptp_vld_mac_dst_udp_delay;
  wire ptp_vld_mac_dst_udp_delay_i_1_n_0;
  wire ptp_vld_mac_dst_udp_delay_i_2_n_0;
  wire ptp_vld_mac_dst_udp_delay_i_3_n_0;
  wire ptp_vld_mac_dst_udp_delay_i_4_n_0;
  wire ptp_vld_mac_dst_udp_delay_i_5_n_0;
  wire ptp_vld_mac_dst_udp_peer;
  wire ptp_vld_mac_dst_udp_peer_i_1_n_0;
  wire ptp_vld_mac_dst_udp_peer_i_2_n_0;
  wire ptp_vld_msg;
  wire ptp_vld_msg_event;
  wire ptp_vld_msg_event_i_1_n_0;
  wire ptp_vld_msg_event_i_2_n_0;
  wire ptp_vld_msg_event_i_3_n_0;
  wire ptp_vld_msg_event_i_4_n_0;
  wire ptp_vld_msg_event_i_5_n_0;
  wire ptp_vld_msg_i_1_n_0;
  wire ptp_vld_msg_i_2_n_0;
  wire ptp_vld_msg_i_3_n_0;
  wire ptp_vld_msg_i_4_n_0;
  wire ptp_vld_msg_i_5_n_0;
  wire ptp_vld_udp;
  wire ptp_vld_udp_dst;
  wire ptp_vld_udp_dst_event;
  wire ptp_vld_udp_dst_event_i_1_n_0;
  wire ptp_vld_udp_dst_event_i_2_n_0;
  wire ptp_vld_udp_dst_event_i_3_n_0;
  wire ptp_vld_udp_dst_event_i_4_n_0;
  wire ptp_vld_udp_dst_event_i_5_n_0;
  wire ptp_vld_udp_dst_general;
  wire ptp_vld_udp_dst_general_i_1_n_0;
  wire ptp_vld_udp_dst_i_1_n_0;
  wire ptp_vld_udp_dst_i_2_n_0;
  wire ptp_vld_udp_dst_i_3_n_0;
  wire ptp_vld_udp_dst_i_4_n_0;
  wire ptp_vld_udp_dst_i_5_n_0;
  wire ptp_vld_udp_i_1_n_0;
  wire ptp_vld_udp_i_2_n_0;
  wire ptp_vld_udp_i_3_n_0;
  wire ptp_vld_udp_i_4_n_0;
  wire ptp_vld_udp_i_5_n_0;
  wire ptp_vld_udp_i_6_n_0;
  wire ptpv2_master;
  wire reset_n;
  wire rtc_clk;
  wire [31:0]rtc_tod_ns;
  wire [47:0]rtc_tod_sec;
  (* RTL_KEEP = "true" *) wire [14:0]state_tsu;
  wire \state_tsu[0]_i_10_n_0 ;
  wire \state_tsu[0]_i_11_n_0 ;
  wire \state_tsu[0]_i_12_n_0 ;
  wire \state_tsu[0]_i_1_n_0 ;
  wire \state_tsu[0]_i_2_n_0 ;
  wire \state_tsu[0]_i_3_n_0 ;
  wire \state_tsu[0]_i_4_n_0 ;
  wire \state_tsu[0]_i_5_n_0 ;
  wire \state_tsu[0]_i_6_n_0 ;
  wire \state_tsu[0]_i_7_n_0 ;
  wire \state_tsu[0]_i_8_n_0 ;
  wire \state_tsu[0]_i_9_n_0 ;
  wire \state_tsu[10]_i_1_n_0 ;
  wire \state_tsu[10]_i_2_n_0 ;
  wire \state_tsu[10]_i_3_n_0 ;
  wire \state_tsu[10]_i_4_n_0 ;
  wire \state_tsu[10]_i_5_n_0 ;
  wire \state_tsu[10]_i_6_n_0 ;
  wire \state_tsu[10]_i_7_n_0 ;
  wire \state_tsu[10]_i_8_n_0 ;
  wire \state_tsu[10]_i_9_n_0 ;
  wire \state_tsu[11]_i_1_n_0 ;
  wire \state_tsu[11]_i_2_n_0 ;
  wire \state_tsu[11]_i_3_n_0 ;
  wire \state_tsu[11]_i_4_n_0 ;
  wire \state_tsu[11]_i_5_n_0 ;
  wire \state_tsu[11]_i_6_n_0 ;
  wire \state_tsu[11]_i_7_n_0 ;
  wire \state_tsu[11]_i_8_n_0 ;
  wire \state_tsu[11]_i_9_n_0 ;
  wire \state_tsu[12]_i_10_n_0 ;
  wire \state_tsu[12]_i_11_n_0 ;
  wire \state_tsu[12]_i_12_n_0 ;
  wire \state_tsu[12]_i_13_n_0 ;
  wire \state_tsu[12]_i_1_n_0 ;
  wire \state_tsu[12]_i_2_n_0 ;
  wire \state_tsu[12]_i_3_n_0 ;
  wire \state_tsu[12]_i_4_n_0 ;
  wire \state_tsu[12]_i_5_n_0 ;
  wire \state_tsu[12]_i_6_n_0 ;
  wire \state_tsu[12]_i_7_n_0 ;
  wire \state_tsu[12]_i_8_n_0 ;
  wire \state_tsu[12]_i_9_n_0 ;
  wire \state_tsu[13]_i_10_n_0 ;
  wire \state_tsu[13]_i_11_n_0 ;
  wire \state_tsu[13]_i_12_n_0 ;
  wire \state_tsu[13]_i_13_n_0 ;
  wire \state_tsu[13]_i_14_n_0 ;
  wire \state_tsu[13]_i_15_n_0 ;
  wire \state_tsu[13]_i_16_n_0 ;
  wire \state_tsu[13]_i_1_n_0 ;
  wire \state_tsu[13]_i_2_n_0 ;
  wire \state_tsu[13]_i_3_n_0 ;
  wire \state_tsu[13]_i_4_n_0 ;
  wire \state_tsu[13]_i_5_n_0 ;
  wire \state_tsu[13]_i_6_n_0 ;
  wire \state_tsu[13]_i_7_n_0 ;
  wire \state_tsu[13]_i_8_n_0 ;
  wire \state_tsu[13]_i_9_n_0 ;
  wire \state_tsu[14]_i_10_n_0 ;
  wire \state_tsu[14]_i_11_n_0 ;
  wire \state_tsu[14]_i_12_n_0 ;
  wire \state_tsu[14]_i_13_n_0 ;
  wire \state_tsu[14]_i_14_n_0 ;
  wire \state_tsu[14]_i_15_n_0 ;
  wire \state_tsu[14]_i_16_n_0 ;
  wire \state_tsu[14]_i_17_n_0 ;
  wire \state_tsu[14]_i_18_n_0 ;
  wire \state_tsu[14]_i_19_n_0 ;
  wire \state_tsu[14]_i_1_n_0 ;
  wire \state_tsu[14]_i_20_n_0 ;
  wire \state_tsu[14]_i_21_n_0 ;
  wire \state_tsu[14]_i_22_n_0 ;
  wire \state_tsu[14]_i_23_n_0 ;
  wire \state_tsu[14]_i_24_n_0 ;
  wire \state_tsu[14]_i_25_n_0 ;
  wire \state_tsu[14]_i_26_n_0 ;
  wire \state_tsu[14]_i_27_n_0 ;
  wire \state_tsu[14]_i_28_n_0 ;
  wire \state_tsu[14]_i_29_n_0 ;
  wire \state_tsu[14]_i_2_n_0 ;
  wire \state_tsu[14]_i_3_n_0 ;
  wire \state_tsu[14]_i_4_n_0 ;
  wire \state_tsu[14]_i_5_n_0 ;
  wire \state_tsu[14]_i_6_n_0 ;
  wire \state_tsu[14]_i_7_n_0 ;
  wire \state_tsu[14]_i_8_n_0 ;
  wire \state_tsu[14]_i_9_n_0 ;
  wire \state_tsu[1]_i_1_n_0 ;
  wire \state_tsu[1]_i_2_n_0 ;
  wire \state_tsu[1]_i_3_n_0 ;
  wire \state_tsu[1]_i_4_n_0 ;
  wire \state_tsu[2]_i_10_n_0 ;
  wire \state_tsu[2]_i_11_n_0 ;
  wire \state_tsu[2]_i_12_n_0 ;
  wire \state_tsu[2]_i_1_n_0 ;
  wire \state_tsu[2]_i_2_n_0 ;
  wire \state_tsu[2]_i_3_n_0 ;
  wire \state_tsu[2]_i_4_n_0 ;
  wire \state_tsu[2]_i_5_n_0 ;
  wire \state_tsu[2]_i_6_n_0 ;
  wire \state_tsu[2]_i_7_n_0 ;
  wire \state_tsu[2]_i_8_n_0 ;
  wire \state_tsu[2]_i_9_n_0 ;
  wire \state_tsu[3]_i_1_n_0 ;
  wire \state_tsu[3]_i_2_n_0 ;
  wire \state_tsu[3]_i_3_n_0 ;
  wire \state_tsu[3]_i_4_n_0 ;
  wire \state_tsu[3]_i_5_n_0 ;
  wire \state_tsu[3]_i_6_n_0 ;
  wire \state_tsu[3]_i_7_n_0 ;
  wire \state_tsu[4]_i_1_n_0 ;
  wire \state_tsu[4]_i_2_n_0 ;
  wire \state_tsu[4]_i_3_n_0 ;
  wire \state_tsu[4]_i_4_n_0 ;
  wire \state_tsu[4]_i_5_n_0 ;
  wire \state_tsu[4]_i_6_n_0 ;
  wire \state_tsu[4]_i_7_n_0 ;
  wire \state_tsu[5]_i_1_n_0 ;
  wire \state_tsu[5]_i_2_n_0 ;
  wire \state_tsu[5]_i_3_n_0 ;
  wire \state_tsu[5]_i_4_n_0 ;
  wire \state_tsu[5]_i_5_n_0 ;
  wire \state_tsu[5]_i_6_n_0 ;
  wire \state_tsu[5]_i_7_n_0 ;
  wire \state_tsu[5]_i_8_n_0 ;
  wire \state_tsu[5]_i_9_n_0 ;
  wire \state_tsu[6]_i_10_n_0 ;
  wire \state_tsu[6]_i_1_n_0 ;
  wire \state_tsu[6]_i_2_n_0 ;
  wire \state_tsu[6]_i_3_n_0 ;
  wire \state_tsu[6]_i_4_n_0 ;
  wire \state_tsu[6]_i_5_n_0 ;
  wire \state_tsu[6]_i_6_n_0 ;
  wire \state_tsu[6]_i_7_n_0 ;
  wire \state_tsu[6]_i_8_n_0 ;
  wire \state_tsu[6]_i_9_n_0 ;
  wire \state_tsu[7]_i_10_n_0 ;
  wire \state_tsu[7]_i_11_n_0 ;
  wire \state_tsu[7]_i_12_n_0 ;
  wire \state_tsu[7]_i_1_n_0 ;
  wire \state_tsu[7]_i_2_n_0 ;
  wire \state_tsu[7]_i_3_n_0 ;
  wire \state_tsu[7]_i_4_n_0 ;
  wire \state_tsu[7]_i_5_n_0 ;
  wire \state_tsu[7]_i_6_n_0 ;
  wire \state_tsu[7]_i_7_n_0 ;
  wire \state_tsu[7]_i_8_n_0 ;
  wire \state_tsu[7]_i_9_n_0 ;
  wire \state_tsu[8]_i_1_n_0 ;
  wire \state_tsu[8]_i_2_n_0 ;
  wire \state_tsu[8]_i_3_n_0 ;
  wire \state_tsu[8]_i_4_n_0 ;
  wire \state_tsu[8]_i_5_n_0 ;
  wire \state_tsu[9]_i_1_n_0 ;
  wire \state_tsu[9]_i_2_n_0 ;
  wire \state_tsu[9]_i_3_n_0 ;
  wire \state_tsu[9]_i_4_n_0 ;
  wire \state_tsu[9]_i_5_n_0 ;
  wire \state_tsu[9]_i_6_n_0 ;
  (* RTL_KEEP = "true" *) wire tod_ack;
  wire [31:0]tod_ns;
  (* RTL_KEEP = "true" *) wire tod_req;
  wire tod_req12_out;
  wire tod_req_i_2_n_0;
  wire tod_req_i_3_n_0;
  wire tod_req_i_4_n_0;
  wire tod_req_i_5_n_0;
  wire tod_req_i_6_n_0;
  wire tod_req_i_7_n_0;
  wire tod_req_i_8_n_0;
  wire [47:0]tod_sec;
  wire \type_leng[0]_i_1_n_0 ;
  wire \type_leng[1]_i_1_n_0 ;
  wire \type_leng[2]_i_1_n_0 ;
  wire \type_leng[3]_i_1_n_0 ;
  wire \type_leng[4]_i_1_n_0 ;
  wire \type_leng[5]_i_1_n_0 ;
  wire \type_leng[6]_i_1_n_0 ;
  wire \type_leng[7]_i_1_n_0 ;
  wire \type_leng[7]_i_2_n_0 ;
  wire \type_leng[7]_i_3_n_0 ;
  wire \type_leng[7]_i_4_n_0 ;
  wire \type_leng[7]_i_5_n_0 ;
  wire \type_leng_reg_n_0_[0] ;
  wire \type_leng_reg_n_0_[1] ;
  wire \type_leng_reg_n_0_[2] ;
  wire \type_leng_reg_n_0_[3] ;
  wire \type_leng_reg_n_0_[4] ;
  wire \type_leng_reg_n_0_[5] ;
  wire \type_leng_reg_n_0_[6] ;
  wire \type_leng_reg_n_0_[7] ;
  wire \udp_port[7]_i_1_n_0 ;
  wire \udp_port[7]_i_2_n_0 ;
  wire \udp_port[7]_i_3_n_0 ;
  wire \udp_port[7]_i_4_n_0 ;
  wire \udp_port_reg_n_0_[0] ;
  wire \udp_port_reg_n_0_[1] ;
  wire \udp_port_reg_n_0_[2] ;
  wire \udp_port_reg_n_0_[3] ;
  wire \udp_port_reg_n_0_[4] ;
  wire \udp_port_reg_n_0_[5] ;
  wire \udp_port_reg_n_0_[6] ;
  wire \udp_port_reg_n_0_[7] ;
  wire vld_mac_dst;
  wire vld_mac_dst_i_1_n_0;
  wire vld_mac_dst_i_2_n_0;
  wire vld_mac_dst_i_3_n_0;
  wire vld_mac_dst_i_4_n_0;
  wire [3:0]NLW_ptp_vld_mac_dst_reg_i_25_O_UNCONNECTED;
  wire [3:0]NLW_ptp_vld_mac_dst_reg_i_29_O_UNCONNECTED;
  wire [3:0]NLW_ptp_vld_mac_dst_reg_i_34_O_UNCONNECTED;
  wire [3:0]NLW_ptp_vld_mac_dst_reg_i_39_O_UNCONNECTED;

  assign ptp_vld_eth_type_ip = \<const0> ;
  assign ptp_vld_msg_general = \<const0> ;
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.reg_ts_req_reg[0] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(tod_req),
        .Q(\BLK_SYNC.reg_ts_req_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.reg_ts_req_reg[1] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\BLK_SYNC.reg_ts_req_reg_n_0_[0] ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.reg_ts_req_reg[2] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(p_1_in),
        .Q(\BLK_SYNC.reg_ts_req_reg_n_0_[2] ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \BLK_SYNC.tod_ack_i_1 
       (.I0(tod_req),
        .I1(tod_ack),
        .I2(\BLK_SYNC.reg_ts_req_reg_n_0_[2] ),
        .I3(p_1_in),
        .O(\BLK_SYNC.tod_ack_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ack_reg 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\BLK_SYNC.tod_ack_i_1_n_0 ),
        .Q(tod_ack));
  LUT2 #(
    .INIT(4'h2)) 
    \BLK_SYNC.tod_ns[31]_i_1 
       (.I0(p_1_in),
        .I1(\BLK_SYNC.reg_ts_req_reg_n_0_[2] ),
        .O(\BLK_SYNC.syn_ts_req ));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[0] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_ns[0]),
        .Q(tod_ns[0]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[10] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[10]),
        .Q(tod_ns[10]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[11] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[11]),
        .Q(tod_ns[11]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[12] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[12]),
        .Q(tod_ns[12]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[13] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[13]),
        .Q(tod_ns[13]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[14] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[14]),
        .Q(tod_ns[14]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[15] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[15]),
        .Q(tod_ns[15]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[16] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[16]),
        .Q(tod_ns[16]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[17] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[17]),
        .Q(tod_ns[17]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[18] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[18]),
        .Q(tod_ns[18]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[19] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[19]),
        .Q(tod_ns[19]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[1] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_ns[1]),
        .Q(tod_ns[1]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[20] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[20]),
        .Q(tod_ns[20]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[21] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[21]),
        .Q(tod_ns[21]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[22] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[22]),
        .Q(tod_ns[22]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[23] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[23]),
        .Q(tod_ns[23]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[24] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[24]),
        .Q(tod_ns[24]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[25] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[25]),
        .Q(tod_ns[25]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[26] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[26]),
        .Q(tod_ns[26]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[27] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[27]),
        .Q(tod_ns[27]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[28] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[28]),
        .Q(tod_ns[28]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[29] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[29]),
        .Q(tod_ns[29]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[2] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[2]),
        .Q(tod_ns[2]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[30] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[30]),
        .Q(tod_ns[30]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[31] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[31]),
        .Q(tod_ns[31]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[3] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[3]),
        .Q(tod_ns[3]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[4] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[4]),
        .Q(tod_ns[4]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[5] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[5]),
        .Q(tod_ns[5]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[6] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[6]),
        .Q(tod_ns[6]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[7] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[7]),
        .Q(tod_ns[7]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[8] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[8]),
        .Q(tod_ns[8]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_ns_reg[9] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[9]),
        .Q(tod_ns[9]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[0] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[0]),
        .Q(tod_sec[0]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[10] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[10]),
        .Q(tod_sec[10]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[11] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[11]),
        .Q(tod_sec[11]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[12] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[12]),
        .Q(tod_sec[12]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[13] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[13]),
        .Q(tod_sec[13]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[14] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[14]),
        .Q(tod_sec[14]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[15] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[15]),
        .Q(tod_sec[15]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[16] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[16]),
        .Q(tod_sec[16]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[17] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[17]),
        .Q(tod_sec[17]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[18] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[18]),
        .Q(tod_sec[18]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[19] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[19]),
        .Q(tod_sec[19]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[1] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[1]),
        .Q(tod_sec[1]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[20] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(fifo_vld_i_2_n_0),
        .D(rtc_tod_sec[20]),
        .Q(tod_sec[20]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[21] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[21]),
        .Q(tod_sec[21]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[22] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[22]),
        .Q(tod_sec[22]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[23] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[23]),
        .Q(tod_sec[23]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[24] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[24]),
        .Q(tod_sec[24]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[25] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[25]),
        .Q(tod_sec[25]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[26] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[26]),
        .Q(tod_sec[26]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[27] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[27]),
        .Q(tod_sec[27]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[28] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[28]),
        .Q(tod_sec[28]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[29] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[29]),
        .Q(tod_sec[29]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[2] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[2]),
        .Q(tod_sec[2]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[30] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[30]),
        .Q(tod_sec[30]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[31] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[31]),
        .Q(tod_sec[31]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[32] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[32]),
        .Q(tod_sec[32]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[33] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[33]),
        .Q(tod_sec[33]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[34] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(fifo_vld_i_2_n_0),
        .D(rtc_tod_sec[34]),
        .Q(tod_sec[34]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[35] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(fifo_vld_i_2_n_0),
        .D(rtc_tod_sec[35]),
        .Q(tod_sec[35]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[36] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(fifo_vld_i_2_n_0),
        .D(rtc_tod_sec[36]),
        .Q(tod_sec[36]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[37] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(fifo_vld_i_2_n_0),
        .D(rtc_tod_sec[37]),
        .Q(tod_sec[37]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[38] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[38]),
        .Q(tod_sec[38]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[39] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[39]),
        .Q(tod_sec[39]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[3] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[3]),
        .Q(tod_sec[3]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[40] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[40]),
        .Q(tod_sec[40]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[41] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[41]),
        .Q(tod_sec[41]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[42] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[42]),
        .Q(tod_sec[42]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[43] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[43]),
        .Q(tod_sec[43]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[44] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[44]),
        .Q(tod_sec[44]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[45] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[45]),
        .Q(tod_sec[45]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[46] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[46]),
        .Q(tod_sec[46]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[47] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[47]),
        .Q(tod_sec[47]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[4] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[4]),
        .Q(tod_sec[4]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[5] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[5]),
        .Q(tod_sec[5]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[6] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[6]),
        .Q(tod_sec[6]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[7] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[7]),
        .Q(tod_sec[7]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[8] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[8]),
        .Q(tod_sec[8]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_SYNC.tod_sec_reg[9] 
       (.C(rtc_clk),
        .CE(\BLK_SYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[9]),
        .Q(tod_sec[9]));
  LUT6 #(
    .INIT(64'hAEFFAAAAAAAAAAAA)) 
    \FSM_onehot_state_crc[0]_i_1 
       (.I0(\FSM_onehot_state_crc_reg_n_0_[2] ),
        .I1(gmii_vld),
        .I2(gmii_err),
        .I3(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I4(\FSM_onehot_state_crc[0]_i_2_n_0 ),
        .I5(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .O(\FSM_onehot_state_crc[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \FSM_onehot_state_crc[0]_i_2 
       (.I0(state_tsu[2]),
        .I1(\mac_dst[47]_i_4_n_0 ),
        .I2(state_tsu[0]),
        .I3(ptp_vld_msg_i_2_n_0),
        .I4(state_tsu[14]),
        .O(\FSM_onehot_state_crc[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_state_crc[1]_i_1 
       (.I0(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_crc[2]_i_2_n_0 ),
        .I2(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .O(\FSM_onehot_state_crc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \FSM_onehot_state_crc[2]_i_1 
       (.I0(\FSM_onehot_state_crc[2]_i_2_n_0 ),
        .I1(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_crc_reg_n_0_[2] ),
        .O(\FSM_onehot_state_crc[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFFFFFBAAFBAA)) 
    \FSM_onehot_state_crc[2]_i_2 
       (.I0(\FSM_onehot_state_crc_reg_n_0_[2] ),
        .I1(gmii_vld),
        .I2(gmii_err),
        .I3(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I4(\FSM_onehot_state_crc[0]_i_2_n_0 ),
        .I5(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .O(\FSM_onehot_state_crc[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "STC_READY:001,STC_CRC:010,STC_END:100," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_crc_reg[0] 
       (.C(gmii_clk),
        .CE(1'b1),
        .D(\FSM_onehot_state_crc[0]_i_1_n_0 ),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\FSM_onehot_state_crc_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "STC_READY:001,STC_CRC:010,STC_END:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_crc_reg[1] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\FSM_onehot_state_crc[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_crc_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "STC_READY:001,STC_CRC:010,STC_END:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_crc_reg[2] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\FSM_onehot_state_crc[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_crc_reg_n_0_[2] ));
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEEEEEEEE)) 
    \cnt[0]_i_1 
       (.I0(\cnt[0]_i_2_n_0 ),
        .I1(\cnt[0]_i_3_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(state_tsu[2]),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000888F00008888)) 
    \cnt[0]_i_2 
       (.I0(\cnt[0]_i_4_n_0 ),
        .I1(\state_tsu[11]_i_4_n_0 ),
        .I2(\state_tsu[10]_i_7_n_0 ),
        .I3(gmii_dat[7]),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\state_tsu[9]_i_4_n_0 ),
        .O(\cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAFAAAFAAAFAAAE)) 
    \cnt[0]_i_3 
       (.I0(\cnt[0]_i_5_n_0 ),
        .I1(state_tsu[5]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(\udp_port[7]_i_4_n_0 ),
        .I5(state_tsu[9]),
        .O(\cnt[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \cnt[0]_i_4 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[2] ),
        .O(\cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000008888FFF8)) 
    \cnt[0]_i_5 
       (.I0(state_tsu[14]),
        .I1(gmii_vld),
        .I2(state_tsu[6]),
        .I3(state_tsu[3]),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\state_tsu[10]_i_5_n_0 ),
        .O(\cnt[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAFEFEAAAAEEEEAA)) 
    \cnt[1]_i_1 
       (.I0(\cnt[2]_i_2_n_0 ),
        .I1(\cnt[5]_i_5_n_0 ),
        .I2(\state_tsu[9]_i_3_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt[5]_i_7_n_0 ),
        .O(\cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAAAFEEEAAAAEE)) 
    \cnt[2]_i_1 
       (.I0(\cnt[2]_i_2_n_0 ),
        .I1(\cnt[5]_i_5_n_0 ),
        .I2(\state_tsu[9]_i_3_n_0 ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt[2]_i_3_n_0 ),
        .I5(\cnt[5]_i_7_n_0 ),
        .O(\cnt[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt[2]_i_2 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(state_tsu[14]),
        .I3(gmii_vld),
        .O(\cnt[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cnt[2]_i_3 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .O(\cnt[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF88888F8F88888)) 
    \cnt[3]_i_1 
       (.I0(\cnt[5]_i_4_n_0 ),
        .I1(gmii_vld),
        .I2(\cnt[5]_i_5_n_0 ),
        .I3(\state_tsu[9]_i_3_n_0 ),
        .I4(\cnt[3]_i_2_n_0 ),
        .I5(\cnt[5]_i_7_n_0 ),
        .O(\cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cnt[3]_i_2 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[3] ),
        .O(\cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF88888F8F88888)) 
    \cnt[4]_i_1 
       (.I0(\cnt[5]_i_4_n_0 ),
        .I1(gmii_vld),
        .I2(\cnt[5]_i_5_n_0 ),
        .I3(\state_tsu[9]_i_3_n_0 ),
        .I4(\cnt[4]_i_2_n_0 ),
        .I5(\cnt[5]_i_7_n_0 ),
        .O(\cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cnt[4]_i_2 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[4] ),
        .O(\cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \cnt[5]_i_1 
       (.I0(\cnt[5]_i_3_n_0 ),
        .I1(state_tsu[2]),
        .I2(\mac_dst[47]_i_4_n_0 ),
        .I3(state_tsu[0]),
        .I4(state_tsu[13]),
        .I5(enable),
        .O(\cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00000004000000)) 
    \cnt[5]_i_10 
       (.I0(\state_tsu[10]_i_7_n_0 ),
        .I1(state_tsu[0]),
        .I2(gmii_dat[7]),
        .I3(\state_tsu[2]_i_2_n_0 ),
        .I4(enable),
        .I5(state_tsu[7]),
        .O(\cnt[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDBFFFFFFF)) 
    \cnt[5]_i_11 
       (.I0(gmii_dat[7]),
        .I1(gmii_dat[5]),
        .I2(gmii_dat[3]),
        .I3(gmii_dat[1]),
        .I4(gmii_dat[6]),
        .I5(\ip_dst_reg_n_0_[0] ),
        .O(\cnt[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFF88888F8F88888)) 
    \cnt[5]_i_2 
       (.I0(\cnt[5]_i_4_n_0 ),
        .I1(gmii_vld),
        .I2(\cnt[5]_i_5_n_0 ),
        .I3(\state_tsu[9]_i_3_n_0 ),
        .I4(\cnt[5]_i_6_n_0 ),
        .I5(\cnt[5]_i_7_n_0 ),
        .O(\cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAAFFAABBAF)) 
    \cnt[5]_i_3 
       (.I0(\cnt[5]_i_8_n_0 ),
        .I1(gmii_vld),
        .I2(\state_tsu[9]_i_5_n_0 ),
        .I3(state_tsu[14]),
        .I4(state_tsu[12]),
        .I5(state_tsu[11]),
        .O(\cnt[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \cnt[5]_i_4 
       (.I0(state_tsu[14]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\cnt[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAAAAAA)) 
    \cnt[5]_i_5 
       (.I0(\cnt[5]_i_9_n_0 ),
        .I1(\state_tsu[14]_i_18_n_0 ),
        .I2(\state_tsu[13]_i_7_n_0 ),
        .I3(enable),
        .I4(\state_tsu[2]_i_2_n_0 ),
        .I5(\cnt[5]_i_10_n_0 ),
        .O(\cnt[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \cnt[5]_i_6 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(\cnt[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cnt[5]_i_7 
       (.I0(\cnt[5]_i_11_n_0 ),
        .I1(ptp_vld_ip_dst_i_12_n_0),
        .O(\cnt[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFE01)) 
    \cnt[5]_i_8 
       (.I0(state_tsu[14]),
        .I1(state_tsu[12]),
        .I2(state_tsu[11]),
        .I3(state_tsu[1]),
        .I4(state_tsu[5]),
        .O(\cnt[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F080808)) 
    \cnt[5]_i_9 
       (.I0(state_tsu[6]),
        .I1(\state_tsu[14]_i_28_n_0 ),
        .I2(\state_tsu[10]_i_5_n_0 ),
        .I3(state_tsu[3]),
        .I4(\state_tsu[4]_i_5_n_0 ),
        .I5(state_tsu[2]),
        .O(\cnt[5]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(gmii_clk),
        .CE(\cnt[5]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(gmii_clk),
        .CE(\cnt[5]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(gmii_clk),
        .CE(\cnt[5]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(gmii_clk),
        .CE(\cnt[5]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\cnt[3]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(gmii_clk),
        .CE(\cnt[5]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\cnt[4]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(gmii_clk),
        .CE(\cnt[5]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\cnt[5]_i_2_n_0 ),
        .Q(\cnt_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'hABBBAFAFA888A0A0)) 
    crc_chk_err_i_1
       (.I0(crc_chk_err),
        .I1(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I2(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I3(gmii_err),
        .I4(gmii_vld),
        .I5(crc_chk_err_reg_n_0),
        .O(crc_chk_err_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    crc_chk_err_i_2
       (.I0(crc_chk_err_i_3_n_0),
        .I1(crc_chk_err_i_4_n_0),
        .I2(crc_chk_err_i_5_n_0),
        .I3(crc_chk_err_i_6_n_0),
        .I4(crc_chk_err_i_7_n_0),
        .I5(crc_chk_err_i_8_n_0),
        .O(crc_chk_err));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    crc_chk_err_i_3
       (.I0(p_1_in55_in),
        .I1(p_1_in61_in),
        .I2(p_1_in63_in),
        .I3(p_1_in59_in),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(p_1_in57_in),
        .O(crc_chk_err_i_3_n_0));
  LUT6 #(
    .INIT(64'hFD00FF00FF00FF00)) 
    crc_chk_err_i_4
       (.I0(\crc_reg_reg_n_0_[24] ),
        .I1(p_1_in8_in),
        .I2(p_1_in11_in),
        .I3(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I4(p_1_in5_in),
        .I5(p_1_in2_in),
        .O(crc_chk_err_i_4_n_0));
  LUT6 #(
    .INIT(64'hFB00FF00FF00FF00)) 
    crc_chk_err_i_5
       (.I0(p_1_in35_in),
        .I1(p_1_in41_in),
        .I2(p_1_in43_in),
        .I3(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I4(p_1_in39_in),
        .I5(p_1_in37_in),
        .O(crc_chk_err_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFDF0000FFFF0000)) 
    crc_chk_err_i_6
       (.I0(p_1_in45_in),
        .I1(p_1_in51_in),
        .I2(p_1_in53_in),
        .I3(p_1_in49_in),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(p_1_in47_in),
        .O(crc_chk_err_i_6_n_0));
  LUT6 #(
    .INIT(64'hDF00FF00FF00FF00)) 
    crc_chk_err_i_7
       (.I0(p_1_in25_in),
        .I1(p_1_in31_in),
        .I2(p_1_in33_in),
        .I3(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I4(p_1_in29_in),
        .I5(p_1_in27_in),
        .O(crc_chk_err_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFF7FF00FFFFFF00)) 
    crc_chk_err_i_8
       (.I0(\crc_reg_reg_n_0_[0] ),
        .I1(p_1_in19_in),
        .I2(p_1_in21_in),
        .I3(crc_chk_err_i_9_n_0),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(p_1_in23_in),
        .O(crc_chk_err_i_8_n_0));
  LUT6 #(
    .INIT(64'hFDDDF000FFFFF000)) 
    crc_chk_err_i_9
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_1_in14_in),
        .I2(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I3(gmii_vld),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(p_0_in0_in),
        .O(crc_chk_err_i_9_n_0));
  FDPE #(
    .INIT(1'b1)) 
    crc_chk_err_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .D(crc_chk_err_i_1_n_0),
        .PRE(fifo_vld_i_2_n_0),
        .Q(crc_chk_err_reg_n_0));
  LUT5 #(
    .INIT(32'hD5FFC0CC)) 
    crc_chk_vld_i_1
       (.I0(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I2(gmii_err),
        .I3(gmii_vld),
        .I4(crc_chk_vld_reg_n_0),
        .O(crc_chk_vld_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    crc_chk_vld_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(crc_chk_vld_i_1_n_0),
        .Q(crc_chk_vld_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[0]_i_1 
       (.I0(gmii_dat[1]),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(gmii_dat[7]),
        .I3(\crc_reg_reg_n_0_[24] ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[10]_i_1 
       (.I0(p_1_in21_in),
        .I1(\crc_reg[10]_i_2_n_0 ),
        .I2(\crc_reg[14]_i_2_n_0 ),
        .I3(\crc_reg[28]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[10]_i_2 
       (.I0(gmii_dat[2]),
        .I1(p_1_in14_in),
        .I2(gmii_dat[7]),
        .I3(\crc_reg_reg_n_0_[24] ),
        .O(\crc_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[11]_i_1 
       (.I0(p_1_in2_in),
        .I1(gmii_dat[6]),
        .I2(p_1_in23_in),
        .I3(\crc_reg[11]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[11]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[11]_i_2 
       (.I0(p_1_in11_in),
        .I1(gmii_dat[3]),
        .I2(gmii_dat[4]),
        .I3(p_1_in8_in),
        .I4(gmii_dat[7]),
        .I5(\crc_reg_reg_n_0_[24] ),
        .O(\crc_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[12]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(\crc_reg[26]_i_2_n_0 ),
        .I2(p_1_in25_in),
        .I3(\crc_reg[12]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[12]_i_2 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(gmii_dat[1]),
        .I2(p_1_in11_in),
        .I3(gmii_dat[3]),
        .I4(\crc_reg[17]_i_2_n_0 ),
        .O(\crc_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[13]_i_1 
       (.I0(\crc_reg[14]_i_2_n_0 ),
        .I1(\crc_reg[28]_i_3_n_0 ),
        .I2(p_1_in27_in),
        .I3(\crc_reg[13]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[13]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[13]_i_2 
       (.I0(p_1_in14_in),
        .I1(gmii_dat[2]),
        .I2(gmii_dat[0]),
        .I3(p_0_in0_in),
        .I4(\crc_reg[28]_i_2_n_0 ),
        .I5(\crc_reg[23]_i_2_n_0 ),
        .O(\crc_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[14]_i_1 
       (.I0(\crc_reg[14]_i_2_n_0 ),
        .I1(p_1_in29_in),
        .I2(\crc_reg[14]_i_3_n_0 ),
        .I3(\crc_reg[14]_i_4_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[14]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[14]_i_2 
       (.I0(p_1_in8_in),
        .I1(gmii_dat[4]),
        .O(\crc_reg[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[14]_i_3 
       (.I0(p_0_in0_in),
        .I1(gmii_dat[0]),
        .I2(p_1_in5_in),
        .I3(gmii_dat[5]),
        .O(\crc_reg[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[14]_i_4 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(gmii_dat[1]),
        .I2(p_1_in11_in),
        .I3(gmii_dat[3]),
        .O(\crc_reg[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[15]_i_1 
       (.I0(p_1_in31_in),
        .I1(\crc_reg[30]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_4_n_0 ),
        .I3(\crc_reg[26]_i_3_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[16]_i_1 
       (.I0(\crc_reg[16]_i_2_n_0 ),
        .I1(p_1_in33_in),
        .I2(\crc_reg[26]_i_2_n_0 ),
        .I3(\crc_reg[28]_i_4_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[16]));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[16]_i_2 
       (.I0(p_1_in11_in),
        .I1(gmii_dat[3]),
        .O(\crc_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[17]_i_1 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(gmii_dat[1]),
        .I2(p_1_in35_in),
        .I3(\crc_reg[17]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[17]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[17]_i_2 
       (.I0(gmii_dat[2]),
        .I1(p_1_in14_in),
        .I2(gmii_dat[6]),
        .I3(p_1_in2_in),
        .O(\crc_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[18]_i_1 
       (.I0(\crc_reg[28]_i_3_n_0 ),
        .I1(p_1_in37_in),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(\crc_reg[30]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[19]_i_1 
       (.I0(p_1_in39_in),
        .I1(\crc_reg[30]_i_2_n_0 ),
        .I2(gmii_dat[4]),
        .I3(p_1_in8_in),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[1]_i_1 
       (.I0(\crc_reg[29]_i_2_n_0 ),
        .I1(\crc_reg[26]_i_2_n_0 ),
        .I2(p_1_in2_in),
        .I3(gmii_dat[6]),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF96969600)) 
    \crc_reg[20]_i_1 
       (.I0(p_1_in41_in),
        .I1(gmii_dat[3]),
        .I2(p_1_in11_in),
        .I3(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFF96969600)) 
    \crc_reg[21]_i_1 
       (.I0(p_1_in43_in),
        .I1(gmii_dat[2]),
        .I2(p_1_in14_in),
        .I3(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFF96969600)) 
    \crc_reg[22]_i_1 
       (.I0(p_1_in45_in),
        .I1(gmii_dat[7]),
        .I2(\crc_reg_reg_n_0_[24] ),
        .I3(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[23]_i_1 
       (.I0(\crc_reg[26]_i_2_n_0 ),
        .I1(p_1_in47_in),
        .I2(\crc_reg[23]_i_2_n_0 ),
        .I3(\crc_reg[28]_i_3_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[23]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[23]_i_2 
       (.I0(gmii_dat[6]),
        .I1(p_1_in2_in),
        .O(\crc_reg[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[24]_i_1 
       (.I0(gmii_dat[0]),
        .I1(p_0_in0_in),
        .I2(p_1_in49_in),
        .I3(\crc_reg[24]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[24]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[24]_i_2 
       (.I0(gmii_dat[6]),
        .I1(p_1_in2_in),
        .I2(p_1_in5_in),
        .I3(gmii_dat[5]),
        .O(\crc_reg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[25]_i_1 
       (.I0(p_1_in51_in),
        .I1(\crc_reg[28]_i_2_n_0 ),
        .I2(gmii_dat[4]),
        .I3(p_1_in8_in),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[26]_i_1 
       (.I0(p_1_in53_in),
        .I1(\crc_reg[28]_i_3_n_0 ),
        .I2(\crc_reg[26]_i_2_n_0 ),
        .I3(\crc_reg[26]_i_3_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[26]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[26]_i_2 
       (.I0(gmii_dat[7]),
        .I1(\crc_reg_reg_n_0_[24] ),
        .O(\crc_reg[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[26]_i_3 
       (.I0(p_1_in8_in),
        .I1(gmii_dat[4]),
        .I2(gmii_dat[3]),
        .I3(p_1_in11_in),
        .O(\crc_reg[26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFF6660)) 
    \crc_reg[27]_i_1 
       (.I0(p_1_in55_in),
        .I1(\crc_reg[27]_i_2_n_0 ),
        .I2(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I3(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I4(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[27]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[27]_i_2 
       (.I0(p_1_in14_in),
        .I1(gmii_dat[2]),
        .I2(p_1_in11_in),
        .I3(gmii_dat[3]),
        .I4(\crc_reg[23]_i_2_n_0 ),
        .I5(\crc_reg[30]_i_2_n_0 ),
        .O(\crc_reg[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[28]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(p_1_in57_in),
        .I2(\crc_reg[28]_i_3_n_0 ),
        .I3(\crc_reg[28]_i_4_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[28]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_2 
       (.I0(gmii_dat[5]),
        .I1(p_1_in5_in),
        .O(\crc_reg[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_3 
       (.I0(gmii_dat[1]),
        .I1(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_4 
       (.I0(gmii_dat[2]),
        .I1(p_1_in14_in),
        .O(\crc_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[29]_i_1 
       (.I0(gmii_dat[4]),
        .I1(p_1_in8_in),
        .I2(p_1_in59_in),
        .I3(\crc_reg[29]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[29]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[29]_i_2 
       (.I0(gmii_dat[1]),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_0_in0_in),
        .I3(gmii_dat[0]),
        .O(\crc_reg[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF96969600)) 
    \crc_reg[2]_i_1 
       (.I0(p_1_in5_in),
        .I1(gmii_dat[5]),
        .I2(\crc_reg[2]_i_2_n_0 ),
        .I3(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[2]_i_2 
       (.I0(gmii_dat[0]),
        .I1(p_0_in0_in),
        .I2(\crc_reg[28]_i_3_n_0 ),
        .I3(\crc_reg[26]_i_2_n_0 ),
        .I4(p_1_in2_in),
        .I5(gmii_dat[6]),
        .O(\crc_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[30]_i_1 
       (.I0(p_1_in61_in),
        .I1(\crc_reg[30]_i_2_n_0 ),
        .I2(p_1_in11_in),
        .I3(gmii_dat[3]),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[30]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[30]_i_2 
       (.I0(p_0_in0_in),
        .I1(gmii_dat[0]),
        .O(\crc_reg[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \crc_reg[30]_i_3 
       (.I0(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .O(\crc_reg[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \crc_reg[31]_i_1 
       (.I0(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I2(\FSM_onehot_state_crc_reg_n_0_[2] ),
        .O(\crc_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF96969600)) 
    \crc_reg[31]_i_2 
       (.I0(p_1_in63_in),
        .I1(gmii_dat[2]),
        .I2(p_1_in14_in),
        .I3(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[31]));
  LUT3 #(
    .INIT(8'hF8)) 
    \crc_reg[31]_i_3 
       (.I0(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_crc[0]_i_2_n_0 ),
        .I2(\FSM_onehot_state_crc_reg_n_0_[2] ),
        .O(\crc_reg[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[3]_i_1 
       (.I0(\crc_reg[30]_i_2_n_0 ),
        .I1(gmii_dat[4]),
        .I2(p_1_in8_in),
        .I3(\crc_reg[24]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF96969600)) 
    \crc_reg[4]_i_1 
       (.I0(p_1_in5_in),
        .I1(gmii_dat[5]),
        .I2(\crc_reg[4]_i_2_n_0 ),
        .I3(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[4]_i_2 
       (.I0(p_1_in11_in),
        .I1(gmii_dat[3]),
        .I2(gmii_dat[4]),
        .I3(p_1_in8_in),
        .I4(\crc_reg[26]_i_2_n_0 ),
        .I5(\crc_reg[28]_i_3_n_0 ),
        .O(\crc_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[5]_i_1 
       (.I0(\crc_reg[26]_i_3_n_0 ),
        .I1(\crc_reg[26]_i_2_n_0 ),
        .I2(\crc_reg[17]_i_2_n_0 ),
        .I3(\crc_reg[29]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[6]_i_1 
       (.I0(\crc_reg[28]_i_3_n_0 ),
        .I1(p_1_in11_in),
        .I2(gmii_dat[3]),
        .I3(\crc_reg[13]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[7]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(\crc_reg[7]_i_2_n_0 ),
        .I2(\crc_reg[26]_i_2_n_0 ),
        .I3(\crc_reg[14]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[7]));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[7]_i_2 
       (.I0(p_0_in0_in),
        .I1(gmii_dat[0]),
        .I2(gmii_dat[2]),
        .I3(p_1_in14_in),
        .O(\crc_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[8]_i_1 
       (.I0(p_1_in2_in),
        .I1(gmii_dat[6]),
        .I2(\crc_reg_reg_n_0_[0] ),
        .I3(\crc_reg[11]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[9]_i_1 
       (.I0(p_1_in19_in),
        .I1(\crc_reg[17]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(\crc_reg[16]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[9]));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[0] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[0]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\crc_reg_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[10] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[10]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in37_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[11] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[11]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in39_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[12] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[12]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in41_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[13] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[13]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in43_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[14] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[14]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in45_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[15] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[15]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in47_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[16] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[16]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in49_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[17] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[17]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in51_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[18] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[18]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in53_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[19] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[19]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in55_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[1] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[1]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in19_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[20] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[20]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in57_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[21] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[21]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in59_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[22] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[22]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in61_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[23] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[23]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in63_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[24] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[24]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\crc_reg_reg_n_0_[24] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[25] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[25]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in2_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[26] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[26]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in5_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[27] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[27]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in8_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[28] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[28]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in11_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[29] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[29]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in14_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[2] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[2]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in21_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[30] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[30]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\crc_reg_reg_n_0_[30] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[31] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[31]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_0_in0_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[3] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[3]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in23_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[4] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[4]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in25_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[5] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[5]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in27_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[6] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[6]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in29_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[7] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[7]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in31_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[8] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[8]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in33_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[9] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[9]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in35_in));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[0]_i_1 
       (.I0(enable),
        .I1(tod_ns[0]),
        .O(\fifo_dat[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_dat[100]_i_1 
       (.I0(fifo_vld_i_4_n_0),
        .I1(enable),
        .O(\fifo_dat[100]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[100]_i_2 
       (.I0(enable),
        .I1(ptp_msg_mode_reg_n_0),
        .O(\fifo_dat[100]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_dat[100]_i_3 
       (.I0(reset_n),
        .O(\fifo_dat[100]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[10]_i_1 
       (.I0(enable),
        .I1(tod_ns[10]),
        .O(\fifo_dat[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[11]_i_1 
       (.I0(tod_ns[11]),
        .I1(enable),
        .O(\fifo_dat[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[12]_i_1 
       (.I0(enable),
        .I1(tod_ns[12]),
        .O(\fifo_dat[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[13]_i_1 
       (.I0(tod_ns[13]),
        .I1(enable),
        .O(\fifo_dat[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[14]_i_1 
       (.I0(enable),
        .I1(tod_ns[14]),
        .O(\fifo_dat[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[15]_i_1 
       (.I0(tod_ns[15]),
        .I1(enable),
        .O(\fifo_dat[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[16]_i_1 
       (.I0(enable),
        .I1(tod_ns[16]),
        .O(\fifo_dat[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[17]_i_1 
       (.I0(tod_ns[17]),
        .I1(enable),
        .O(\fifo_dat[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[18]_i_1 
       (.I0(enable),
        .I1(tod_ns[18]),
        .O(\fifo_dat[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[19]_i_1 
       (.I0(tod_ns[19]),
        .I1(enable),
        .O(\fifo_dat[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[1]_i_1 
       (.I0(tod_ns[1]),
        .I1(enable),
        .O(\fifo_dat[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[20]_i_1 
       (.I0(enable),
        .I1(tod_ns[20]),
        .O(\fifo_dat[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[21]_i_1 
       (.I0(tod_ns[21]),
        .I1(enable),
        .O(\fifo_dat[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[22]_i_1 
       (.I0(enable),
        .I1(tod_ns[22]),
        .O(\fifo_dat[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[23]_i_1 
       (.I0(tod_ns[23]),
        .I1(enable),
        .O(\fifo_dat[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[24]_i_1 
       (.I0(enable),
        .I1(tod_ns[24]),
        .O(\fifo_dat[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[25]_i_1 
       (.I0(tod_ns[25]),
        .I1(enable),
        .O(\fifo_dat[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[26]_i_1 
       (.I0(enable),
        .I1(tod_ns[26]),
        .O(\fifo_dat[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[27]_i_1 
       (.I0(tod_ns[27]),
        .I1(enable),
        .O(\fifo_dat[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[28]_i_1 
       (.I0(tod_ns[28]),
        .I1(enable),
        .O(\fifo_dat[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[29]_i_1 
       (.I0(enable),
        .I1(tod_ns[29]),
        .O(\fifo_dat[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[2]_i_1 
       (.I0(tod_ns[2]),
        .I1(enable),
        .O(\fifo_dat[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[30]_i_1 
       (.I0(enable),
        .I1(tod_ns[30]),
        .O(\fifo_dat[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[31]_i_1 
       (.I0(tod_ns[31]),
        .I1(enable),
        .O(\fifo_dat[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[32]_i_1 
       (.I0(enable),
        .I1(tod_sec[0]),
        .O(\fifo_dat[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[33]_i_1 
       (.I0(tod_sec[1]),
        .I1(enable),
        .O(\fifo_dat[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[34]_i_1 
       (.I0(enable),
        .I1(tod_sec[2]),
        .O(\fifo_dat[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[35]_i_1 
       (.I0(tod_sec[3]),
        .I1(enable),
        .O(\fifo_dat[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[36]_i_1 
       (.I0(enable),
        .I1(tod_sec[4]),
        .O(\fifo_dat[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[37]_i_1 
       (.I0(tod_sec[5]),
        .I1(enable),
        .O(\fifo_dat[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[38]_i_1 
       (.I0(enable),
        .I1(tod_sec[6]),
        .O(\fifo_dat[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[39]_i_1 
       (.I0(tod_sec[7]),
        .I1(enable),
        .O(\fifo_dat[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[3]_i_1 
       (.I0(enable),
        .I1(tod_ns[3]),
        .O(\fifo_dat[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[40]_i_1 
       (.I0(tod_sec[8]),
        .I1(enable),
        .O(\fifo_dat[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[41]_i_1 
       (.I0(tod_sec[9]),
        .I1(enable),
        .O(\fifo_dat[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[42]_i_1 
       (.I0(tod_sec[10]),
        .I1(enable),
        .O(\fifo_dat[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[43]_i_1 
       (.I0(tod_sec[11]),
        .I1(enable),
        .O(\fifo_dat[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[44]_i_1 
       (.I0(tod_sec[12]),
        .I1(enable),
        .O(\fifo_dat[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[45]_i_1 
       (.I0(tod_sec[13]),
        .I1(enable),
        .O(\fifo_dat[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[46]_i_1 
       (.I0(tod_sec[14]),
        .I1(enable),
        .O(\fifo_dat[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[47]_i_1 
       (.I0(tod_sec[15]),
        .I1(enable),
        .O(\fifo_dat[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[48]_i_1 
       (.I0(tod_sec[16]),
        .I1(enable),
        .O(\fifo_dat[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[49]_i_1 
       (.I0(tod_sec[17]),
        .I1(enable),
        .O(\fifo_dat[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[4]_i_1 
       (.I0(enable),
        .I1(tod_ns[4]),
        .O(\fifo_dat[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[50]_i_1 
       (.I0(tod_sec[18]),
        .I1(enable),
        .O(\fifo_dat[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[51]_i_1 
       (.I0(enable),
        .I1(tod_sec[19]),
        .O(\fifo_dat[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[52]_i_1 
       (.I0(tod_sec[20]),
        .I1(enable),
        .O(\fifo_dat[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[53]_i_1 
       (.I0(enable),
        .I1(tod_sec[21]),
        .O(\fifo_dat[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[54]_i_1 
       (.I0(tod_sec[22]),
        .I1(enable),
        .O(\fifo_dat[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[55]_i_1 
       (.I0(tod_sec[23]),
        .I1(enable),
        .O(\fifo_dat[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[56]_i_1 
       (.I0(tod_sec[24]),
        .I1(enable),
        .O(\fifo_dat[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[57]_i_1 
       (.I0(tod_sec[25]),
        .I1(enable),
        .O(\fifo_dat[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[58]_i_1 
       (.I0(tod_sec[26]),
        .I1(enable),
        .O(\fifo_dat[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[59]_i_1 
       (.I0(tod_sec[27]),
        .I1(enable),
        .O(\fifo_dat[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[5]_i_1 
       (.I0(tod_ns[5]),
        .I1(enable),
        .O(\fifo_dat[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[60]_i_1 
       (.I0(tod_sec[28]),
        .I1(enable),
        .O(\fifo_dat[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[61]_i_1 
       (.I0(tod_sec[29]),
        .I1(enable),
        .O(\fifo_dat[61]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[62]_i_1 
       (.I0(tod_sec[30]),
        .I1(enable),
        .O(\fifo_dat[62]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[63]_i_1 
       (.I0(tod_sec[31]),
        .I1(enable),
        .O(\fifo_dat[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[64]_i_1 
       (.I0(tod_sec[32]),
        .I1(enable),
        .O(\fifo_dat[64]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[65]_i_1 
       (.I0(tod_sec[33]),
        .I1(enable),
        .O(\fifo_dat[65]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[66]_i_1 
       (.I0(tod_sec[34]),
        .I1(enable),
        .O(\fifo_dat[66]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[67]_i_1 
       (.I0(tod_sec[35]),
        .I1(enable),
        .O(\fifo_dat[67]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[68]_i_1 
       (.I0(tod_sec[36]),
        .I1(enable),
        .O(\fifo_dat[68]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[69]_i_1 
       (.I0(tod_sec[37]),
        .I1(enable),
        .O(\fifo_dat[69]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[6]_i_1 
       (.I0(enable),
        .I1(tod_ns[6]),
        .O(\fifo_dat[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[70]_i_1 
       (.I0(tod_sec[38]),
        .I1(enable),
        .O(\fifo_dat[70]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[71]_i_1 
       (.I0(tod_sec[39]),
        .I1(enable),
        .O(\fifo_dat[71]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[72]_i_1 
       (.I0(enable),
        .I1(tod_sec[40]),
        .O(\fifo_dat[72]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[73]_i_1 
       (.I0(enable),
        .I1(tod_sec[41]),
        .O(\fifo_dat[73]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[74]_i_1 
       (.I0(enable),
        .I1(tod_sec[42]),
        .O(\fifo_dat[74]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[75]_i_1 
       (.I0(enable),
        .I1(tod_sec[43]),
        .O(\fifo_dat[75]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[76]_i_1 
       (.I0(enable),
        .I1(tod_sec[44]),
        .O(\fifo_dat[76]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[77]_i_1 
       (.I0(enable),
        .I1(tod_sec[45]),
        .O(\fifo_dat[77]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[78]_i_1 
       (.I0(enable),
        .I1(tod_sec[46]),
        .O(\fifo_dat[78]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[79]_i_1 
       (.I0(enable),
        .I1(tod_sec[47]),
        .O(\fifo_dat[79]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[7]_i_1 
       (.I0(tod_ns[7]),
        .I1(enable),
        .O(\fifo_dat[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[80]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[0] ),
        .O(\fifo_dat[80]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[81]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[1] ),
        .O(\fifo_dat[81]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[82]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[2] ),
        .O(\fifo_dat[82]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[83]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[3] ),
        .O(\fifo_dat[83]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[84]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[4] ),
        .O(\fifo_dat[84]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[85]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[5] ),
        .O(\fifo_dat[85]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[86]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[6] ),
        .O(\fifo_dat[86]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[87]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[7] ),
        .O(\fifo_dat[87]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[88]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[8] ),
        .O(\fifo_dat[88]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[89]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[9] ),
        .O(\fifo_dat[89]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[8]_i_1 
       (.I0(enable),
        .I1(tod_ns[8]),
        .O(\fifo_dat[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[90]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[10] ),
        .O(\fifo_dat[90]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[91]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[11] ),
        .O(\fifo_dat[91]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[92]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[12] ),
        .O(\fifo_dat[92]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[93]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[13] ),
        .O(\fifo_dat[93]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[94]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[14] ),
        .O(\fifo_dat[94]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[95]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[15] ),
        .O(\fifo_dat[95]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_dat[95]_i_2 
       (.I0(reset_n),
        .O(\fifo_dat[95]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[96]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_type_reg_n_0_[0] ),
        .O(\fifo_dat[96]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[97]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_type_reg_n_0_[1] ),
        .O(\fifo_dat[97]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[98]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_type_reg_n_0_[2] ),
        .O(\fifo_dat[98]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[99]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_type_reg_n_0_[3] ),
        .O(\fifo_dat[99]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[9]_i_1 
       (.I0(tod_ns[9]),
        .I1(enable),
        .O(\fifo_dat[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[0] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[0]_i_1_n_0 ),
        .Q(fifo_dat[0]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[100] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[100]_i_2_n_0 ),
        .Q(fifo_dat[100]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[10] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[10]_i_1_n_0 ),
        .Q(fifo_dat[10]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[11] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[11]_i_1_n_0 ),
        .Q(fifo_dat[11]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[12] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[12]_i_1_n_0 ),
        .Q(fifo_dat[12]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[13] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[13]_i_1_n_0 ),
        .Q(fifo_dat[13]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[14] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[14]_i_1_n_0 ),
        .Q(fifo_dat[14]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[15] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[15]_i_1_n_0 ),
        .Q(fifo_dat[15]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[16] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[16]_i_1_n_0 ),
        .Q(fifo_dat[16]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[17] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[17]_i_1_n_0 ),
        .Q(fifo_dat[17]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[18] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[18]_i_1_n_0 ),
        .Q(fifo_dat[18]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[19] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[19]_i_1_n_0 ),
        .Q(fifo_dat[19]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[1] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[1]_i_1_n_0 ),
        .Q(fifo_dat[1]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[20] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[20]_i_1_n_0 ),
        .Q(fifo_dat[20]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[21] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[21]_i_1_n_0 ),
        .Q(fifo_dat[21]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[22] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[22]_i_1_n_0 ),
        .Q(fifo_dat[22]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[23] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[23]_i_1_n_0 ),
        .Q(fifo_dat[23]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[24] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[24]_i_1_n_0 ),
        .Q(fifo_dat[24]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[25] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[25]_i_1_n_0 ),
        .Q(fifo_dat[25]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[26] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[26]_i_1_n_0 ),
        .Q(fifo_dat[26]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[27] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[27]_i_1_n_0 ),
        .Q(fifo_dat[27]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[28] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[28]_i_1_n_0 ),
        .Q(fifo_dat[28]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[29] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[29]_i_1_n_0 ),
        .Q(fifo_dat[29]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[2] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[2]_i_1_n_0 ),
        .Q(fifo_dat[2]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[30] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[30]_i_1_n_0 ),
        .Q(fifo_dat[30]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[31] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[31]_i_1_n_0 ),
        .Q(fifo_dat[31]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[32] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[32]_i_1_n_0 ),
        .Q(fifo_dat[32]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[33] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[33]_i_1_n_0 ),
        .Q(fifo_dat[33]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[34] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[34]_i_1_n_0 ),
        .Q(fifo_dat[34]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[35] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[35]_i_1_n_0 ),
        .Q(fifo_dat[35]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[36] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[36]_i_1_n_0 ),
        .Q(fifo_dat[36]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[37] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[37]_i_1_n_0 ),
        .Q(fifo_dat[37]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[38] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[38]_i_1_n_0 ),
        .Q(fifo_dat[38]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[39] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[39]_i_1_n_0 ),
        .Q(fifo_dat[39]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[3] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[3]_i_1_n_0 ),
        .Q(fifo_dat[3]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[40] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[40]_i_1_n_0 ),
        .Q(fifo_dat[40]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[41] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[41]_i_1_n_0 ),
        .Q(fifo_dat[41]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[42] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[42]_i_1_n_0 ),
        .Q(fifo_dat[42]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[43] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[43]_i_1_n_0 ),
        .Q(fifo_dat[43]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[44] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[44]_i_1_n_0 ),
        .Q(fifo_dat[44]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[45] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[45]_i_1_n_0 ),
        .Q(fifo_dat[45]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[46] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[46]_i_1_n_0 ),
        .Q(fifo_dat[46]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[47] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[47]_i_1_n_0 ),
        .Q(fifo_dat[47]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[48] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[48]_i_1_n_0 ),
        .Q(fifo_dat[48]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[49] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[49]_i_1_n_0 ),
        .Q(fifo_dat[49]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[4] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[4]_i_1_n_0 ),
        .Q(fifo_dat[4]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[50] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[50]_i_1_n_0 ),
        .Q(fifo_dat[50]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[51] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[51]_i_1_n_0 ),
        .Q(fifo_dat[51]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[52] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[52]_i_1_n_0 ),
        .Q(fifo_dat[52]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[53] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[53]_i_1_n_0 ),
        .Q(fifo_dat[53]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[54] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[54]_i_1_n_0 ),
        .Q(fifo_dat[54]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[55] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[55]_i_1_n_0 ),
        .Q(fifo_dat[55]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[56] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[56]_i_1_n_0 ),
        .Q(fifo_dat[56]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[57] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[57]_i_1_n_0 ),
        .Q(fifo_dat[57]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[58] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[58]_i_1_n_0 ),
        .Q(fifo_dat[58]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[59] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[59]_i_1_n_0 ),
        .Q(fifo_dat[59]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[5] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[5]_i_1_n_0 ),
        .Q(fifo_dat[5]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[60] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[60]_i_1_n_0 ),
        .Q(fifo_dat[60]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[61] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[61]_i_1_n_0 ),
        .Q(fifo_dat[61]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[62] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[62]_i_1_n_0 ),
        .Q(fifo_dat[62]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[63] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[63]_i_1_n_0 ),
        .Q(fifo_dat[63]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[64] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[64]_i_1_n_0 ),
        .Q(fifo_dat[64]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[65] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[65]_i_1_n_0 ),
        .Q(fifo_dat[65]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[66] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[66]_i_1_n_0 ),
        .Q(fifo_dat[66]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[67] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[67]_i_1_n_0 ),
        .Q(fifo_dat[67]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[68] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[68]_i_1_n_0 ),
        .Q(fifo_dat[68]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[69] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[69]_i_1_n_0 ),
        .Q(fifo_dat[69]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[6] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[6]_i_1_n_0 ),
        .Q(fifo_dat[6]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[70] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[70]_i_1_n_0 ),
        .Q(fifo_dat[70]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[71] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[71]_i_1_n_0 ),
        .Q(fifo_dat[71]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[72] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[72]_i_1_n_0 ),
        .Q(fifo_dat[72]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[73] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[73]_i_1_n_0 ),
        .Q(fifo_dat[73]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[74] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[74]_i_1_n_0 ),
        .Q(fifo_dat[74]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[75] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[75]_i_1_n_0 ),
        .Q(fifo_dat[75]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[76] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[76]_i_1_n_0 ),
        .Q(fifo_dat[76]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[77] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[77]_i_1_n_0 ),
        .Q(fifo_dat[77]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[78] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[78]_i_1_n_0 ),
        .Q(fifo_dat[78]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[79] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[79]_i_1_n_0 ),
        .Q(fifo_dat[79]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[7] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[7]_i_1_n_0 ),
        .Q(fifo_dat[7]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[80] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[80]_i_1_n_0 ),
        .Q(fifo_dat[80]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[81] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[81]_i_1_n_0 ),
        .Q(fifo_dat[81]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[82] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[82]_i_1_n_0 ),
        .Q(fifo_dat[82]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[83] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[83]_i_1_n_0 ),
        .Q(fifo_dat[83]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[84] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[84]_i_1_n_0 ),
        .Q(fifo_dat[84]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[85] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[85]_i_1_n_0 ),
        .Q(fifo_dat[85]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[86] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[86]_i_1_n_0 ),
        .Q(fifo_dat[86]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[87] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[87]_i_1_n_0 ),
        .Q(fifo_dat[87]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[88] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[88]_i_1_n_0 ),
        .Q(fifo_dat[88]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[89] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[89]_i_1_n_0 ),
        .Q(fifo_dat[89]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[8] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[8]_i_1_n_0 ),
        .Q(fifo_dat[8]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[90] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[90]_i_1_n_0 ),
        .Q(fifo_dat[90]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[91] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[91]_i_1_n_0 ),
        .Q(fifo_dat[91]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[92] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[92]_i_1_n_0 ),
        .Q(fifo_dat[92]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[93] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[93]_i_1_n_0 ),
        .Q(fifo_dat[93]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[94] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[94]_i_1_n_0 ),
        .Q(fifo_dat[94]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[95] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[95]_i_1_n_0 ),
        .Q(fifo_dat[95]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[96] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[96]_i_1_n_0 ),
        .Q(fifo_dat[96]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[97] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[97]_i_1_n_0 ),
        .Q(fifo_dat[97]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[98] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[98]_i_1_n_0 ),
        .Q(fifo_dat[98]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[99] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[99]_i_1_n_0 ),
        .Q(fifo_dat[99]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[9] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[9]_i_1_n_0 ),
        .Q(fifo_dat[9]));
  LUT6 #(
    .INIT(64'h080808FF08080800)) 
    fifo_vld_i_1
       (.I0(enable),
        .I1(state_tsu[13]),
        .I2(fifo_vld_i_3_n_0),
        .I3(fifo_vld_i_4_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(fifo_vld),
        .O(fifo_vld_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_vld_i_2
       (.I0(reset_n),
        .O(fifo_vld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    fifo_vld_i_3
       (.I0(\ptp_msg_type_reg_n_0_[3] ),
        .I1(\ptp_msg_type_reg_n_0_[2] ),
        .I2(\ptp_msg_type_reg_n_0_[1] ),
        .O(fifo_vld_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    fifo_vld_i_4
       (.I0(fifo_vld_i_6_n_0),
        .I1(state_tsu[12]),
        .I2(state_tsu[13]),
        .I3(fifo_vld_i_3_n_0),
        .I4(state_tsu[14]),
        .I5(fifo_vld_i_7_n_0),
        .O(fifo_vld_i_4_n_0));
  LUT6 #(
    .INIT(64'h5555555555575755)) 
    fifo_vld_i_5
       (.I0(enable),
        .I1(\mac_dst[47]_i_4_n_0 ),
        .I2(state_tsu[2]),
        .I3(state_tsu[0]),
        .I4(state_tsu[14]),
        .I5(ptp_vld_msg_i_2_n_0),
        .O(fifo_vld_i_5_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    fifo_vld_i_6
       (.I0(state_tsu[11]),
        .I1(state_tsu[1]),
        .I2(state_tsu[5]),
        .O(fifo_vld_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    fifo_vld_i_7
       (.I0(state_tsu[2]),
        .I1(state_tsu[7]),
        .I2(state_tsu[4]),
        .I3(state_tsu[8]),
        .I4(ptp_vld_msg_i_5_n_0),
        .I5(state_tsu[0]),
        .O(fifo_vld_i_7_n_0));
  FDCE #(
    .INIT(1'b0)) 
    fifo_vld_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(fifo_vld_i_1_n_0),
        .Q(fifo_vld));
  LUT6 #(
    .INIT(64'hEFEFEF00EF00EF00)) 
    gmii_err_reg_i_1
       (.I0(gmii_err_reg_i_2_n_0),
        .I1(\mac_dst[47]_i_3_n_0 ),
        .I2(state_tsu[0]),
        .I3(gmii_err_reg_reg_n_0),
        .I4(gmii_err),
        .I5(gmii_vld),
        .O(gmii_err_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    gmii_err_reg_i_2
       (.I0(ptp_vld_msg_i_5_n_0),
        .I1(state_tsu[8]),
        .I2(state_tsu[4]),
        .I3(state_tsu[7]),
        .I4(state_tsu[2]),
        .O(gmii_err_reg_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    gmii_err_reg_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(gmii_err_reg),
        .Q(gmii_err_reg_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[0]_i_1 
       (.I0(gmii_dat[0]),
        .I1(enable),
        .O(\ip_dst[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[10]_i_1 
       (.I0(\ip_dst_reg_n_0_[2] ),
        .I1(enable),
        .O(\ip_dst[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[11]_i_1 
       (.I0(enable),
        .I1(\ip_dst_reg_n_0_[3] ),
        .O(\ip_dst[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[12]_i_1 
       (.I0(\ip_dst_reg_n_0_[4] ),
        .I1(enable),
        .O(\ip_dst[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[13]_i_1 
       (.I0(\ip_dst_reg_n_0_[5] ),
        .I1(enable),
        .O(\ip_dst[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[14]_i_1 
       (.I0(enable),
        .I1(\ip_dst_reg_n_0_[6] ),
        .O(\ip_dst[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[15]_i_1 
       (.I0(\ip_dst_reg_n_0_[7] ),
        .I1(enable),
        .O(\ip_dst[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[16]_i_1 
       (.I0(\ip_dst_reg_n_0_[8] ),
        .I1(enable),
        .O(\ip_dst[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[17]_i_1 
       (.I0(enable),
        .I1(\ip_dst_reg_n_0_[9] ),
        .O(\ip_dst[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[18]_i_1 
       (.I0(\ip_dst_reg_n_0_[10] ),
        .I1(enable),
        .O(\ip_dst[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[19]_i_1 
       (.I0(enable),
        .I1(\ip_dst_reg_n_0_[11] ),
        .O(\ip_dst[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[1]_i_1 
       (.I0(gmii_dat[1]),
        .I1(enable),
        .O(\ip_dst[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[20]_i_1 
       (.I0(\ip_dst_reg_n_0_[12] ),
        .I1(enable),
        .O(\ip_dst[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[21]_i_1 
       (.I0(\ip_dst_reg_n_0_[13] ),
        .I1(enable),
        .O(\ip_dst[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[22]_i_1 
       (.I0(\ip_dst_reg_n_0_[14] ),
        .I1(enable),
        .O(\ip_dst[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000020FFFFFFFF)) 
    \ip_dst[23]_i_1 
       (.I0(ptp_vld_udp_i_2_n_0),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(enable),
        .O(\ip_dst[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[23]_i_2 
       (.I0(\ip_dst_reg_n_0_[15] ),
        .I1(enable),
        .O(\ip_dst[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[2]_i_1 
       (.I0(enable),
        .I1(gmii_dat[2]),
        .O(\ip_dst[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[3]_i_1 
       (.I0(gmii_dat[3]),
        .I1(enable),
        .O(\ip_dst[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[4]_i_1 
       (.I0(gmii_dat[4]),
        .I1(enable),
        .O(\ip_dst[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[5]_i_1 
       (.I0(gmii_dat[5]),
        .I1(enable),
        .O(\ip_dst[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[6]_i_1 
       (.I0(enable),
        .I1(gmii_dat[6]),
        .O(\ip_dst[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[7]_i_1 
       (.I0(gmii_dat[7]),
        .I1(enable),
        .O(\ip_dst[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[8]_i_1 
       (.I0(\ip_dst_reg_n_0_[0] ),
        .I1(enable),
        .O(\ip_dst[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[9]_i_1 
       (.I0(enable),
        .I1(\ip_dst_reg_n_0_[1] ),
        .O(\ip_dst[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[0] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[0]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[10] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[10]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[11] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[11]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[12] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[12]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[13] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[13]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[14] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[14]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[15] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[15]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[16] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[16]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[17] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[17]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[18] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[18]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[19] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[19]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[1] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[1]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[20] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[20]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[21] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[21]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[22] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[22]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[23] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[23]_i_2_n_0 ),
        .Q(\ip_dst_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[2] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[2]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[3] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[3]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[4] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[4]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[5] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[5]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[6] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[6]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[7] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[7]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[8] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[8]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[9] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[9]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[0]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[0]),
        .O(\mac_dst[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[10]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[2] ),
        .O(\mac_dst[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[11]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[3] ),
        .O(\mac_dst[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[12]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[4] ),
        .O(\mac_dst[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[13]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[5] ),
        .O(\mac_dst[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[14]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[6] ),
        .O(\mac_dst[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[15]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[7] ),
        .O(\mac_dst[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[16]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[8] ),
        .O(\mac_dst[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[17]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[9] ),
        .O(\mac_dst[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[18]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[10] ),
        .O(\mac_dst[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[19]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[11] ),
        .O(\mac_dst[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[1]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[1]),
        .O(\mac_dst[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[20]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[12] ),
        .O(\mac_dst[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[21]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[13] ),
        .O(\mac_dst[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[22]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[14] ),
        .O(\mac_dst[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[23]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[15] ),
        .O(\mac_dst[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[24]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[16] ),
        .O(\mac_dst[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[25]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[17] ),
        .O(\mac_dst[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[26]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[18] ),
        .O(\mac_dst[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[27]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[19] ),
        .O(\mac_dst[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[28]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[20] ),
        .O(\mac_dst[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[29]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[21] ),
        .O(\mac_dst[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[2]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[2]),
        .O(\mac_dst[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[30]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[22] ),
        .O(\mac_dst[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[31]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[23] ),
        .O(\mac_dst[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[32]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[24] ),
        .O(\mac_dst[32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[33]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[25] ),
        .O(\mac_dst[33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[34]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[26] ),
        .O(\mac_dst[34]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[35]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[27] ),
        .O(\mac_dst[35]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[36]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[28] ),
        .O(\mac_dst[36]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[37]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[29] ),
        .O(\mac_dst[37]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[38]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[30] ),
        .O(\mac_dst[38]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[39]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[31] ),
        .O(\mac_dst[39]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[3]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[3]),
        .O(\mac_dst[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[40]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[32] ),
        .O(\mac_dst[40]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[41]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[33] ),
        .O(\mac_dst[41]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[42]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[34] ),
        .O(\mac_dst[42]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[43]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[35] ),
        .O(\mac_dst[43]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[44]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[36] ),
        .O(\mac_dst[44]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[45]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[37] ),
        .O(\mac_dst[45]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[46]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[38] ),
        .O(\mac_dst[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3337337F33373373)) 
    \mac_dst[47]_i_1 
       (.I0(\mac_dst[47]_i_3_n_0 ),
        .I1(enable),
        .I2(state_tsu[2]),
        .I3(\mac_dst[47]_i_4_n_0 ),
        .I4(state_tsu[0]),
        .I5(\mac_dst[47]_i_5_n_0 ),
        .O(\mac_dst[47]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[47]_i_2 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[39] ),
        .O(\mac_dst[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mac_dst[47]_i_3 
       (.I0(state_tsu[5]),
        .I1(state_tsu[11]),
        .I2(state_tsu[1]),
        .I3(state_tsu[13]),
        .I4(state_tsu[12]),
        .I5(state_tsu[14]),
        .O(\mac_dst[47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mac_dst[47]_i_4 
       (.I0(state_tsu[7]),
        .I1(state_tsu[4]),
        .I2(state_tsu[8]),
        .I3(\state_tsu[10]_i_6_n_0 ),
        .I4(state_tsu[9]),
        .I5(state_tsu[10]),
        .O(\mac_dst[47]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \mac_dst[47]_i_5 
       (.I0(\mac_dst[47]_i_6_n_0 ),
        .I1(state_tsu[11]),
        .I2(state_tsu[5]),
        .I3(state_tsu[1]),
        .I4(\state_tsu[9]_i_5_n_0 ),
        .O(\mac_dst[47]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mac_dst[47]_i_6 
       (.I0(state_tsu[13]),
        .I1(state_tsu[12]),
        .I2(state_tsu[14]),
        .O(\mac_dst[47]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[4]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[4]),
        .O(\mac_dst[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[5]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[5]),
        .O(\mac_dst[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[6]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[6]),
        .O(\mac_dst[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[7]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[7]),
        .O(\mac_dst[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[8]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[0] ),
        .O(\mac_dst[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[9]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[1] ),
        .O(\mac_dst[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[0] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[0]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[10] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[10]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[11] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[11]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[12] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[12]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[13] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[13]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[14] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[14]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[15] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[15]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[16] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[16]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[17] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[17]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[18] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[18]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[19] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[19]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[1] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[1]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[20] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[20]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[21] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[21]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[22] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[22]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[23] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[23]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[24] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[24]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[25] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[25]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[26] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[26]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[27] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[27]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[28] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[28]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[29] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[29]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[2] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[2]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[30] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[30]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[31] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[31]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[32] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[32]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[32] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[33] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[33]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[33] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[34] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[34]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[34] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[35] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[35]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[35] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[36] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[36]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[36] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[37] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[37]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[37] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[38] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[38]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[38] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[39] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[39]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[39] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[3] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[3]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[40] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[40]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[40] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[41] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[41]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[41] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[42] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[42]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[42] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[43] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[43]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[43] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[44] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[44]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[44] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[45] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[45]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[45] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[46] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[46]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[46] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[47] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[47]_i_2_n_0 ),
        .Q(\mac_dst_reg_n_0_[47] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[4] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[4]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[5] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[5]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[6] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[6]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[7] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[7]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[8] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[8]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[9] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[9]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hAAAAAEEEAAAAA222)) 
    ptp_msg_mode_i_1
       (.I0(ptp_msg_mode_i_2_n_0),
        .I1(enable),
        .I2(ptp_msg_mode_i_3_n_0),
        .I3(ptp_vld_eth_ptp_i_3_n_0),
        .I4(ptp_msg_mode_i_4_n_0),
        .I5(ptp_msg_mode_reg_n_0),
        .O(ptp_msg_mode_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ptp_msg_mode_i_2
       (.I0(\state_tsu[5]_i_6_n_0 ),
        .I1(ptp_vld_udp_i_6_n_0),
        .I2(gmii_dat[0]),
        .I3(gmii_dat[2]),
        .I4(gmii_dat[4]),
        .I5(enable),
        .O(ptp_msg_mode_i_2_n_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ptp_msg_mode_i_3
       (.I0(\state_tsu[5]_i_6_n_0 ),
        .I1(ptp_vld_udp_i_6_n_0),
        .I2(state_tsu[7]),
        .I3(state_tsu[8]),
        .I4(state_tsu[4]),
        .I5(\state_tsu[12]_i_12_n_0 ),
        .O(ptp_msg_mode_i_3_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    ptp_msg_mode_i_4
       (.I0(state_tsu[4]),
        .I1(state_tsu[8]),
        .I2(state_tsu[7]),
        .I3(ptp_vld_eth_ptp_i_4_n_0),
        .I4(ptp_vld_eth_ptp_i_3_n_0),
        .O(ptp_msg_mode_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_msg_mode_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_msg_mode_i_1_n_0),
        .Q(ptp_msg_mode_reg_n_0));
  LUT6 #(
    .INIT(64'h00020000FFFFFFFF)) 
    \ptp_msg_seq_id[15]_i_1 
       (.I0(\type_leng[7]_i_4_n_0 ),
        .I1(state_tsu[4]),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(state_tsu[7]),
        .I4(state_tsu[8]),
        .I5(enable),
        .O(\ptp_msg_seq_id[15]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[0] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[0]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[10] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[82]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[11] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[83]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[12] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[84]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[13] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[85]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[14] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[86]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[15] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[87]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[1] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[1]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[2] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[2]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[3] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[3]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[4] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[4]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[5] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[5]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[6] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[6]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[7] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[7]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[8] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[80]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[9] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[81]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ptp_msg_type[0]_i_1 
       (.I0(gmii_dat[0]),
        .I1(enable),
        .O(\ptp_msg_type[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ptp_msg_type[1]_i_1 
       (.I0(gmii_dat[1]),
        .I1(enable),
        .O(\ptp_msg_type[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ptp_msg_type[2]_i_1 
       (.I0(gmii_dat[2]),
        .I1(enable),
        .O(\ptp_msg_type[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000008FFFFFFFF)) 
    \ptp_msg_type[3]_i_1 
       (.I0(\type_leng[7]_i_4_n_0 ),
        .I1(\ptp_msg_type[3]_i_3_n_0 ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[4] ),
        .I4(\cnt_reg_n_0_[5] ),
        .I5(enable),
        .O(\ptp_msg_type[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ptp_msg_type[3]_i_2 
       (.I0(gmii_dat[3]),
        .I1(enable),
        .O(\ptp_msg_type[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ptp_msg_type[3]_i_3 
       (.I0(state_tsu[4]),
        .I1(state_tsu[8]),
        .I2(state_tsu[7]),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[3] ),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\ptp_msg_type[3]_i_3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ptp_msg_type_reg[0] 
       (.C(gmii_clk),
        .CE(\ptp_msg_type[3]_i_1_n_0 ),
        .D(\ptp_msg_type[0]_i_1_n_0 ),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\ptp_msg_type_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \ptp_msg_type_reg[1] 
       (.C(gmii_clk),
        .CE(\ptp_msg_type[3]_i_1_n_0 ),
        .D(\ptp_msg_type[1]_i_1_n_0 ),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\ptp_msg_type_reg_n_0_[1] ));
  FDPE #(
    .INIT(1'b1)) 
    \ptp_msg_type_reg[2] 
       (.C(gmii_clk),
        .CE(\ptp_msg_type[3]_i_1_n_0 ),
        .D(\ptp_msg_type[2]_i_1_n_0 ),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\ptp_msg_type_reg_n_0_[2] ));
  FDPE #(
    .INIT(1'b1)) 
    \ptp_msg_type_reg[3] 
       (.C(gmii_clk),
        .CE(\ptp_msg_type[3]_i_1_n_0 ),
        .D(\ptp_msg_type[3]_i_2_n_0 ),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\ptp_msg_type_reg_n_0_[3] ));
  LUT5 #(
    .INIT(32'h0008FFFF)) 
    \ptp_msg_version[3]_i_1 
       (.I0(ptp_vld_eth_ptp_i_3_n_0),
        .I1(state_tsu[7]),
        .I2(state_tsu[8]),
        .I3(state_tsu[4]),
        .I4(enable),
        .O(\ptp_msg_version[3]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_version_reg[0] 
       (.C(gmii_clk),
        .CE(\ptp_msg_version[3]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[0]_i_1_n_0 ),
        .Q(\ptp_msg_version_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_version_reg[1] 
       (.C(gmii_clk),
        .CE(\ptp_msg_version[3]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[1]_i_1_n_0 ),
        .Q(\ptp_msg_version_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_version_reg[2] 
       (.C(gmii_clk),
        .CE(\ptp_msg_version[3]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[2]_i_1_n_0 ),
        .Q(\ptp_msg_version_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_version_reg[3] 
       (.C(gmii_clk),
        .CE(\ptp_msg_version[3]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[3]_i_1_n_0 ),
        .Q(\ptp_msg_version_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hA0A0BFFFA0A08000)) 
    ptp_vld_eth_ptp_i_1
       (.I0(ptp_vld_eth_ptp_i_2_n_0),
        .I1(ptp_vld_eth_ptp_i_3_n_0),
        .I2(ptp_vld_eth_ptp_i_4_n_0),
        .I3(ptp_vld_eth_ptp_i_5_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_eth_ptp),
        .O(ptp_vld_eth_ptp_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ptp_vld_eth_ptp_i_10
       (.I0(\type_leng_reg_n_0_[2] ),
        .I1(\type_leng_reg_n_0_[1] ),
        .I2(\type_leng_reg_n_0_[3] ),
        .I3(\type_leng_reg_n_0_[4] ),
        .O(ptp_vld_eth_ptp_i_10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ptp_vld_eth_ptp_i_2
       (.I0(state_tsu[4]),
        .I1(enable),
        .O(ptp_vld_eth_ptp_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ptp_vld_eth_ptp_i_3
       (.I0(\type_leng[7]_i_4_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(ptp_vld_eth_ptp_i_6_n_0),
        .I5(\cnt_reg_n_0_[1] ),
        .O(ptp_vld_eth_ptp_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ptp_vld_eth_ptp_i_4
       (.I0(gmii_dat[2]),
        .I1(gmii_dat[0]),
        .I2(gmii_dat[4]),
        .I3(gmii_dat[1]),
        .I4(ptp_vld_eth_ptp_i_7_n_0),
        .I5(ptp_vld_eth_ptp_i_8_n_0),
        .O(ptp_vld_eth_ptp_i_4_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    ptp_vld_eth_ptp_i_5
       (.I0(state_tsu[4]),
        .I1(state_tsu[8]),
        .I2(state_tsu[7]),
        .O(ptp_vld_eth_ptp_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ptp_vld_eth_ptp_i_6
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[4] ),
        .O(ptp_vld_eth_ptp_i_6_n_0));
  LUT4 #(
    .INIT(16'hAAAB)) 
    ptp_vld_eth_ptp_i_7
       (.I0(ptp_vld_eth_ptp_i_9_n_0),
        .I1(ptp_vld_mac_dst_peer),
        .I2(ptp_vld_mac_dst_delay),
        .I3(vld_mac_dst),
        .O(ptp_vld_eth_ptp_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ptp_vld_eth_ptp_i_8
       (.I0(\type_leng_reg_n_0_[6] ),
        .I1(\type_leng_reg_n_0_[5] ),
        .I2(\type_leng_reg_n_0_[0] ),
        .I3(ptp_vld_eth_ptp_i_10_n_0),
        .I4(gmii_dat[3]),
        .O(ptp_vld_eth_ptp_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ptp_vld_eth_ptp_i_9
       (.I0(gmii_dat[5]),
        .I1(\type_leng_reg_n_0_[7] ),
        .I2(gmii_dat[7]),
        .I3(gmii_dat[6]),
        .O(ptp_vld_eth_ptp_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_eth_ptp_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(ptp_vld_eth_ptp_i_1_n_0),
        .Q(ptp_vld_eth_ptp));
  LUT6 #(
    .INIT(64'h88888FFF88888000)) 
    ptp_vld_ip_dst_delay_i_1
       (.I0(state_tsu[5]),
        .I1(enable),
        .I2(ptp_vld_ip_dst_delay_i_2_n_0),
        .I3(ptp_vld_ip_dst_i_4_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_ip_dst_delay),
        .O(ptp_vld_ip_dst_delay_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ptp_vld_ip_dst_delay_i_2
       (.I0(\ip_dst_reg_n_0_[0] ),
        .I1(gmii_dat[6]),
        .I2(gmii_dat[7]),
        .I3(gmii_dat[1]),
        .I4(gmii_dat[3]),
        .I5(gmii_dat[5]),
        .O(ptp_vld_ip_dst_delay_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_ip_dst_delay_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_ip_dst_delay_i_1_n_0),
        .Q(ptp_vld_ip_dst_delay));
  LUT6 #(
    .INIT(64'h22002FFF22002000)) 
    ptp_vld_ip_dst_i_1
       (.I0(ptp_vld_ip_dst_i_2_n_0),
        .I1(ptp_vld_ip_dst_i_3_n_0),
        .I2(ptp_vld_ip_dst_i_4_n_0),
        .I3(ptp_vld_ip_dst_i_5_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_ip_dst),
        .O(ptp_vld_ip_dst_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ptp_vld_ip_dst_i_10
       (.I0(\ip_dst_reg_n_0_[4] ),
        .I1(\ip_dst_reg_n_0_[3] ),
        .I2(\ip_dst_reg_n_0_[6] ),
        .I3(\ip_dst_reg_n_0_[5] ),
        .O(ptp_vld_ip_dst_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    ptp_vld_ip_dst_i_11
       (.I0(gmii_dat[2]),
        .I1(gmii_dat[4]),
        .I2(\ip_dst_reg_n_0_[23] ),
        .I3(gmii_dat[0]),
        .I4(\ip_dst_reg_n_0_[2] ),
        .I5(\ip_dst_reg_n_0_[1] ),
        .O(ptp_vld_ip_dst_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    ptp_vld_ip_dst_i_12
       (.I0(ptp_vld_ip_dst_i_3_n_0),
        .I1(ptp_vld_ip_dst_i_13_n_0),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[5] ),
        .I4(\cnt_reg_n_0_[4] ),
        .O(ptp_vld_ip_dst_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    ptp_vld_ip_dst_i_13
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[3] ),
        .O(ptp_vld_ip_dst_i_13_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ptp_vld_ip_dst_i_2
       (.I0(state_tsu[5]),
        .I1(enable),
        .O(ptp_vld_ip_dst_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ptp_vld_ip_dst_i_3
       (.I0(ptp_vld_ip_dst_i_6_n_0),
        .I1(ptp_vld_ip_dst_i_7_n_0),
        .I2(ptp_vld_ip_dst_i_8_n_0),
        .I3(ptp_vld_ip_dst_i_9_n_0),
        .I4(ptp_vld_ip_dst_i_10_n_0),
        .I5(ptp_vld_ip_dst_i_11_n_0),
        .O(ptp_vld_ip_dst_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h4)) 
    ptp_vld_ip_dst_i_4
       (.I0(ptp_vld_ip_dst_i_12_n_0),
        .I1(ptp_vld_udp_i_2_n_0),
        .O(ptp_vld_ip_dst_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000010000800000)) 
    ptp_vld_ip_dst_i_5
       (.I0(gmii_dat[5]),
        .I1(gmii_dat[3]),
        .I2(gmii_dat[1]),
        .I3(gmii_dat[7]),
        .I4(gmii_dat[6]),
        .I5(\ip_dst_reg_n_0_[0] ),
        .O(ptp_vld_ip_dst_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ptp_vld_ip_dst_i_6
       (.I0(\ip_dst_reg_n_0_[16] ),
        .I1(\ip_dst_reg_n_0_[15] ),
        .I2(\ip_dst_reg_n_0_[18] ),
        .I3(\ip_dst_reg_n_0_[17] ),
        .O(ptp_vld_ip_dst_i_6_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    ptp_vld_ip_dst_i_7
       (.I0(\ip_dst_reg_n_0_[20] ),
        .I1(\ip_dst_reg_n_0_[19] ),
        .I2(\ip_dst_reg_n_0_[22] ),
        .I3(\ip_dst_reg_n_0_[21] ),
        .O(ptp_vld_ip_dst_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ptp_vld_ip_dst_i_8
       (.I0(\ip_dst_reg_n_0_[8] ),
        .I1(\ip_dst_reg_n_0_[7] ),
        .I2(\ip_dst_reg_n_0_[10] ),
        .I3(\ip_dst_reg_n_0_[9] ),
        .O(ptp_vld_ip_dst_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ptp_vld_ip_dst_i_9
       (.I0(\ip_dst_reg_n_0_[12] ),
        .I1(\ip_dst_reg_n_0_[11] ),
        .I2(\ip_dst_reg_n_0_[14] ),
        .I3(\ip_dst_reg_n_0_[13] ),
        .O(ptp_vld_ip_dst_i_9_n_0));
  LUT6 #(
    .INIT(64'h88888FFF88888000)) 
    ptp_vld_ip_dst_peer_i_1
       (.I0(state_tsu[5]),
        .I1(enable),
        .I2(ptp_vld_ip_dst_i_4_n_0),
        .I3(ptp_vld_ip_dst_peer_i_2_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_ip_dst_peer),
        .O(ptp_vld_ip_dst_peer_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    ptp_vld_ip_dst_peer_i_2
       (.I0(\ip_dst_reg_n_0_[0] ),
        .I1(gmii_dat[6]),
        .I2(gmii_dat[1]),
        .I3(gmii_dat[3]),
        .I4(gmii_dat[7]),
        .I5(gmii_dat[5]),
        .O(ptp_vld_ip_dst_peer_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_ip_dst_peer_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_ip_dst_peer_i_1_n_0),
        .Q(ptp_vld_ip_dst_peer));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_ip_dst_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_ip_dst_i_1_n_0),
        .Q(ptp_vld_ip_dst));
  LUT5 #(
    .INIT(32'h888F8880)) 
    ptp_vld_mac_dst_delay_i_1
       (.I0(state_tsu[3]),
        .I1(enable),
        .I2(ptp_vld_mac_dst_delay_i_2_n_0),
        .I3(fifo_vld_i_5_n_0),
        .I4(ptp_vld_mac_dst_delay),
        .O(ptp_vld_mac_dst_delay_i_1_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    ptp_vld_mac_dst_delay_i_10
       (.I0(\mac_dst_reg_n_0_[42] ),
        .I1(\mac_dst_reg_n_0_[41] ),
        .I2(\mac_dst_reg_n_0_[38] ),
        .I3(\mac_dst_reg_n_0_[40] ),
        .O(ptp_vld_mac_dst_delay_i_10_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ptp_vld_mac_dst_delay_i_2
       (.I0(ptp_vld_mac_dst_delay_i_3_n_0),
        .I1(ptp_vld_mac_dst_delay_i_4_n_0),
        .I2(ptp_vld_mac_dst_delay_i_5_n_0),
        .I3(ptp_vld_mac_dst_delay_i_6_n_0),
        .I4(ptp_vld_mac_dst_udp_delay_i_4_n_0),
        .I5(ptp_vld_mac_dst_i_18_n_0),
        .O(ptp_vld_mac_dst_delay_i_2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    ptp_vld_mac_dst_delay_i_3
       (.I0(state_tsu[3]),
        .I1(\mac_dst_reg_n_0_[4] ),
        .I2(\mac_dst_reg_n_0_[9] ),
        .I3(\mac_dst_reg_n_0_[10] ),
        .I4(ptp_vld_mac_dst_delay_i_7_n_0),
        .O(ptp_vld_mac_dst_delay_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ptp_vld_mac_dst_delay_i_4
       (.I0(\mac_dst_reg_n_0_[15] ),
        .I1(\mac_dst_reg_n_0_[16] ),
        .I2(\mac_dst_reg_n_0_[17] ),
        .I3(\mac_dst_reg_n_0_[18] ),
        .I4(ptp_vld_mac_dst_delay_i_8_n_0),
        .O(ptp_vld_mac_dst_delay_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ptp_vld_mac_dst_delay_i_5
       (.I0(ptp_vld_mac_dst_delay_i_9_n_0),
        .I1(ptp_vld_mac_dst_delay_i_10_n_0),
        .I2(\mac_dst_reg_n_0_[37] ),
        .I3(\mac_dst_reg_n_0_[34] ),
        .I4(\mac_dst_reg_n_0_[29] ),
        .I5(\mac_dst_reg_n_0_[23] ),
        .O(ptp_vld_mac_dst_delay_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    ptp_vld_mac_dst_delay_i_6
       (.I0(ptp_vld_mac_dst_i_14_n_0),
        .I1(\mac_dst_reg_n_0_[3] ),
        .I2(\mac_dst_reg_n_0_[1] ),
        .I3(\mac_dst_reg_n_0_[24] ),
        .I4(ptp_vld_mac_dst_i_7_n_0),
        .O(ptp_vld_mac_dst_delay_i_6_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ptp_vld_mac_dst_delay_i_7
       (.I0(\mac_dst_reg_n_0_[14] ),
        .I1(\mac_dst_reg_n_0_[13] ),
        .I2(\mac_dst_reg_n_0_[12] ),
        .I3(\mac_dst_reg_n_0_[11] ),
        .O(ptp_vld_mac_dst_delay_i_7_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ptp_vld_mac_dst_delay_i_8
       (.I0(\mac_dst_reg_n_0_[22] ),
        .I1(\mac_dst_reg_n_0_[21] ),
        .I2(\mac_dst_reg_n_0_[20] ),
        .I3(\mac_dst_reg_n_0_[19] ),
        .O(ptp_vld_mac_dst_delay_i_8_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ptp_vld_mac_dst_delay_i_9
       (.I0(\mac_dst_reg_n_0_[43] ),
        .I1(\mac_dst_reg_n_0_[44] ),
        .I2(\mac_dst_reg_n_0_[45] ),
        .I3(\mac_dst_reg_n_0_[46] ),
        .I4(\mac_dst_reg_n_0_[47] ),
        .O(ptp_vld_mac_dst_delay_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_mac_dst_delay_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_mac_dst_delay_i_1_n_0),
        .Q(ptp_vld_mac_dst_delay));
  LUT6 #(
    .INIT(64'hEEEEEEEFEEEEEEE0)) 
    ptp_vld_mac_dst_i_1
       (.I0(ptp_vld_mac_dst_i_2_n_0),
        .I1(ptp_vld_mac_dst_i_3_n_0),
        .I2(ptp_vld_mac_dst_i_4_n_0),
        .I3(ptp_vld_mac_dst_i_5_n_0),
        .I4(ptp_vld_mac_dst_i_6_n_0),
        .I5(ptp_vld_mac_dst),
        .O(ptp_vld_mac_dst_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ptp_vld_mac_dst_i_10
       (.I0(enable),
        .I1(\mac_dst_reg_n_0_[1] ),
        .I2(\mac_dst_reg_n_0_[3] ),
        .I3(ptp_vld_mac_dst_i_18_n_0),
        .O(ptp_vld_mac_dst_i_10_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ptp_vld_mac_dst_i_11
       (.I0(ptp_vld_mac_dst_i_21_n_0),
        .I1(ptp_vld_mac_dst_i_22_n_0),
        .I2(\mac_dst_reg_n_0_[36] ),
        .I3(ptp_vld_mac_dst_i_23_n_0),
        .I4(ptp_vld_mac_dst_delay_i_5_n_0),
        .I5(ptp_vld_mac_dst_i_24_n_0),
        .O(ptp_vld_mac_dst_i_11_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ptp_vld_mac_dst_i_12
       (.I0(state_tsu[3]),
        .I1(ptp_vld_mac_dst40_in),
        .I2(enable),
        .O(ptp_vld_mac_dst_i_12_n_0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    ptp_vld_mac_dst_i_13
       (.I0(ptp_vld_mac_dst_i_26_n_0),
        .I1(\mac_dst_reg_n_0_[5] ),
        .I2(\mac_dst_reg_n_0_[6] ),
        .I3(enable),
        .I4(\mac_dst_reg_n_0_[7] ),
        .I5(\mac_dst_reg_n_0_[8] ),
        .O(ptp_vld_mac_dst_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ptp_vld_mac_dst_i_14
       (.I0(\mac_dst_reg_n_0_[27] ),
        .I1(\mac_dst_reg_n_0_[2] ),
        .I2(\mac_dst_reg_n_0_[28] ),
        .I3(\mac_dst_reg_n_0_[31] ),
        .I4(\mac_dst_reg_n_0_[39] ),
        .O(ptp_vld_mac_dst_i_14_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ptp_vld_mac_dst_i_15
       (.I0(ptp_vld_mac_dst_i_24_n_0),
        .I1(ptp_vld_mac_dst_delay_i_5_n_0),
        .I2(ptp_vld_mac_dst_delay_i_4_n_0),
        .I3(ptp_vld_mac_dst_delay_i_3_n_0),
        .I4(\mac_dst_reg_n_0_[36] ),
        .I5(ptp_vld_mac_dst_i_22_n_0),
        .O(ptp_vld_mac_dst_i_15_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ptp_vld_mac_dst_i_16
       (.I0(\mac_dst_reg_n_0_[7] ),
        .I1(\mac_dst_reg_n_0_[8] ),
        .I2(ptp_vld_mac_dst_i_17_n_0),
        .I3(enable),
        .I4(\mac_dst_reg_n_0_[5] ),
        .I5(\mac_dst_reg_n_0_[6] ),
        .O(ptp_vld_mac_dst_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ptp_vld_mac_dst_i_17
       (.I0(\mac_dst_reg_n_0_[1] ),
        .I1(\mac_dst_reg_n_0_[3] ),
        .O(ptp_vld_mac_dst_i_17_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ptp_vld_mac_dst_i_18
       (.I0(\mac_dst_reg_n_0_[5] ),
        .I1(\mac_dst_reg_n_0_[6] ),
        .I2(\mac_dst_reg_n_0_[7] ),
        .I3(\mac_dst_reg_n_0_[8] ),
        .I4(\mac_dst_reg_n_0_[26] ),
        .I5(\mac_dst_reg_n_0_[0] ),
        .O(ptp_vld_mac_dst_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ptp_vld_mac_dst_i_19
       (.I0(ptp_vld_mac_dst40_in),
        .I1(state_tsu[3]),
        .O(ptp_vld_mac_dst_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    ptp_vld_mac_dst_i_2
       (.I0(ptp_vld_mac_dst_i_7_n_0),
        .I1(ptp_vld_mac_dst_i_8_n_0),
        .I2(ptp_vld_mac_dst_i_9_n_0),
        .I3(ptp_vld_mac_dst_i_10_n_0),
        .I4(ptp_vld_mac_dst_i_11_n_0),
        .I5(ptp_vld_mac_dst_i_12_n_0),
        .O(ptp_vld_mac_dst_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ptp_vld_mac_dst_i_20
       (.I0(\mac_dst_reg_n_0_[26] ),
        .I1(\mac_dst_reg_n_0_[0] ),
        .O(ptp_vld_mac_dst_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    ptp_vld_mac_dst_i_21
       (.I0(\mac_dst_reg_n_0_[27] ),
        .I1(\mac_dst_reg_n_0_[2] ),
        .I2(\mac_dst_reg_n_0_[28] ),
        .I3(\mac_dst_reg_n_0_[31] ),
        .I4(\mac_dst_reg_n_0_[39] ),
        .O(ptp_vld_mac_dst_i_21_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    ptp_vld_mac_dst_i_22
       (.I0(\mac_dst_reg_n_0_[35] ),
        .I1(\mac_dst_reg_n_0_[33] ),
        .I2(\mac_dst_reg_n_0_[32] ),
        .I3(\mac_dst_reg_n_0_[30] ),
        .O(ptp_vld_mac_dst_i_22_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    ptp_vld_mac_dst_i_23
       (.I0(ptp_vld_mac_dst_delay_i_8_n_0),
        .I1(ptp_vld_mac_dst_i_27_n_0),
        .I2(ptp_vld_mac_dst_delay_i_7_n_0),
        .I3(ptp_vld_mac_dst_i_28_n_0),
        .O(ptp_vld_mac_dst_i_23_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ptp_vld_mac_dst_i_24
       (.I0(\mac_dst_reg_n_0_[25] ),
        .I1(\mac_dst_reg_n_0_[24] ),
        .O(ptp_vld_mac_dst_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ptp_vld_mac_dst_i_26
       (.I0(\mac_dst_reg_n_0_[3] ),
        .I1(\mac_dst_reg_n_0_[1] ),
        .O(ptp_vld_mac_dst_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ptp_vld_mac_dst_i_27
       (.I0(\mac_dst_reg_n_0_[15] ),
        .I1(\mac_dst_reg_n_0_[16] ),
        .I2(\mac_dst_reg_n_0_[17] ),
        .I3(\mac_dst_reg_n_0_[18] ),
        .O(ptp_vld_mac_dst_i_27_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    ptp_vld_mac_dst_i_28
       (.I0(\mac_dst_reg_n_0_[10] ),
        .I1(\mac_dst_reg_n_0_[9] ),
        .I2(\mac_dst_reg_n_0_[4] ),
        .I3(state_tsu[3]),
        .O(ptp_vld_mac_dst_i_28_n_0));
  LUT6 #(
    .INIT(64'hC000000080000000)) 
    ptp_vld_mac_dst_i_3
       (.I0(ptp_vld_mac_dst_i_13_n_0),
        .I1(ptp_vld_mac_dst_i_14_n_0),
        .I2(ptp_vld_mac_dst_i_15_n_0),
        .I3(\mac_dst_reg_n_0_[26] ),
        .I4(\mac_dst_reg_n_0_[0] ),
        .I5(ptp_vld_mac_dst_i_16_n_0),
        .O(ptp_vld_mac_dst_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_30
       (.I0(\mac_dst_reg_n_0_[47] ),
        .I1(gmii_mac_addr[47]),
        .I2(\mac_dst_reg_n_0_[46] ),
        .I3(gmii_mac_addr[46]),
        .I4(gmii_mac_addr[45]),
        .I5(\mac_dst_reg_n_0_[45] ),
        .O(ptp_vld_mac_dst_i_30_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_31
       (.I0(\mac_dst_reg_n_0_[44] ),
        .I1(gmii_mac_addr[44]),
        .I2(\mac_dst_reg_n_0_[43] ),
        .I3(gmii_mac_addr[43]),
        .I4(gmii_mac_addr[42]),
        .I5(\mac_dst_reg_n_0_[42] ),
        .O(ptp_vld_mac_dst_i_31_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    ptp_vld_mac_dst_i_32
       (.I0(\mac_dst_reg_n_0_[41] ),
        .I1(gmii_mac_addr[41]),
        .I2(\mac_dst_reg_n_0_[39] ),
        .I3(gmii_mac_addr[39]),
        .I4(gmii_mac_addr[40]),
        .O(ptp_vld_mac_dst_i_32_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_33
       (.I0(\mac_dst_reg_n_0_[38] ),
        .I1(gmii_mac_addr[38]),
        .I2(\mac_dst_reg_n_0_[37] ),
        .I3(gmii_mac_addr[37]),
        .I4(gmii_mac_addr[36]),
        .I5(\mac_dst_reg_n_0_[36] ),
        .O(ptp_vld_mac_dst_i_33_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_35
       (.I0(\mac_dst_reg_n_0_[35] ),
        .I1(gmii_mac_addr[35]),
        .I2(\mac_dst_reg_n_0_[34] ),
        .I3(gmii_mac_addr[34]),
        .I4(gmii_mac_addr[33]),
        .I5(\mac_dst_reg_n_0_[33] ),
        .O(ptp_vld_mac_dst_i_35_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_36
       (.I0(\mac_dst_reg_n_0_[32] ),
        .I1(gmii_mac_addr[32]),
        .I2(\mac_dst_reg_n_0_[31] ),
        .I3(gmii_mac_addr[31]),
        .I4(gmii_mac_addr[30]),
        .I5(\mac_dst_reg_n_0_[30] ),
        .O(ptp_vld_mac_dst_i_36_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_37
       (.I0(\mac_dst_reg_n_0_[29] ),
        .I1(gmii_mac_addr[29]),
        .I2(\mac_dst_reg_n_0_[28] ),
        .I3(gmii_mac_addr[28]),
        .I4(gmii_mac_addr[27]),
        .I5(\mac_dst_reg_n_0_[27] ),
        .O(ptp_vld_mac_dst_i_37_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_38
       (.I0(\mac_dst_reg_n_0_[26] ),
        .I1(gmii_mac_addr[26]),
        .I2(\mac_dst_reg_n_0_[25] ),
        .I3(gmii_mac_addr[25]),
        .I4(gmii_mac_addr[24]),
        .I5(\mac_dst_reg_n_0_[24] ),
        .O(ptp_vld_mac_dst_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F08000)) 
    ptp_vld_mac_dst_i_4
       (.I0(ptp_vld_mac_dst_i_17_n_0),
        .I1(ptp_vld_mac_dst_i_18_n_0),
        .I2(ptp_vld_mac_dst_udp_delay_i_4_n_0),
        .I3(ptp_vld_mac_dst_i_11_n_0),
        .I4(ptp_vld_mac_dst_i_19_n_0),
        .I5(ptp_vld_mac_dst_delay_i_2_n_0),
        .O(ptp_vld_mac_dst_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_40
       (.I0(\mac_dst_reg_n_0_[23] ),
        .I1(gmii_mac_addr[23]),
        .I2(\mac_dst_reg_n_0_[22] ),
        .I3(gmii_mac_addr[22]),
        .I4(gmii_mac_addr[21]),
        .I5(\mac_dst_reg_n_0_[21] ),
        .O(ptp_vld_mac_dst_i_40_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_41
       (.I0(\mac_dst_reg_n_0_[20] ),
        .I1(gmii_mac_addr[20]),
        .I2(\mac_dst_reg_n_0_[19] ),
        .I3(gmii_mac_addr[19]),
        .I4(gmii_mac_addr[18]),
        .I5(\mac_dst_reg_n_0_[18] ),
        .O(ptp_vld_mac_dst_i_41_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_42
       (.I0(\mac_dst_reg_n_0_[17] ),
        .I1(gmii_mac_addr[17]),
        .I2(\mac_dst_reg_n_0_[16] ),
        .I3(gmii_mac_addr[16]),
        .I4(gmii_mac_addr[15]),
        .I5(\mac_dst_reg_n_0_[15] ),
        .O(ptp_vld_mac_dst_i_42_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_43
       (.I0(\mac_dst_reg_n_0_[14] ),
        .I1(gmii_mac_addr[14]),
        .I2(\mac_dst_reg_n_0_[13] ),
        .I3(gmii_mac_addr[13]),
        .I4(gmii_mac_addr[12]),
        .I5(\mac_dst_reg_n_0_[12] ),
        .O(ptp_vld_mac_dst_i_43_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_44
       (.I0(\mac_dst_reg_n_0_[11] ),
        .I1(gmii_mac_addr[11]),
        .I2(\mac_dst_reg_n_0_[10] ),
        .I3(gmii_mac_addr[10]),
        .I4(gmii_mac_addr[9]),
        .I5(\mac_dst_reg_n_0_[9] ),
        .O(ptp_vld_mac_dst_i_44_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_45
       (.I0(\mac_dst_reg_n_0_[8] ),
        .I1(gmii_mac_addr[8]),
        .I2(\mac_dst_reg_n_0_[7] ),
        .I3(gmii_mac_addr[7]),
        .I4(gmii_mac_addr[6]),
        .I5(\mac_dst_reg_n_0_[6] ),
        .O(ptp_vld_mac_dst_i_45_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_46
       (.I0(\mac_dst_reg_n_0_[5] ),
        .I1(gmii_mac_addr[5]),
        .I2(\mac_dst_reg_n_0_[4] ),
        .I3(gmii_mac_addr[4]),
        .I4(gmii_mac_addr[3]),
        .I5(\mac_dst_reg_n_0_[3] ),
        .O(ptp_vld_mac_dst_i_46_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ptp_vld_mac_dst_i_47
       (.I0(\mac_dst_reg_n_0_[2] ),
        .I1(gmii_mac_addr[2]),
        .I2(\mac_dst_reg_n_0_[1] ),
        .I3(gmii_mac_addr[1]),
        .I4(gmii_mac_addr[0]),
        .I5(\mac_dst_reg_n_0_[0] ),
        .O(ptp_vld_mac_dst_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ptp_vld_mac_dst_i_5
       (.I0(ptp_vld_mac_dst_i_20_n_0),
        .I1(ptp_vld_mac_dst_i_15_n_0),
        .I2(ptp_vld_mac_dst_i_14_n_0),
        .I3(ptp_vld_mac_dst_udp_delay_i_4_n_0),
        .I4(ptp_vld_mac_dst_udp_peer_i_2_n_0),
        .I5(fifo_vld_i_5_n_0),
        .O(ptp_vld_mac_dst_i_5_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ptp_vld_mac_dst_i_6
       (.I0(ptp_vld_mac_dst_udp_delay_i_5_n_0),
        .I1(ptp_vld_mac_dst_udp_delay_i_4_n_0),
        .I2(ptp_vld_mac_dst_i_14_n_0),
        .I3(ptp_vld_mac_dst_i_15_n_0),
        .I4(\mac_dst_reg_n_0_[26] ),
        .I5(\mac_dst_reg_n_0_[0] ),
        .O(ptp_vld_mac_dst_i_6_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    ptp_vld_mac_dst_i_7
       (.I0(\mac_dst_reg_n_0_[32] ),
        .I1(\mac_dst_reg_n_0_[33] ),
        .I2(\mac_dst_reg_n_0_[25] ),
        .I3(\mac_dst_reg_n_0_[30] ),
        .I4(\mac_dst_reg_n_0_[36] ),
        .I5(\mac_dst_reg_n_0_[35] ),
        .O(ptp_vld_mac_dst_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    ptp_vld_mac_dst_i_8
       (.I0(ptp_vld_mac_dst_i_14_n_0),
        .I1(\mac_dst_reg_n_0_[24] ),
        .I2(enable),
        .I3(\mac_dst_reg_n_0_[3] ),
        .I4(\mac_dst_reg_n_0_[1] ),
        .I5(ptp_vld_mac_dst_i_18_n_0),
        .O(ptp_vld_mac_dst_i_8_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ptp_vld_mac_dst_i_9
       (.I0(ptp_vld_mac_dst_delay_i_3_n_0),
        .I1(ptp_vld_mac_dst_delay_i_4_n_0),
        .I2(ptp_vld_mac_dst_delay_i_5_n_0),
        .O(ptp_vld_mac_dst_i_9_n_0));
  LUT5 #(
    .INIT(32'h888F8880)) 
    ptp_vld_mac_dst_peer_i_1
       (.I0(state_tsu[3]),
        .I1(enable),
        .I2(ptp_vld_mac_dst_peer_i_2_n_0),
        .I3(fifo_vld_i_5_n_0),
        .I4(ptp_vld_mac_dst_peer),
        .O(ptp_vld_mac_dst_peer_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ptp_vld_mac_dst_peer_i_2
       (.I0(\mac_dst_reg_n_0_[1] ),
        .I1(\mac_dst_reg_n_0_[3] ),
        .I2(ptp_vld_mac_dst_i_18_n_0),
        .I3(ptp_vld_mac_dst_udp_delay_i_4_n_0),
        .I4(ptp_vld_mac_dst_i_11_n_0),
        .O(ptp_vld_mac_dst_peer_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_mac_dst_peer_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_mac_dst_peer_i_1_n_0),
        .Q(ptp_vld_mac_dst_peer));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_mac_dst_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_mac_dst_i_1_n_0),
        .Q(ptp_vld_mac_dst));
  CARRY4 ptp_vld_mac_dst_reg_i_25
       (.CI(ptp_vld_mac_dst_reg_i_29_n_0),
        .CO({ptp_vld_mac_dst40_in,ptp_vld_mac_dst_reg_i_25_n_1,ptp_vld_mac_dst_reg_i_25_n_2,ptp_vld_mac_dst_reg_i_25_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ptp_vld_mac_dst_reg_i_25_O_UNCONNECTED[3:0]),
        .S({ptp_vld_mac_dst_i_30_n_0,ptp_vld_mac_dst_i_31_n_0,ptp_vld_mac_dst_i_32_n_0,ptp_vld_mac_dst_i_33_n_0}));
  CARRY4 ptp_vld_mac_dst_reg_i_29
       (.CI(ptp_vld_mac_dst_reg_i_34_n_0),
        .CO({ptp_vld_mac_dst_reg_i_29_n_0,ptp_vld_mac_dst_reg_i_29_n_1,ptp_vld_mac_dst_reg_i_29_n_2,ptp_vld_mac_dst_reg_i_29_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ptp_vld_mac_dst_reg_i_29_O_UNCONNECTED[3:0]),
        .S({ptp_vld_mac_dst_i_35_n_0,ptp_vld_mac_dst_i_36_n_0,ptp_vld_mac_dst_i_37_n_0,ptp_vld_mac_dst_i_38_n_0}));
  CARRY4 ptp_vld_mac_dst_reg_i_34
       (.CI(ptp_vld_mac_dst_reg_i_39_n_0),
        .CO({ptp_vld_mac_dst_reg_i_34_n_0,ptp_vld_mac_dst_reg_i_34_n_1,ptp_vld_mac_dst_reg_i_34_n_2,ptp_vld_mac_dst_reg_i_34_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ptp_vld_mac_dst_reg_i_34_O_UNCONNECTED[3:0]),
        .S({ptp_vld_mac_dst_i_40_n_0,ptp_vld_mac_dst_i_41_n_0,ptp_vld_mac_dst_i_42_n_0,ptp_vld_mac_dst_i_43_n_0}));
  CARRY4 ptp_vld_mac_dst_reg_i_39
       (.CI(1'b0),
        .CO({ptp_vld_mac_dst_reg_i_39_n_0,ptp_vld_mac_dst_reg_i_39_n_1,ptp_vld_mac_dst_reg_i_39_n_2,ptp_vld_mac_dst_reg_i_39_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ptp_vld_mac_dst_reg_i_39_O_UNCONNECTED[3:0]),
        .S({ptp_vld_mac_dst_i_44_n_0,ptp_vld_mac_dst_i_45_n_0,ptp_vld_mac_dst_i_46_n_0,ptp_vld_mac_dst_i_47_n_0}));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    ptp_vld_mac_dst_udp_delay_i_1
       (.I0(ptp_vld_mac_dst_udp_delay_i_2_n_0),
        .I1(ptp_vld_mac_dst_udp_delay_i_3_n_0),
        .I2(ptp_vld_mac_dst_udp_delay_i_4_n_0),
        .I3(ptp_vld_mac_dst_udp_delay_i_5_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_mac_dst_udp_delay),
        .O(ptp_vld_mac_dst_udp_delay_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ptp_vld_mac_dst_udp_delay_i_2
       (.I0(state_tsu[3]),
        .I1(enable),
        .O(ptp_vld_mac_dst_udp_delay_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ptp_vld_mac_dst_udp_delay_i_3
       (.I0(ptp_vld_mac_dst_i_14_n_0),
        .I1(ptp_vld_mac_dst_i_15_n_0),
        .I2(\mac_dst_reg_n_0_[26] ),
        .I3(\mac_dst_reg_n_0_[0] ),
        .O(ptp_vld_mac_dst_udp_delay_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ptp_vld_mac_dst_udp_delay_i_4
       (.I0(state_tsu[0]),
        .I1(ptp_vld_msg_i_2_n_0),
        .I2(state_tsu[14]),
        .I3(state_tsu[2]),
        .I4(vld_mac_dst_i_2_n_0),
        .I5(state_tsu[6]),
        .O(ptp_vld_mac_dst_udp_delay_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ptp_vld_mac_dst_udp_delay_i_5
       (.I0(\mac_dst_reg_n_0_[1] ),
        .I1(\mac_dst_reg_n_0_[3] ),
        .I2(\mac_dst_reg_n_0_[7] ),
        .I3(\mac_dst_reg_n_0_[8] ),
        .I4(\mac_dst_reg_n_0_[6] ),
        .I5(\mac_dst_reg_n_0_[5] ),
        .O(ptp_vld_mac_dst_udp_delay_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_mac_dst_udp_delay_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_mac_dst_udp_delay_i_1_n_0),
        .Q(ptp_vld_mac_dst_udp_delay));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    ptp_vld_mac_dst_udp_peer_i_1
       (.I0(ptp_vld_mac_dst_udp_delay_i_2_n_0),
        .I1(ptp_vld_mac_dst_udp_delay_i_3_n_0),
        .I2(ptp_vld_mac_dst_udp_delay_i_4_n_0),
        .I3(ptp_vld_mac_dst_udp_peer_i_2_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_mac_dst_udp_peer),
        .O(ptp_vld_mac_dst_udp_peer_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ptp_vld_mac_dst_udp_peer_i_2
       (.I0(\mac_dst_reg_n_0_[7] ),
        .I1(\mac_dst_reg_n_0_[8] ),
        .I2(\mac_dst_reg_n_0_[5] ),
        .I3(\mac_dst_reg_n_0_[6] ),
        .I4(\mac_dst_reg_n_0_[3] ),
        .I5(\mac_dst_reg_n_0_[1] ),
        .O(ptp_vld_mac_dst_udp_peer_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_mac_dst_udp_peer_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_mac_dst_udp_peer_i_1_n_0),
        .Q(ptp_vld_mac_dst_udp_peer));
  LUT6 #(
    .INIT(64'h080808FF08080800)) 
    ptp_vld_msg_event_i_1
       (.I0(enable),
        .I1(state_tsu[7]),
        .I2(ptp_vld_msg_event_i_2_n_0),
        .I3(ptp_vld_msg_event_i_3_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_msg_event),
        .O(ptp_vld_msg_event_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ptp_vld_msg_event_i_2
       (.I0(\ptp_msg_type_reg_n_0_[2] ),
        .I1(\ptp_msg_type_reg_n_0_[3] ),
        .O(ptp_vld_msg_event_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    ptp_vld_msg_event_i_3
       (.I0(ptp_vld_msg_i_4_n_0),
        .I1(state_tsu[7]),
        .I2(\udp_port[7]_i_3_n_0 ),
        .I3(ptp_vld_msg_event_i_4_n_0),
        .I4(ptp_vld_msg_event_i_5_n_0),
        .I5(\type_leng[7]_i_4_n_0 ),
        .O(ptp_vld_msg_event_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    ptp_vld_msg_event_i_4
       (.I0(\ptp_msg_version_reg_n_0_[1] ),
        .I1(\ptp_msg_version_reg_n_0_[0] ),
        .I2(\ptp_msg_version_reg_n_0_[3] ),
        .I3(\ptp_msg_version_reg_n_0_[2] ),
        .O(ptp_vld_msg_event_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ptp_vld_msg_event_i_5
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[1] ),
        .O(ptp_vld_msg_event_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_msg_event_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_msg_event_i_1_n_0),
        .Q(ptp_vld_msg_event));
  LUT6 #(
    .INIT(64'h8888F8FF88880800)) 
    ptp_vld_msg_i_1
       (.I0(state_tsu[7]),
        .I1(enable),
        .I2(ptp_vld_msg_i_2_n_0),
        .I3(ptp_vld_msg_i_3_n_0),
        .I4(vld_mac_dst_i_4_n_0),
        .I5(ptp_vld_msg),
        .O(ptp_vld_msg_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ptp_vld_msg_i_2
       (.I0(state_tsu[12]),
        .I1(state_tsu[13]),
        .I2(state_tsu[1]),
        .I3(state_tsu[11]),
        .I4(state_tsu[5]),
        .O(ptp_vld_msg_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000010100)) 
    ptp_vld_msg_i_3
       (.I0(ptp_vld_msg_i_4_n_0),
        .I1(state_tsu[2]),
        .I2(state_tsu[0]),
        .I3(state_tsu[14]),
        .I4(state_tsu[7]),
        .I5(ptp_vld_msg_i_5_n_0),
        .O(ptp_vld_msg_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ptp_vld_msg_i_4
       (.I0(state_tsu[4]),
        .I1(state_tsu[8]),
        .O(ptp_vld_msg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ptp_vld_msg_i_5
       (.I0(state_tsu[10]),
        .I1(state_tsu[9]),
        .I2(state_tsu[6]),
        .I3(state_tsu[3]),
        .O(ptp_vld_msg_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_msg_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_msg_i_1_n_0),
        .Q(ptp_vld_msg));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    ptp_vld_udp_dst_event_i_1
       (.I0(enable),
        .I1(state_tsu[6]),
        .I2(ptp_vld_udp_dst_event_i_2_n_0),
        .I3(ptp_vld_udp_dst_i_2_n_0),
        .I4(ptp_vld_udp_dst_event),
        .O(ptp_vld_udp_dst_event_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    ptp_vld_udp_dst_event_i_2
       (.I0(ptp_vld_udp_dst_event_i_3_n_0),
        .I1(ptp_vld_udp_dst_event_i_4_n_0),
        .I2(gmii_dat[6]),
        .I3(gmii_dat[5]),
        .I4(gmii_dat[7]),
        .I5(gmii_dat[3]),
        .O(ptp_vld_udp_dst_event_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    ptp_vld_udp_dst_event_i_3
       (.I0(\udp_port_reg_n_0_[2] ),
        .I1(\udp_port_reg_n_0_[3] ),
        .I2(\udp_port_reg_n_0_[1] ),
        .I3(\udp_port_reg_n_0_[0] ),
        .I4(ptp_vld_udp_dst_event_i_5_n_0),
        .O(ptp_vld_udp_dst_event_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ptp_vld_udp_dst_event_i_4
       (.I0(gmii_dat[2]),
        .I1(gmii_dat[0]),
        .I2(gmii_dat[4]),
        .I3(gmii_dat[1]),
        .O(ptp_vld_udp_dst_event_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ptp_vld_udp_dst_event_i_5
       (.I0(\udp_port_reg_n_0_[5] ),
        .I1(\udp_port_reg_n_0_[4] ),
        .I2(\udp_port_reg_n_0_[7] ),
        .I3(\udp_port_reg_n_0_[6] ),
        .O(ptp_vld_udp_dst_event_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_udp_dst_event_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_udp_dst_event_i_1_n_0),
        .Q(ptp_vld_udp_dst_event));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    ptp_vld_udp_dst_general_i_1
       (.I0(enable),
        .I1(state_tsu[6]),
        .I2(ptp_vld_udp_dst_event_i_2_n_0),
        .I3(ptp_vld_udp_dst_i_2_n_0),
        .I4(ptp_vld_udp_dst_general),
        .O(ptp_vld_udp_dst_general_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_udp_dst_general_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_udp_dst_general_i_1_n_0),
        .Q(ptp_vld_udp_dst_general));
  LUT4 #(
    .INIT(16'h8F80)) 
    ptp_vld_udp_dst_i_1
       (.I0(state_tsu[6]),
        .I1(enable),
        .I2(ptp_vld_udp_dst_i_2_n_0),
        .I3(ptp_vld_udp_dst),
        .O(ptp_vld_udp_dst_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80800080)) 
    ptp_vld_udp_dst_i_2
       (.I0(\udp_port[7]_i_2_n_0 ),
        .I1(ptp_vld_udp_dst_i_3_n_0),
        .I2(ptp_vld_udp_dst_i_4_n_0),
        .I3(ptp_vld_udp_dst_event_i_2_n_0),
        .I4(ptp_vld_udp_dst_i_5_n_0),
        .I5(fifo_vld_i_5_n_0),
        .O(ptp_vld_udp_dst_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ptp_vld_udp_dst_i_3
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(ptp_vld_udp_dst_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ptp_vld_udp_dst_i_4
       (.I0(state_tsu[6]),
        .I1(state_tsu[3]),
        .O(ptp_vld_udp_dst_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ptp_vld_udp_dst_i_5
       (.I0(gmii_dat[1]),
        .I1(gmii_dat[3]),
        .I2(gmii_dat[5]),
        .I3(gmii_dat[6]),
        .I4(\state_tsu[12]_i_12_n_0 ),
        .I5(\state_tsu[12]_i_11_n_0 ),
        .O(ptp_vld_udp_dst_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_udp_dst_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_udp_dst_i_1_n_0),
        .Q(ptp_vld_udp_dst));
  LUT6 #(
    .INIT(64'hAAAAFFFBAAAA0008)) 
    ptp_vld_udp_i_1
       (.I0(ptp_vld_ip_dst_i_2_n_0),
        .I1(ptp_vld_udp_i_2_n_0),
        .I2(ptp_vld_udp_i_3_n_0),
        .I3(ptp_vld_udp_i_4_n_0),
        .I4(vld_mac_dst_i_4_n_0),
        .I5(ptp_vld_udp),
        .O(ptp_vld_udp_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ptp_vld_udp_i_2
       (.I0(state_tsu[11]),
        .I1(state_tsu[1]),
        .I2(ptp_vld_udp_i_5_n_0),
        .I3(state_tsu[5]),
        .I4(state_tsu[14]),
        .I5(fifo_vld_i_7_n_0),
        .O(ptp_vld_udp_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    ptp_vld_udp_i_3
       (.I0(gmii_dat[2]),
        .I1(gmii_dat[0]),
        .I2(gmii_dat[4]),
        .I3(ptp_vld_udp_i_6_n_0),
        .O(ptp_vld_udp_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    ptp_vld_udp_i_4
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(ptp_vld_udp_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ptp_vld_udp_i_5
       (.I0(state_tsu[12]),
        .I1(state_tsu[13]),
        .O(ptp_vld_udp_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ptp_vld_udp_i_6
       (.I0(gmii_dat[7]),
        .I1(gmii_dat[6]),
        .I2(gmii_dat[1]),
        .I3(gmii_dat[3]),
        .I4(gmii_dat[5]),
        .O(ptp_vld_udp_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_udp_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(ptp_vld_udp_i_1_n_0),
        .Q(ptp_vld_udp));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \state_tsu[0]_i_1 
       (.I0(\state_tsu[0]_i_2_n_0 ),
        .I1(\state_tsu[0]_i_3_n_0 ),
        .I2(\state_tsu[0]_i_4_n_0 ),
        .I3(state_tsu[0]),
        .I4(\state_tsu[0]_i_5_n_0 ),
        .I5(\state_tsu[0]_i_6_n_0 ),
        .O(\state_tsu[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFCCC00000000)) 
    \state_tsu[0]_i_10 
       (.I0(\state_tsu[7]_i_10_n_0 ),
        .I1(state_tsu[14]),
        .I2(ptp_vld_ip_dst_i_13_n_0),
        .I3(state_tsu[8]),
        .I4(state_tsu[7]),
        .I5(state_tsu[0]),
        .O(\state_tsu[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFECC00000000)) 
    \state_tsu[0]_i_11 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\state_tsu[0]_i_12_n_0 ),
        .I2(\cnt[2]_i_3_n_0 ),
        .I3(state_tsu[6]),
        .I4(state_tsu[3]),
        .I5(state_tsu[0]),
        .O(\state_tsu[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \state_tsu[0]_i_12 
       (.I0(state_tsu[12]),
        .I1(crc_chk_vld_reg_n_0),
        .O(\state_tsu[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \state_tsu[0]_i_2 
       (.I0(state_tsu[14]),
        .I1(gmii_vld),
        .I2(gmii_err_reg_reg_n_0),
        .I3(state_tsu[12]),
        .I4(state_tsu[4]),
        .I5(state_tsu[0]),
        .O(\state_tsu[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F8880000)) 
    \state_tsu[0]_i_3 
       (.I0(state_tsu[3]),
        .I1(\state_tsu[6]_i_9_n_0 ),
        .I2(state_tsu[2]),
        .I3(\state_tsu[0]_i_7_n_0 ),
        .I4(state_tsu[0]),
        .I5(\state_tsu[0]_i_8_n_0 ),
        .O(\state_tsu[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hECECECAC)) 
    \state_tsu[0]_i_4 
       (.I0(state_tsu[9]),
        .I1(state_tsu[10]),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[0] ),
        .O(\state_tsu[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF80000AA880000)) 
    \state_tsu[0]_i_5 
       (.I0(ptp_vld_msg_i_5_n_0),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\state_tsu[5]_i_8_n_0 ),
        .I3(\cnt_reg_n_0_[5] ),
        .I4(state_tsu[0]),
        .I5(state_tsu[5]),
        .O(\state_tsu[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \state_tsu[0]_i_6 
       (.I0(\state_tsu[13]_i_5_n_0 ),
        .I1(state_tsu[0]),
        .I2(\state_tsu[0]_i_9_n_0 ),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(\state_tsu[0]_i_10_n_0 ),
        .I5(\state_tsu[0]_i_11_n_0 ),
        .O(\state_tsu[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_tsu[0]_i_7 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[1] ),
        .O(\state_tsu[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    \state_tsu[0]_i_8 
       (.I0(state_tsu[8]),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(state_tsu[9]),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[0] ),
        .O(\state_tsu[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \state_tsu[0]_i_9 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(state_tsu[0]),
        .I2(state_tsu[8]),
        .I3(crc_chk_vld_reg_n_0),
        .I4(crc_chk_err_reg_n_0),
        .I5(state_tsu[12]),
        .O(\state_tsu[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFF0F0FAFEF0F0)) 
    \state_tsu[10]_i_1 
       (.I0(\state_tsu[10]_i_2_n_0 ),
        .I1(\state_tsu[10]_i_3_n_0 ),
        .I2(\state_tsu[10]_i_4_n_0 ),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(state_tsu[10]),
        .I5(\state_tsu[10]_i_6_n_0 ),
        .O(\state_tsu[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000008A000000)) 
    \state_tsu[10]_i_2 
       (.I0(state_tsu[0]),
        .I1(\state_tsu[10]_i_7_n_0 ),
        .I2(gmii_dat[7]),
        .I3(\state_tsu[2]_i_2_n_0 ),
        .I4(enable),
        .I5(state_tsu[5]),
        .O(\state_tsu[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \state_tsu[10]_i_3 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\state_tsu[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF040000CC04)) 
    \state_tsu[10]_i_4 
       (.I0(\state_tsu[11]_i_6_n_0 ),
        .I1(state_tsu[9]),
        .I2(ptp_vld_udp_i_4_n_0),
        .I3(state_tsu[10]),
        .I4(\state_tsu[10]_i_5_n_0 ),
        .I5(\state_tsu[10]_i_8_n_0 ),
        .O(\state_tsu[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \state_tsu[10]_i_5 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .O(\state_tsu[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state_tsu[10]_i_6 
       (.I0(state_tsu[3]),
        .I1(state_tsu[6]),
        .O(\state_tsu[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \state_tsu[10]_i_7 
       (.I0(gmii_vld),
        .I1(gmii_dat[4]),
        .I2(gmii_dat[0]),
        .I3(gmii_dat[2]),
        .I4(\state_tsu[12]_i_10_n_0 ),
        .O(\state_tsu[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_tsu[10]_i_8 
       (.I0(\state_tsu[10]_i_9_n_0 ),
        .I1(state_tsu[7]),
        .I2(state_tsu[4]),
        .I3(state_tsu[8]),
        .O(\state_tsu[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8FFF8F8)) 
    \state_tsu[10]_i_9 
       (.I0(gmii_vld),
        .I1(state_tsu[14]),
        .I2(state_tsu[2]),
        .I3(gmii_err_reg_reg_n_0),
        .I4(state_tsu[12]),
        .I5(crc_chk_vld_reg_n_0),
        .O(\state_tsu[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEEFEEE)) 
    \state_tsu[11]_i_1 
       (.I0(\state_tsu[11]_i_2_n_0 ),
        .I1(\state_tsu[11]_i_3_n_0 ),
        .I2(\state_tsu[11]_i_4_n_0 ),
        .I3(state_tsu[11]),
        .I4(\state_tsu[13]_i_4_n_0 ),
        .I5(\state_tsu[11]_i_5_n_0 ),
        .O(\state_tsu[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF40404040404040)) 
    \state_tsu[11]_i_2 
       (.I0(ptp_vld_udp_i_4_n_0),
        .I1(\state_tsu[11]_i_6_n_0 ),
        .I2(\state_tsu[11]_i_7_n_0 ),
        .I3(\state_tsu[13]_i_5_n_0 ),
        .I4(\state_tsu[9]_i_4_n_0 ),
        .I5(state_tsu[11]),
        .O(\state_tsu[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \state_tsu[11]_i_3 
       (.I0(\state_tsu[10]_i_3_n_0 ),
        .I1(\state_tsu[11]_i_4_n_0 ),
        .I2(\state_tsu[11]_i_8_n_0 ),
        .I3(\state_tsu[10]_i_6_n_0 ),
        .I4(ptp_vld_eth_ptp_i_6_n_0),
        .I5(\state_tsu[11]_i_9_n_0 ),
        .O(\state_tsu[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[11]_i_4 
       (.I0(state_tsu[10]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \state_tsu[11]_i_5 
       (.I0(\state_tsu[13]_i_7_n_0 ),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .I3(state_tsu[11]),
        .I4(\state_tsu[13]_i_6_n_0 ),
        .O(\state_tsu[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \state_tsu[11]_i_6 
       (.I0(\ptp_msg_type_reg_n_0_[3] ),
        .I1(\ptp_msg_type_reg_n_0_[2] ),
        .I2(\ptp_msg_type_reg_n_0_[0] ),
        .I3(\ptp_msg_type_reg_n_0_[1] ),
        .O(\state_tsu[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[11]_i_7 
       (.I0(state_tsu[9]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    \state_tsu[11]_i_8 
       (.I0(state_tsu[11]),
        .I1(\state_tsu[11]_i_7_n_0 ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\cnt_reg_n_0_[5] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\state_tsu[11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[11]_i_9 
       (.I0(state_tsu[11]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFFCFEFC)) 
    \state_tsu[12]_i_1 
       (.I0(\state_tsu[13]_i_3_n_0 ),
        .I1(\state_tsu[12]_i_2_n_0 ),
        .I2(\state_tsu[12]_i_3_n_0 ),
        .I3(state_tsu[12]),
        .I4(\state_tsu[12]_i_4_n_0 ),
        .I5(\state_tsu[12]_i_5_n_0 ),
        .O(\state_tsu[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \state_tsu[12]_i_10 
       (.I0(gmii_dat[6]),
        .I1(gmii_dat[1]),
        .I2(gmii_dat[3]),
        .I3(gmii_dat[5]),
        .O(\state_tsu[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \state_tsu[12]_i_11 
       (.I0(ptp_vld_udp_dst_event_i_5_n_0),
        .I1(\udp_port_reg_n_0_[0] ),
        .I2(\udp_port_reg_n_0_[1] ),
        .I3(\udp_port_reg_n_0_[3] ),
        .I4(\udp_port_reg_n_0_[2] ),
        .I5(gmii_dat[7]),
        .O(\state_tsu[12]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \state_tsu[12]_i_12 
       (.I0(gmii_dat[4]),
        .I1(gmii_dat[0]),
        .I2(gmii_dat[2]),
        .O(\state_tsu[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAB00000000000000)) 
    \state_tsu[12]_i_13 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[3] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\state_tsu[2]_i_2_n_0 ),
        .I4(enable),
        .I5(state_tsu[5]),
        .O(\state_tsu[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state_tsu[12]_i_2 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(state_tsu[11]),
        .I3(\ptp_msg_type_reg_n_0_[1] ),
        .I4(\ptp_msg_type_reg_n_0_[2] ),
        .I5(\ptp_msg_type_reg_n_0_[3] ),
        .O(\state_tsu[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF100000000000000)) 
    \state_tsu[12]_i_3 
       (.I0(crc_chk_vld_reg_n_0),
        .I1(gmii_err_reg_reg_n_0),
        .I2(\state_tsu[12]_i_6_n_0 ),
        .I3(state_tsu[12]),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEEEAFFEFEEEA)) 
    \state_tsu[12]_i_4 
       (.I0(\state_tsu[12]_i_7_n_0 ),
        .I1(\state_tsu[12]_i_8_n_0 ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\state_tsu[12]_i_9_n_0 ),
        .I5(ptp_vld_udp_dst_event_i_2_n_0),
        .O(\state_tsu[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \state_tsu[12]_i_5 
       (.I0(\state_tsu[12]_i_10_n_0 ),
        .I1(\state_tsu[12]_i_11_n_0 ),
        .I2(\state_tsu[12]_i_12_n_0 ),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(state_tsu[6]),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8888888F8F8)) 
    \state_tsu[12]_i_6 
       (.I0(state_tsu[2]),
        .I1(\state_tsu[2]_i_3_n_0 ),
        .I2(state_tsu[3]),
        .I3(ptp_vld_mac_dst),
        .I4(\cnt_reg_n_0_[3] ),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    \state_tsu[12]_i_7 
       (.I0(\state_tsu[13]_i_9_n_0 ),
        .I1(\state_tsu[12]_i_13_n_0 ),
        .I2(\cnt[0]_i_5_n_0 ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\state_tsu[9]_i_3_n_0 ),
        .I5(ptp_vld_udp_i_3_n_0),
        .O(\state_tsu[12]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[12]_i_8 
       (.I0(state_tsu[7]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[12]_i_9 
       (.I0(state_tsu[6]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFAEA)) 
    \state_tsu[13]_i_1 
       (.I0(\state_tsu[13]_i_2_n_0 ),
        .I1(\state_tsu[13]_i_3_n_0 ),
        .I2(state_tsu[13]),
        .I3(\state_tsu[13]_i_4_n_0 ),
        .O(\state_tsu[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \state_tsu[13]_i_10 
       (.I0(ptp_vld_udp_dst_event_i_3_n_0),
        .I1(ptp_vld_udp_dst_event_i_4_n_0),
        .I2(gmii_dat[6]),
        .I3(\state_tsu[13]_i_16_n_0 ),
        .I4(\state_tsu[6]_i_4_n_0 ),
        .I5(\state_tsu[3]_i_7_n_0 ),
        .O(\state_tsu[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAABA000000000000)) 
    \state_tsu[13]_i_11 
       (.I0(\state_tsu[12]_i_6_n_0 ),
        .I1(gmii_err_reg_reg_n_0),
        .I2(state_tsu[12]),
        .I3(crc_chk_vld_reg_n_0),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000001FFFFFFF1F)) 
    \state_tsu[13]_i_12 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(ptp_vld_eth_ptp_i_6_n_0),
        .I5(gmii_dat[7]),
        .O(\state_tsu[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \state_tsu[13]_i_13 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\ptp_msg_version_reg_n_0_[1] ),
        .I2(\ptp_msg_version_reg_n_0_[0] ),
        .I3(\ptp_msg_version_reg_n_0_[3] ),
        .I4(\ptp_msg_version_reg_n_0_[2] ),
        .I5(\state_tsu[13]_i_15_n_0 ),
        .O(\state_tsu[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFBFF00000000)) 
    \state_tsu[13]_i_14 
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\state_tsu[9]_i_3_n_0 ),
        .O(\state_tsu[13]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \state_tsu[13]_i_15 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(state_tsu[7]),
        .I3(\ptp_msg_type_reg_n_0_[3] ),
        .I4(\ptp_msg_type_reg_n_0_[2] ),
        .O(\state_tsu[13]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \state_tsu[13]_i_16 
       (.I0(gmii_dat[5]),
        .I1(gmii_dat[7]),
        .I2(gmii_dat[3]),
        .O(\state_tsu[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \state_tsu[13]_i_2 
       (.I0(state_tsu[12]),
        .I1(gmii_err_reg_reg_n_0),
        .I2(crc_chk_vld_reg_n_0),
        .I3(crc_chk_err_reg_n_0),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0FFFFFFF8)) 
    \state_tsu[13]_i_3 
       (.I0(state_tsu[0]),
        .I1(\state_tsu[13]_i_5_n_0 ),
        .I2(\state_tsu[13]_i_6_n_0 ),
        .I3(\state_tsu[14]_i_18_n_0 ),
        .I4(\state_tsu[13]_i_7_n_0 ),
        .I5(\state_tsu[10]_i_5_n_0 ),
        .O(\state_tsu[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state_tsu[13]_i_4 
       (.I0(\state_tsu[12]_i_5_n_0 ),
        .I1(\state_tsu[13]_i_8_n_0 ),
        .I2(\state_tsu[13]_i_9_n_0 ),
        .I3(\state_tsu[13]_i_10_n_0 ),
        .I4(\state_tsu[13]_i_11_n_0 ),
        .O(\state_tsu[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    \state_tsu[13]_i_5 
       (.I0(\state_tsu[10]_i_7_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(gmii_dat[7]),
        .I3(\state_tsu[13]_i_12_n_0 ),
        .O(\state_tsu[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEEEEEEEEE)) 
    \state_tsu[13]_i_6 
       (.I0(\state_tsu[13]_i_13_n_0 ),
        .I1(\state_tsu[13]_i_14_n_0 ),
        .I2(\state_tsu[7]_i_10_n_0 ),
        .I3(\cnt_reg_n_0_[4] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\state_tsu[12]_i_8_n_0 ),
        .O(\state_tsu[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \state_tsu[13]_i_7 
       (.I0(\state_tsu[14]_i_24_n_0 ),
        .I1(\state_tsu[0]_i_8_n_0 ),
        .I2(ptp_vld_ip_dst_i_13_n_0),
        .I3(state_tsu[8]),
        .I4(state_tsu[4]),
        .O(\state_tsu[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFDFCFDFFCCCCCCCC)) 
    \state_tsu[13]_i_8 
       (.I0(ptp_vld_udp_i_3_n_0),
        .I1(\cnt[0]_i_5_n_0 ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\state_tsu[9]_i_3_n_0 ),
        .O(\state_tsu[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4444044000000000)) 
    \state_tsu[13]_i_9 
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\ptp_msg_type_reg_n_0_[0] ),
        .I3(ptpv2_master),
        .I4(\ptp_msg_type_reg_n_0_[1] ),
        .I5(\state_tsu[13]_i_15_n_0 ),
        .O(\state_tsu[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state_tsu[14]_i_1 
       (.I0(\state_tsu[14]_i_2_n_0 ),
        .I1(\state_tsu[14]_i_3_n_0 ),
        .I2(\state_tsu[14]_i_4_n_0 ),
        .I3(\state_tsu[14]_i_5_n_0 ),
        .I4(\state_tsu[14]_i_6_n_0 ),
        .I5(\state_tsu[14]_i_7_n_0 ),
        .O(\state_tsu[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0FCF0FEF0FC)) 
    \state_tsu[14]_i_10 
       (.I0(\state_tsu[14]_i_24_n_0 ),
        .I1(state_tsu[13]),
        .I2(\state_tsu[14]_i_25_n_0 ),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(state_tsu[14]),
        .I5(\state_tsu[0]_i_8_n_0 ),
        .O(\state_tsu[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF007000F000)) 
    \state_tsu[14]_i_11 
       (.I0(gmii_dat[2]),
        .I1(gmii_dat[1]),
        .I2(gmii_dat[0]),
        .I3(\state_tsu[14]_i_15_n_0 ),
        .I4(gmii_dat[4]),
        .I5(ptp_vld_eth_ptp_i_8_n_0),
        .O(\state_tsu[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000C00000008000)) 
    \state_tsu[14]_i_12 
       (.I0(ptp_vld_ip_dst_i_3_n_0),
        .I1(\state_tsu[2]_i_2_n_0 ),
        .I2(enable),
        .I3(state_tsu[5]),
        .I4(\state_tsu[8]_i_4_n_0 ),
        .I5(\cnt[5]_i_11_n_0 ),
        .O(\state_tsu[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \state_tsu[14]_i_13 
       (.I0(gmii_dat[0]),
        .I1(\state_tsu[14]_i_15_n_0 ),
        .O(\state_tsu[14]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFF01)) 
    \state_tsu[14]_i_14 
       (.I0(ptp_vld_mac_dst_udp_delay),
        .I1(ptp_vld_mac_dst_udp_peer),
        .I2(vld_mac_dst),
        .I3(\type_leng_reg_n_0_[7] ),
        .O(\state_tsu[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \state_tsu[14]_i_15 
       (.I0(\state_tsu[10]_i_5_n_0 ),
        .I1(state_tsu[4]),
        .I2(ptp_vld_ip_dst_i_13_n_0),
        .I3(\cnt_reg_n_0_[5] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\state_tsu[14]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state_tsu[14]_i_16 
       (.I0(gmii_dat[4]),
        .I1(gmii_dat[2]),
        .O(\state_tsu[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC88088888)) 
    \state_tsu[14]_i_17 
       (.I0(state_tsu[3]),
        .I1(\cnt[5]_i_4_n_0 ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\udp_port[7]_i_4_n_0 ),
        .O(\state_tsu[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEE0E0E)) 
    \state_tsu[14]_i_18 
       (.I0(state_tsu[10]),
        .I1(state_tsu[9]),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\state_tsu[10]_i_6_n_0 ),
        .I4(ptp_vld_eth_ptp_i_6_n_0),
        .I5(\state_tsu[0]_i_4_n_0 ),
        .O(\state_tsu[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF08080808080808)) 
    \state_tsu[14]_i_19 
       (.I0(\state_tsu[14]_i_26_n_0 ),
        .I1(\state_tsu[12]_i_8_n_0 ),
        .I2(\udp_port[7]_i_3_n_0 ),
        .I3(\state_tsu[2]_i_3_n_0 ),
        .I4(\cnt[5]_i_4_n_0 ),
        .I5(state_tsu[2]),
        .O(\state_tsu[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4CC8)) 
    \state_tsu[14]_i_2 
       (.I0(gmii_dat[5]),
        .I1(\state_tsu[14]_i_8_n_0 ),
        .I2(gmii_dat[3]),
        .I3(gmii_dat[4]),
        .I4(\state_tsu[14]_i_9_n_0 ),
        .I5(\state_tsu[14]_i_10_n_0 ),
        .O(\state_tsu[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF000000B000)) 
    \state_tsu[14]_i_20 
       (.I0(\state_tsu[7]_i_10_n_0 ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(state_tsu[7]),
        .I3(state_tsu[14]),
        .I4(\state_tsu[10]_i_5_n_0 ),
        .I5(\state_tsu[14]_i_27_n_0 ),
        .O(\state_tsu[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F8880000)) 
    \state_tsu[14]_i_21 
       (.I0(\state_tsu[12]_i_9_n_0 ),
        .I1(\state_tsu[14]_i_28_n_0 ),
        .I2(\state_tsu[9]_i_3_n_0 ),
        .I3(\state_tsu[8]_i_4_n_0 ),
        .I4(state_tsu[14]),
        .I5(\state_tsu[9]_i_4_n_0 ),
        .O(\state_tsu[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \state_tsu[14]_i_22 
       (.I0(\state_tsu[12]_i_11_n_0 ),
        .I1(\state_tsu[14]_i_8_n_0 ),
        .I2(fifo_vld_i_3_n_0),
        .I3(state_tsu[11]),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \state_tsu[14]_i_23 
       (.I0(\state_tsu[4]_i_6_n_0 ),
        .I1(\state_tsu[14]_i_29_n_0 ),
        .I2(\state_tsu[7]_i_12_n_0 ),
        .I3(ptp_vld_mac_dst),
        .I4(\type_leng[7]_i_5_n_0 ),
        .I5(\cnt[2]_i_2_n_0 ),
        .O(\state_tsu[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFF500F0)) 
    \state_tsu[14]_i_24 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\state_tsu[10]_i_6_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(state_tsu[8]),
        .I5(state_tsu[4]),
        .O(\state_tsu[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000008200000000)) 
    \state_tsu[14]_i_25 
       (.I0(ptp_vld_udp_dst_i_3_n_0),
        .I1(ptpv2_master),
        .I2(\ptp_msg_type_reg_n_0_[0] ),
        .I3(\ptp_msg_type_reg_n_0_[1] ),
        .I4(\state_tsu[10]_i_5_n_0 ),
        .I5(state_tsu[7]),
        .O(\state_tsu[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0F000F000F000400)) 
    \state_tsu[14]_i_26 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(ptp_vld_msg_event_i_4_n_0),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\ptp_msg_type_reg_n_0_[2] ),
        .I5(\ptp_msg_type_reg_n_0_[3] ),
        .O(\state_tsu[14]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \state_tsu[14]_i_27 
       (.I0(crc_chk_vld_reg_n_0),
        .I1(state_tsu[12]),
        .I2(gmii_err_reg_reg_n_0),
        .O(\state_tsu[14]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \state_tsu[14]_i_28 
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[3] ),
        .O(\state_tsu[14]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state_tsu[14]_i_29 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEE)) 
    \state_tsu[14]_i_3 
       (.I0(\state_tsu[14]_i_11_n_0 ),
        .I1(\state_tsu[14]_i_12_n_0 ),
        .I2(gmii_dat[5]),
        .I3(gmii_dat[6]),
        .I4(gmii_dat[7]),
        .I5(\state_tsu[14]_i_13_n_0 ),
        .O(\state_tsu[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCF00CF00CF00CA00)) 
    \state_tsu[14]_i_4 
       (.I0(\state_tsu[14]_i_14_n_0 ),
        .I1(ptp_vld_eth_ptp_i_7_n_0),
        .I2(gmii_dat[0]),
        .I3(\state_tsu[14]_i_15_n_0 ),
        .I4(\state_tsu[14]_i_16_n_0 ),
        .I5(gmii_dat[1]),
        .O(\state_tsu[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \state_tsu[14]_i_5 
       (.I0(\state_tsu[14]_i_17_n_0 ),
        .I1(\cnt[5]_i_4_n_0 ),
        .I2(\state_tsu[14]_i_18_n_0 ),
        .I3(\state_tsu[14]_i_19_n_0 ),
        .I4(\state_tsu[14]_i_20_n_0 ),
        .I5(\state_tsu[14]_i_21_n_0 ),
        .O(\state_tsu[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0088008800F80088)) 
    \state_tsu[14]_i_6 
       (.I0(\state_tsu[9]_i_5_n_0 ),
        .I1(state_tsu[1]),
        .I2(ptp_vld_udp_i_3_n_0),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(state_tsu[5]),
        .I5(ptp_vld_udp_i_4_n_0),
        .O(\state_tsu[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF82AAAA82)) 
    \state_tsu[14]_i_7 
       (.I0(\state_tsu[14]_i_8_n_0 ),
        .I1(gmii_dat[6]),
        .I2(gmii_dat[5]),
        .I3(gmii_dat[2]),
        .I4(gmii_dat[1]),
        .I5(\state_tsu[14]_i_22_n_0 ),
        .O(\state_tsu[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \state_tsu[14]_i_8 
       (.I0(ptp_vld_ip_dst_i_13_n_0),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\state_tsu[10]_i_5_n_0 ),
        .I5(state_tsu[6]),
        .O(\state_tsu[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAFFAAFFAABEAA)) 
    \state_tsu[14]_i_9 
       (.I0(\state_tsu[14]_i_23_n_0 ),
        .I1(gmii_dat[3]),
        .I2(gmii_dat[2]),
        .I3(\state_tsu[14]_i_8_n_0 ),
        .I4(gmii_dat[0]),
        .I5(gmii_dat[1]),
        .O(\state_tsu[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE0FFE0F0E0E0E0)) 
    \state_tsu[1]_i_1 
       (.I0(\state_tsu[13]_i_4_n_0 ),
        .I1(\state_tsu[1]_i_2_n_0 ),
        .I2(state_tsu[1]),
        .I3(\state_tsu[9]_i_4_n_0 ),
        .I4(\state_tsu[1]_i_3_n_0 ),
        .I5(\state_tsu[1]_i_4_n_0 ),
        .O(\state_tsu[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \state_tsu[1]_i_2 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(\state_tsu[13]_i_7_n_0 ),
        .I3(\state_tsu[14]_i_18_n_0 ),
        .I4(\state_tsu[13]_i_6_n_0 ),
        .O(\state_tsu[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010111)) 
    \state_tsu[1]_i_3 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(ptp_vld_eth_ptp_i_6_n_0),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\state_tsu[9]_i_5_n_0 ),
        .O(\state_tsu[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \state_tsu[1]_i_4 
       (.I0(\udp_port[7]_i_3_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(gmii_dat[7]),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\state_tsu[10]_i_7_n_0 ),
        .O(\state_tsu[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80808000)) 
    \state_tsu[2]_i_1 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(state_tsu[2]),
        .I3(\mac_dst[47]_i_4_n_0 ),
        .I4(\state_tsu[2]_i_3_n_0 ),
        .I5(\state_tsu[2]_i_4_n_0 ),
        .O(\state_tsu[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \state_tsu[2]_i_10 
       (.I0(state_tsu[10]),
        .I1(state_tsu[11]),
        .I2(state_tsu[12]),
        .I3(state_tsu[13]),
        .I4(state_tsu[14]),
        .O(\state_tsu[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0F0F0C0C0F0E0)) 
    \state_tsu[2]_i_11 
       (.I0(\state_tsu[14]_i_27_n_0 ),
        .I1(\cnt[2]_i_2_n_0 ),
        .I2(state_tsu[2]),
        .I3(state_tsu[0]),
        .I4(\state_tsu[10]_i_5_n_0 ),
        .I5(state_tsu[5]),
        .O(\state_tsu[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFC8)) 
    \state_tsu[2]_i_12 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(\state_tsu[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010012)) 
    \state_tsu[2]_i_2 
       (.I0(\state_tsu[2]_i_5_n_0 ),
        .I1(\state_tsu[2]_i_6_n_0 ),
        .I2(\state_tsu[2]_i_7_n_0 ),
        .I3(\state_tsu[2]_i_8_n_0 ),
        .I4(\state_tsu[2]_i_9_n_0 ),
        .I5(\state_tsu[2]_i_10_n_0 ),
        .O(\state_tsu[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \state_tsu[2]_i_3 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(\state_tsu[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAABBAABAAABAAABA)) 
    \state_tsu[2]_i_4 
       (.I0(\state_tsu[2]_i_11_n_0 ),
        .I1(\state_tsu[10]_i_5_n_0 ),
        .I2(state_tsu[1]),
        .I3(\state_tsu[9]_i_5_n_0 ),
        .I4(state_tsu[0]),
        .I5(\state_tsu[2]_i_12_n_0 ),
        .O(\state_tsu[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00010116)) 
    \state_tsu[2]_i_5 
       (.I0(state_tsu[0]),
        .I1(state_tsu[1]),
        .I2(state_tsu[2]),
        .I3(state_tsu[3]),
        .I4(state_tsu[4]),
        .O(\state_tsu[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \state_tsu[2]_i_6 
       (.I0(state_tsu[0]),
        .I1(state_tsu[1]),
        .I2(state_tsu[2]),
        .I3(state_tsu[3]),
        .I4(state_tsu[4]),
        .O(\state_tsu[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00010116)) 
    \state_tsu[2]_i_7 
       (.I0(state_tsu[5]),
        .I1(state_tsu[6]),
        .I2(state_tsu[7]),
        .I3(state_tsu[8]),
        .I4(state_tsu[9]),
        .O(\state_tsu[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \state_tsu[2]_i_8 
       (.I0(state_tsu[5]),
        .I1(state_tsu[6]),
        .I2(state_tsu[7]),
        .I3(state_tsu[8]),
        .I4(state_tsu[9]),
        .O(\state_tsu[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00010116)) 
    \state_tsu[2]_i_9 
       (.I0(state_tsu[10]),
        .I1(state_tsu[11]),
        .I2(state_tsu[12]),
        .I3(state_tsu[13]),
        .I4(state_tsu[14]),
        .O(\state_tsu[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \state_tsu[3]_i_1 
       (.I0(\state_tsu[3]_i_2_n_0 ),
        .I1(\state_tsu[3]_i_3_n_0 ),
        .I2(state_tsu[3]),
        .I3(\state_tsu[3]_i_4_n_0 ),
        .I4(\state_tsu[3]_i_5_n_0 ),
        .I5(\state_tsu[3]_i_6_n_0 ),
        .O(\state_tsu[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF444000000000000)) 
    \state_tsu[3]_i_2 
       (.I0(\state_tsu[2]_i_3_n_0 ),
        .I1(state_tsu[2]),
        .I2(\state_tsu[6]_i_9_n_0 ),
        .I3(state_tsu[3]),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A000A000A000E00)) 
    \state_tsu[3]_i_3 
       (.I0(\state_tsu[6]_i_8_n_0 ),
        .I1(state_tsu[0]),
        .I2(\state_tsu[10]_i_5_n_0 ),
        .I3(state_tsu[3]),
        .I4(\cnt_reg_n_0_[3] ),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F600)) 
    \state_tsu[3]_i_4 
       (.I0(\ptp_msg_type_reg_n_0_[0] ),
        .I1(ptpv2_master),
        .I2(\ptp_msg_type_reg_n_0_[1] ),
        .I3(\state_tsu[12]_i_8_n_0 ),
        .I4(ptp_vld_msg_event_i_2_n_0),
        .I5(\state_tsu[10]_i_2_n_0 ),
        .O(\state_tsu[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FDFF0000)) 
    \state_tsu[3]_i_5 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(state_tsu[3]),
        .I5(\state_tsu[10]_i_5_n_0 ),
        .O(\state_tsu[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC88888C88)) 
    \state_tsu[3]_i_6 
       (.I0(\state_tsu[12]_i_5_n_0 ),
        .I1(state_tsu[3]),
        .I2(ptp_vld_udp_dst_event_i_2_n_0),
        .I3(\state_tsu[12]_i_9_n_0 ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\state_tsu[3]_i_7_n_0 ),
        .O(\state_tsu[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8000000000000)) 
    \state_tsu[3]_i_7 
       (.I0(state_tsu[7]),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(state_tsu[6]),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFAFEF0F0F0F0)) 
    \state_tsu[4]_i_1 
       (.I0(\state_tsu[4]_i_2_n_0 ),
        .I1(\state_tsu[4]_i_3_n_0 ),
        .I2(\state_tsu[4]_i_4_n_0 ),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(state_tsu[7]),
        .I5(state_tsu[4]),
        .O(\state_tsu[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC080)) 
    \state_tsu[4]_i_2 
       (.I0(state_tsu[0]),
        .I1(\state_tsu[2]_i_2_n_0 ),
        .I2(enable),
        .I3(state_tsu[5]),
        .O(\state_tsu[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \state_tsu[4]_i_3 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\state_tsu[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF1010FF101010)) 
    \state_tsu[4]_i_4 
       (.I0(\state_tsu[4]_i_5_n_0 ),
        .I1(\type_leng[7]_i_5_n_0 ),
        .I2(\state_tsu[4]_i_6_n_0 ),
        .I3(state_tsu[8]),
        .I4(\state_tsu[4]_i_7_n_0 ),
        .I5(\state_tsu[8]_i_5_n_0 ),
        .O(\state_tsu[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \state_tsu[4]_i_5 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[3] ),
        .O(\state_tsu[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[4]_i_6 
       (.I0(state_tsu[3]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[4]_i_7 
       (.I0(state_tsu[4]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \state_tsu[5]_i_1 
       (.I0(\state_tsu[5]_i_2_n_0 ),
        .I1(\state_tsu[5]_i_3_n_0 ),
        .I2(state_tsu[0]),
        .I3(\state_tsu[9]_i_3_n_0 ),
        .I4(\state_tsu[9]_i_5_n_0 ),
        .I5(\state_tsu[5]_i_4_n_0 ),
        .O(\state_tsu[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888F88888888888)) 
    \state_tsu[5]_i_2 
       (.I0(\state_tsu[9]_i_3_n_0 ),
        .I1(\state_tsu[5]_i_5_n_0 ),
        .I2(\state_tsu[14]_i_15_n_0 ),
        .I3(\state_tsu[5]_i_6_n_0 ),
        .I4(ptp_vld_udp_i_6_n_0),
        .I5(\state_tsu[12]_i_12_n_0 ),
        .O(\state_tsu[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000EEEF0000)) 
    \state_tsu[5]_i_3 
       (.I0(\state_tsu[5]_i_7_n_0 ),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\cnt_reg_n_0_[4] ),
        .I4(\state_tsu[9]_i_3_n_0 ),
        .I5(\state_tsu[5]_i_8_n_0 ),
        .O(\state_tsu[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00B000B000F00000)) 
    \state_tsu[5]_i_4 
       (.I0(state_tsu[7]),
        .I1(ptp_vld_udp_i_3_n_0),
        .I2(state_tsu[5]),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(state_tsu[9]),
        .I5(\cnt_reg_n_0_[3] ),
        .O(\state_tsu[5]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \state_tsu[5]_i_5 
       (.I0(state_tsu[6]),
        .I1(state_tsu[3]),
        .I2(state_tsu[10]),
        .O(\state_tsu[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    \state_tsu[5]_i_6 
       (.I0(ptp_vld_mac_dst_udp_delay),
        .I1(ptp_vld_mac_dst_udp_peer),
        .I2(vld_mac_dst),
        .I3(\type_leng_reg_n_0_[7] ),
        .I4(\state_tsu[5]_i_9_n_0 ),
        .O(\state_tsu[5]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \state_tsu[5]_i_7 
       (.I0(\state_tsu[10]_i_9_n_0 ),
        .I1(state_tsu[8]),
        .I2(state_tsu[4]),
        .O(\state_tsu[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFDFFDDF)) 
    \state_tsu[5]_i_8 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[4] ),
        .O(\state_tsu[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_tsu[5]_i_9 
       (.I0(\type_leng_reg_n_0_[6] ),
        .I1(\type_leng_reg_n_0_[5] ),
        .I2(\type_leng_reg_n_0_[0] ),
        .I3(ptp_vld_eth_ptp_i_10_n_0),
        .O(\state_tsu[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \state_tsu[6]_i_1 
       (.I0(\state_tsu[6]_i_2_n_0 ),
        .I1(\state_tsu[6]_i_3_n_0 ),
        .I2(\state_tsu[6]_i_4_n_0 ),
        .I3(\state_tsu[7]_i_5_n_0 ),
        .I4(\state_tsu[6]_i_5_n_0 ),
        .I5(\state_tsu[6]_i_6_n_0 ),
        .O(\state_tsu[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \state_tsu[6]_i_10 
       (.I0(\state_tsu[10]_i_5_n_0 ),
        .I1(state_tsu[5]),
        .I2(ptp_vld_ip_dst_i_13_n_0),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[5] ),
        .I5(\cnt_reg_n_0_[4] ),
        .O(\state_tsu[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF001500)) 
    \state_tsu[6]_i_2 
       (.I0(\state_tsu[10]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(state_tsu[6]),
        .I4(\state_tsu[6]_i_7_n_0 ),
        .I5(\state_tsu[10]_i_2_n_0 ),
        .O(\state_tsu[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF000000FE00)) 
    \state_tsu[6]_i_3 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(state_tsu[6]),
        .I4(\state_tsu[10]_i_5_n_0 ),
        .I5(\state_tsu[6]_i_8_n_0 ),
        .O(\state_tsu[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \state_tsu[6]_i_4 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(state_tsu[6]),
        .I3(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00F8008800000000)) 
    \state_tsu[6]_i_5 
       (.I0(\state_tsu[6]_i_9_n_0 ),
        .I1(state_tsu[3]),
        .I2(state_tsu[7]),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(state_tsu[6]),
        .O(\state_tsu[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    \state_tsu[6]_i_6 
       (.I0(ptp_vld_ip_dst_i_3_n_0),
        .I1(\state_tsu[6]_i_10_n_0 ),
        .I2(ptp_vld_ip_dst_i_5_n_0),
        .I3(\state_tsu[9]_i_4_n_0 ),
        .I4(state_tsu[6]),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1000101010101000)) 
    \state_tsu[6]_i_7 
       (.I0(\ptp_msg_type_reg_n_0_[2] ),
        .I1(\ptp_msg_type_reg_n_0_[3] ),
        .I2(\state_tsu[12]_i_8_n_0 ),
        .I3(\ptp_msg_type_reg_n_0_[1] ),
        .I4(ptpv2_master),
        .I5(\ptp_msg_type_reg_n_0_[0] ),
        .O(\state_tsu[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state_tsu[6]_i_8 
       (.I0(state_tsu[4]),
        .I1(state_tsu[8]),
        .I2(\state_tsu[10]_i_9_n_0 ),
        .I3(state_tsu[10]),
        .I4(state_tsu[9]),
        .O(\state_tsu[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE3)) 
    \state_tsu[6]_i_9 
       (.I0(ptp_vld_mac_dst),
        .I1(\cnt_reg_n_0_[3] ),
        .I2(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \state_tsu[7]_i_1 
       (.I0(\state_tsu[7]_i_2_n_0 ),
        .I1(\state_tsu[7]_i_3_n_0 ),
        .I2(\state_tsu[7]_i_4_n_0 ),
        .I3(\state_tsu[7]_i_5_n_0 ),
        .I4(\state_tsu[7]_i_6_n_0 ),
        .I5(\state_tsu[7]_i_7_n_0 ),
        .O(\state_tsu[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state_tsu[7]_i_10 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(\state_tsu[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \state_tsu[7]_i_11 
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_reg_n_0_[0] ),
        .O(\state_tsu[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \state_tsu[7]_i_12 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \state_tsu[7]_i_2 
       (.I0(\state_tsu[7]_i_8_n_0 ),
        .I1(\state_tsu[7]_i_9_n_0 ),
        .I2(state_tsu[7]),
        .I3(\state_tsu[9]_i_4_n_0 ),
        .I4(\state_tsu[9]_i_5_n_0 ),
        .I5(\state_tsu[13]_i_9_n_0 ),
        .O(\state_tsu[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \state_tsu[7]_i_3 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .I3(enable),
        .I4(state_tsu[7]),
        .O(\state_tsu[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \state_tsu[7]_i_4 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(state_tsu[7]),
        .I3(state_tsu[6]),
        .O(\state_tsu[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \state_tsu[7]_i_5 
       (.I0(\state_tsu[12]_i_11_n_0 ),
        .I1(gmii_dat[0]),
        .I2(gmii_dat[2]),
        .I3(gmii_dat[4]),
        .I4(\state_tsu[12]_i_10_n_0 ),
        .I5(ptp_vld_udp_dst_event_i_2_n_0),
        .O(\state_tsu[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4400000040000000)) 
    \state_tsu[7]_i_6 
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(state_tsu[7]),
        .I2(state_tsu[5]),
        .I3(enable),
        .I4(\state_tsu[2]_i_2_n_0 ),
        .I5(state_tsu[0]),
        .O(\state_tsu[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F888F88888)) 
    \state_tsu[7]_i_7 
       (.I0(\state_tsu[14]_i_15_n_0 ),
        .I1(ptp_vld_eth_ptp_i_4_n_0),
        .I2(\state_tsu[12]_i_8_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\state_tsu[7]_i_10_n_0 ),
        .O(\state_tsu[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000E0EA0000)) 
    \state_tsu[7]_i_8 
       (.I0(state_tsu[3]),
        .I1(state_tsu[6]),
        .I2(\state_tsu[7]_i_11_n_0 ),
        .I3(\state_tsu[7]_i_12_n_0 ),
        .I4(\state_tsu[12]_i_8_n_0 ),
        .I5(\state_tsu[6]_i_8_n_0 ),
        .O(\state_tsu[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \state_tsu[7]_i_9 
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\state_tsu[12]_i_9_n_0 ),
        .I4(\type_leng[7]_i_5_n_0 ),
        .I5(\state_tsu[13]_i_13_n_0 ),
        .O(\state_tsu[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAFFEAEA)) 
    \state_tsu[8]_i_1 
       (.I0(\state_tsu[8]_i_2_n_0 ),
        .I1(\state_tsu[8]_i_3_n_0 ),
        .I2(state_tsu[8]),
        .I3(\state_tsu[8]_i_4_n_0 ),
        .I4(state_tsu[7]),
        .I5(\state_tsu[10]_i_5_n_0 ),
        .O(\state_tsu[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFAF0000AFAE0000)) 
    \state_tsu[8]_i_2 
       (.I0(\state_tsu[10]_i_2_n_0 ),
        .I1(\state_tsu[8]_i_5_n_0 ),
        .I2(\state_tsu[10]_i_5_n_0 ),
        .I3(state_tsu[7]),
        .I4(state_tsu[8]),
        .I5(state_tsu[4]),
        .O(\state_tsu[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \state_tsu[8]_i_3 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\state_tsu[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    \state_tsu[8]_i_4 
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\state_tsu[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state_tsu[8]_i_5 
       (.I0(\state_tsu[10]_i_9_n_0 ),
        .I1(state_tsu[3]),
        .I2(state_tsu[6]),
        .I3(state_tsu[9]),
        .I4(state_tsu[10]),
        .O(\state_tsu[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEAAEAAAEAAAEA)) 
    \state_tsu[9]_i_1 
       (.I0(\state_tsu[9]_i_2_n_0 ),
        .I1(state_tsu[9]),
        .I2(\state_tsu[9]_i_3_n_0 ),
        .I3(ptp_vld_udp_i_3_n_0),
        .I4(\state_tsu[9]_i_4_n_0 ),
        .I5(\state_tsu[9]_i_5_n_0 ),
        .O(\state_tsu[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCFFCCFFCCFECC)) 
    \state_tsu[9]_i_2 
       (.I0(ptp_vld_udp_i_4_n_0),
        .I1(\state_tsu[9]_i_6_n_0 ),
        .I2(\state_tsu[10]_i_8_n_0 ),
        .I3(\state_tsu[11]_i_7_n_0 ),
        .I4(state_tsu[10]),
        .I5(\state_tsu[10]_i_6_n_0 ),
        .O(\state_tsu[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[9]_i_3 
       (.I0(state_tsu[5]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[9]_i_4 
       (.I0(state_tsu[0]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state_tsu[9]_i_5 
       (.I0(\state_tsu[10]_i_7_n_0 ),
        .I1(gmii_dat[7]),
        .O(\state_tsu[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \state_tsu[9]_i_6 
       (.I0(\state_tsu[10]_i_5_n_0 ),
        .I1(state_tsu[8]),
        .I2(ptp_vld_ip_dst_i_13_n_0),
        .I3(\cnt_reg_n_0_[4] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(\state_tsu[9]_i_6_n_0 ));
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \state_tsu_reg[0] 
       (.C(gmii_clk),
        .CE(1'b1),
        .D(\state_tsu[0]_i_1_n_0 ),
        .PRE(fifo_vld_i_2_n_0),
        .Q(state_tsu[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[10] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[10]_i_1_n_0 ),
        .Q(state_tsu[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[11] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[11]_i_1_n_0 ),
        .Q(state_tsu[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[12] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[12]_i_1_n_0 ),
        .Q(state_tsu[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[13] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[13]_i_1_n_0 ),
        .Q(state_tsu[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[14] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[14]_i_1_n_0 ),
        .Q(state_tsu[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[1] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[1]_i_1_n_0 ),
        .Q(state_tsu[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[2] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[2]_i_1_n_0 ),
        .Q(state_tsu[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[3] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[3]_i_1_n_0 ),
        .Q(state_tsu[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[4] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[4]_i_1_n_0 ),
        .Q(state_tsu[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[5] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[5]_i_1_n_0 ),
        .Q(state_tsu[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[6] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[6]_i_1_n_0 ),
        .Q(state_tsu[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[7] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[7]_i_1_n_0 ),
        .Q(state_tsu[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[8] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[8]_i_1_n_0 ),
        .Q(state_tsu[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[9] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[9]_i_1_n_0 ),
        .Q(state_tsu[9]));
  LUT6 #(
    .INIT(64'hFFFFEEFEEEFEEEFE)) 
    tod_req_i_1
       (.I0(tod_req_i_2_n_0),
        .I1(tod_req_i_3_n_0),
        .I2(tod_req_i_4_n_0),
        .I3(tod_req_i_5_n_0),
        .I4(tod_req),
        .I5(tod_req_i_6_n_0),
        .O(tod_req12_out));
  LUT6 #(
    .INIT(64'hFF000000FE000000)) 
    tod_req_i_2
       (.I0(state_tsu[11]),
        .I1(state_tsu[1]),
        .I2(state_tsu[5]),
        .I3(tod_req),
        .I4(enable),
        .I5(\mac_dst[47]_i_4_n_0 ),
        .O(tod_req_i_2_n_0));
  LUT6 #(
    .INIT(64'hCCC8C88CCCC8C884)) 
    tod_req_i_3
       (.I0(state_tsu[0]),
        .I1(tod_req_i_7_n_0),
        .I2(state_tsu[14]),
        .I3(state_tsu[12]),
        .I4(state_tsu[13]),
        .I5(tod_req_i_8_n_0),
        .O(tod_req_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    tod_req_i_4
       (.I0(\state_tsu[0]_i_7_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(gmii_dat[7]),
        .I3(enable),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\state_tsu[10]_i_7_n_0 ),
        .O(tod_req_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    tod_req_i_5
       (.I0(state_tsu[0]),
        .I1(ptp_vld_msg_i_2_n_0),
        .I2(state_tsu[14]),
        .I3(state_tsu[2]),
        .I4(\mac_dst[47]_i_4_n_0 ),
        .O(tod_req_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tod_req_i_6
       (.I0(state_tsu[2]),
        .I1(enable),
        .O(tod_req_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tod_req_i_7
       (.I0(tod_req),
        .I1(enable),
        .O(tod_req_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFF5D5)) 
    tod_req_i_8
       (.I0(gmii_dat[7]),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\udp_port[7]_i_3_n_0 ),
        .I5(\state_tsu[10]_i_7_n_0 ),
        .O(tod_req_i_8_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    tod_req_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(tod_req12_out),
        .Q(tod_req));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[0]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[0]),
        .O(\type_leng[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[1]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[1]),
        .O(\type_leng[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[2]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[2]),
        .O(\type_leng[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[3]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[3]),
        .O(\type_leng[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[4]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[4]),
        .O(\type_leng[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[5]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[5]),
        .O(\type_leng[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[6]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[6]),
        .O(\type_leng[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAAAAAA)) 
    \type_leng[7]_i_1 
       (.I0(\type_leng[7]_i_3_n_0 ),
        .I1(state_tsu[7]),
        .I2(state_tsu[8]),
        .I3(state_tsu[4]),
        .I4(\type_leng[7]_i_4_n_0 ),
        .I5(vld_mac_dst_i_4_n_0),
        .O(\type_leng[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[7]_i_2 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[7]),
        .O(\type_leng[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \type_leng[7]_i_3 
       (.I0(\type_leng[7]_i_5_n_0 ),
        .I1(state_tsu[3]),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(ptp_vld_mac_dst_udp_delay_i_4_n_0),
        .O(\type_leng[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \type_leng[7]_i_4 
       (.I0(state_tsu[2]),
        .I1(state_tsu[14]),
        .I2(ptp_vld_msg_i_2_n_0),
        .I3(state_tsu[0]),
        .I4(ptp_vld_msg_i_5_n_0),
        .O(\type_leng[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \type_leng[7]_i_5 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[4] ),
        .O(\type_leng[7]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[0] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[0]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[1] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[1]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[2] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[2]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[3] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[3]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[4] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[4]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[5] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[5]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[6] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[6]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[7] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[7]_i_2_n_0 ),
        .Q(\type_leng_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'h00000020FFFFFFFF)) 
    \udp_port[7]_i_1 
       (.I0(\udp_port[7]_i_2_n_0 ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(state_tsu[6]),
        .I3(state_tsu[3]),
        .I4(\udp_port[7]_i_3_n_0 ),
        .I5(enable),
        .O(\udp_port[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \udp_port[7]_i_2 
       (.I0(state_tsu[9]),
        .I1(state_tsu[10]),
        .I2(\udp_port[7]_i_4_n_0 ),
        .I3(state_tsu[2]),
        .I4(\mac_dst[47]_i_3_n_0 ),
        .I5(state_tsu[0]),
        .O(\udp_port[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \udp_port[7]_i_3 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[3] ),
        .O(\udp_port[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \udp_port[7]_i_4 
       (.I0(state_tsu[8]),
        .I1(state_tsu[4]),
        .I2(state_tsu[7]),
        .O(\udp_port[7]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[0] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[0]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[1] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[1]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[2] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[2]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[3] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[3]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[4] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[4]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[5] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[5]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[6] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[6]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[7] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[7]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'h88888FFF88888000)) 
    vld_mac_dst_i_1
       (.I0(state_tsu[3]),
        .I1(enable),
        .I2(vld_mac_dst_i_2_n_0),
        .I3(vld_mac_dst_i_3_n_0),
        .I4(vld_mac_dst_i_4_n_0),
        .I5(vld_mac_dst),
        .O(vld_mac_dst_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    vld_mac_dst_i_2
       (.I0(state_tsu[7]),
        .I1(state_tsu[4]),
        .I2(state_tsu[8]),
        .I3(state_tsu[10]),
        .I4(state_tsu[9]),
        .O(vld_mac_dst_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000110)) 
    vld_mac_dst_i_3
       (.I0(state_tsu[2]),
        .I1(state_tsu[6]),
        .I2(state_tsu[14]),
        .I3(state_tsu[3]),
        .I4(state_tsu[0]),
        .I5(ptp_vld_msg_i_2_n_0),
        .O(vld_mac_dst_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    vld_mac_dst_i_4
       (.I0(ptp_vld_msg_i_2_n_0),
        .I1(state_tsu[14]),
        .I2(state_tsu[0]),
        .I3(state_tsu[2]),
        .I4(\mac_dst[47]_i_4_n_0 ),
        .I5(enable),
        .O(vld_mac_dst_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    vld_mac_dst_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(vld_mac_dst_i_1_n_0),
        .Q(vld_mac_dst));
endmodule

(* IP_DST_DELAY = "-536870527" *) (* IP_DST_PEER = "-536870805" *) (* IP_ETH_TYPE_LENG = "16'b0000100000000000" *) 
(* IP_PROTO_UDP = "8'b00010001" *) (* ORIG_REF_NAME = "ptpv2_lite_tsu" *) (* PTPV2_MSG_TYPE_Announce = "4'b1011" *) 
(* PTPV2_MSG_TYPE_Delay_Req = "4'b0001" *) (* PTPV2_MSG_TYPE_Delay_Resp = "4'b1001" *) (* PTPV2_MSG_TYPE_Follow_Up = "4'b1000" *) 
(* PTPV2_MSG_TYPE_Management = "4'b1101" *) (* PTPV2_MSG_TYPE_Pdelay_Req = "4'b0010" *) (* PTPV2_MSG_TYPE_Pdelay_Resp = "4'b0011" *) 
(* PTPV2_MSG_TYPE_Pdelay_Resp_Follow_Up = "4'b1010" *) (* PTPV2_MSG_TYPE_Signaling = "4'b1100" *) (* PTPV2_MSG_TYPE_Sync = "4'b0000" *) 
(* PTP_ETH_TYPE_LENG = "16'b1000100011110111" *) (* PTP_GMII_INCOMMING = "1'b1" *) (* PTP_GMII_SYNCHRONOUS = "0" *) 
(* PTP_MAC_DST_DELAY = "48'b000000010001101100011001000000000000000000000000" *) (* PTP_MAC_DST_DELAY_UDP = "48'b000000010000000001011110000000000000000110000001" *) (* PTP_MAC_DST_PEER = "48'b000000011000000011000010000000000000000000001110" *) 
(* PTP_MAC_DST_PEER_UDP = "48'b000000010000000001011110000000000000000001101011" *) (* PTP_UDP_PORT_EVENT = "319" *) (* PTP_UDP_PORT_GENERAL = "320" *) 
(* STC_CRC = "1" *) (* STC_END = "2" *) (* STC_READY = "0" *) 
(* ST_CRC_CHECK = "4096" *) (* ST_DECODE = "2048" *) (* ST_DST = "4" *) 
(* ST_IP = "32" *) (* ST_PTP_CLOCK_ID = "256" *) (* ST_PTP_MSG = "128" *) 
(* ST_PTP_PORT_ID = "1024" *) (* ST_PTP_TIMESTAMP = "512" *) (* ST_PUSH = "8192" *) 
(* ST_READY = "1" *) (* ST_SFD = "2" *) (* ST_SKIP = "16384" *) 
(* ST_SRC = "8" *) (* ST_TYPE = "16" *) (* ST_UDP = "64" *) 
(* WID_CLOCK_ID = "64" *) (* WID_FIFO = "101" *) (* WID_MSG_TYPE = "4" *) 
(* WID_PORT_ID = "16" *) (* WID_SEQ_ID = "16" *) (* WID_TIMESTAMP = "80" *) 
(* WID_TIMESTAMP_NS = "32" *) (* WID_TIMESTAMP_SEC = "48" *) 
module ptpv2_lite_tsu__parameterized0
   (reset_n,
    enable,
    gmii_clk,
    gmii_dat,
    gmii_vld,
    gmii_err,
    gmii_mac_addr,
    ptpv2_master,
    rtc_clk,
    rtc_tod_sec,
    rtc_tod_ns,
    fifo_vld,
    fifo_rdy,
    fifo_dat,
    fifo_full,
    fifo_empty,
    vld_mac_dst,
    ptp_vld_mac_dst,
    ptp_vld_mac_dst_delay,
    ptp_vld_mac_dst_peer,
    ptp_vld_mac_dst_udp_delay,
    ptp_vld_mac_dst_udp_peer,
    ptp_vld_eth_ptp,
    ptp_vld_eth_type_ip,
    ptp_vld_ip_dst,
    ptp_vld_ip_dst_delay,
    ptp_vld_ip_dst_peer,
    ptp_vld_udp,
    ptp_vld_udp_dst,
    ptp_vld_udp_dst_event,
    ptp_vld_udp_dst_general,
    ptp_vld_msg,
    ptp_vld_msg_event,
    ptp_vld_msg_general);
  input reset_n;
  input enable;
  input gmii_clk;
  input [7:0]gmii_dat;
  input gmii_vld;
  input gmii_err;
  input [47:0]gmii_mac_addr;
  input ptpv2_master;
  input rtc_clk;
  input [47:0]rtc_tod_sec;
  input [31:0]rtc_tod_ns;
  output fifo_vld;
  input fifo_rdy;
  output [100:0]fifo_dat;
  input fifo_full;
  input fifo_empty;
  output vld_mac_dst;
  output ptp_vld_mac_dst;
  output ptp_vld_mac_dst_delay;
  output ptp_vld_mac_dst_peer;
  output ptp_vld_mac_dst_udp_delay;
  output ptp_vld_mac_dst_udp_peer;
  output ptp_vld_eth_ptp;
  output ptp_vld_eth_type_ip;
  output ptp_vld_ip_dst;
  output ptp_vld_ip_dst_delay;
  output ptp_vld_ip_dst_peer;
  output ptp_vld_udp;
  output ptp_vld_udp_dst;
  output ptp_vld_udp_dst_event;
  output ptp_vld_udp_dst_general;
  output ptp_vld_msg;
  output ptp_vld_msg_event;
  output ptp_vld_msg_general;

  wire \<const0> ;
  wire \BLK_ASYNC.reg_ts_req_reg_n_0_[0] ;
  wire \BLK_ASYNC.reg_ts_req_reg_n_0_[1] ;
  wire \BLK_ASYNC.reg_ts_req_reg_n_0_[3] ;
  wire \BLK_ASYNC.syn_ts_req ;
  wire \BLK_ASYNC.tod_ack_i_1_n_0 ;
  wire \FSM_onehot_state_crc[0]_i_1_n_0 ;
  wire \FSM_onehot_state_crc[0]_i_2_n_0 ;
  wire \FSM_onehot_state_crc[1]_i_1_n_0 ;
  wire \FSM_onehot_state_crc[2]_i_1_n_0 ;
  wire \FSM_onehot_state_crc[2]_i_2_n_0 ;
  wire \FSM_onehot_state_crc_reg_n_0_[0] ;
  wire \FSM_onehot_state_crc_reg_n_0_[1] ;
  wire \FSM_onehot_state_crc_reg_n_0_[2] ;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_2_n_0 ;
  wire \cnt[0]_i_3_n_0 ;
  wire \cnt[0]_i_4_n_0 ;
  wire \cnt[0]_i_5_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[2]_i_2_n_0 ;
  wire \cnt[2]_i_3_n_0 ;
  wire \cnt[3]_i_1_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire \cnt[4]_i_1_n_0 ;
  wire \cnt[4]_i_2_n_0 ;
  wire \cnt[5]_i_10_n_0 ;
  wire \cnt[5]_i_11_n_0 ;
  wire \cnt[5]_i_1_n_0 ;
  wire \cnt[5]_i_2_n_0 ;
  wire \cnt[5]_i_3_n_0 ;
  wire \cnt[5]_i_4_n_0 ;
  wire \cnt[5]_i_5_n_0 ;
  wire \cnt[5]_i_6_n_0 ;
  wire \cnt[5]_i_7_n_0 ;
  wire \cnt[5]_i_8_n_0 ;
  wire \cnt[5]_i_9_n_0 ;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[1] ;
  wire \cnt_reg_n_0_[2] ;
  wire \cnt_reg_n_0_[3] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[5] ;
  wire crc_chk_err;
  wire crc_chk_err_i_1_n_0;
  wire crc_chk_err_i_3_n_0;
  wire crc_chk_err_i_4_n_0;
  wire crc_chk_err_i_5_n_0;
  wire crc_chk_err_i_6_n_0;
  wire crc_chk_err_i_7_n_0;
  wire crc_chk_err_i_8_n_0;
  wire crc_chk_err_i_9_n_0;
  wire crc_chk_err_reg_n_0;
  wire crc_chk_vld_i_1_n_0;
  wire crc_chk_vld_reg_n_0;
  wire [31:0]crc_reg;
  wire \crc_reg[10]_i_2_n_0 ;
  wire \crc_reg[11]_i_2_n_0 ;
  wire \crc_reg[12]_i_2_n_0 ;
  wire \crc_reg[13]_i_2_n_0 ;
  wire \crc_reg[14]_i_2_n_0 ;
  wire \crc_reg[14]_i_3_n_0 ;
  wire \crc_reg[14]_i_4_n_0 ;
  wire \crc_reg[16]_i_2_n_0 ;
  wire \crc_reg[17]_i_2_n_0 ;
  wire \crc_reg[23]_i_2_n_0 ;
  wire \crc_reg[24]_i_2_n_0 ;
  wire \crc_reg[26]_i_2_n_0 ;
  wire \crc_reg[26]_i_3_n_0 ;
  wire \crc_reg[27]_i_2_n_0 ;
  wire \crc_reg[28]_i_2_n_0 ;
  wire \crc_reg[28]_i_3_n_0 ;
  wire \crc_reg[28]_i_4_n_0 ;
  wire \crc_reg[29]_i_2_n_0 ;
  wire \crc_reg[2]_i_2_n_0 ;
  wire \crc_reg[30]_i_2_n_0 ;
  wire \crc_reg[30]_i_3_n_0 ;
  wire \crc_reg[31]_i_1_n_0 ;
  wire \crc_reg[31]_i_3_n_0 ;
  wire \crc_reg[4]_i_2_n_0 ;
  wire \crc_reg[7]_i_2_n_0 ;
  wire \crc_reg_reg_n_0_[0] ;
  wire \crc_reg_reg_n_0_[24] ;
  wire \crc_reg_reg_n_0_[30] ;
  wire enable;
  wire [100:0]fifo_dat;
  wire \fifo_dat[0]_i_1_n_0 ;
  wire \fifo_dat[100]_i_1_n_0 ;
  wire \fifo_dat[100]_i_2_n_0 ;
  wire \fifo_dat[100]_i_3_n_0 ;
  wire \fifo_dat[10]_i_1_n_0 ;
  wire \fifo_dat[11]_i_1_n_0 ;
  wire \fifo_dat[12]_i_1_n_0 ;
  wire \fifo_dat[13]_i_1_n_0 ;
  wire \fifo_dat[14]_i_1_n_0 ;
  wire \fifo_dat[15]_i_1_n_0 ;
  wire \fifo_dat[16]_i_1_n_0 ;
  wire \fifo_dat[17]_i_1_n_0 ;
  wire \fifo_dat[18]_i_1_n_0 ;
  wire \fifo_dat[19]_i_1_n_0 ;
  wire \fifo_dat[1]_i_1_n_0 ;
  wire \fifo_dat[20]_i_1_n_0 ;
  wire \fifo_dat[21]_i_1_n_0 ;
  wire \fifo_dat[22]_i_1_n_0 ;
  wire \fifo_dat[23]_i_1_n_0 ;
  wire \fifo_dat[24]_i_1_n_0 ;
  wire \fifo_dat[25]_i_1_n_0 ;
  wire \fifo_dat[26]_i_1_n_0 ;
  wire \fifo_dat[27]_i_1_n_0 ;
  wire \fifo_dat[28]_i_1_n_0 ;
  wire \fifo_dat[29]_i_1_n_0 ;
  wire \fifo_dat[2]_i_1_n_0 ;
  wire \fifo_dat[30]_i_1_n_0 ;
  wire \fifo_dat[31]_i_1_n_0 ;
  wire \fifo_dat[32]_i_1_n_0 ;
  wire \fifo_dat[33]_i_1_n_0 ;
  wire \fifo_dat[34]_i_1_n_0 ;
  wire \fifo_dat[35]_i_1_n_0 ;
  wire \fifo_dat[36]_i_1_n_0 ;
  wire \fifo_dat[37]_i_1_n_0 ;
  wire \fifo_dat[38]_i_1_n_0 ;
  wire \fifo_dat[39]_i_1_n_0 ;
  wire \fifo_dat[3]_i_1_n_0 ;
  wire \fifo_dat[40]_i_1_n_0 ;
  wire \fifo_dat[41]_i_1_n_0 ;
  wire \fifo_dat[42]_i_1_n_0 ;
  wire \fifo_dat[43]_i_1_n_0 ;
  wire \fifo_dat[44]_i_1_n_0 ;
  wire \fifo_dat[45]_i_1_n_0 ;
  wire \fifo_dat[46]_i_1_n_0 ;
  wire \fifo_dat[47]_i_1_n_0 ;
  wire \fifo_dat[48]_i_1_n_0 ;
  wire \fifo_dat[49]_i_1_n_0 ;
  wire \fifo_dat[4]_i_1_n_0 ;
  wire \fifo_dat[50]_i_1_n_0 ;
  wire \fifo_dat[51]_i_1_n_0 ;
  wire \fifo_dat[52]_i_1_n_0 ;
  wire \fifo_dat[53]_i_1_n_0 ;
  wire \fifo_dat[54]_i_1_n_0 ;
  wire \fifo_dat[55]_i_1_n_0 ;
  wire \fifo_dat[56]_i_1_n_0 ;
  wire \fifo_dat[57]_i_1_n_0 ;
  wire \fifo_dat[58]_i_1_n_0 ;
  wire \fifo_dat[59]_i_1_n_0 ;
  wire \fifo_dat[5]_i_1_n_0 ;
  wire \fifo_dat[60]_i_1_n_0 ;
  wire \fifo_dat[61]_i_1_n_0 ;
  wire \fifo_dat[62]_i_1_n_0 ;
  wire \fifo_dat[63]_i_1_n_0 ;
  wire \fifo_dat[64]_i_1_n_0 ;
  wire \fifo_dat[65]_i_1_n_0 ;
  wire \fifo_dat[66]_i_1_n_0 ;
  wire \fifo_dat[67]_i_1_n_0 ;
  wire \fifo_dat[68]_i_1_n_0 ;
  wire \fifo_dat[69]_i_1_n_0 ;
  wire \fifo_dat[6]_i_1_n_0 ;
  wire \fifo_dat[70]_i_1_n_0 ;
  wire \fifo_dat[71]_i_1_n_0 ;
  wire \fifo_dat[72]_i_1_n_0 ;
  wire \fifo_dat[73]_i_1_n_0 ;
  wire \fifo_dat[74]_i_1_n_0 ;
  wire \fifo_dat[75]_i_1_n_0 ;
  wire \fifo_dat[76]_i_1_n_0 ;
  wire \fifo_dat[77]_i_1_n_0 ;
  wire \fifo_dat[78]_i_1_n_0 ;
  wire \fifo_dat[79]_i_1_n_0 ;
  wire \fifo_dat[7]_i_1_n_0 ;
  wire \fifo_dat[80]_i_1_n_0 ;
  wire \fifo_dat[81]_i_1_n_0 ;
  wire \fifo_dat[82]_i_1_n_0 ;
  wire \fifo_dat[83]_i_1_n_0 ;
  wire \fifo_dat[84]_i_1_n_0 ;
  wire \fifo_dat[85]_i_1_n_0 ;
  wire \fifo_dat[86]_i_1_n_0 ;
  wire \fifo_dat[87]_i_1_n_0 ;
  wire \fifo_dat[88]_i_1_n_0 ;
  wire \fifo_dat[89]_i_1_n_0 ;
  wire \fifo_dat[8]_i_1_n_0 ;
  wire \fifo_dat[90]_i_1_n_0 ;
  wire \fifo_dat[91]_i_1_n_0 ;
  wire \fifo_dat[92]_i_1_n_0 ;
  wire \fifo_dat[93]_i_1_n_0 ;
  wire \fifo_dat[94]_i_1_n_0 ;
  wire \fifo_dat[95]_i_1_n_0 ;
  wire \fifo_dat[95]_i_2_n_0 ;
  wire \fifo_dat[96]_i_1_n_0 ;
  wire \fifo_dat[97]_i_1_n_0 ;
  wire \fifo_dat[98]_i_1_n_0 ;
  wire \fifo_dat[99]_i_1_n_0 ;
  wire \fifo_dat[9]_i_1_n_0 ;
  wire fifo_vld;
  wire fifo_vld_i_1_n_0;
  wire fifo_vld_i_2_n_0;
  wire fifo_vld_i_3_n_0;
  wire fifo_vld_i_4_n_0;
  wire fifo_vld_i_5_n_0;
  wire fifo_vld_i_6_n_0;
  wire fifo_vld_i_7_n_0;
  wire gmii_clk;
  wire [7:0]gmii_dat;
  wire gmii_err;
  wire gmii_err_reg;
  wire gmii_err_reg_i_2_n_0;
  wire gmii_err_reg_reg_n_0;
  wire [47:0]gmii_mac_addr;
  wire gmii_vld;
  wire \ip_dst[0]_i_1_n_0 ;
  wire \ip_dst[10]_i_1_n_0 ;
  wire \ip_dst[11]_i_1_n_0 ;
  wire \ip_dst[12]_i_1_n_0 ;
  wire \ip_dst[13]_i_1_n_0 ;
  wire \ip_dst[14]_i_1_n_0 ;
  wire \ip_dst[15]_i_1_n_0 ;
  wire \ip_dst[16]_i_1_n_0 ;
  wire \ip_dst[17]_i_1_n_0 ;
  wire \ip_dst[18]_i_1_n_0 ;
  wire \ip_dst[19]_i_1_n_0 ;
  wire \ip_dst[1]_i_1_n_0 ;
  wire \ip_dst[20]_i_1_n_0 ;
  wire \ip_dst[21]_i_1_n_0 ;
  wire \ip_dst[22]_i_1_n_0 ;
  wire \ip_dst[23]_i_1_n_0 ;
  wire \ip_dst[23]_i_2_n_0 ;
  wire \ip_dst[2]_i_1_n_0 ;
  wire \ip_dst[3]_i_1_n_0 ;
  wire \ip_dst[4]_i_1_n_0 ;
  wire \ip_dst[5]_i_1_n_0 ;
  wire \ip_dst[6]_i_1_n_0 ;
  wire \ip_dst[7]_i_1_n_0 ;
  wire \ip_dst[8]_i_1_n_0 ;
  wire \ip_dst[9]_i_1_n_0 ;
  wire \ip_dst_reg_n_0_[0] ;
  wire \ip_dst_reg_n_0_[10] ;
  wire \ip_dst_reg_n_0_[11] ;
  wire \ip_dst_reg_n_0_[12] ;
  wire \ip_dst_reg_n_0_[13] ;
  wire \ip_dst_reg_n_0_[14] ;
  wire \ip_dst_reg_n_0_[15] ;
  wire \ip_dst_reg_n_0_[16] ;
  wire \ip_dst_reg_n_0_[17] ;
  wire \ip_dst_reg_n_0_[18] ;
  wire \ip_dst_reg_n_0_[19] ;
  wire \ip_dst_reg_n_0_[1] ;
  wire \ip_dst_reg_n_0_[20] ;
  wire \ip_dst_reg_n_0_[21] ;
  wire \ip_dst_reg_n_0_[22] ;
  wire \ip_dst_reg_n_0_[23] ;
  wire \ip_dst_reg_n_0_[2] ;
  wire \ip_dst_reg_n_0_[3] ;
  wire \ip_dst_reg_n_0_[4] ;
  wire \ip_dst_reg_n_0_[5] ;
  wire \ip_dst_reg_n_0_[6] ;
  wire \ip_dst_reg_n_0_[7] ;
  wire \ip_dst_reg_n_0_[8] ;
  wire \ip_dst_reg_n_0_[9] ;
  wire \mac_dst[0]_i_1_n_0 ;
  wire \mac_dst[10]_i_1_n_0 ;
  wire \mac_dst[11]_i_1_n_0 ;
  wire \mac_dst[12]_i_1_n_0 ;
  wire \mac_dst[13]_i_1_n_0 ;
  wire \mac_dst[14]_i_1_n_0 ;
  wire \mac_dst[15]_i_1_n_0 ;
  wire \mac_dst[16]_i_1_n_0 ;
  wire \mac_dst[17]_i_1_n_0 ;
  wire \mac_dst[18]_i_1_n_0 ;
  wire \mac_dst[19]_i_1_n_0 ;
  wire \mac_dst[1]_i_1_n_0 ;
  wire \mac_dst[20]_i_1_n_0 ;
  wire \mac_dst[21]_i_1_n_0 ;
  wire \mac_dst[22]_i_1_n_0 ;
  wire \mac_dst[23]_i_1_n_0 ;
  wire \mac_dst[24]_i_1_n_0 ;
  wire \mac_dst[25]_i_1_n_0 ;
  wire \mac_dst[26]_i_1_n_0 ;
  wire \mac_dst[27]_i_1_n_0 ;
  wire \mac_dst[28]_i_1_n_0 ;
  wire \mac_dst[29]_i_1_n_0 ;
  wire \mac_dst[2]_i_1_n_0 ;
  wire \mac_dst[30]_i_1_n_0 ;
  wire \mac_dst[31]_i_1_n_0 ;
  wire \mac_dst[32]_i_1_n_0 ;
  wire \mac_dst[33]_i_1_n_0 ;
  wire \mac_dst[34]_i_1_n_0 ;
  wire \mac_dst[35]_i_1_n_0 ;
  wire \mac_dst[36]_i_1_n_0 ;
  wire \mac_dst[37]_i_1_n_0 ;
  wire \mac_dst[38]_i_1_n_0 ;
  wire \mac_dst[39]_i_1_n_0 ;
  wire \mac_dst[3]_i_1_n_0 ;
  wire \mac_dst[40]_i_1_n_0 ;
  wire \mac_dst[41]_i_1_n_0 ;
  wire \mac_dst[42]_i_1_n_0 ;
  wire \mac_dst[43]_i_1_n_0 ;
  wire \mac_dst[44]_i_1_n_0 ;
  wire \mac_dst[45]_i_1_n_0 ;
  wire \mac_dst[46]_i_1_n_0 ;
  wire \mac_dst[47]_i_1_n_0 ;
  wire \mac_dst[47]_i_2_n_0 ;
  wire \mac_dst[47]_i_3_n_0 ;
  wire \mac_dst[47]_i_4_n_0 ;
  wire \mac_dst[47]_i_5_n_0 ;
  wire \mac_dst[47]_i_6_n_0 ;
  wire \mac_dst[4]_i_1_n_0 ;
  wire \mac_dst[5]_i_1_n_0 ;
  wire \mac_dst[6]_i_1_n_0 ;
  wire \mac_dst[7]_i_1_n_0 ;
  wire \mac_dst[8]_i_1_n_0 ;
  wire \mac_dst[9]_i_1_n_0 ;
  wire \mac_dst_reg_n_0_[0] ;
  wire \mac_dst_reg_n_0_[10] ;
  wire \mac_dst_reg_n_0_[11] ;
  wire \mac_dst_reg_n_0_[12] ;
  wire \mac_dst_reg_n_0_[13] ;
  wire \mac_dst_reg_n_0_[14] ;
  wire \mac_dst_reg_n_0_[15] ;
  wire \mac_dst_reg_n_0_[16] ;
  wire \mac_dst_reg_n_0_[17] ;
  wire \mac_dst_reg_n_0_[18] ;
  wire \mac_dst_reg_n_0_[19] ;
  wire \mac_dst_reg_n_0_[1] ;
  wire \mac_dst_reg_n_0_[20] ;
  wire \mac_dst_reg_n_0_[21] ;
  wire \mac_dst_reg_n_0_[22] ;
  wire \mac_dst_reg_n_0_[23] ;
  wire \mac_dst_reg_n_0_[24] ;
  wire \mac_dst_reg_n_0_[25] ;
  wire \mac_dst_reg_n_0_[26] ;
  wire \mac_dst_reg_n_0_[27] ;
  wire \mac_dst_reg_n_0_[28] ;
  wire \mac_dst_reg_n_0_[29] ;
  wire \mac_dst_reg_n_0_[2] ;
  wire \mac_dst_reg_n_0_[30] ;
  wire \mac_dst_reg_n_0_[31] ;
  wire \mac_dst_reg_n_0_[32] ;
  wire \mac_dst_reg_n_0_[33] ;
  wire \mac_dst_reg_n_0_[34] ;
  wire \mac_dst_reg_n_0_[35] ;
  wire \mac_dst_reg_n_0_[36] ;
  wire \mac_dst_reg_n_0_[37] ;
  wire \mac_dst_reg_n_0_[38] ;
  wire \mac_dst_reg_n_0_[39] ;
  wire \mac_dst_reg_n_0_[3] ;
  wire \mac_dst_reg_n_0_[40] ;
  wire \mac_dst_reg_n_0_[41] ;
  wire \mac_dst_reg_n_0_[42] ;
  wire \mac_dst_reg_n_0_[43] ;
  wire \mac_dst_reg_n_0_[44] ;
  wire \mac_dst_reg_n_0_[45] ;
  wire \mac_dst_reg_n_0_[46] ;
  wire \mac_dst_reg_n_0_[47] ;
  wire \mac_dst_reg_n_0_[4] ;
  wire \mac_dst_reg_n_0_[5] ;
  wire \mac_dst_reg_n_0_[6] ;
  wire \mac_dst_reg_n_0_[7] ;
  wire \mac_dst_reg_n_0_[8] ;
  wire \mac_dst_reg_n_0_[9] ;
  wire p_0_in0_in;
  wire p_1_in;
  wire p_1_in11_in;
  wire p_1_in14_in;
  wire p_1_in19_in;
  wire p_1_in21_in;
  wire p_1_in23_in;
  wire p_1_in25_in;
  wire p_1_in27_in;
  wire p_1_in29_in;
  wire p_1_in2_in;
  wire p_1_in31_in;
  wire p_1_in33_in;
  wire p_1_in35_in;
  wire p_1_in37_in;
  wire p_1_in39_in;
  wire p_1_in41_in;
  wire p_1_in43_in;
  wire p_1_in45_in;
  wire p_1_in47_in;
  wire p_1_in49_in;
  wire p_1_in51_in;
  wire p_1_in53_in;
  wire p_1_in55_in;
  wire p_1_in57_in;
  wire p_1_in59_in;
  wire p_1_in5_in;
  wire p_1_in61_in;
  wire p_1_in63_in;
  wire p_1_in8_in;
  wire ptp_msg_mode_i_1_n_0;
  wire ptp_msg_mode_i_2_n_0;
  wire ptp_msg_mode_i_3_n_0;
  wire ptp_msg_mode_i_4_n_0;
  wire ptp_msg_mode_reg_n_0;
  wire \ptp_msg_seq_id[15]_i_1_n_0 ;
  wire \ptp_msg_seq_id_reg_n_0_[0] ;
  wire \ptp_msg_seq_id_reg_n_0_[10] ;
  wire \ptp_msg_seq_id_reg_n_0_[11] ;
  wire \ptp_msg_seq_id_reg_n_0_[12] ;
  wire \ptp_msg_seq_id_reg_n_0_[13] ;
  wire \ptp_msg_seq_id_reg_n_0_[14] ;
  wire \ptp_msg_seq_id_reg_n_0_[15] ;
  wire \ptp_msg_seq_id_reg_n_0_[1] ;
  wire \ptp_msg_seq_id_reg_n_0_[2] ;
  wire \ptp_msg_seq_id_reg_n_0_[3] ;
  wire \ptp_msg_seq_id_reg_n_0_[4] ;
  wire \ptp_msg_seq_id_reg_n_0_[5] ;
  wire \ptp_msg_seq_id_reg_n_0_[6] ;
  wire \ptp_msg_seq_id_reg_n_0_[7] ;
  wire \ptp_msg_seq_id_reg_n_0_[8] ;
  wire \ptp_msg_seq_id_reg_n_0_[9] ;
  wire \ptp_msg_type[0]_i_1_n_0 ;
  wire \ptp_msg_type[1]_i_1_n_0 ;
  wire \ptp_msg_type[2]_i_1_n_0 ;
  wire \ptp_msg_type[3]_i_1_n_0 ;
  wire \ptp_msg_type[3]_i_2_n_0 ;
  wire \ptp_msg_type[3]_i_3_n_0 ;
  wire \ptp_msg_type_reg_n_0_[0] ;
  wire \ptp_msg_type_reg_n_0_[1] ;
  wire \ptp_msg_type_reg_n_0_[2] ;
  wire \ptp_msg_type_reg_n_0_[3] ;
  wire \ptp_msg_version[3]_i_1_n_0 ;
  wire \ptp_msg_version_reg_n_0_[0] ;
  wire \ptp_msg_version_reg_n_0_[1] ;
  wire \ptp_msg_version_reg_n_0_[2] ;
  wire \ptp_msg_version_reg_n_0_[3] ;
  wire ptp_vld_eth_ptp;
  wire ptp_vld_eth_ptp_i_10_n_0;
  wire ptp_vld_eth_ptp_i_1_n_0;
  wire ptp_vld_eth_ptp_i_2_n_0;
  wire ptp_vld_eth_ptp_i_3_n_0;
  wire ptp_vld_eth_ptp_i_4_n_0;
  wire ptp_vld_eth_ptp_i_5_n_0;
  wire ptp_vld_eth_ptp_i_6_n_0;
  wire ptp_vld_eth_ptp_i_7_n_0;
  wire ptp_vld_eth_ptp_i_8_n_0;
  wire ptp_vld_eth_ptp_i_9_n_0;
  wire ptp_vld_ip_dst;
  wire ptp_vld_ip_dst_delay;
  wire ptp_vld_ip_dst_delay_i_1_n_0;
  wire ptp_vld_ip_dst_delay_i_2_n_0;
  wire ptp_vld_ip_dst_i_10_n_0;
  wire ptp_vld_ip_dst_i_11_n_0;
  wire ptp_vld_ip_dst_i_12_n_0;
  wire ptp_vld_ip_dst_i_13_n_0;
  wire ptp_vld_ip_dst_i_1_n_0;
  wire ptp_vld_ip_dst_i_2_n_0;
  wire ptp_vld_ip_dst_i_3_n_0;
  wire ptp_vld_ip_dst_i_4_n_0;
  wire ptp_vld_ip_dst_i_5_n_0;
  wire ptp_vld_ip_dst_i_6_n_0;
  wire ptp_vld_ip_dst_i_7_n_0;
  wire ptp_vld_ip_dst_i_8_n_0;
  wire ptp_vld_ip_dst_i_9_n_0;
  wire ptp_vld_ip_dst_peer;
  wire ptp_vld_ip_dst_peer_i_1_n_0;
  wire ptp_vld_ip_dst_peer_i_2_n_0;
  wire ptp_vld_mac_dst;
  wire ptp_vld_mac_dst_delay;
  wire ptp_vld_mac_dst_delay_i_10_n_0;
  wire ptp_vld_mac_dst_delay_i_1_n_0;
  wire ptp_vld_mac_dst_delay_i_2_n_0;
  wire ptp_vld_mac_dst_delay_i_3_n_0;
  wire ptp_vld_mac_dst_delay_i_4_n_0;
  wire ptp_vld_mac_dst_delay_i_5_n_0;
  wire ptp_vld_mac_dst_delay_i_6_n_0;
  wire ptp_vld_mac_dst_delay_i_7_n_0;
  wire ptp_vld_mac_dst_delay_i_8_n_0;
  wire ptp_vld_mac_dst_delay_i_9_n_0;
  wire ptp_vld_mac_dst_i_10_n_0;
  wire ptp_vld_mac_dst_i_11_n_0;
  wire ptp_vld_mac_dst_i_12_n_0;
  wire ptp_vld_mac_dst_i_13_n_0;
  wire ptp_vld_mac_dst_i_14_n_0;
  wire ptp_vld_mac_dst_i_15_n_0;
  wire ptp_vld_mac_dst_i_16_n_0;
  wire ptp_vld_mac_dst_i_17_n_0;
  wire ptp_vld_mac_dst_i_18_n_0;
  wire ptp_vld_mac_dst_i_19_n_0;
  wire ptp_vld_mac_dst_i_1_n_0;
  wire ptp_vld_mac_dst_i_20_n_0;
  wire ptp_vld_mac_dst_i_21_n_0;
  wire ptp_vld_mac_dst_i_22_n_0;
  wire ptp_vld_mac_dst_i_23_n_0;
  wire ptp_vld_mac_dst_i_24_n_0;
  wire ptp_vld_mac_dst_i_25_n_0;
  wire ptp_vld_mac_dst_i_26_n_0;
  wire ptp_vld_mac_dst_i_27_n_0;
  wire ptp_vld_mac_dst_i_2_n_0;
  wire ptp_vld_mac_dst_i_3_n_0;
  wire ptp_vld_mac_dst_i_4_n_0;
  wire ptp_vld_mac_dst_i_5_n_0;
  wire ptp_vld_mac_dst_i_6_n_0;
  wire ptp_vld_mac_dst_i_7_n_0;
  wire ptp_vld_mac_dst_i_8_n_0;
  wire ptp_vld_mac_dst_i_9_n_0;
  wire ptp_vld_mac_dst_peer;
  wire ptp_vld_mac_dst_peer_i_1_n_0;
  wire ptp_vld_mac_dst_peer_i_2_n_0;
  wire ptp_vld_mac_dst_udp_delay;
  wire ptp_vld_mac_dst_udp_delay_i_1_n_0;
  wire ptp_vld_mac_dst_udp_delay_i_2_n_0;
  wire ptp_vld_mac_dst_udp_delay_i_3_n_0;
  wire ptp_vld_mac_dst_udp_delay_i_4_n_0;
  wire ptp_vld_mac_dst_udp_peer;
  wire ptp_vld_mac_dst_udp_peer_i_1_n_0;
  wire ptp_vld_mac_dst_udp_peer_i_2_n_0;
  wire ptp_vld_msg;
  wire ptp_vld_msg_event;
  wire ptp_vld_msg_event_i_1_n_0;
  wire ptp_vld_msg_event_i_2_n_0;
  wire ptp_vld_msg_event_i_3_n_0;
  wire ptp_vld_msg_event_i_4_n_0;
  wire ptp_vld_msg_event_i_5_n_0;
  wire ptp_vld_msg_i_1_n_0;
  wire ptp_vld_msg_i_2_n_0;
  wire ptp_vld_msg_i_3_n_0;
  wire ptp_vld_msg_i_4_n_0;
  wire ptp_vld_msg_i_5_n_0;
  wire ptp_vld_udp;
  wire ptp_vld_udp_dst;
  wire ptp_vld_udp_dst_event;
  wire ptp_vld_udp_dst_event_i_1_n_0;
  wire ptp_vld_udp_dst_event_i_2_n_0;
  wire ptp_vld_udp_dst_event_i_3_n_0;
  wire ptp_vld_udp_dst_event_i_4_n_0;
  wire ptp_vld_udp_dst_event_i_5_n_0;
  wire ptp_vld_udp_dst_general;
  wire ptp_vld_udp_dst_general_i_1_n_0;
  wire ptp_vld_udp_dst_i_1_n_0;
  wire ptp_vld_udp_dst_i_2_n_0;
  wire ptp_vld_udp_dst_i_3_n_0;
  wire ptp_vld_udp_dst_i_4_n_0;
  wire ptp_vld_udp_dst_i_5_n_0;
  wire ptp_vld_udp_i_1_n_0;
  wire ptp_vld_udp_i_2_n_0;
  wire ptp_vld_udp_i_3_n_0;
  wire ptp_vld_udp_i_4_n_0;
  wire ptp_vld_udp_i_5_n_0;
  wire ptp_vld_udp_i_6_n_0;
  wire ptpv2_master;
  wire reset_n;
  wire rtc_clk;
  wire [31:0]rtc_tod_ns;
  wire [47:0]rtc_tod_sec;
  (* RTL_KEEP = "true" *) wire [14:0]state_tsu;
  wire \state_tsu[0]_i_10_n_0 ;
  wire \state_tsu[0]_i_11_n_0 ;
  wire \state_tsu[0]_i_12_n_0 ;
  wire \state_tsu[0]_i_1_n_0 ;
  wire \state_tsu[0]_i_2_n_0 ;
  wire \state_tsu[0]_i_3_n_0 ;
  wire \state_tsu[0]_i_4_n_0 ;
  wire \state_tsu[0]_i_5_n_0 ;
  wire \state_tsu[0]_i_6_n_0 ;
  wire \state_tsu[0]_i_7_n_0 ;
  wire \state_tsu[0]_i_8_n_0 ;
  wire \state_tsu[0]_i_9_n_0 ;
  wire \state_tsu[10]_i_1_n_0 ;
  wire \state_tsu[10]_i_2_n_0 ;
  wire \state_tsu[10]_i_3_n_0 ;
  wire \state_tsu[10]_i_4_n_0 ;
  wire \state_tsu[10]_i_5_n_0 ;
  wire \state_tsu[10]_i_6_n_0 ;
  wire \state_tsu[10]_i_7_n_0 ;
  wire \state_tsu[10]_i_8_n_0 ;
  wire \state_tsu[10]_i_9_n_0 ;
  wire \state_tsu[11]_i_1_n_0 ;
  wire \state_tsu[11]_i_2_n_0 ;
  wire \state_tsu[11]_i_3_n_0 ;
  wire \state_tsu[11]_i_4_n_0 ;
  wire \state_tsu[11]_i_5_n_0 ;
  wire \state_tsu[11]_i_6_n_0 ;
  wire \state_tsu[11]_i_7_n_0 ;
  wire \state_tsu[11]_i_8_n_0 ;
  wire \state_tsu[11]_i_9_n_0 ;
  wire \state_tsu[12]_i_10_n_0 ;
  wire \state_tsu[12]_i_11_n_0 ;
  wire \state_tsu[12]_i_12_n_0 ;
  wire \state_tsu[12]_i_13_n_0 ;
  wire \state_tsu[12]_i_1_n_0 ;
  wire \state_tsu[12]_i_2_n_0 ;
  wire \state_tsu[12]_i_3_n_0 ;
  wire \state_tsu[12]_i_4_n_0 ;
  wire \state_tsu[12]_i_5_n_0 ;
  wire \state_tsu[12]_i_6_n_0 ;
  wire \state_tsu[12]_i_7_n_0 ;
  wire \state_tsu[12]_i_8_n_0 ;
  wire \state_tsu[12]_i_9_n_0 ;
  wire \state_tsu[13]_i_10_n_0 ;
  wire \state_tsu[13]_i_11_n_0 ;
  wire \state_tsu[13]_i_12_n_0 ;
  wire \state_tsu[13]_i_13_n_0 ;
  wire \state_tsu[13]_i_14_n_0 ;
  wire \state_tsu[13]_i_15_n_0 ;
  wire \state_tsu[13]_i_16_n_0 ;
  wire \state_tsu[13]_i_1_n_0 ;
  wire \state_tsu[13]_i_2_n_0 ;
  wire \state_tsu[13]_i_3_n_0 ;
  wire \state_tsu[13]_i_4_n_0 ;
  wire \state_tsu[13]_i_5_n_0 ;
  wire \state_tsu[13]_i_6_n_0 ;
  wire \state_tsu[13]_i_7_n_0 ;
  wire \state_tsu[13]_i_8_n_0 ;
  wire \state_tsu[13]_i_9_n_0 ;
  wire \state_tsu[14]_i_10_n_0 ;
  wire \state_tsu[14]_i_11_n_0 ;
  wire \state_tsu[14]_i_12_n_0 ;
  wire \state_tsu[14]_i_13_n_0 ;
  wire \state_tsu[14]_i_14_n_0 ;
  wire \state_tsu[14]_i_15_n_0 ;
  wire \state_tsu[14]_i_16_n_0 ;
  wire \state_tsu[14]_i_17_n_0 ;
  wire \state_tsu[14]_i_18_n_0 ;
  wire \state_tsu[14]_i_19_n_0 ;
  wire \state_tsu[14]_i_1_n_0 ;
  wire \state_tsu[14]_i_20_n_0 ;
  wire \state_tsu[14]_i_21_n_0 ;
  wire \state_tsu[14]_i_22_n_0 ;
  wire \state_tsu[14]_i_23_n_0 ;
  wire \state_tsu[14]_i_24_n_0 ;
  wire \state_tsu[14]_i_25_n_0 ;
  wire \state_tsu[14]_i_26_n_0 ;
  wire \state_tsu[14]_i_27_n_0 ;
  wire \state_tsu[14]_i_28_n_0 ;
  wire \state_tsu[14]_i_29_n_0 ;
  wire \state_tsu[14]_i_2_n_0 ;
  wire \state_tsu[14]_i_3_n_0 ;
  wire \state_tsu[14]_i_4_n_0 ;
  wire \state_tsu[14]_i_5_n_0 ;
  wire \state_tsu[14]_i_6_n_0 ;
  wire \state_tsu[14]_i_7_n_0 ;
  wire \state_tsu[14]_i_8_n_0 ;
  wire \state_tsu[14]_i_9_n_0 ;
  wire \state_tsu[1]_i_1_n_0 ;
  wire \state_tsu[1]_i_2_n_0 ;
  wire \state_tsu[1]_i_3_n_0 ;
  wire \state_tsu[1]_i_4_n_0 ;
  wire \state_tsu[2]_i_10_n_0 ;
  wire \state_tsu[2]_i_11_n_0 ;
  wire \state_tsu[2]_i_12_n_0 ;
  wire \state_tsu[2]_i_1_n_0 ;
  wire \state_tsu[2]_i_2_n_0 ;
  wire \state_tsu[2]_i_3_n_0 ;
  wire \state_tsu[2]_i_4_n_0 ;
  wire \state_tsu[2]_i_5_n_0 ;
  wire \state_tsu[2]_i_6_n_0 ;
  wire \state_tsu[2]_i_7_n_0 ;
  wire \state_tsu[2]_i_8_n_0 ;
  wire \state_tsu[2]_i_9_n_0 ;
  wire \state_tsu[3]_i_1_n_0 ;
  wire \state_tsu[3]_i_2_n_0 ;
  wire \state_tsu[3]_i_3_n_0 ;
  wire \state_tsu[3]_i_4_n_0 ;
  wire \state_tsu[3]_i_5_n_0 ;
  wire \state_tsu[3]_i_6_n_0 ;
  wire \state_tsu[3]_i_7_n_0 ;
  wire \state_tsu[4]_i_1_n_0 ;
  wire \state_tsu[4]_i_2_n_0 ;
  wire \state_tsu[4]_i_3_n_0 ;
  wire \state_tsu[4]_i_4_n_0 ;
  wire \state_tsu[4]_i_5_n_0 ;
  wire \state_tsu[4]_i_6_n_0 ;
  wire \state_tsu[4]_i_7_n_0 ;
  wire \state_tsu[5]_i_1_n_0 ;
  wire \state_tsu[5]_i_2_n_0 ;
  wire \state_tsu[5]_i_3_n_0 ;
  wire \state_tsu[5]_i_4_n_0 ;
  wire \state_tsu[5]_i_5_n_0 ;
  wire \state_tsu[5]_i_6_n_0 ;
  wire \state_tsu[5]_i_7_n_0 ;
  wire \state_tsu[5]_i_8_n_0 ;
  wire \state_tsu[5]_i_9_n_0 ;
  wire \state_tsu[6]_i_10_n_0 ;
  wire \state_tsu[6]_i_1_n_0 ;
  wire \state_tsu[6]_i_2_n_0 ;
  wire \state_tsu[6]_i_3_n_0 ;
  wire \state_tsu[6]_i_4_n_0 ;
  wire \state_tsu[6]_i_5_n_0 ;
  wire \state_tsu[6]_i_6_n_0 ;
  wire \state_tsu[6]_i_7_n_0 ;
  wire \state_tsu[6]_i_8_n_0 ;
  wire \state_tsu[6]_i_9_n_0 ;
  wire \state_tsu[7]_i_10_n_0 ;
  wire \state_tsu[7]_i_11_n_0 ;
  wire \state_tsu[7]_i_12_n_0 ;
  wire \state_tsu[7]_i_1_n_0 ;
  wire \state_tsu[7]_i_2_n_0 ;
  wire \state_tsu[7]_i_3_n_0 ;
  wire \state_tsu[7]_i_4_n_0 ;
  wire \state_tsu[7]_i_5_n_0 ;
  wire \state_tsu[7]_i_6_n_0 ;
  wire \state_tsu[7]_i_7_n_0 ;
  wire \state_tsu[7]_i_8_n_0 ;
  wire \state_tsu[7]_i_9_n_0 ;
  wire \state_tsu[8]_i_1_n_0 ;
  wire \state_tsu[8]_i_2_n_0 ;
  wire \state_tsu[8]_i_3_n_0 ;
  wire \state_tsu[8]_i_4_n_0 ;
  wire \state_tsu[8]_i_5_n_0 ;
  wire \state_tsu[9]_i_1_n_0 ;
  wire \state_tsu[9]_i_2_n_0 ;
  wire \state_tsu[9]_i_3_n_0 ;
  wire \state_tsu[9]_i_4_n_0 ;
  wire \state_tsu[9]_i_5_n_0 ;
  wire \state_tsu[9]_i_6_n_0 ;
  (* RTL_KEEP = "true" *) wire tod_ack;
  wire [31:0]tod_ns;
  (* RTL_KEEP = "true" *) wire tod_req;
  wire tod_req12_out;
  wire tod_req_i_2_n_0;
  wire tod_req_i_3_n_0;
  wire tod_req_i_4_n_0;
  wire tod_req_i_5_n_0;
  wire tod_req_i_6_n_0;
  wire tod_req_i_7_n_0;
  wire tod_req_i_8_n_0;
  wire [47:0]tod_sec;
  wire \type_leng[0]_i_1_n_0 ;
  wire \type_leng[1]_i_1_n_0 ;
  wire \type_leng[2]_i_1_n_0 ;
  wire \type_leng[3]_i_1_n_0 ;
  wire \type_leng[4]_i_1_n_0 ;
  wire \type_leng[5]_i_1_n_0 ;
  wire \type_leng[6]_i_1_n_0 ;
  wire \type_leng[7]_i_1_n_0 ;
  wire \type_leng[7]_i_2_n_0 ;
  wire \type_leng[7]_i_3_n_0 ;
  wire \type_leng[7]_i_4_n_0 ;
  wire \type_leng[7]_i_5_n_0 ;
  wire \type_leng_reg_n_0_[0] ;
  wire \type_leng_reg_n_0_[1] ;
  wire \type_leng_reg_n_0_[2] ;
  wire \type_leng_reg_n_0_[3] ;
  wire \type_leng_reg_n_0_[4] ;
  wire \type_leng_reg_n_0_[5] ;
  wire \type_leng_reg_n_0_[6] ;
  wire \type_leng_reg_n_0_[7] ;
  wire \udp_port[7]_i_1_n_0 ;
  wire \udp_port[7]_i_2_n_0 ;
  wire \udp_port[7]_i_3_n_0 ;
  wire \udp_port[7]_i_4_n_0 ;
  wire \udp_port_reg_n_0_[0] ;
  wire \udp_port_reg_n_0_[1] ;
  wire \udp_port_reg_n_0_[2] ;
  wire \udp_port_reg_n_0_[3] ;
  wire \udp_port_reg_n_0_[4] ;
  wire \udp_port_reg_n_0_[5] ;
  wire \udp_port_reg_n_0_[6] ;
  wire \udp_port_reg_n_0_[7] ;
  wire vld_mac_dst;
  wire vld_mac_dst0;
  wire vld_mac_dst_i_10_n_0;
  wire vld_mac_dst_i_11_n_0;
  wire vld_mac_dst_i_13_n_0;
  wire vld_mac_dst_i_14_n_0;
  wire vld_mac_dst_i_15_n_0;
  wire vld_mac_dst_i_16_n_0;
  wire vld_mac_dst_i_18_n_0;
  wire vld_mac_dst_i_19_n_0;
  wire vld_mac_dst_i_1_n_0;
  wire vld_mac_dst_i_20_n_0;
  wire vld_mac_dst_i_21_n_0;
  wire vld_mac_dst_i_22_n_0;
  wire vld_mac_dst_i_23_n_0;
  wire vld_mac_dst_i_24_n_0;
  wire vld_mac_dst_i_25_n_0;
  wire vld_mac_dst_i_2_n_0;
  wire vld_mac_dst_i_4_n_0;
  wire vld_mac_dst_i_5_n_0;
  wire vld_mac_dst_i_6_n_0;
  wire vld_mac_dst_i_8_n_0;
  wire vld_mac_dst_i_9_n_0;
  wire vld_mac_dst_reg_i_12_n_0;
  wire vld_mac_dst_reg_i_12_n_1;
  wire vld_mac_dst_reg_i_12_n_2;
  wire vld_mac_dst_reg_i_12_n_3;
  wire vld_mac_dst_reg_i_17_n_0;
  wire vld_mac_dst_reg_i_17_n_1;
  wire vld_mac_dst_reg_i_17_n_2;
  wire vld_mac_dst_reg_i_17_n_3;
  wire vld_mac_dst_reg_i_3_n_1;
  wire vld_mac_dst_reg_i_3_n_2;
  wire vld_mac_dst_reg_i_3_n_3;
  wire vld_mac_dst_reg_i_7_n_0;
  wire vld_mac_dst_reg_i_7_n_1;
  wire vld_mac_dst_reg_i_7_n_2;
  wire vld_mac_dst_reg_i_7_n_3;
  wire [3:0]NLW_vld_mac_dst_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_vld_mac_dst_reg_i_17_O_UNCONNECTED;
  wire [3:0]NLW_vld_mac_dst_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_vld_mac_dst_reg_i_7_O_UNCONNECTED;

  assign ptp_vld_eth_type_ip = \<const0> ;
  assign ptp_vld_msg_general = \<const0> ;
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.reg_ts_req_reg[0] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(tod_req),
        .Q(\BLK_ASYNC.reg_ts_req_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.reg_ts_req_reg[1] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\BLK_ASYNC.reg_ts_req_reg_n_0_[0] ),
        .Q(\BLK_ASYNC.reg_ts_req_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.reg_ts_req_reg[2] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\BLK_ASYNC.reg_ts_req_reg_n_0_[1] ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.reg_ts_req_reg[3] 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(p_1_in),
        .Q(\BLK_ASYNC.reg_ts_req_reg_n_0_[3] ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \BLK_ASYNC.tod_ack_i_1 
       (.I0(tod_req),
        .I1(tod_ack),
        .I2(\BLK_ASYNC.reg_ts_req_reg_n_0_[3] ),
        .I3(p_1_in),
        .O(\BLK_ASYNC.tod_ack_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ack_reg 
       (.C(rtc_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\BLK_ASYNC.tod_ack_i_1_n_0 ),
        .Q(tod_ack));
  LUT2 #(
    .INIT(4'h2)) 
    \BLK_ASYNC.tod_ns[31]_i_1 
       (.I0(p_1_in),
        .I1(\BLK_ASYNC.reg_ts_req_reg_n_0_[3] ),
        .O(\BLK_ASYNC.syn_ts_req ));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[0] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_ns[0]),
        .Q(tod_ns[0]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[10] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[10]),
        .Q(tod_ns[10]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[11] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[11]),
        .Q(tod_ns[11]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[12] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[12]),
        .Q(tod_ns[12]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[13] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[13]),
        .Q(tod_ns[13]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[14] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[14]),
        .Q(tod_ns[14]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[15] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[15]),
        .Q(tod_ns[15]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[16] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[16]),
        .Q(tod_ns[16]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[17] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[17]),
        .Q(tod_ns[17]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[18] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[18]),
        .Q(tod_ns[18]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[19] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[19]),
        .Q(tod_ns[19]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[1] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_ns[1]),
        .Q(tod_ns[1]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[20] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[20]),
        .Q(tod_ns[20]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[21] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[21]),
        .Q(tod_ns[21]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[22] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[22]),
        .Q(tod_ns[22]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[23] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[23]),
        .Q(tod_ns[23]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[24] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[24]),
        .Q(tod_ns[24]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[25] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[25]),
        .Q(tod_ns[25]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[26] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[26]),
        .Q(tod_ns[26]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[27] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[27]),
        .Q(tod_ns[27]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[28] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[28]),
        .Q(tod_ns[28]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[29] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[29]),
        .Q(tod_ns[29]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[2] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[2]),
        .Q(tod_ns[2]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[30] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[30]),
        .Q(tod_ns[30]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[31] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[31]),
        .Q(tod_ns[31]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[3] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[3]),
        .Q(tod_ns[3]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[4] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[4]),
        .Q(tod_ns[4]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[5] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[5]),
        .Q(tod_ns[5]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[6] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[6]),
        .Q(tod_ns[6]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[7] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[7]),
        .Q(tod_ns[7]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[8] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[8]),
        .Q(tod_ns[8]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_ns_reg[9] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_ns[9]),
        .Q(tod_ns[9]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[0] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[0]),
        .Q(tod_sec[0]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[10] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[10]),
        .Q(tod_sec[10]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[11] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[11]),
        .Q(tod_sec[11]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[12] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[12]),
        .Q(tod_sec[12]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[13] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[13]),
        .Q(tod_sec[13]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[14] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[14]),
        .Q(tod_sec[14]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[15] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[15]),
        .Q(tod_sec[15]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[16] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[16]),
        .Q(tod_sec[16]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[17] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[17]),
        .Q(tod_sec[17]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[18] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[18]),
        .Q(tod_sec[18]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[19] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[19]),
        .Q(tod_sec[19]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[1] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[1]),
        .Q(tod_sec[1]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[20] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[20]),
        .Q(tod_sec[20]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[21] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[21]),
        .Q(tod_sec[21]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[22] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(fifo_vld_i_2_n_0),
        .D(rtc_tod_sec[22]),
        .Q(tod_sec[22]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[23] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[23]),
        .Q(tod_sec[23]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[24] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[24]),
        .Q(tod_sec[24]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[25] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[25]),
        .Q(tod_sec[25]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[26] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[26]),
        .Q(tod_sec[26]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[27] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[27]),
        .Q(tod_sec[27]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[28] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[28]),
        .Q(tod_sec[28]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[29] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[29]),
        .Q(tod_sec[29]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[2] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[2]),
        .Q(tod_sec[2]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[30] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[30]),
        .Q(tod_sec[30]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[31] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[31]),
        .Q(tod_sec[31]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[32] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[32]),
        .Q(tod_sec[32]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[33] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(fifo_vld_i_2_n_0),
        .D(rtc_tod_sec[33]),
        .Q(tod_sec[33]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[34] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(fifo_vld_i_2_n_0),
        .D(rtc_tod_sec[34]),
        .Q(tod_sec[34]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[35] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(fifo_vld_i_2_n_0),
        .D(rtc_tod_sec[35]),
        .Q(tod_sec[35]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[36] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(fifo_vld_i_2_n_0),
        .D(rtc_tod_sec[36]),
        .Q(tod_sec[36]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[37] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[37]),
        .Q(tod_sec[37]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[38] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(rtc_tod_sec[38]),
        .Q(tod_sec[38]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[39] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[39]),
        .Q(tod_sec[39]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[3] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[3]),
        .Q(tod_sec[3]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[40] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[40]),
        .Q(tod_sec[40]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[41] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[41]),
        .Q(tod_sec[41]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[42] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[42]),
        .Q(tod_sec[42]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[43] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[43]),
        .Q(tod_sec[43]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[44] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[44]),
        .Q(tod_sec[44]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[45] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[45]),
        .Q(tod_sec[45]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[46] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[46]),
        .Q(tod_sec[46]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[47] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[47]),
        .Q(tod_sec[47]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[4] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[4]),
        .Q(tod_sec[4]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[5] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[5]),
        .Q(tod_sec[5]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[6] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[6]),
        .Q(tod_sec[6]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[7] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[7]),
        .Q(tod_sec[7]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[8] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[8]),
        .Q(tod_sec[8]));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_ASYNC.tod_sec_reg[9] 
       (.C(rtc_clk),
        .CE(\BLK_ASYNC.syn_ts_req ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(rtc_tod_sec[9]),
        .Q(tod_sec[9]));
  LUT6 #(
    .INIT(64'hAEFFAAAAAAAAAAAA)) 
    \FSM_onehot_state_crc[0]_i_1 
       (.I0(\FSM_onehot_state_crc_reg_n_0_[2] ),
        .I1(gmii_vld),
        .I2(gmii_err),
        .I3(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I4(\FSM_onehot_state_crc[0]_i_2_n_0 ),
        .I5(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .O(\FSM_onehot_state_crc[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \FSM_onehot_state_crc[0]_i_2 
       (.I0(state_tsu[2]),
        .I1(\mac_dst[47]_i_4_n_0 ),
        .I2(state_tsu[0]),
        .I3(ptp_vld_msg_i_2_n_0),
        .I4(state_tsu[14]),
        .O(\FSM_onehot_state_crc[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_state_crc[1]_i_1 
       (.I0(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_crc[2]_i_2_n_0 ),
        .I2(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .O(\FSM_onehot_state_crc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \FSM_onehot_state_crc[2]_i_1 
       (.I0(\FSM_onehot_state_crc[2]_i_2_n_0 ),
        .I1(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I2(\FSM_onehot_state_crc_reg_n_0_[2] ),
        .O(\FSM_onehot_state_crc[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFFFFFBAAFBAA)) 
    \FSM_onehot_state_crc[2]_i_2 
       (.I0(\FSM_onehot_state_crc_reg_n_0_[2] ),
        .I1(gmii_vld),
        .I2(gmii_err),
        .I3(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I4(\FSM_onehot_state_crc[0]_i_2_n_0 ),
        .I5(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .O(\FSM_onehot_state_crc[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "STC_READY:001,STC_CRC:010,STC_END:100," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_crc_reg[0] 
       (.C(gmii_clk),
        .CE(1'b1),
        .D(\FSM_onehot_state_crc[0]_i_1_n_0 ),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\FSM_onehot_state_crc_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "STC_READY:001,STC_CRC:010,STC_END:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_crc_reg[1] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\FSM_onehot_state_crc[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_crc_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "STC_READY:001,STC_CRC:010,STC_END:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_crc_reg[2] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\FSM_onehot_state_crc[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_crc_reg_n_0_[2] ));
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEEEEEEEE)) 
    \cnt[0]_i_1 
       (.I0(\cnt[0]_i_2_n_0 ),
        .I1(\cnt[0]_i_3_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(state_tsu[2]),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000888F00008888)) 
    \cnt[0]_i_2 
       (.I0(\cnt[0]_i_4_n_0 ),
        .I1(\state_tsu[11]_i_4_n_0 ),
        .I2(\state_tsu[10]_i_7_n_0 ),
        .I3(gmii_dat[7]),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\state_tsu[9]_i_4_n_0 ),
        .O(\cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAFAAAFAAAFAAAE)) 
    \cnt[0]_i_3 
       (.I0(\cnt[0]_i_5_n_0 ),
        .I1(state_tsu[5]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(\udp_port[7]_i_4_n_0 ),
        .I5(state_tsu[9]),
        .O(\cnt[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \cnt[0]_i_4 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[2] ),
        .O(\cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000008888FFF8)) 
    \cnt[0]_i_5 
       (.I0(state_tsu[14]),
        .I1(gmii_vld),
        .I2(state_tsu[6]),
        .I3(state_tsu[3]),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\state_tsu[10]_i_5_n_0 ),
        .O(\cnt[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAFEFEAAAAEEEEAA)) 
    \cnt[1]_i_1 
       (.I0(\cnt[2]_i_2_n_0 ),
        .I1(\cnt[5]_i_5_n_0 ),
        .I2(\state_tsu[9]_i_3_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt[5]_i_7_n_0 ),
        .O(\cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAAAFEEEAAAAEE)) 
    \cnt[2]_i_1 
       (.I0(\cnt[2]_i_2_n_0 ),
        .I1(\cnt[5]_i_5_n_0 ),
        .I2(\state_tsu[9]_i_3_n_0 ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt[2]_i_3_n_0 ),
        .I5(\cnt[5]_i_7_n_0 ),
        .O(\cnt[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt[2]_i_2 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(state_tsu[14]),
        .I3(gmii_vld),
        .O(\cnt[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cnt[2]_i_3 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .O(\cnt[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF88888F8F88888)) 
    \cnt[3]_i_1 
       (.I0(\cnt[5]_i_4_n_0 ),
        .I1(gmii_vld),
        .I2(\cnt[5]_i_5_n_0 ),
        .I3(\state_tsu[9]_i_3_n_0 ),
        .I4(\cnt[3]_i_2_n_0 ),
        .I5(\cnt[5]_i_7_n_0 ),
        .O(\cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cnt[3]_i_2 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[3] ),
        .O(\cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF88888F8F88888)) 
    \cnt[4]_i_1 
       (.I0(\cnt[5]_i_4_n_0 ),
        .I1(gmii_vld),
        .I2(\cnt[5]_i_5_n_0 ),
        .I3(\state_tsu[9]_i_3_n_0 ),
        .I4(\cnt[4]_i_2_n_0 ),
        .I5(\cnt[5]_i_7_n_0 ),
        .O(\cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cnt[4]_i_2 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[4] ),
        .O(\cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \cnt[5]_i_1 
       (.I0(\cnt[5]_i_3_n_0 ),
        .I1(state_tsu[2]),
        .I2(\mac_dst[47]_i_4_n_0 ),
        .I3(state_tsu[0]),
        .I4(state_tsu[13]),
        .I5(enable),
        .O(\cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00000004000000)) 
    \cnt[5]_i_10 
       (.I0(\state_tsu[10]_i_7_n_0 ),
        .I1(state_tsu[0]),
        .I2(gmii_dat[7]),
        .I3(\state_tsu[2]_i_2_n_0 ),
        .I4(enable),
        .I5(state_tsu[7]),
        .O(\cnt[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDBFFFFFFF)) 
    \cnt[5]_i_11 
       (.I0(gmii_dat[7]),
        .I1(gmii_dat[5]),
        .I2(gmii_dat[3]),
        .I3(gmii_dat[1]),
        .I4(gmii_dat[6]),
        .I5(\ip_dst_reg_n_0_[0] ),
        .O(\cnt[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFF88888F8F88888)) 
    \cnt[5]_i_2 
       (.I0(\cnt[5]_i_4_n_0 ),
        .I1(gmii_vld),
        .I2(\cnt[5]_i_5_n_0 ),
        .I3(\state_tsu[9]_i_3_n_0 ),
        .I4(\cnt[5]_i_6_n_0 ),
        .I5(\cnt[5]_i_7_n_0 ),
        .O(\cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAAFFAABBAF)) 
    \cnt[5]_i_3 
       (.I0(\cnt[5]_i_8_n_0 ),
        .I1(gmii_vld),
        .I2(\state_tsu[9]_i_5_n_0 ),
        .I3(state_tsu[14]),
        .I4(state_tsu[12]),
        .I5(state_tsu[11]),
        .O(\cnt[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \cnt[5]_i_4 
       (.I0(state_tsu[14]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\cnt[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAAAAAA)) 
    \cnt[5]_i_5 
       (.I0(\cnt[5]_i_9_n_0 ),
        .I1(\state_tsu[14]_i_18_n_0 ),
        .I2(\state_tsu[13]_i_7_n_0 ),
        .I3(enable),
        .I4(\state_tsu[2]_i_2_n_0 ),
        .I5(\cnt[5]_i_10_n_0 ),
        .O(\cnt[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \cnt[5]_i_6 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(\cnt[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cnt[5]_i_7 
       (.I0(\cnt[5]_i_11_n_0 ),
        .I1(ptp_vld_ip_dst_i_12_n_0),
        .O(\cnt[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFE01)) 
    \cnt[5]_i_8 
       (.I0(state_tsu[14]),
        .I1(state_tsu[12]),
        .I2(state_tsu[11]),
        .I3(state_tsu[1]),
        .I4(state_tsu[5]),
        .O(\cnt[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F080808)) 
    \cnt[5]_i_9 
       (.I0(state_tsu[6]),
        .I1(\state_tsu[14]_i_28_n_0 ),
        .I2(\state_tsu[10]_i_5_n_0 ),
        .I3(state_tsu[3]),
        .I4(\state_tsu[4]_i_5_n_0 ),
        .I5(state_tsu[2]),
        .O(\cnt[5]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(gmii_clk),
        .CE(\cnt[5]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(gmii_clk),
        .CE(\cnt[5]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(gmii_clk),
        .CE(\cnt[5]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(gmii_clk),
        .CE(\cnt[5]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\cnt[3]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(gmii_clk),
        .CE(\cnt[5]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\cnt[4]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(gmii_clk),
        .CE(\cnt[5]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\cnt[5]_i_2_n_0 ),
        .Q(\cnt_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'hABBBAFAFA888A0A0)) 
    crc_chk_err_i_1
       (.I0(crc_chk_err),
        .I1(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I2(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I3(gmii_err),
        .I4(gmii_vld),
        .I5(crc_chk_err_reg_n_0),
        .O(crc_chk_err_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    crc_chk_err_i_2
       (.I0(crc_chk_err_i_3_n_0),
        .I1(crc_chk_err_i_4_n_0),
        .I2(crc_chk_err_i_5_n_0),
        .I3(crc_chk_err_i_6_n_0),
        .I4(crc_chk_err_i_7_n_0),
        .I5(crc_chk_err_i_8_n_0),
        .O(crc_chk_err));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    crc_chk_err_i_3
       (.I0(p_1_in55_in),
        .I1(p_1_in61_in),
        .I2(p_1_in63_in),
        .I3(p_1_in59_in),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(p_1_in57_in),
        .O(crc_chk_err_i_3_n_0));
  LUT6 #(
    .INIT(64'hFD00FF00FF00FF00)) 
    crc_chk_err_i_4
       (.I0(\crc_reg_reg_n_0_[24] ),
        .I1(p_1_in8_in),
        .I2(p_1_in11_in),
        .I3(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I4(p_1_in5_in),
        .I5(p_1_in2_in),
        .O(crc_chk_err_i_4_n_0));
  LUT6 #(
    .INIT(64'hFB00FF00FF00FF00)) 
    crc_chk_err_i_5
       (.I0(p_1_in35_in),
        .I1(p_1_in41_in),
        .I2(p_1_in43_in),
        .I3(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I4(p_1_in39_in),
        .I5(p_1_in37_in),
        .O(crc_chk_err_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFDF0000FFFF0000)) 
    crc_chk_err_i_6
       (.I0(p_1_in45_in),
        .I1(p_1_in51_in),
        .I2(p_1_in53_in),
        .I3(p_1_in49_in),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(p_1_in47_in),
        .O(crc_chk_err_i_6_n_0));
  LUT6 #(
    .INIT(64'hDF00FF00FF00FF00)) 
    crc_chk_err_i_7
       (.I0(p_1_in25_in),
        .I1(p_1_in31_in),
        .I2(p_1_in33_in),
        .I3(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I4(p_1_in29_in),
        .I5(p_1_in27_in),
        .O(crc_chk_err_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFF7FF00FFFFFF00)) 
    crc_chk_err_i_8
       (.I0(\crc_reg_reg_n_0_[0] ),
        .I1(p_1_in19_in),
        .I2(p_1_in21_in),
        .I3(crc_chk_err_i_9_n_0),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(p_1_in23_in),
        .O(crc_chk_err_i_8_n_0));
  LUT6 #(
    .INIT(64'hFDDDF000FFFFF000)) 
    crc_chk_err_i_9
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_1_in14_in),
        .I2(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I3(gmii_vld),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(p_0_in0_in),
        .O(crc_chk_err_i_9_n_0));
  FDPE #(
    .INIT(1'b1)) 
    crc_chk_err_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .D(crc_chk_err_i_1_n_0),
        .PRE(fifo_vld_i_2_n_0),
        .Q(crc_chk_err_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hD5FFC0CC)) 
    crc_chk_vld_i_1
       (.I0(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I2(gmii_err),
        .I3(gmii_vld),
        .I4(crc_chk_vld_reg_n_0),
        .O(crc_chk_vld_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    crc_chk_vld_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(crc_chk_vld_i_1_n_0),
        .Q(crc_chk_vld_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[0]_i_1 
       (.I0(gmii_dat[1]),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(gmii_dat[7]),
        .I3(\crc_reg_reg_n_0_[24] ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[10]_i_1 
       (.I0(p_1_in21_in),
        .I1(\crc_reg[10]_i_2_n_0 ),
        .I2(\crc_reg[14]_i_2_n_0 ),
        .I3(\crc_reg[28]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[10]_i_2 
       (.I0(gmii_dat[2]),
        .I1(p_1_in14_in),
        .I2(gmii_dat[7]),
        .I3(\crc_reg_reg_n_0_[24] ),
        .O(\crc_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[11]_i_1 
       (.I0(p_1_in2_in),
        .I1(gmii_dat[6]),
        .I2(p_1_in23_in),
        .I3(\crc_reg[11]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[11]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[11]_i_2 
       (.I0(p_1_in11_in),
        .I1(gmii_dat[3]),
        .I2(gmii_dat[4]),
        .I3(p_1_in8_in),
        .I4(gmii_dat[7]),
        .I5(\crc_reg_reg_n_0_[24] ),
        .O(\crc_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[12]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(\crc_reg[26]_i_2_n_0 ),
        .I2(p_1_in25_in),
        .I3(\crc_reg[12]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[12]_i_2 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(gmii_dat[1]),
        .I2(p_1_in11_in),
        .I3(gmii_dat[3]),
        .I4(\crc_reg[17]_i_2_n_0 ),
        .O(\crc_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[13]_i_1 
       (.I0(\crc_reg[14]_i_2_n_0 ),
        .I1(\crc_reg[28]_i_3_n_0 ),
        .I2(p_1_in27_in),
        .I3(\crc_reg[13]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[13]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[13]_i_2 
       (.I0(p_1_in14_in),
        .I1(gmii_dat[2]),
        .I2(gmii_dat[0]),
        .I3(p_0_in0_in),
        .I4(\crc_reg[28]_i_2_n_0 ),
        .I5(\crc_reg[23]_i_2_n_0 ),
        .O(\crc_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[14]_i_1 
       (.I0(\crc_reg[14]_i_2_n_0 ),
        .I1(p_1_in29_in),
        .I2(\crc_reg[14]_i_3_n_0 ),
        .I3(\crc_reg[14]_i_4_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[14]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[14]_i_2 
       (.I0(p_1_in8_in),
        .I1(gmii_dat[4]),
        .O(\crc_reg[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[14]_i_3 
       (.I0(p_0_in0_in),
        .I1(gmii_dat[0]),
        .I2(p_1_in5_in),
        .I3(gmii_dat[5]),
        .O(\crc_reg[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[14]_i_4 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(gmii_dat[1]),
        .I2(p_1_in11_in),
        .I3(gmii_dat[3]),
        .O(\crc_reg[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[15]_i_1 
       (.I0(p_1_in31_in),
        .I1(\crc_reg[30]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_4_n_0 ),
        .I3(\crc_reg[26]_i_3_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[16]_i_1 
       (.I0(\crc_reg[16]_i_2_n_0 ),
        .I1(p_1_in33_in),
        .I2(\crc_reg[26]_i_2_n_0 ),
        .I3(\crc_reg[28]_i_4_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[16]));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[16]_i_2 
       (.I0(p_1_in11_in),
        .I1(gmii_dat[3]),
        .O(\crc_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[17]_i_1 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(gmii_dat[1]),
        .I2(p_1_in35_in),
        .I3(\crc_reg[17]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[17]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[17]_i_2 
       (.I0(gmii_dat[2]),
        .I1(p_1_in14_in),
        .I2(gmii_dat[6]),
        .I3(p_1_in2_in),
        .O(\crc_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[18]_i_1 
       (.I0(\crc_reg[28]_i_3_n_0 ),
        .I1(p_1_in37_in),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(\crc_reg[30]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[19]_i_1 
       (.I0(p_1_in39_in),
        .I1(\crc_reg[30]_i_2_n_0 ),
        .I2(gmii_dat[4]),
        .I3(p_1_in8_in),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[1]_i_1 
       (.I0(\crc_reg[29]_i_2_n_0 ),
        .I1(\crc_reg[26]_i_2_n_0 ),
        .I2(p_1_in2_in),
        .I3(gmii_dat[6]),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF96969600)) 
    \crc_reg[20]_i_1 
       (.I0(p_1_in41_in),
        .I1(gmii_dat[3]),
        .I2(p_1_in11_in),
        .I3(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFF96969600)) 
    \crc_reg[21]_i_1 
       (.I0(p_1_in43_in),
        .I1(gmii_dat[2]),
        .I2(p_1_in14_in),
        .I3(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFF96969600)) 
    \crc_reg[22]_i_1 
       (.I0(p_1_in45_in),
        .I1(gmii_dat[7]),
        .I2(\crc_reg_reg_n_0_[24] ),
        .I3(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[23]_i_1 
       (.I0(\crc_reg[26]_i_2_n_0 ),
        .I1(p_1_in47_in),
        .I2(\crc_reg[23]_i_2_n_0 ),
        .I3(\crc_reg[28]_i_3_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[23]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[23]_i_2 
       (.I0(gmii_dat[6]),
        .I1(p_1_in2_in),
        .O(\crc_reg[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[24]_i_1 
       (.I0(gmii_dat[0]),
        .I1(p_0_in0_in),
        .I2(p_1_in49_in),
        .I3(\crc_reg[24]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[24]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[24]_i_2 
       (.I0(gmii_dat[6]),
        .I1(p_1_in2_in),
        .I2(p_1_in5_in),
        .I3(gmii_dat[5]),
        .O(\crc_reg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[25]_i_1 
       (.I0(p_1_in51_in),
        .I1(\crc_reg[28]_i_2_n_0 ),
        .I2(gmii_dat[4]),
        .I3(p_1_in8_in),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[26]_i_1 
       (.I0(p_1_in53_in),
        .I1(\crc_reg[28]_i_3_n_0 ),
        .I2(\crc_reg[26]_i_2_n_0 ),
        .I3(\crc_reg[26]_i_3_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[26]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[26]_i_2 
       (.I0(gmii_dat[7]),
        .I1(\crc_reg_reg_n_0_[24] ),
        .O(\crc_reg[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[26]_i_3 
       (.I0(p_1_in8_in),
        .I1(gmii_dat[4]),
        .I2(gmii_dat[3]),
        .I3(p_1_in11_in),
        .O(\crc_reg[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6660)) 
    \crc_reg[27]_i_1 
       (.I0(p_1_in55_in),
        .I1(\crc_reg[27]_i_2_n_0 ),
        .I2(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I3(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I4(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[27]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[27]_i_2 
       (.I0(p_1_in14_in),
        .I1(gmii_dat[2]),
        .I2(p_1_in11_in),
        .I3(gmii_dat[3]),
        .I4(\crc_reg[23]_i_2_n_0 ),
        .I5(\crc_reg[30]_i_2_n_0 ),
        .O(\crc_reg[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[28]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(p_1_in57_in),
        .I2(\crc_reg[28]_i_3_n_0 ),
        .I3(\crc_reg[28]_i_4_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[28]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_2 
       (.I0(gmii_dat[5]),
        .I1(p_1_in5_in),
        .O(\crc_reg[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_3 
       (.I0(gmii_dat[1]),
        .I1(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_4 
       (.I0(gmii_dat[2]),
        .I1(p_1_in14_in),
        .O(\crc_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[29]_i_1 
       (.I0(gmii_dat[4]),
        .I1(p_1_in8_in),
        .I2(p_1_in59_in),
        .I3(\crc_reg[29]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[29]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[29]_i_2 
       (.I0(gmii_dat[1]),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_0_in0_in),
        .I3(gmii_dat[0]),
        .O(\crc_reg[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF96969600)) 
    \crc_reg[2]_i_1 
       (.I0(p_1_in5_in),
        .I1(gmii_dat[5]),
        .I2(\crc_reg[2]_i_2_n_0 ),
        .I3(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[2]_i_2 
       (.I0(gmii_dat[0]),
        .I1(p_0_in0_in),
        .I2(\crc_reg[28]_i_3_n_0 ),
        .I3(\crc_reg[26]_i_2_n_0 ),
        .I4(p_1_in2_in),
        .I5(gmii_dat[6]),
        .O(\crc_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[30]_i_1 
       (.I0(p_1_in61_in),
        .I1(\crc_reg[30]_i_2_n_0 ),
        .I2(p_1_in11_in),
        .I3(gmii_dat[3]),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[30]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[30]_i_2 
       (.I0(p_0_in0_in),
        .I1(gmii_dat[0]),
        .O(\crc_reg[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \crc_reg[30]_i_3 
       (.I0(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .O(\crc_reg[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \crc_reg[31]_i_1 
       (.I0(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I2(\FSM_onehot_state_crc_reg_n_0_[2] ),
        .O(\crc_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF96969600)) 
    \crc_reg[31]_i_2 
       (.I0(p_1_in63_in),
        .I1(gmii_dat[2]),
        .I2(p_1_in14_in),
        .I3(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[31]));
  LUT3 #(
    .INIT(8'hF8)) 
    \crc_reg[31]_i_3 
       (.I0(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_crc[0]_i_2_n_0 ),
        .I2(\FSM_onehot_state_crc_reg_n_0_[2] ),
        .O(\crc_reg[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[3]_i_1 
       (.I0(\crc_reg[30]_i_2_n_0 ),
        .I1(gmii_dat[4]),
        .I2(p_1_in8_in),
        .I3(\crc_reg[24]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF96969600)) 
    \crc_reg[4]_i_1 
       (.I0(p_1_in5_in),
        .I1(gmii_dat[5]),
        .I2(\crc_reg[4]_i_2_n_0 ),
        .I3(\FSM_onehot_state_crc_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_crc_reg_n_0_[1] ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[4]_i_2 
       (.I0(p_1_in11_in),
        .I1(gmii_dat[3]),
        .I2(gmii_dat[4]),
        .I3(p_1_in8_in),
        .I4(\crc_reg[26]_i_2_n_0 ),
        .I5(\crc_reg[28]_i_3_n_0 ),
        .O(\crc_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[5]_i_1 
       (.I0(\crc_reg[26]_i_3_n_0 ),
        .I1(\crc_reg[26]_i_2_n_0 ),
        .I2(\crc_reg[17]_i_2_n_0 ),
        .I3(\crc_reg[29]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[6]_i_1 
       (.I0(\crc_reg[28]_i_3_n_0 ),
        .I1(p_1_in11_in),
        .I2(gmii_dat[3]),
        .I3(\crc_reg[13]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[7]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(\crc_reg[7]_i_2_n_0 ),
        .I2(\crc_reg[26]_i_2_n_0 ),
        .I3(\crc_reg[14]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[7]));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[7]_i_2 
       (.I0(p_0_in0_in),
        .I1(gmii_dat[0]),
        .I2(gmii_dat[2]),
        .I3(p_1_in14_in),
        .O(\crc_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[8]_i_1 
       (.I0(p_1_in2_in),
        .I1(gmii_dat[6]),
        .I2(\crc_reg_reg_n_0_[0] ),
        .I3(\crc_reg[11]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[9]_i_1 
       (.I0(p_1_in19_in),
        .I1(\crc_reg[17]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(\crc_reg[16]_i_2_n_0 ),
        .I4(\crc_reg[30]_i_3_n_0 ),
        .I5(\crc_reg[31]_i_3_n_0 ),
        .O(crc_reg[9]));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[0] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[0]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\crc_reg_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[10] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[10]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in37_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[11] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[11]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in39_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[12] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[12]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in41_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[13] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[13]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in43_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[14] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[14]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in45_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[15] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[15]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in47_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[16] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[16]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in49_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[17] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[17]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in51_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[18] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[18]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in53_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[19] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[19]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in55_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[1] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[1]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in19_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[20] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[20]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in57_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[21] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[21]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in59_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[22] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[22]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in61_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[23] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[23]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in63_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[24] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[24]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\crc_reg_reg_n_0_[24] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[25] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[25]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in2_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[26] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[26]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in5_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[27] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[27]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in8_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[28] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[28]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in11_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[29] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[29]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in14_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[2] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[2]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in21_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[30] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[30]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\crc_reg_reg_n_0_[30] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[31] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[31]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_0_in0_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[3] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[3]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in23_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[4] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[4]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in25_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[5] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[5]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in27_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[6] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[6]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in29_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[7] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[7]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in31_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[8] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[8]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in33_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[9] 
       (.C(gmii_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[9]),
        .PRE(fifo_vld_i_2_n_0),
        .Q(p_1_in35_in));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[0]_i_1 
       (.I0(enable),
        .I1(tod_ns[0]),
        .O(\fifo_dat[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_dat[100]_i_1 
       (.I0(fifo_vld_i_4_n_0),
        .I1(enable),
        .O(\fifo_dat[100]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[100]_i_2 
       (.I0(enable),
        .I1(ptp_msg_mode_reg_n_0),
        .O(\fifo_dat[100]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_dat[100]_i_3 
       (.I0(reset_n),
        .O(\fifo_dat[100]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[10]_i_1 
       (.I0(enable),
        .I1(tod_ns[10]),
        .O(\fifo_dat[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[11]_i_1 
       (.I0(tod_ns[11]),
        .I1(enable),
        .O(\fifo_dat[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[12]_i_1 
       (.I0(enable),
        .I1(tod_ns[12]),
        .O(\fifo_dat[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[13]_i_1 
       (.I0(tod_ns[13]),
        .I1(enable),
        .O(\fifo_dat[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[14]_i_1 
       (.I0(enable),
        .I1(tod_ns[14]),
        .O(\fifo_dat[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[15]_i_1 
       (.I0(tod_ns[15]),
        .I1(enable),
        .O(\fifo_dat[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[16]_i_1 
       (.I0(enable),
        .I1(tod_ns[16]),
        .O(\fifo_dat[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[17]_i_1 
       (.I0(tod_ns[17]),
        .I1(enable),
        .O(\fifo_dat[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[18]_i_1 
       (.I0(enable),
        .I1(tod_ns[18]),
        .O(\fifo_dat[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[19]_i_1 
       (.I0(tod_ns[19]),
        .I1(enable),
        .O(\fifo_dat[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[1]_i_1 
       (.I0(tod_ns[1]),
        .I1(enable),
        .O(\fifo_dat[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[20]_i_1 
       (.I0(enable),
        .I1(tod_ns[20]),
        .O(\fifo_dat[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[21]_i_1 
       (.I0(tod_ns[21]),
        .I1(enable),
        .O(\fifo_dat[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[22]_i_1 
       (.I0(enable),
        .I1(tod_ns[22]),
        .O(\fifo_dat[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[23]_i_1 
       (.I0(tod_ns[23]),
        .I1(enable),
        .O(\fifo_dat[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[24]_i_1 
       (.I0(enable),
        .I1(tod_ns[24]),
        .O(\fifo_dat[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[25]_i_1 
       (.I0(tod_ns[25]),
        .I1(enable),
        .O(\fifo_dat[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[26]_i_1 
       (.I0(enable),
        .I1(tod_ns[26]),
        .O(\fifo_dat[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[27]_i_1 
       (.I0(tod_ns[27]),
        .I1(enable),
        .O(\fifo_dat[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[28]_i_1 
       (.I0(enable),
        .I1(tod_ns[28]),
        .O(\fifo_dat[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[29]_i_1 
       (.I0(tod_ns[29]),
        .I1(enable),
        .O(\fifo_dat[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[2]_i_1 
       (.I0(tod_ns[2]),
        .I1(enable),
        .O(\fifo_dat[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[30]_i_1 
       (.I0(enable),
        .I1(tod_ns[30]),
        .O(\fifo_dat[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[31]_i_1 
       (.I0(tod_ns[31]),
        .I1(enable),
        .O(\fifo_dat[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[32]_i_1 
       (.I0(enable),
        .I1(tod_sec[0]),
        .O(\fifo_dat[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[33]_i_1 
       (.I0(tod_sec[1]),
        .I1(enable),
        .O(\fifo_dat[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[34]_i_1 
       (.I0(enable),
        .I1(tod_sec[2]),
        .O(\fifo_dat[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[35]_i_1 
       (.I0(tod_sec[3]),
        .I1(enable),
        .O(\fifo_dat[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[36]_i_1 
       (.I0(tod_sec[4]),
        .I1(enable),
        .O(\fifo_dat[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[37]_i_1 
       (.I0(enable),
        .I1(tod_sec[5]),
        .O(\fifo_dat[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[38]_i_1 
       (.I0(tod_sec[6]),
        .I1(enable),
        .O(\fifo_dat[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[39]_i_1 
       (.I0(tod_sec[7]),
        .I1(enable),
        .O(\fifo_dat[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[3]_i_1 
       (.I0(enable),
        .I1(tod_ns[3]),
        .O(\fifo_dat[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[40]_i_1 
       (.I0(tod_sec[8]),
        .I1(enable),
        .O(\fifo_dat[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[41]_i_1 
       (.I0(tod_sec[9]),
        .I1(enable),
        .O(\fifo_dat[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[42]_i_1 
       (.I0(tod_sec[10]),
        .I1(enable),
        .O(\fifo_dat[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[43]_i_1 
       (.I0(tod_sec[11]),
        .I1(enable),
        .O(\fifo_dat[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[44]_i_1 
       (.I0(tod_sec[12]),
        .I1(enable),
        .O(\fifo_dat[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[45]_i_1 
       (.I0(tod_sec[13]),
        .I1(enable),
        .O(\fifo_dat[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[46]_i_1 
       (.I0(tod_sec[14]),
        .I1(enable),
        .O(\fifo_dat[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[47]_i_1 
       (.I0(tod_sec[15]),
        .I1(enable),
        .O(\fifo_dat[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[48]_i_1 
       (.I0(tod_sec[16]),
        .I1(enable),
        .O(\fifo_dat[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[49]_i_1 
       (.I0(tod_sec[17]),
        .I1(enable),
        .O(\fifo_dat[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[4]_i_1 
       (.I0(enable),
        .I1(tod_ns[4]),
        .O(\fifo_dat[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[50]_i_1 
       (.I0(enable),
        .I1(tod_sec[18]),
        .O(\fifo_dat[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[51]_i_1 
       (.I0(tod_sec[19]),
        .I1(enable),
        .O(\fifo_dat[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[52]_i_1 
       (.I0(enable),
        .I1(tod_sec[20]),
        .O(\fifo_dat[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[53]_i_1 
       (.I0(tod_sec[21]),
        .I1(enable),
        .O(\fifo_dat[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[54]_i_1 
       (.I0(tod_sec[22]),
        .I1(enable),
        .O(\fifo_dat[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[55]_i_1 
       (.I0(tod_sec[23]),
        .I1(enable),
        .O(\fifo_dat[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[56]_i_1 
       (.I0(tod_sec[24]),
        .I1(enable),
        .O(\fifo_dat[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[57]_i_1 
       (.I0(tod_sec[25]),
        .I1(enable),
        .O(\fifo_dat[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[58]_i_1 
       (.I0(tod_sec[26]),
        .I1(enable),
        .O(\fifo_dat[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[59]_i_1 
       (.I0(tod_sec[27]),
        .I1(enable),
        .O(\fifo_dat[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[5]_i_1 
       (.I0(tod_ns[5]),
        .I1(enable),
        .O(\fifo_dat[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[60]_i_1 
       (.I0(tod_sec[28]),
        .I1(enable),
        .O(\fifo_dat[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[61]_i_1 
       (.I0(tod_sec[29]),
        .I1(enable),
        .O(\fifo_dat[61]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[62]_i_1 
       (.I0(tod_sec[30]),
        .I1(enable),
        .O(\fifo_dat[62]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[63]_i_1 
       (.I0(tod_sec[31]),
        .I1(enable),
        .O(\fifo_dat[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[64]_i_1 
       (.I0(tod_sec[32]),
        .I1(enable),
        .O(\fifo_dat[64]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[65]_i_1 
       (.I0(tod_sec[33]),
        .I1(enable),
        .O(\fifo_dat[65]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[66]_i_1 
       (.I0(tod_sec[34]),
        .I1(enable),
        .O(\fifo_dat[66]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[67]_i_1 
       (.I0(tod_sec[35]),
        .I1(enable),
        .O(\fifo_dat[67]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[68]_i_1 
       (.I0(tod_sec[36]),
        .I1(enable),
        .O(\fifo_dat[68]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[69]_i_1 
       (.I0(tod_sec[37]),
        .I1(enable),
        .O(\fifo_dat[69]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[6]_i_1 
       (.I0(enable),
        .I1(tod_ns[6]),
        .O(\fifo_dat[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[70]_i_1 
       (.I0(tod_sec[38]),
        .I1(enable),
        .O(\fifo_dat[70]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[71]_i_1 
       (.I0(enable),
        .I1(tod_sec[39]),
        .O(\fifo_dat[71]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[72]_i_1 
       (.I0(enable),
        .I1(tod_sec[40]),
        .O(\fifo_dat[72]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[73]_i_1 
       (.I0(enable),
        .I1(tod_sec[41]),
        .O(\fifo_dat[73]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[74]_i_1 
       (.I0(enable),
        .I1(tod_sec[42]),
        .O(\fifo_dat[74]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[75]_i_1 
       (.I0(enable),
        .I1(tod_sec[43]),
        .O(\fifo_dat[75]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[76]_i_1 
       (.I0(enable),
        .I1(tod_sec[44]),
        .O(\fifo_dat[76]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[77]_i_1 
       (.I0(enable),
        .I1(tod_sec[45]),
        .O(\fifo_dat[77]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[78]_i_1 
       (.I0(enable),
        .I1(tod_sec[46]),
        .O(\fifo_dat[78]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[79]_i_1 
       (.I0(enable),
        .I1(tod_sec[47]),
        .O(\fifo_dat[79]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[7]_i_1 
       (.I0(tod_ns[7]),
        .I1(enable),
        .O(\fifo_dat[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[80]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[0] ),
        .O(\fifo_dat[80]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[81]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[1] ),
        .O(\fifo_dat[81]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[82]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[2] ),
        .O(\fifo_dat[82]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[83]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[3] ),
        .O(\fifo_dat[83]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[84]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[4] ),
        .O(\fifo_dat[84]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[85]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[5] ),
        .O(\fifo_dat[85]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[86]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[6] ),
        .O(\fifo_dat[86]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[87]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[7] ),
        .O(\fifo_dat[87]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[88]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[8] ),
        .O(\fifo_dat[88]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[89]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[9] ),
        .O(\fifo_dat[89]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[8]_i_1 
       (.I0(enable),
        .I1(tod_ns[8]),
        .O(\fifo_dat[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[90]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[10] ),
        .O(\fifo_dat[90]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[91]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[11] ),
        .O(\fifo_dat[91]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[92]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[12] ),
        .O(\fifo_dat[92]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[93]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[13] ),
        .O(\fifo_dat[93]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[94]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[14] ),
        .O(\fifo_dat[94]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[95]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_seq_id_reg_n_0_[15] ),
        .O(\fifo_dat[95]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_dat[95]_i_2 
       (.I0(reset_n),
        .O(\fifo_dat[95]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[96]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_type_reg_n_0_[0] ),
        .O(\fifo_dat[96]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[97]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_type_reg_n_0_[1] ),
        .O(\fifo_dat[97]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[98]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_type_reg_n_0_[2] ),
        .O(\fifo_dat[98]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[99]_i_1 
       (.I0(enable),
        .I1(\ptp_msg_type_reg_n_0_[3] ),
        .O(\fifo_dat[99]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_dat[9]_i_1 
       (.I0(tod_ns[9]),
        .I1(enable),
        .O(\fifo_dat[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[0] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[0]_i_1_n_0 ),
        .Q(fifo_dat[0]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[100] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[100]_i_2_n_0 ),
        .Q(fifo_dat[100]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[10] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[10]_i_1_n_0 ),
        .Q(fifo_dat[10]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[11] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[11]_i_1_n_0 ),
        .Q(fifo_dat[11]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[12] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[12]_i_1_n_0 ),
        .Q(fifo_dat[12]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[13] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[13]_i_1_n_0 ),
        .Q(fifo_dat[13]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[14] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[14]_i_1_n_0 ),
        .Q(fifo_dat[14]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[15] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[15]_i_1_n_0 ),
        .Q(fifo_dat[15]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[16] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[16]_i_1_n_0 ),
        .Q(fifo_dat[16]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[17] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[17]_i_1_n_0 ),
        .Q(fifo_dat[17]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[18] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[18]_i_1_n_0 ),
        .Q(fifo_dat[18]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[19] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[19]_i_1_n_0 ),
        .Q(fifo_dat[19]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[1] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[1]_i_1_n_0 ),
        .Q(fifo_dat[1]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[20] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[20]_i_1_n_0 ),
        .Q(fifo_dat[20]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[21] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[21]_i_1_n_0 ),
        .Q(fifo_dat[21]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[22] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[22]_i_1_n_0 ),
        .Q(fifo_dat[22]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[23] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[23]_i_1_n_0 ),
        .Q(fifo_dat[23]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[24] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[24]_i_1_n_0 ),
        .Q(fifo_dat[24]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[25] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[25]_i_1_n_0 ),
        .Q(fifo_dat[25]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[26] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[26]_i_1_n_0 ),
        .Q(fifo_dat[26]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[27] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[27]_i_1_n_0 ),
        .Q(fifo_dat[27]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[28] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[28]_i_1_n_0 ),
        .Q(fifo_dat[28]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[29] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[29]_i_1_n_0 ),
        .Q(fifo_dat[29]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[2] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[2]_i_1_n_0 ),
        .Q(fifo_dat[2]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[30] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[30]_i_1_n_0 ),
        .Q(fifo_dat[30]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[31] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[31]_i_1_n_0 ),
        .Q(fifo_dat[31]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[32] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[32]_i_1_n_0 ),
        .Q(fifo_dat[32]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[33] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[33]_i_1_n_0 ),
        .Q(fifo_dat[33]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[34] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[34]_i_1_n_0 ),
        .Q(fifo_dat[34]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[35] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[35]_i_1_n_0 ),
        .Q(fifo_dat[35]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[36] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[36]_i_1_n_0 ),
        .Q(fifo_dat[36]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[37] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[37]_i_1_n_0 ),
        .Q(fifo_dat[37]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[38] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[38]_i_1_n_0 ),
        .Q(fifo_dat[38]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[39] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[39]_i_1_n_0 ),
        .Q(fifo_dat[39]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[3] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[3]_i_1_n_0 ),
        .Q(fifo_dat[3]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[40] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[40]_i_1_n_0 ),
        .Q(fifo_dat[40]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[41] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[41]_i_1_n_0 ),
        .Q(fifo_dat[41]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[42] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[42]_i_1_n_0 ),
        .Q(fifo_dat[42]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[43] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[43]_i_1_n_0 ),
        .Q(fifo_dat[43]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[44] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[44]_i_1_n_0 ),
        .Q(fifo_dat[44]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[45] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[45]_i_1_n_0 ),
        .Q(fifo_dat[45]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[46] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[46]_i_1_n_0 ),
        .Q(fifo_dat[46]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[47] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[47]_i_1_n_0 ),
        .Q(fifo_dat[47]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[48] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[48]_i_1_n_0 ),
        .Q(fifo_dat[48]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[49] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[49]_i_1_n_0 ),
        .Q(fifo_dat[49]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[4] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[4]_i_1_n_0 ),
        .Q(fifo_dat[4]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[50] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[50]_i_1_n_0 ),
        .Q(fifo_dat[50]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[51] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[51]_i_1_n_0 ),
        .Q(fifo_dat[51]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[52] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[52]_i_1_n_0 ),
        .Q(fifo_dat[52]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[53] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[53]_i_1_n_0 ),
        .Q(fifo_dat[53]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[54] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[54]_i_1_n_0 ),
        .Q(fifo_dat[54]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[55] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[55]_i_1_n_0 ),
        .Q(fifo_dat[55]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[56] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[56]_i_1_n_0 ),
        .Q(fifo_dat[56]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[57] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[57]_i_1_n_0 ),
        .Q(fifo_dat[57]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[58] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[58]_i_1_n_0 ),
        .Q(fifo_dat[58]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[59] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[59]_i_1_n_0 ),
        .Q(fifo_dat[59]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[5] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[5]_i_1_n_0 ),
        .Q(fifo_dat[5]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[60] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[60]_i_1_n_0 ),
        .Q(fifo_dat[60]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[61] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[61]_i_1_n_0 ),
        .Q(fifo_dat[61]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[62] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[62]_i_1_n_0 ),
        .Q(fifo_dat[62]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[63] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[63]_i_1_n_0 ),
        .Q(fifo_dat[63]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[64] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[64]_i_1_n_0 ),
        .Q(fifo_dat[64]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[65] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[65]_i_1_n_0 ),
        .Q(fifo_dat[65]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[66] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[66]_i_1_n_0 ),
        .Q(fifo_dat[66]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[67] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[67]_i_1_n_0 ),
        .Q(fifo_dat[67]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[68] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[68]_i_1_n_0 ),
        .Q(fifo_dat[68]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[69] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[69]_i_1_n_0 ),
        .Q(fifo_dat[69]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[6] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[6]_i_1_n_0 ),
        .Q(fifo_dat[6]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[70] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[70]_i_1_n_0 ),
        .Q(fifo_dat[70]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[71] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[71]_i_1_n_0 ),
        .Q(fifo_dat[71]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[72] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[72]_i_1_n_0 ),
        .Q(fifo_dat[72]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[73] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[73]_i_1_n_0 ),
        .Q(fifo_dat[73]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[74] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[74]_i_1_n_0 ),
        .Q(fifo_dat[74]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[75] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[75]_i_1_n_0 ),
        .Q(fifo_dat[75]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[76] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[76]_i_1_n_0 ),
        .Q(fifo_dat[76]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[77] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[77]_i_1_n_0 ),
        .Q(fifo_dat[77]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[78] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[78]_i_1_n_0 ),
        .Q(fifo_dat[78]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[79] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[79]_i_1_n_0 ),
        .Q(fifo_dat[79]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[7] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[7]_i_1_n_0 ),
        .Q(fifo_dat[7]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[80] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[80]_i_1_n_0 ),
        .Q(fifo_dat[80]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[81] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[81]_i_1_n_0 ),
        .Q(fifo_dat[81]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[82] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[82]_i_1_n_0 ),
        .Q(fifo_dat[82]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[83] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[83]_i_1_n_0 ),
        .Q(fifo_dat[83]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[84] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[84]_i_1_n_0 ),
        .Q(fifo_dat[84]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[85] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[85]_i_1_n_0 ),
        .Q(fifo_dat[85]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[86] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[86]_i_1_n_0 ),
        .Q(fifo_dat[86]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[87] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[87]_i_1_n_0 ),
        .Q(fifo_dat[87]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[88] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[88]_i_1_n_0 ),
        .Q(fifo_dat[88]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[89] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[89]_i_1_n_0 ),
        .Q(fifo_dat[89]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[8] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[8]_i_1_n_0 ),
        .Q(fifo_dat[8]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[90] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[90]_i_1_n_0 ),
        .Q(fifo_dat[90]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[91] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[91]_i_1_n_0 ),
        .Q(fifo_dat[91]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[92] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[92]_i_1_n_0 ),
        .Q(fifo_dat[92]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[93] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[93]_i_1_n_0 ),
        .Q(fifo_dat[93]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[94] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[94]_i_1_n_0 ),
        .Q(fifo_dat[94]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[95] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[95]_i_1_n_0 ),
        .Q(fifo_dat[95]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[96] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[96]_i_1_n_0 ),
        .Q(fifo_dat[96]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[97] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[97]_i_1_n_0 ),
        .Q(fifo_dat[97]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[98] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[98]_i_1_n_0 ),
        .Q(fifo_dat[98]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[99] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[99]_i_1_n_0 ),
        .Q(fifo_dat[99]));
  FDCE #(
    .INIT(1'b0)) 
    \fifo_dat_reg[9] 
       (.C(gmii_clk),
        .CE(\fifo_dat[100]_i_1_n_0 ),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(\fifo_dat[9]_i_1_n_0 ),
        .Q(fifo_dat[9]));
  LUT6 #(
    .INIT(64'h080808FF08080800)) 
    fifo_vld_i_1
       (.I0(enable),
        .I1(state_tsu[13]),
        .I2(fifo_vld_i_3_n_0),
        .I3(fifo_vld_i_4_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(fifo_vld),
        .O(fifo_vld_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_vld_i_2
       (.I0(reset_n),
        .O(fifo_vld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    fifo_vld_i_3
       (.I0(\ptp_msg_type_reg_n_0_[3] ),
        .I1(\ptp_msg_type_reg_n_0_[2] ),
        .I2(\ptp_msg_type_reg_n_0_[1] ),
        .O(fifo_vld_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    fifo_vld_i_4
       (.I0(fifo_vld_i_6_n_0),
        .I1(state_tsu[12]),
        .I2(state_tsu[13]),
        .I3(fifo_vld_i_3_n_0),
        .I4(state_tsu[14]),
        .I5(fifo_vld_i_7_n_0),
        .O(fifo_vld_i_4_n_0));
  LUT6 #(
    .INIT(64'h5555555555575755)) 
    fifo_vld_i_5
       (.I0(enable),
        .I1(\mac_dst[47]_i_4_n_0 ),
        .I2(state_tsu[2]),
        .I3(state_tsu[0]),
        .I4(state_tsu[14]),
        .I5(ptp_vld_msg_i_2_n_0),
        .O(fifo_vld_i_5_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    fifo_vld_i_6
       (.I0(state_tsu[11]),
        .I1(state_tsu[1]),
        .I2(state_tsu[5]),
        .O(fifo_vld_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    fifo_vld_i_7
       (.I0(state_tsu[2]),
        .I1(state_tsu[7]),
        .I2(state_tsu[4]),
        .I3(state_tsu[8]),
        .I4(ptp_vld_msg_i_5_n_0),
        .I5(state_tsu[0]),
        .O(fifo_vld_i_7_n_0));
  FDCE #(
    .INIT(1'b0)) 
    fifo_vld_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(fifo_vld_i_1_n_0),
        .Q(fifo_vld));
  LUT6 #(
    .INIT(64'hEFEFEF00EF00EF00)) 
    gmii_err_reg_i_1
       (.I0(gmii_err_reg_i_2_n_0),
        .I1(\mac_dst[47]_i_3_n_0 ),
        .I2(state_tsu[0]),
        .I3(gmii_err_reg_reg_n_0),
        .I4(gmii_err),
        .I5(gmii_vld),
        .O(gmii_err_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    gmii_err_reg_i_2
       (.I0(ptp_vld_msg_i_5_n_0),
        .I1(state_tsu[8]),
        .I2(state_tsu[4]),
        .I3(state_tsu[7]),
        .I4(state_tsu[2]),
        .O(gmii_err_reg_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    gmii_err_reg_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(gmii_err_reg),
        .Q(gmii_err_reg_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[0]_i_1 
       (.I0(gmii_dat[0]),
        .I1(enable),
        .O(\ip_dst[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[10]_i_1 
       (.I0(\ip_dst_reg_n_0_[2] ),
        .I1(enable),
        .O(\ip_dst[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[11]_i_1 
       (.I0(enable),
        .I1(\ip_dst_reg_n_0_[3] ),
        .O(\ip_dst[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[12]_i_1 
       (.I0(\ip_dst_reg_n_0_[4] ),
        .I1(enable),
        .O(\ip_dst[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[13]_i_1 
       (.I0(\ip_dst_reg_n_0_[5] ),
        .I1(enable),
        .O(\ip_dst[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[14]_i_1 
       (.I0(enable),
        .I1(\ip_dst_reg_n_0_[6] ),
        .O(\ip_dst[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[15]_i_1 
       (.I0(\ip_dst_reg_n_0_[7] ),
        .I1(enable),
        .O(\ip_dst[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[16]_i_1 
       (.I0(\ip_dst_reg_n_0_[8] ),
        .I1(enable),
        .O(\ip_dst[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[17]_i_1 
       (.I0(enable),
        .I1(\ip_dst_reg_n_0_[9] ),
        .O(\ip_dst[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[18]_i_1 
       (.I0(\ip_dst_reg_n_0_[10] ),
        .I1(enable),
        .O(\ip_dst[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[19]_i_1 
       (.I0(enable),
        .I1(\ip_dst_reg_n_0_[11] ),
        .O(\ip_dst[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[1]_i_1 
       (.I0(enable),
        .I1(gmii_dat[1]),
        .O(\ip_dst[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[20]_i_1 
       (.I0(\ip_dst_reg_n_0_[12] ),
        .I1(enable),
        .O(\ip_dst[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[21]_i_1 
       (.I0(\ip_dst_reg_n_0_[13] ),
        .I1(enable),
        .O(\ip_dst[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[22]_i_1 
       (.I0(\ip_dst_reg_n_0_[14] ),
        .I1(enable),
        .O(\ip_dst[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000020FFFFFFFF)) 
    \ip_dst[23]_i_1 
       (.I0(ptp_vld_udp_i_2_n_0),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(enable),
        .O(\ip_dst[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[23]_i_2 
       (.I0(\ip_dst_reg_n_0_[15] ),
        .I1(enable),
        .O(\ip_dst[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[2]_i_1 
       (.I0(gmii_dat[2]),
        .I1(enable),
        .O(\ip_dst[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[3]_i_1 
       (.I0(gmii_dat[3]),
        .I1(enable),
        .O(\ip_dst[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[4]_i_1 
       (.I0(gmii_dat[4]),
        .I1(enable),
        .O(\ip_dst[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[5]_i_1 
       (.I0(gmii_dat[5]),
        .I1(enable),
        .O(\ip_dst[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[6]_i_1 
       (.I0(enable),
        .I1(gmii_dat[6]),
        .O(\ip_dst[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[7]_i_1 
       (.I0(gmii_dat[7]),
        .I1(enable),
        .O(\ip_dst[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[8]_i_1 
       (.I0(\ip_dst_reg_n_0_[0] ),
        .I1(enable),
        .O(\ip_dst[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_dst[9]_i_1 
       (.I0(enable),
        .I1(\ip_dst_reg_n_0_[1] ),
        .O(\ip_dst[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[0] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[0]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[10] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[10]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[11] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[11]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[12] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[12]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[13] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[13]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[14] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[14]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[15] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[15]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[16] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[16]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[17] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[17]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[18] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[18]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[19] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[19]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[1] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[1]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[20] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[20]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[21] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[21]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[22] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[22]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[23] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[23]_i_2_n_0 ),
        .Q(\ip_dst_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[2] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[2]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[3] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[3]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[4] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[4]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[5] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[5]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[6] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[6]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[7] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[7]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[8] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[8]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ip_dst_reg[9] 
       (.C(gmii_clk),
        .CE(\ip_dst[23]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[9]_i_1_n_0 ),
        .Q(\ip_dst_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[0]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[0]),
        .O(\mac_dst[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[10]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[2] ),
        .O(\mac_dst[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[11]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[3] ),
        .O(\mac_dst[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[12]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[4] ),
        .O(\mac_dst[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[13]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[5] ),
        .O(\mac_dst[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[14]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[6] ),
        .O(\mac_dst[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[15]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[7] ),
        .O(\mac_dst[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[16]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[8] ),
        .O(\mac_dst[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[17]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[9] ),
        .O(\mac_dst[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[18]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[10] ),
        .O(\mac_dst[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[19]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[11] ),
        .O(\mac_dst[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[1]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[1]),
        .O(\mac_dst[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[20]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[12] ),
        .O(\mac_dst[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[21]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[13] ),
        .O(\mac_dst[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[22]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[14] ),
        .O(\mac_dst[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[23]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[15] ),
        .O(\mac_dst[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[24]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[16] ),
        .O(\mac_dst[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[25]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[17] ),
        .O(\mac_dst[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[26]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[18] ),
        .O(\mac_dst[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[27]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[19] ),
        .O(\mac_dst[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[28]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[20] ),
        .O(\mac_dst[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[29]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[21] ),
        .O(\mac_dst[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[2]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[2]),
        .O(\mac_dst[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[30]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[22] ),
        .O(\mac_dst[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[31]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[23] ),
        .O(\mac_dst[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[32]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[24] ),
        .O(\mac_dst[32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[33]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[25] ),
        .O(\mac_dst[33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[34]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[26] ),
        .O(\mac_dst[34]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[35]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[27] ),
        .O(\mac_dst[35]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[36]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[28] ),
        .O(\mac_dst[36]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[37]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[29] ),
        .O(\mac_dst[37]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[38]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[30] ),
        .O(\mac_dst[38]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[39]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[31] ),
        .O(\mac_dst[39]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[3]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[3]),
        .O(\mac_dst[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[40]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[32] ),
        .O(\mac_dst[40]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[41]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[33] ),
        .O(\mac_dst[41]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[42]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[34] ),
        .O(\mac_dst[42]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[43]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[35] ),
        .O(\mac_dst[43]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[44]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[36] ),
        .O(\mac_dst[44]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[45]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[37] ),
        .O(\mac_dst[45]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[46]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[38] ),
        .O(\mac_dst[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3337337F33373373)) 
    \mac_dst[47]_i_1 
       (.I0(\mac_dst[47]_i_3_n_0 ),
        .I1(enable),
        .I2(state_tsu[2]),
        .I3(\mac_dst[47]_i_4_n_0 ),
        .I4(state_tsu[0]),
        .I5(\mac_dst[47]_i_5_n_0 ),
        .O(\mac_dst[47]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[47]_i_2 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[39] ),
        .O(\mac_dst[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mac_dst[47]_i_3 
       (.I0(state_tsu[5]),
        .I1(state_tsu[11]),
        .I2(state_tsu[1]),
        .I3(state_tsu[13]),
        .I4(state_tsu[12]),
        .I5(state_tsu[14]),
        .O(\mac_dst[47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mac_dst[47]_i_4 
       (.I0(state_tsu[7]),
        .I1(state_tsu[4]),
        .I2(state_tsu[8]),
        .I3(\state_tsu[10]_i_6_n_0 ),
        .I4(state_tsu[9]),
        .I5(state_tsu[10]),
        .O(\mac_dst[47]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \mac_dst[47]_i_5 
       (.I0(\mac_dst[47]_i_6_n_0 ),
        .I1(state_tsu[11]),
        .I2(state_tsu[5]),
        .I3(state_tsu[1]),
        .I4(\state_tsu[9]_i_5_n_0 ),
        .O(\mac_dst[47]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mac_dst[47]_i_6 
       (.I0(state_tsu[13]),
        .I1(state_tsu[12]),
        .I2(state_tsu[14]),
        .O(\mac_dst[47]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[4]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[4]),
        .O(\mac_dst[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[5]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[5]),
        .O(\mac_dst[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[6]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[6]),
        .O(\mac_dst[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[7]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(gmii_dat[7]),
        .O(\mac_dst[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[8]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[0] ),
        .O(\mac_dst[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mac_dst[9]_i_1 
       (.I0(enable),
        .I1(state_tsu[2]),
        .I2(\mac_dst_reg_n_0_[1] ),
        .O(\mac_dst[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[0] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[0]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[10] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[10]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[11] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[11]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[12] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[12]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[13] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[13]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[14] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[14]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[15] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[15]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[16] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[16]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[17] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[17]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[18] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[18]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[19] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[19]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[1] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[1]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[20] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[20]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[21] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[21]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[22] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[22]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[23] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[23]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[24] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[24]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[25] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[25]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[26] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[26]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[27] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[27]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[28] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[28]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[29] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[29]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[2] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[2]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[30] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[30]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[31] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[31]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[32] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[32]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[32] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[33] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[33]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[33] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[34] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[34]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[34] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[35] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[35]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[35] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[36] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[36]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[36] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[37] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[37]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[37] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[38] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[38]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[38] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[39] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[39]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[39] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[3] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[3]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[40] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[40]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[40] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[41] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[41]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[41] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[42] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[42]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[42] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[43] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[43]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[43] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[44] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[44]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[44] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[45] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[45]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[45] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[46] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[46]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[46] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[47] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[47]_i_2_n_0 ),
        .Q(\mac_dst_reg_n_0_[47] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[4] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[4]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[5] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[5]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[6] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[6]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[7] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[7]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[8] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[8]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_dst_reg[9] 
       (.C(gmii_clk),
        .CE(\mac_dst[47]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\mac_dst[9]_i_1_n_0 ),
        .Q(\mac_dst_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hAAAAAEEEAAAAA222)) 
    ptp_msg_mode_i_1
       (.I0(ptp_msg_mode_i_2_n_0),
        .I1(enable),
        .I2(ptp_msg_mode_i_3_n_0),
        .I3(ptp_vld_eth_ptp_i_3_n_0),
        .I4(ptp_msg_mode_i_4_n_0),
        .I5(ptp_msg_mode_reg_n_0),
        .O(ptp_msg_mode_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ptp_msg_mode_i_2
       (.I0(\state_tsu[5]_i_6_n_0 ),
        .I1(ptp_vld_udp_i_6_n_0),
        .I2(gmii_dat[0]),
        .I3(gmii_dat[2]),
        .I4(gmii_dat[4]),
        .I5(enable),
        .O(ptp_msg_mode_i_2_n_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ptp_msg_mode_i_3
       (.I0(\state_tsu[5]_i_6_n_0 ),
        .I1(ptp_vld_udp_i_6_n_0),
        .I2(state_tsu[7]),
        .I3(state_tsu[8]),
        .I4(state_tsu[4]),
        .I5(\state_tsu[12]_i_12_n_0 ),
        .O(ptp_msg_mode_i_3_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    ptp_msg_mode_i_4
       (.I0(state_tsu[4]),
        .I1(state_tsu[8]),
        .I2(state_tsu[7]),
        .I3(ptp_vld_eth_ptp_i_4_n_0),
        .I4(ptp_vld_eth_ptp_i_3_n_0),
        .O(ptp_msg_mode_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_msg_mode_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_msg_mode_i_1_n_0),
        .Q(ptp_msg_mode_reg_n_0));
  LUT6 #(
    .INIT(64'h00020000FFFFFFFF)) 
    \ptp_msg_seq_id[15]_i_1 
       (.I0(\type_leng[7]_i_4_n_0 ),
        .I1(state_tsu[4]),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(state_tsu[7]),
        .I4(state_tsu[8]),
        .I5(enable),
        .O(\ptp_msg_seq_id[15]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[0] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[0]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[10] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[82]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[11] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[83]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[12] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[84]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[13] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[85]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[14] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[86]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[15] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[87]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[1] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[1]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[2] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[2]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[3] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[3]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[4] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[4]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[5] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[5]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[6] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[6]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[7] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\ip_dst[7]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[8] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[80]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_seq_id_reg[9] 
       (.C(gmii_clk),
        .CE(\ptp_msg_seq_id[15]_i_1_n_0 ),
        .CLR(\fifo_dat[95]_i_2_n_0 ),
        .D(\fifo_dat[81]_i_1_n_0 ),
        .Q(\ptp_msg_seq_id_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ptp_msg_type[0]_i_1 
       (.I0(gmii_dat[0]),
        .I1(enable),
        .O(\ptp_msg_type[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ptp_msg_type[1]_i_1 
       (.I0(gmii_dat[1]),
        .I1(enable),
        .O(\ptp_msg_type[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ptp_msg_type[2]_i_1 
       (.I0(gmii_dat[2]),
        .I1(enable),
        .O(\ptp_msg_type[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000008FFFFFFFF)) 
    \ptp_msg_type[3]_i_1 
       (.I0(\type_leng[7]_i_4_n_0 ),
        .I1(\ptp_msg_type[3]_i_3_n_0 ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[4] ),
        .I4(\cnt_reg_n_0_[5] ),
        .I5(enable),
        .O(\ptp_msg_type[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ptp_msg_type[3]_i_2 
       (.I0(gmii_dat[3]),
        .I1(enable),
        .O(\ptp_msg_type[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ptp_msg_type[3]_i_3 
       (.I0(state_tsu[4]),
        .I1(state_tsu[8]),
        .I2(state_tsu[7]),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[3] ),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\ptp_msg_type[3]_i_3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ptp_msg_type_reg[0] 
       (.C(gmii_clk),
        .CE(\ptp_msg_type[3]_i_1_n_0 ),
        .D(\ptp_msg_type[0]_i_1_n_0 ),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\ptp_msg_type_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \ptp_msg_type_reg[1] 
       (.C(gmii_clk),
        .CE(\ptp_msg_type[3]_i_1_n_0 ),
        .D(\ptp_msg_type[1]_i_1_n_0 ),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\ptp_msg_type_reg_n_0_[1] ));
  FDPE #(
    .INIT(1'b1)) 
    \ptp_msg_type_reg[2] 
       (.C(gmii_clk),
        .CE(\ptp_msg_type[3]_i_1_n_0 ),
        .D(\ptp_msg_type[2]_i_1_n_0 ),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\ptp_msg_type_reg_n_0_[2] ));
  FDPE #(
    .INIT(1'b1)) 
    \ptp_msg_type_reg[3] 
       (.C(gmii_clk),
        .CE(\ptp_msg_type[3]_i_1_n_0 ),
        .D(\ptp_msg_type[3]_i_2_n_0 ),
        .PRE(fifo_vld_i_2_n_0),
        .Q(\ptp_msg_type_reg_n_0_[3] ));
  LUT5 #(
    .INIT(32'h0008FFFF)) 
    \ptp_msg_version[3]_i_1 
       (.I0(ptp_vld_eth_ptp_i_3_n_0),
        .I1(state_tsu[7]),
        .I2(state_tsu[8]),
        .I3(state_tsu[4]),
        .I4(enable),
        .O(\ptp_msg_version[3]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_version_reg[0] 
       (.C(gmii_clk),
        .CE(\ptp_msg_version[3]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[0]_i_1_n_0 ),
        .Q(\ptp_msg_version_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_version_reg[1] 
       (.C(gmii_clk),
        .CE(\ptp_msg_version[3]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[1]_i_1_n_0 ),
        .Q(\ptp_msg_version_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_version_reg[2] 
       (.C(gmii_clk),
        .CE(\ptp_msg_version[3]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[2]_i_1_n_0 ),
        .Q(\ptp_msg_version_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \ptp_msg_version_reg[3] 
       (.C(gmii_clk),
        .CE(\ptp_msg_version[3]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[3]_i_1_n_0 ),
        .Q(\ptp_msg_version_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hA0A0BFFFA0A08000)) 
    ptp_vld_eth_ptp_i_1
       (.I0(ptp_vld_eth_ptp_i_2_n_0),
        .I1(ptp_vld_eth_ptp_i_3_n_0),
        .I2(ptp_vld_eth_ptp_i_4_n_0),
        .I3(ptp_vld_eth_ptp_i_5_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_eth_ptp),
        .O(ptp_vld_eth_ptp_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ptp_vld_eth_ptp_i_10
       (.I0(\type_leng_reg_n_0_[2] ),
        .I1(\type_leng_reg_n_0_[1] ),
        .I2(\type_leng_reg_n_0_[3] ),
        .I3(\type_leng_reg_n_0_[4] ),
        .O(ptp_vld_eth_ptp_i_10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ptp_vld_eth_ptp_i_2
       (.I0(state_tsu[4]),
        .I1(enable),
        .O(ptp_vld_eth_ptp_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ptp_vld_eth_ptp_i_3
       (.I0(\type_leng[7]_i_4_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(ptp_vld_eth_ptp_i_6_n_0),
        .I5(\cnt_reg_n_0_[1] ),
        .O(ptp_vld_eth_ptp_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ptp_vld_eth_ptp_i_4
       (.I0(gmii_dat[2]),
        .I1(gmii_dat[0]),
        .I2(gmii_dat[4]),
        .I3(gmii_dat[1]),
        .I4(ptp_vld_eth_ptp_i_7_n_0),
        .I5(ptp_vld_eth_ptp_i_8_n_0),
        .O(ptp_vld_eth_ptp_i_4_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    ptp_vld_eth_ptp_i_5
       (.I0(state_tsu[4]),
        .I1(state_tsu[8]),
        .I2(state_tsu[7]),
        .O(ptp_vld_eth_ptp_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ptp_vld_eth_ptp_i_6
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[4] ),
        .O(ptp_vld_eth_ptp_i_6_n_0));
  LUT4 #(
    .INIT(16'hAAAB)) 
    ptp_vld_eth_ptp_i_7
       (.I0(ptp_vld_eth_ptp_i_9_n_0),
        .I1(ptp_vld_mac_dst_peer),
        .I2(ptp_vld_mac_dst_delay),
        .I3(vld_mac_dst),
        .O(ptp_vld_eth_ptp_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ptp_vld_eth_ptp_i_8
       (.I0(\type_leng_reg_n_0_[6] ),
        .I1(\type_leng_reg_n_0_[5] ),
        .I2(\type_leng_reg_n_0_[0] ),
        .I3(ptp_vld_eth_ptp_i_10_n_0),
        .I4(gmii_dat[3]),
        .O(ptp_vld_eth_ptp_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ptp_vld_eth_ptp_i_9
       (.I0(gmii_dat[5]),
        .I1(\type_leng_reg_n_0_[7] ),
        .I2(gmii_dat[7]),
        .I3(gmii_dat[6]),
        .O(ptp_vld_eth_ptp_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_eth_ptp_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(ptp_vld_eth_ptp_i_1_n_0),
        .Q(ptp_vld_eth_ptp));
  LUT6 #(
    .INIT(64'h88888FFF88888000)) 
    ptp_vld_ip_dst_delay_i_1
       (.I0(state_tsu[5]),
        .I1(enable),
        .I2(ptp_vld_ip_dst_delay_i_2_n_0),
        .I3(ptp_vld_ip_dst_i_4_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_ip_dst_delay),
        .O(ptp_vld_ip_dst_delay_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ptp_vld_ip_dst_delay_i_2
       (.I0(\ip_dst_reg_n_0_[0] ),
        .I1(gmii_dat[6]),
        .I2(gmii_dat[7]),
        .I3(gmii_dat[1]),
        .I4(gmii_dat[3]),
        .I5(gmii_dat[5]),
        .O(ptp_vld_ip_dst_delay_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_ip_dst_delay_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_ip_dst_delay_i_1_n_0),
        .Q(ptp_vld_ip_dst_delay));
  LUT6 #(
    .INIT(64'h22002FFF22002000)) 
    ptp_vld_ip_dst_i_1
       (.I0(ptp_vld_ip_dst_i_2_n_0),
        .I1(ptp_vld_ip_dst_i_3_n_0),
        .I2(ptp_vld_ip_dst_i_4_n_0),
        .I3(ptp_vld_ip_dst_i_5_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_ip_dst),
        .O(ptp_vld_ip_dst_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ptp_vld_ip_dst_i_10
       (.I0(\ip_dst_reg_n_0_[4] ),
        .I1(\ip_dst_reg_n_0_[3] ),
        .I2(\ip_dst_reg_n_0_[6] ),
        .I3(\ip_dst_reg_n_0_[5] ),
        .O(ptp_vld_ip_dst_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    ptp_vld_ip_dst_i_11
       (.I0(gmii_dat[2]),
        .I1(gmii_dat[4]),
        .I2(\ip_dst_reg_n_0_[23] ),
        .I3(gmii_dat[0]),
        .I4(\ip_dst_reg_n_0_[2] ),
        .I5(\ip_dst_reg_n_0_[1] ),
        .O(ptp_vld_ip_dst_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    ptp_vld_ip_dst_i_12
       (.I0(ptp_vld_ip_dst_i_3_n_0),
        .I1(ptp_vld_ip_dst_i_13_n_0),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[5] ),
        .I4(\cnt_reg_n_0_[4] ),
        .O(ptp_vld_ip_dst_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    ptp_vld_ip_dst_i_13
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[3] ),
        .O(ptp_vld_ip_dst_i_13_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ptp_vld_ip_dst_i_2
       (.I0(state_tsu[5]),
        .I1(enable),
        .O(ptp_vld_ip_dst_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ptp_vld_ip_dst_i_3
       (.I0(ptp_vld_ip_dst_i_6_n_0),
        .I1(ptp_vld_ip_dst_i_7_n_0),
        .I2(ptp_vld_ip_dst_i_8_n_0),
        .I3(ptp_vld_ip_dst_i_9_n_0),
        .I4(ptp_vld_ip_dst_i_10_n_0),
        .I5(ptp_vld_ip_dst_i_11_n_0),
        .O(ptp_vld_ip_dst_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h4)) 
    ptp_vld_ip_dst_i_4
       (.I0(ptp_vld_ip_dst_i_12_n_0),
        .I1(ptp_vld_udp_i_2_n_0),
        .O(ptp_vld_ip_dst_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000010000800000)) 
    ptp_vld_ip_dst_i_5
       (.I0(gmii_dat[5]),
        .I1(gmii_dat[3]),
        .I2(gmii_dat[1]),
        .I3(gmii_dat[7]),
        .I4(gmii_dat[6]),
        .I5(\ip_dst_reg_n_0_[0] ),
        .O(ptp_vld_ip_dst_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ptp_vld_ip_dst_i_6
       (.I0(\ip_dst_reg_n_0_[16] ),
        .I1(\ip_dst_reg_n_0_[15] ),
        .I2(\ip_dst_reg_n_0_[18] ),
        .I3(\ip_dst_reg_n_0_[17] ),
        .O(ptp_vld_ip_dst_i_6_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    ptp_vld_ip_dst_i_7
       (.I0(\ip_dst_reg_n_0_[20] ),
        .I1(\ip_dst_reg_n_0_[19] ),
        .I2(\ip_dst_reg_n_0_[22] ),
        .I3(\ip_dst_reg_n_0_[21] ),
        .O(ptp_vld_ip_dst_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ptp_vld_ip_dst_i_8
       (.I0(\ip_dst_reg_n_0_[8] ),
        .I1(\ip_dst_reg_n_0_[7] ),
        .I2(\ip_dst_reg_n_0_[10] ),
        .I3(\ip_dst_reg_n_0_[9] ),
        .O(ptp_vld_ip_dst_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ptp_vld_ip_dst_i_9
       (.I0(\ip_dst_reg_n_0_[12] ),
        .I1(\ip_dst_reg_n_0_[11] ),
        .I2(\ip_dst_reg_n_0_[14] ),
        .I3(\ip_dst_reg_n_0_[13] ),
        .O(ptp_vld_ip_dst_i_9_n_0));
  LUT6 #(
    .INIT(64'h88888FFF88888000)) 
    ptp_vld_ip_dst_peer_i_1
       (.I0(state_tsu[5]),
        .I1(enable),
        .I2(ptp_vld_ip_dst_i_4_n_0),
        .I3(ptp_vld_ip_dst_peer_i_2_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_ip_dst_peer),
        .O(ptp_vld_ip_dst_peer_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    ptp_vld_ip_dst_peer_i_2
       (.I0(\ip_dst_reg_n_0_[0] ),
        .I1(gmii_dat[6]),
        .I2(gmii_dat[1]),
        .I3(gmii_dat[3]),
        .I4(gmii_dat[7]),
        .I5(gmii_dat[5]),
        .O(ptp_vld_ip_dst_peer_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_ip_dst_peer_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_ip_dst_peer_i_1_n_0),
        .Q(ptp_vld_ip_dst_peer));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_ip_dst_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_ip_dst_i_1_n_0),
        .Q(ptp_vld_ip_dst));
  LUT5 #(
    .INIT(32'h888F8880)) 
    ptp_vld_mac_dst_delay_i_1
       (.I0(state_tsu[3]),
        .I1(enable),
        .I2(ptp_vld_mac_dst_delay_i_2_n_0),
        .I3(fifo_vld_i_5_n_0),
        .I4(ptp_vld_mac_dst_delay),
        .O(ptp_vld_mac_dst_delay_i_1_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    ptp_vld_mac_dst_delay_i_10
       (.I0(\mac_dst_reg_n_0_[42] ),
        .I1(\mac_dst_reg_n_0_[41] ),
        .I2(\mac_dst_reg_n_0_[38] ),
        .I3(\mac_dst_reg_n_0_[40] ),
        .O(ptp_vld_mac_dst_delay_i_10_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ptp_vld_mac_dst_delay_i_2
       (.I0(ptp_vld_mac_dst_delay_i_3_n_0),
        .I1(ptp_vld_mac_dst_delay_i_4_n_0),
        .I2(ptp_vld_mac_dst_delay_i_5_n_0),
        .I3(ptp_vld_mac_dst_delay_i_6_n_0),
        .I4(ptp_vld_mac_dst_udp_delay_i_3_n_0),
        .I5(ptp_vld_mac_dst_i_18_n_0),
        .O(ptp_vld_mac_dst_delay_i_2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    ptp_vld_mac_dst_delay_i_3
       (.I0(state_tsu[3]),
        .I1(\mac_dst_reg_n_0_[4] ),
        .I2(\mac_dst_reg_n_0_[9] ),
        .I3(\mac_dst_reg_n_0_[10] ),
        .I4(ptp_vld_mac_dst_delay_i_7_n_0),
        .O(ptp_vld_mac_dst_delay_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ptp_vld_mac_dst_delay_i_4
       (.I0(\mac_dst_reg_n_0_[15] ),
        .I1(\mac_dst_reg_n_0_[16] ),
        .I2(\mac_dst_reg_n_0_[17] ),
        .I3(\mac_dst_reg_n_0_[18] ),
        .I4(ptp_vld_mac_dst_delay_i_8_n_0),
        .O(ptp_vld_mac_dst_delay_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ptp_vld_mac_dst_delay_i_5
       (.I0(ptp_vld_mac_dst_delay_i_9_n_0),
        .I1(ptp_vld_mac_dst_delay_i_10_n_0),
        .I2(\mac_dst_reg_n_0_[37] ),
        .I3(\mac_dst_reg_n_0_[34] ),
        .I4(\mac_dst_reg_n_0_[29] ),
        .I5(\mac_dst_reg_n_0_[23] ),
        .O(ptp_vld_mac_dst_delay_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    ptp_vld_mac_dst_delay_i_6
       (.I0(ptp_vld_mac_dst_i_14_n_0),
        .I1(\mac_dst_reg_n_0_[3] ),
        .I2(\mac_dst_reg_n_0_[1] ),
        .I3(\mac_dst_reg_n_0_[24] ),
        .I4(ptp_vld_mac_dst_i_7_n_0),
        .O(ptp_vld_mac_dst_delay_i_6_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ptp_vld_mac_dst_delay_i_7
       (.I0(\mac_dst_reg_n_0_[14] ),
        .I1(\mac_dst_reg_n_0_[13] ),
        .I2(\mac_dst_reg_n_0_[12] ),
        .I3(\mac_dst_reg_n_0_[11] ),
        .O(ptp_vld_mac_dst_delay_i_7_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ptp_vld_mac_dst_delay_i_8
       (.I0(\mac_dst_reg_n_0_[22] ),
        .I1(\mac_dst_reg_n_0_[21] ),
        .I2(\mac_dst_reg_n_0_[20] ),
        .I3(\mac_dst_reg_n_0_[19] ),
        .O(ptp_vld_mac_dst_delay_i_8_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ptp_vld_mac_dst_delay_i_9
       (.I0(\mac_dst_reg_n_0_[43] ),
        .I1(\mac_dst_reg_n_0_[44] ),
        .I2(\mac_dst_reg_n_0_[45] ),
        .I3(\mac_dst_reg_n_0_[46] ),
        .I4(\mac_dst_reg_n_0_[47] ),
        .O(ptp_vld_mac_dst_delay_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_mac_dst_delay_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_mac_dst_delay_i_1_n_0),
        .Q(ptp_vld_mac_dst_delay));
  LUT6 #(
    .INIT(64'hEEEEEEEFEEEEEEE0)) 
    ptp_vld_mac_dst_i_1
       (.I0(ptp_vld_mac_dst_i_2_n_0),
        .I1(ptp_vld_mac_dst_i_3_n_0),
        .I2(ptp_vld_mac_dst_i_4_n_0),
        .I3(ptp_vld_mac_dst_i_5_n_0),
        .I4(ptp_vld_mac_dst_i_6_n_0),
        .I5(ptp_vld_mac_dst),
        .O(ptp_vld_mac_dst_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ptp_vld_mac_dst_i_10
       (.I0(enable),
        .I1(\mac_dst_reg_n_0_[1] ),
        .I2(\mac_dst_reg_n_0_[3] ),
        .I3(ptp_vld_mac_dst_i_18_n_0),
        .O(ptp_vld_mac_dst_i_10_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ptp_vld_mac_dst_i_11
       (.I0(ptp_vld_mac_dst_i_21_n_0),
        .I1(ptp_vld_mac_dst_i_22_n_0),
        .I2(\mac_dst_reg_n_0_[36] ),
        .I3(ptp_vld_mac_dst_i_23_n_0),
        .I4(ptp_vld_mac_dst_delay_i_5_n_0),
        .I5(ptp_vld_mac_dst_i_24_n_0),
        .O(ptp_vld_mac_dst_i_11_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ptp_vld_mac_dst_i_12
       (.I0(state_tsu[3]),
        .I1(vld_mac_dst0),
        .I2(enable),
        .O(ptp_vld_mac_dst_i_12_n_0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    ptp_vld_mac_dst_i_13
       (.I0(ptp_vld_mac_dst_i_25_n_0),
        .I1(\mac_dst_reg_n_0_[5] ),
        .I2(\mac_dst_reg_n_0_[6] ),
        .I3(enable),
        .I4(\mac_dst_reg_n_0_[7] ),
        .I5(\mac_dst_reg_n_0_[8] ),
        .O(ptp_vld_mac_dst_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ptp_vld_mac_dst_i_14
       (.I0(\mac_dst_reg_n_0_[27] ),
        .I1(\mac_dst_reg_n_0_[2] ),
        .I2(\mac_dst_reg_n_0_[28] ),
        .I3(\mac_dst_reg_n_0_[31] ),
        .I4(\mac_dst_reg_n_0_[39] ),
        .O(ptp_vld_mac_dst_i_14_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ptp_vld_mac_dst_i_15
       (.I0(ptp_vld_mac_dst_i_24_n_0),
        .I1(ptp_vld_mac_dst_delay_i_5_n_0),
        .I2(ptp_vld_mac_dst_delay_i_4_n_0),
        .I3(ptp_vld_mac_dst_delay_i_3_n_0),
        .I4(\mac_dst_reg_n_0_[36] ),
        .I5(ptp_vld_mac_dst_i_22_n_0),
        .O(ptp_vld_mac_dst_i_15_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ptp_vld_mac_dst_i_16
       (.I0(\mac_dst_reg_n_0_[7] ),
        .I1(\mac_dst_reg_n_0_[8] ),
        .I2(ptp_vld_mac_dst_i_17_n_0),
        .I3(enable),
        .I4(\mac_dst_reg_n_0_[5] ),
        .I5(\mac_dst_reg_n_0_[6] ),
        .O(ptp_vld_mac_dst_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ptp_vld_mac_dst_i_17
       (.I0(\mac_dst_reg_n_0_[3] ),
        .I1(\mac_dst_reg_n_0_[1] ),
        .O(ptp_vld_mac_dst_i_17_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ptp_vld_mac_dst_i_18
       (.I0(\mac_dst_reg_n_0_[5] ),
        .I1(\mac_dst_reg_n_0_[6] ),
        .I2(\mac_dst_reg_n_0_[7] ),
        .I3(\mac_dst_reg_n_0_[8] ),
        .I4(\mac_dst_reg_n_0_[26] ),
        .I5(\mac_dst_reg_n_0_[0] ),
        .O(ptp_vld_mac_dst_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ptp_vld_mac_dst_i_19
       (.I0(vld_mac_dst0),
        .I1(state_tsu[3]),
        .O(ptp_vld_mac_dst_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    ptp_vld_mac_dst_i_2
       (.I0(ptp_vld_mac_dst_i_7_n_0),
        .I1(ptp_vld_mac_dst_i_8_n_0),
        .I2(ptp_vld_mac_dst_i_9_n_0),
        .I3(ptp_vld_mac_dst_i_10_n_0),
        .I4(ptp_vld_mac_dst_i_11_n_0),
        .I5(ptp_vld_mac_dst_i_12_n_0),
        .O(ptp_vld_mac_dst_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ptp_vld_mac_dst_i_20
       (.I0(\mac_dst_reg_n_0_[26] ),
        .I1(\mac_dst_reg_n_0_[0] ),
        .O(ptp_vld_mac_dst_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    ptp_vld_mac_dst_i_21
       (.I0(\mac_dst_reg_n_0_[27] ),
        .I1(\mac_dst_reg_n_0_[2] ),
        .I2(\mac_dst_reg_n_0_[28] ),
        .I3(\mac_dst_reg_n_0_[31] ),
        .I4(\mac_dst_reg_n_0_[39] ),
        .O(ptp_vld_mac_dst_i_21_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    ptp_vld_mac_dst_i_22
       (.I0(\mac_dst_reg_n_0_[35] ),
        .I1(\mac_dst_reg_n_0_[33] ),
        .I2(\mac_dst_reg_n_0_[32] ),
        .I3(\mac_dst_reg_n_0_[30] ),
        .O(ptp_vld_mac_dst_i_22_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    ptp_vld_mac_dst_i_23
       (.I0(ptp_vld_mac_dst_delay_i_8_n_0),
        .I1(ptp_vld_mac_dst_i_26_n_0),
        .I2(ptp_vld_mac_dst_delay_i_7_n_0),
        .I3(ptp_vld_mac_dst_i_27_n_0),
        .O(ptp_vld_mac_dst_i_23_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ptp_vld_mac_dst_i_24
       (.I0(\mac_dst_reg_n_0_[25] ),
        .I1(\mac_dst_reg_n_0_[24] ),
        .O(ptp_vld_mac_dst_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ptp_vld_mac_dst_i_25
       (.I0(\mac_dst_reg_n_0_[1] ),
        .I1(\mac_dst_reg_n_0_[3] ),
        .O(ptp_vld_mac_dst_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ptp_vld_mac_dst_i_26
       (.I0(\mac_dst_reg_n_0_[15] ),
        .I1(\mac_dst_reg_n_0_[16] ),
        .I2(\mac_dst_reg_n_0_[17] ),
        .I3(\mac_dst_reg_n_0_[18] ),
        .O(ptp_vld_mac_dst_i_26_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    ptp_vld_mac_dst_i_27
       (.I0(\mac_dst_reg_n_0_[10] ),
        .I1(\mac_dst_reg_n_0_[9] ),
        .I2(\mac_dst_reg_n_0_[4] ),
        .I3(state_tsu[3]),
        .O(ptp_vld_mac_dst_i_27_n_0));
  LUT6 #(
    .INIT(64'hC000000080000000)) 
    ptp_vld_mac_dst_i_3
       (.I0(ptp_vld_mac_dst_i_13_n_0),
        .I1(ptp_vld_mac_dst_i_14_n_0),
        .I2(ptp_vld_mac_dst_i_15_n_0),
        .I3(\mac_dst_reg_n_0_[26] ),
        .I4(\mac_dst_reg_n_0_[0] ),
        .I5(ptp_vld_mac_dst_i_16_n_0),
        .O(ptp_vld_mac_dst_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F08000)) 
    ptp_vld_mac_dst_i_4
       (.I0(ptp_vld_mac_dst_i_17_n_0),
        .I1(ptp_vld_mac_dst_i_18_n_0),
        .I2(ptp_vld_mac_dst_udp_delay_i_3_n_0),
        .I3(ptp_vld_mac_dst_i_11_n_0),
        .I4(ptp_vld_mac_dst_i_19_n_0),
        .I5(ptp_vld_mac_dst_delay_i_2_n_0),
        .O(ptp_vld_mac_dst_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ptp_vld_mac_dst_i_5
       (.I0(ptp_vld_mac_dst_i_20_n_0),
        .I1(ptp_vld_mac_dst_i_15_n_0),
        .I2(ptp_vld_mac_dst_i_14_n_0),
        .I3(ptp_vld_mac_dst_udp_delay_i_3_n_0),
        .I4(ptp_vld_mac_dst_udp_peer_i_2_n_0),
        .I5(fifo_vld_i_5_n_0),
        .O(ptp_vld_mac_dst_i_5_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ptp_vld_mac_dst_i_6
       (.I0(ptp_vld_mac_dst_udp_delay_i_4_n_0),
        .I1(ptp_vld_mac_dst_udp_delay_i_3_n_0),
        .I2(ptp_vld_mac_dst_i_14_n_0),
        .I3(ptp_vld_mac_dst_i_15_n_0),
        .I4(\mac_dst_reg_n_0_[26] ),
        .I5(\mac_dst_reg_n_0_[0] ),
        .O(ptp_vld_mac_dst_i_6_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    ptp_vld_mac_dst_i_7
       (.I0(\mac_dst_reg_n_0_[32] ),
        .I1(\mac_dst_reg_n_0_[33] ),
        .I2(\mac_dst_reg_n_0_[25] ),
        .I3(\mac_dst_reg_n_0_[30] ),
        .I4(\mac_dst_reg_n_0_[36] ),
        .I5(\mac_dst_reg_n_0_[35] ),
        .O(ptp_vld_mac_dst_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    ptp_vld_mac_dst_i_8
       (.I0(ptp_vld_mac_dst_i_14_n_0),
        .I1(\mac_dst_reg_n_0_[24] ),
        .I2(enable),
        .I3(\mac_dst_reg_n_0_[3] ),
        .I4(\mac_dst_reg_n_0_[1] ),
        .I5(ptp_vld_mac_dst_i_18_n_0),
        .O(ptp_vld_mac_dst_i_8_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ptp_vld_mac_dst_i_9
       (.I0(ptp_vld_mac_dst_delay_i_3_n_0),
        .I1(ptp_vld_mac_dst_delay_i_4_n_0),
        .I2(ptp_vld_mac_dst_delay_i_5_n_0),
        .O(ptp_vld_mac_dst_i_9_n_0));
  LUT5 #(
    .INIT(32'h888F8880)) 
    ptp_vld_mac_dst_peer_i_1
       (.I0(state_tsu[3]),
        .I1(enable),
        .I2(ptp_vld_mac_dst_peer_i_2_n_0),
        .I3(fifo_vld_i_5_n_0),
        .I4(ptp_vld_mac_dst_peer),
        .O(ptp_vld_mac_dst_peer_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ptp_vld_mac_dst_peer_i_2
       (.I0(\mac_dst_reg_n_0_[1] ),
        .I1(\mac_dst_reg_n_0_[3] ),
        .I2(ptp_vld_mac_dst_i_18_n_0),
        .I3(ptp_vld_mac_dst_udp_delay_i_3_n_0),
        .I4(ptp_vld_mac_dst_i_11_n_0),
        .O(ptp_vld_mac_dst_peer_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_mac_dst_peer_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_mac_dst_peer_i_1_n_0),
        .Q(ptp_vld_mac_dst_peer));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_mac_dst_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_mac_dst_i_1_n_0),
        .Q(ptp_vld_mac_dst));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    ptp_vld_mac_dst_udp_delay_i_1
       (.I0(vld_mac_dst_i_2_n_0),
        .I1(ptp_vld_mac_dst_udp_delay_i_2_n_0),
        .I2(ptp_vld_mac_dst_udp_delay_i_3_n_0),
        .I3(ptp_vld_mac_dst_udp_delay_i_4_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_mac_dst_udp_delay),
        .O(ptp_vld_mac_dst_udp_delay_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ptp_vld_mac_dst_udp_delay_i_2
       (.I0(ptp_vld_mac_dst_i_14_n_0),
        .I1(ptp_vld_mac_dst_i_15_n_0),
        .I2(\mac_dst_reg_n_0_[26] ),
        .I3(\mac_dst_reg_n_0_[0] ),
        .O(ptp_vld_mac_dst_udp_delay_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ptp_vld_mac_dst_udp_delay_i_3
       (.I0(state_tsu[0]),
        .I1(ptp_vld_msg_i_2_n_0),
        .I2(state_tsu[14]),
        .I3(state_tsu[2]),
        .I4(vld_mac_dst_i_4_n_0),
        .I5(state_tsu[6]),
        .O(ptp_vld_mac_dst_udp_delay_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ptp_vld_mac_dst_udp_delay_i_4
       (.I0(\mac_dst_reg_n_0_[1] ),
        .I1(\mac_dst_reg_n_0_[3] ),
        .I2(\mac_dst_reg_n_0_[7] ),
        .I3(\mac_dst_reg_n_0_[8] ),
        .I4(\mac_dst_reg_n_0_[6] ),
        .I5(\mac_dst_reg_n_0_[5] ),
        .O(ptp_vld_mac_dst_udp_delay_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_mac_dst_udp_delay_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_mac_dst_udp_delay_i_1_n_0),
        .Q(ptp_vld_mac_dst_udp_delay));
  LUT6 #(
    .INIT(64'hAAAABFFFAAAA8000)) 
    ptp_vld_mac_dst_udp_peer_i_1
       (.I0(vld_mac_dst_i_2_n_0),
        .I1(ptp_vld_mac_dst_udp_delay_i_2_n_0),
        .I2(ptp_vld_mac_dst_udp_delay_i_3_n_0),
        .I3(ptp_vld_mac_dst_udp_peer_i_2_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_mac_dst_udp_peer),
        .O(ptp_vld_mac_dst_udp_peer_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ptp_vld_mac_dst_udp_peer_i_2
       (.I0(\mac_dst_reg_n_0_[7] ),
        .I1(\mac_dst_reg_n_0_[8] ),
        .I2(\mac_dst_reg_n_0_[5] ),
        .I3(\mac_dst_reg_n_0_[6] ),
        .I4(\mac_dst_reg_n_0_[3] ),
        .I5(\mac_dst_reg_n_0_[1] ),
        .O(ptp_vld_mac_dst_udp_peer_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_mac_dst_udp_peer_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_mac_dst_udp_peer_i_1_n_0),
        .Q(ptp_vld_mac_dst_udp_peer));
  LUT6 #(
    .INIT(64'h080808FF08080800)) 
    ptp_vld_msg_event_i_1
       (.I0(enable),
        .I1(state_tsu[7]),
        .I2(ptp_vld_msg_event_i_2_n_0),
        .I3(ptp_vld_msg_event_i_3_n_0),
        .I4(fifo_vld_i_5_n_0),
        .I5(ptp_vld_msg_event),
        .O(ptp_vld_msg_event_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ptp_vld_msg_event_i_2
       (.I0(\ptp_msg_type_reg_n_0_[2] ),
        .I1(\ptp_msg_type_reg_n_0_[3] ),
        .O(ptp_vld_msg_event_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    ptp_vld_msg_event_i_3
       (.I0(ptp_vld_msg_i_4_n_0),
        .I1(state_tsu[7]),
        .I2(\udp_port[7]_i_3_n_0 ),
        .I3(ptp_vld_msg_event_i_4_n_0),
        .I4(ptp_vld_msg_event_i_5_n_0),
        .I5(\type_leng[7]_i_4_n_0 ),
        .O(ptp_vld_msg_event_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    ptp_vld_msg_event_i_4
       (.I0(\ptp_msg_version_reg_n_0_[1] ),
        .I1(\ptp_msg_version_reg_n_0_[0] ),
        .I2(\ptp_msg_version_reg_n_0_[3] ),
        .I3(\ptp_msg_version_reg_n_0_[2] ),
        .O(ptp_vld_msg_event_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ptp_vld_msg_event_i_5
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[1] ),
        .O(ptp_vld_msg_event_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_msg_event_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_msg_event_i_1_n_0),
        .Q(ptp_vld_msg_event));
  LUT6 #(
    .INIT(64'h8888F8FF88880800)) 
    ptp_vld_msg_i_1
       (.I0(state_tsu[7]),
        .I1(enable),
        .I2(ptp_vld_msg_i_2_n_0),
        .I3(ptp_vld_msg_i_3_n_0),
        .I4(vld_mac_dst_i_6_n_0),
        .I5(ptp_vld_msg),
        .O(ptp_vld_msg_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ptp_vld_msg_i_2
       (.I0(state_tsu[12]),
        .I1(state_tsu[13]),
        .I2(state_tsu[1]),
        .I3(state_tsu[11]),
        .I4(state_tsu[5]),
        .O(ptp_vld_msg_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000010100)) 
    ptp_vld_msg_i_3
       (.I0(ptp_vld_msg_i_4_n_0),
        .I1(state_tsu[2]),
        .I2(state_tsu[0]),
        .I3(state_tsu[14]),
        .I4(state_tsu[7]),
        .I5(ptp_vld_msg_i_5_n_0),
        .O(ptp_vld_msg_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ptp_vld_msg_i_4
       (.I0(state_tsu[4]),
        .I1(state_tsu[8]),
        .O(ptp_vld_msg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ptp_vld_msg_i_5
       (.I0(state_tsu[10]),
        .I1(state_tsu[9]),
        .I2(state_tsu[6]),
        .I3(state_tsu[3]),
        .O(ptp_vld_msg_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_msg_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_msg_i_1_n_0),
        .Q(ptp_vld_msg));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    ptp_vld_udp_dst_event_i_1
       (.I0(enable),
        .I1(state_tsu[6]),
        .I2(ptp_vld_udp_dst_event_i_2_n_0),
        .I3(ptp_vld_udp_dst_i_2_n_0),
        .I4(ptp_vld_udp_dst_event),
        .O(ptp_vld_udp_dst_event_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    ptp_vld_udp_dst_event_i_2
       (.I0(ptp_vld_udp_dst_event_i_3_n_0),
        .I1(ptp_vld_udp_dst_event_i_4_n_0),
        .I2(gmii_dat[6]),
        .I3(gmii_dat[5]),
        .I4(gmii_dat[7]),
        .I5(gmii_dat[3]),
        .O(ptp_vld_udp_dst_event_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    ptp_vld_udp_dst_event_i_3
       (.I0(\udp_port_reg_n_0_[2] ),
        .I1(\udp_port_reg_n_0_[3] ),
        .I2(\udp_port_reg_n_0_[1] ),
        .I3(\udp_port_reg_n_0_[0] ),
        .I4(ptp_vld_udp_dst_event_i_5_n_0),
        .O(ptp_vld_udp_dst_event_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ptp_vld_udp_dst_event_i_4
       (.I0(gmii_dat[2]),
        .I1(gmii_dat[0]),
        .I2(gmii_dat[4]),
        .I3(gmii_dat[1]),
        .O(ptp_vld_udp_dst_event_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ptp_vld_udp_dst_event_i_5
       (.I0(\udp_port_reg_n_0_[5] ),
        .I1(\udp_port_reg_n_0_[4] ),
        .I2(\udp_port_reg_n_0_[7] ),
        .I3(\udp_port_reg_n_0_[6] ),
        .O(ptp_vld_udp_dst_event_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_udp_dst_event_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_udp_dst_event_i_1_n_0),
        .Q(ptp_vld_udp_dst_event));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    ptp_vld_udp_dst_general_i_1
       (.I0(enable),
        .I1(state_tsu[6]),
        .I2(ptp_vld_udp_dst_event_i_2_n_0),
        .I3(ptp_vld_udp_dst_i_2_n_0),
        .I4(ptp_vld_udp_dst_general),
        .O(ptp_vld_udp_dst_general_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_udp_dst_general_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_udp_dst_general_i_1_n_0),
        .Q(ptp_vld_udp_dst_general));
  LUT4 #(
    .INIT(16'h8F80)) 
    ptp_vld_udp_dst_i_1
       (.I0(state_tsu[6]),
        .I1(enable),
        .I2(ptp_vld_udp_dst_i_2_n_0),
        .I3(ptp_vld_udp_dst),
        .O(ptp_vld_udp_dst_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80800080)) 
    ptp_vld_udp_dst_i_2
       (.I0(\udp_port[7]_i_2_n_0 ),
        .I1(ptp_vld_udp_dst_i_3_n_0),
        .I2(ptp_vld_udp_dst_i_4_n_0),
        .I3(ptp_vld_udp_dst_event_i_2_n_0),
        .I4(ptp_vld_udp_dst_i_5_n_0),
        .I5(fifo_vld_i_5_n_0),
        .O(ptp_vld_udp_dst_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ptp_vld_udp_dst_i_3
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(ptp_vld_udp_dst_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ptp_vld_udp_dst_i_4
       (.I0(state_tsu[6]),
        .I1(state_tsu[3]),
        .O(ptp_vld_udp_dst_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ptp_vld_udp_dst_i_5
       (.I0(gmii_dat[1]),
        .I1(gmii_dat[3]),
        .I2(gmii_dat[5]),
        .I3(gmii_dat[6]),
        .I4(\state_tsu[12]_i_12_n_0 ),
        .I5(\state_tsu[12]_i_11_n_0 ),
        .O(ptp_vld_udp_dst_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_udp_dst_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(ptp_vld_udp_dst_i_1_n_0),
        .Q(ptp_vld_udp_dst));
  LUT6 #(
    .INIT(64'hAAAAFFFBAAAA0008)) 
    ptp_vld_udp_i_1
       (.I0(ptp_vld_ip_dst_i_2_n_0),
        .I1(ptp_vld_udp_i_2_n_0),
        .I2(ptp_vld_udp_i_3_n_0),
        .I3(ptp_vld_udp_i_4_n_0),
        .I4(vld_mac_dst_i_6_n_0),
        .I5(ptp_vld_udp),
        .O(ptp_vld_udp_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ptp_vld_udp_i_2
       (.I0(state_tsu[11]),
        .I1(state_tsu[1]),
        .I2(ptp_vld_udp_i_5_n_0),
        .I3(state_tsu[5]),
        .I4(state_tsu[14]),
        .I5(fifo_vld_i_7_n_0),
        .O(ptp_vld_udp_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    ptp_vld_udp_i_3
       (.I0(gmii_dat[2]),
        .I1(gmii_dat[0]),
        .I2(gmii_dat[4]),
        .I3(ptp_vld_udp_i_6_n_0),
        .O(ptp_vld_udp_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    ptp_vld_udp_i_4
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(ptp_vld_udp_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ptp_vld_udp_i_5
       (.I0(state_tsu[12]),
        .I1(state_tsu[13]),
        .O(ptp_vld_udp_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ptp_vld_udp_i_6
       (.I0(gmii_dat[7]),
        .I1(gmii_dat[6]),
        .I2(gmii_dat[1]),
        .I3(gmii_dat[3]),
        .I4(gmii_dat[5]),
        .O(ptp_vld_udp_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    ptp_vld_udp_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(\fifo_dat[100]_i_3_n_0 ),
        .D(ptp_vld_udp_i_1_n_0),
        .Q(ptp_vld_udp));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \state_tsu[0]_i_1 
       (.I0(\state_tsu[0]_i_2_n_0 ),
        .I1(\state_tsu[0]_i_3_n_0 ),
        .I2(\state_tsu[0]_i_4_n_0 ),
        .I3(state_tsu[0]),
        .I4(\state_tsu[0]_i_5_n_0 ),
        .I5(\state_tsu[0]_i_6_n_0 ),
        .O(\state_tsu[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFCCC00000000)) 
    \state_tsu[0]_i_10 
       (.I0(\state_tsu[7]_i_10_n_0 ),
        .I1(state_tsu[14]),
        .I2(ptp_vld_ip_dst_i_13_n_0),
        .I3(state_tsu[8]),
        .I4(state_tsu[7]),
        .I5(state_tsu[0]),
        .O(\state_tsu[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFECC00000000)) 
    \state_tsu[0]_i_11 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\state_tsu[0]_i_12_n_0 ),
        .I2(\cnt[2]_i_3_n_0 ),
        .I3(state_tsu[6]),
        .I4(state_tsu[3]),
        .I5(state_tsu[0]),
        .O(\state_tsu[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \state_tsu[0]_i_12 
       (.I0(state_tsu[12]),
        .I1(crc_chk_vld_reg_n_0),
        .O(\state_tsu[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \state_tsu[0]_i_2 
       (.I0(state_tsu[14]),
        .I1(gmii_vld),
        .I2(gmii_err_reg_reg_n_0),
        .I3(state_tsu[12]),
        .I4(state_tsu[4]),
        .I5(state_tsu[0]),
        .O(\state_tsu[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F8880000)) 
    \state_tsu[0]_i_3 
       (.I0(state_tsu[3]),
        .I1(\state_tsu[6]_i_9_n_0 ),
        .I2(state_tsu[2]),
        .I3(\state_tsu[0]_i_7_n_0 ),
        .I4(state_tsu[0]),
        .I5(\state_tsu[0]_i_8_n_0 ),
        .O(\state_tsu[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hECECECAC)) 
    \state_tsu[0]_i_4 
       (.I0(state_tsu[9]),
        .I1(state_tsu[10]),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[0] ),
        .O(\state_tsu[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF80000AA880000)) 
    \state_tsu[0]_i_5 
       (.I0(ptp_vld_msg_i_5_n_0),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\state_tsu[5]_i_8_n_0 ),
        .I3(\cnt_reg_n_0_[5] ),
        .I4(state_tsu[0]),
        .I5(state_tsu[5]),
        .O(\state_tsu[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \state_tsu[0]_i_6 
       (.I0(\state_tsu[13]_i_5_n_0 ),
        .I1(state_tsu[0]),
        .I2(\state_tsu[0]_i_9_n_0 ),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(\state_tsu[0]_i_10_n_0 ),
        .I5(\state_tsu[0]_i_11_n_0 ),
        .O(\state_tsu[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_tsu[0]_i_7 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[1] ),
        .O(\state_tsu[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    \state_tsu[0]_i_8 
       (.I0(state_tsu[8]),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(state_tsu[9]),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[0] ),
        .O(\state_tsu[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \state_tsu[0]_i_9 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(state_tsu[0]),
        .I2(state_tsu[8]),
        .I3(crc_chk_vld_reg_n_0),
        .I4(crc_chk_err_reg_n_0),
        .I5(state_tsu[12]),
        .O(\state_tsu[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFF0F0FAFEF0F0)) 
    \state_tsu[10]_i_1 
       (.I0(\state_tsu[10]_i_2_n_0 ),
        .I1(\state_tsu[10]_i_3_n_0 ),
        .I2(\state_tsu[10]_i_4_n_0 ),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(state_tsu[10]),
        .I5(\state_tsu[10]_i_6_n_0 ),
        .O(\state_tsu[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000008A000000)) 
    \state_tsu[10]_i_2 
       (.I0(state_tsu[0]),
        .I1(\state_tsu[10]_i_7_n_0 ),
        .I2(gmii_dat[7]),
        .I3(\state_tsu[2]_i_2_n_0 ),
        .I4(enable),
        .I5(state_tsu[5]),
        .O(\state_tsu[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \state_tsu[10]_i_3 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\state_tsu[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF040000CC04)) 
    \state_tsu[10]_i_4 
       (.I0(\state_tsu[11]_i_6_n_0 ),
        .I1(state_tsu[9]),
        .I2(ptp_vld_udp_i_4_n_0),
        .I3(state_tsu[10]),
        .I4(\state_tsu[10]_i_5_n_0 ),
        .I5(\state_tsu[10]_i_8_n_0 ),
        .O(\state_tsu[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \state_tsu[10]_i_5 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .O(\state_tsu[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state_tsu[10]_i_6 
       (.I0(state_tsu[3]),
        .I1(state_tsu[6]),
        .O(\state_tsu[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \state_tsu[10]_i_7 
       (.I0(gmii_vld),
        .I1(gmii_dat[4]),
        .I2(gmii_dat[0]),
        .I3(gmii_dat[2]),
        .I4(\state_tsu[12]_i_10_n_0 ),
        .O(\state_tsu[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_tsu[10]_i_8 
       (.I0(\state_tsu[10]_i_9_n_0 ),
        .I1(state_tsu[7]),
        .I2(state_tsu[4]),
        .I3(state_tsu[8]),
        .O(\state_tsu[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8FFF8F8)) 
    \state_tsu[10]_i_9 
       (.I0(gmii_vld),
        .I1(state_tsu[14]),
        .I2(state_tsu[2]),
        .I3(gmii_err_reg_reg_n_0),
        .I4(state_tsu[12]),
        .I5(crc_chk_vld_reg_n_0),
        .O(\state_tsu[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEEFEEE)) 
    \state_tsu[11]_i_1 
       (.I0(\state_tsu[11]_i_2_n_0 ),
        .I1(\state_tsu[11]_i_3_n_0 ),
        .I2(\state_tsu[11]_i_4_n_0 ),
        .I3(state_tsu[11]),
        .I4(\state_tsu[13]_i_4_n_0 ),
        .I5(\state_tsu[11]_i_5_n_0 ),
        .O(\state_tsu[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF40404040404040)) 
    \state_tsu[11]_i_2 
       (.I0(ptp_vld_udp_i_4_n_0),
        .I1(\state_tsu[11]_i_6_n_0 ),
        .I2(\state_tsu[11]_i_7_n_0 ),
        .I3(\state_tsu[13]_i_5_n_0 ),
        .I4(\state_tsu[9]_i_4_n_0 ),
        .I5(state_tsu[11]),
        .O(\state_tsu[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \state_tsu[11]_i_3 
       (.I0(\state_tsu[10]_i_3_n_0 ),
        .I1(\state_tsu[11]_i_4_n_0 ),
        .I2(\state_tsu[11]_i_8_n_0 ),
        .I3(\state_tsu[10]_i_6_n_0 ),
        .I4(ptp_vld_eth_ptp_i_6_n_0),
        .I5(\state_tsu[11]_i_9_n_0 ),
        .O(\state_tsu[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[11]_i_4 
       (.I0(state_tsu[10]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \state_tsu[11]_i_5 
       (.I0(\state_tsu[13]_i_7_n_0 ),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .I3(state_tsu[11]),
        .I4(\state_tsu[13]_i_6_n_0 ),
        .O(\state_tsu[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \state_tsu[11]_i_6 
       (.I0(\ptp_msg_type_reg_n_0_[3] ),
        .I1(\ptp_msg_type_reg_n_0_[2] ),
        .I2(\ptp_msg_type_reg_n_0_[0] ),
        .I3(\ptp_msg_type_reg_n_0_[1] ),
        .O(\state_tsu[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[11]_i_7 
       (.I0(state_tsu[9]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    \state_tsu[11]_i_8 
       (.I0(state_tsu[11]),
        .I1(\state_tsu[11]_i_7_n_0 ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\cnt_reg_n_0_[5] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\state_tsu[11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[11]_i_9 
       (.I0(state_tsu[11]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFFCFEFC)) 
    \state_tsu[12]_i_1 
       (.I0(\state_tsu[13]_i_3_n_0 ),
        .I1(\state_tsu[12]_i_2_n_0 ),
        .I2(\state_tsu[12]_i_3_n_0 ),
        .I3(state_tsu[12]),
        .I4(\state_tsu[12]_i_4_n_0 ),
        .I5(\state_tsu[12]_i_5_n_0 ),
        .O(\state_tsu[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \state_tsu[12]_i_10 
       (.I0(gmii_dat[6]),
        .I1(gmii_dat[1]),
        .I2(gmii_dat[3]),
        .I3(gmii_dat[5]),
        .O(\state_tsu[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \state_tsu[12]_i_11 
       (.I0(ptp_vld_udp_dst_event_i_5_n_0),
        .I1(\udp_port_reg_n_0_[0] ),
        .I2(\udp_port_reg_n_0_[1] ),
        .I3(\udp_port_reg_n_0_[3] ),
        .I4(\udp_port_reg_n_0_[2] ),
        .I5(gmii_dat[7]),
        .O(\state_tsu[12]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \state_tsu[12]_i_12 
       (.I0(gmii_dat[4]),
        .I1(gmii_dat[0]),
        .I2(gmii_dat[2]),
        .O(\state_tsu[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAB00000000000000)) 
    \state_tsu[12]_i_13 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[3] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\state_tsu[2]_i_2_n_0 ),
        .I4(enable),
        .I5(state_tsu[5]),
        .O(\state_tsu[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state_tsu[12]_i_2 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(state_tsu[11]),
        .I3(\ptp_msg_type_reg_n_0_[1] ),
        .I4(\ptp_msg_type_reg_n_0_[2] ),
        .I5(\ptp_msg_type_reg_n_0_[3] ),
        .O(\state_tsu[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF100000000000000)) 
    \state_tsu[12]_i_3 
       (.I0(crc_chk_vld_reg_n_0),
        .I1(gmii_err_reg_reg_n_0),
        .I2(\state_tsu[12]_i_6_n_0 ),
        .I3(state_tsu[12]),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEEEAFFEFEEEA)) 
    \state_tsu[12]_i_4 
       (.I0(\state_tsu[12]_i_7_n_0 ),
        .I1(\state_tsu[12]_i_8_n_0 ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\state_tsu[12]_i_9_n_0 ),
        .I5(ptp_vld_udp_dst_event_i_2_n_0),
        .O(\state_tsu[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \state_tsu[12]_i_5 
       (.I0(\state_tsu[12]_i_10_n_0 ),
        .I1(\state_tsu[12]_i_11_n_0 ),
        .I2(\state_tsu[12]_i_12_n_0 ),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(state_tsu[6]),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8888888F8F8)) 
    \state_tsu[12]_i_6 
       (.I0(state_tsu[2]),
        .I1(\state_tsu[2]_i_3_n_0 ),
        .I2(state_tsu[3]),
        .I3(ptp_vld_mac_dst),
        .I4(\cnt_reg_n_0_[3] ),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    \state_tsu[12]_i_7 
       (.I0(\state_tsu[13]_i_9_n_0 ),
        .I1(\state_tsu[12]_i_13_n_0 ),
        .I2(\cnt[0]_i_5_n_0 ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\state_tsu[9]_i_3_n_0 ),
        .I5(ptp_vld_udp_i_3_n_0),
        .O(\state_tsu[12]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[12]_i_8 
       (.I0(state_tsu[7]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[12]_i_9 
       (.I0(state_tsu[6]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFAEA)) 
    \state_tsu[13]_i_1 
       (.I0(\state_tsu[13]_i_2_n_0 ),
        .I1(\state_tsu[13]_i_3_n_0 ),
        .I2(state_tsu[13]),
        .I3(\state_tsu[13]_i_4_n_0 ),
        .O(\state_tsu[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \state_tsu[13]_i_10 
       (.I0(ptp_vld_udp_dst_event_i_3_n_0),
        .I1(ptp_vld_udp_dst_event_i_4_n_0),
        .I2(gmii_dat[6]),
        .I3(\state_tsu[13]_i_16_n_0 ),
        .I4(\state_tsu[6]_i_4_n_0 ),
        .I5(\state_tsu[3]_i_7_n_0 ),
        .O(\state_tsu[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAABA000000000000)) 
    \state_tsu[13]_i_11 
       (.I0(\state_tsu[12]_i_6_n_0 ),
        .I1(gmii_err_reg_reg_n_0),
        .I2(state_tsu[12]),
        .I3(crc_chk_vld_reg_n_0),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000001FFFFFFF1F)) 
    \state_tsu[13]_i_12 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(ptp_vld_eth_ptp_i_6_n_0),
        .I5(gmii_dat[7]),
        .O(\state_tsu[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \state_tsu[13]_i_13 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\ptp_msg_version_reg_n_0_[1] ),
        .I2(\ptp_msg_version_reg_n_0_[0] ),
        .I3(\ptp_msg_version_reg_n_0_[3] ),
        .I4(\ptp_msg_version_reg_n_0_[2] ),
        .I5(\state_tsu[13]_i_15_n_0 ),
        .O(\state_tsu[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFBFF00000000)) 
    \state_tsu[13]_i_14 
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\state_tsu[9]_i_3_n_0 ),
        .O(\state_tsu[13]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \state_tsu[13]_i_15 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(state_tsu[7]),
        .I3(\ptp_msg_type_reg_n_0_[3] ),
        .I4(\ptp_msg_type_reg_n_0_[2] ),
        .O(\state_tsu[13]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \state_tsu[13]_i_16 
       (.I0(gmii_dat[5]),
        .I1(gmii_dat[7]),
        .I2(gmii_dat[3]),
        .O(\state_tsu[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \state_tsu[13]_i_2 
       (.I0(state_tsu[12]),
        .I1(gmii_err_reg_reg_n_0),
        .I2(crc_chk_vld_reg_n_0),
        .I3(crc_chk_err_reg_n_0),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0FFFFFFF8)) 
    \state_tsu[13]_i_3 
       (.I0(state_tsu[0]),
        .I1(\state_tsu[13]_i_5_n_0 ),
        .I2(\state_tsu[13]_i_6_n_0 ),
        .I3(\state_tsu[14]_i_18_n_0 ),
        .I4(\state_tsu[13]_i_7_n_0 ),
        .I5(\state_tsu[10]_i_5_n_0 ),
        .O(\state_tsu[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state_tsu[13]_i_4 
       (.I0(\state_tsu[12]_i_5_n_0 ),
        .I1(\state_tsu[13]_i_8_n_0 ),
        .I2(\state_tsu[13]_i_9_n_0 ),
        .I3(\state_tsu[13]_i_10_n_0 ),
        .I4(\state_tsu[13]_i_11_n_0 ),
        .O(\state_tsu[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    \state_tsu[13]_i_5 
       (.I0(\state_tsu[10]_i_7_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(gmii_dat[7]),
        .I3(\state_tsu[13]_i_12_n_0 ),
        .O(\state_tsu[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEEEEEEEEE)) 
    \state_tsu[13]_i_6 
       (.I0(\state_tsu[13]_i_13_n_0 ),
        .I1(\state_tsu[13]_i_14_n_0 ),
        .I2(\state_tsu[7]_i_10_n_0 ),
        .I3(\cnt_reg_n_0_[4] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\state_tsu[12]_i_8_n_0 ),
        .O(\state_tsu[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \state_tsu[13]_i_7 
       (.I0(\state_tsu[14]_i_24_n_0 ),
        .I1(\state_tsu[0]_i_8_n_0 ),
        .I2(ptp_vld_ip_dst_i_13_n_0),
        .I3(state_tsu[8]),
        .I4(state_tsu[4]),
        .O(\state_tsu[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFDFCFDFFCCCCCCCC)) 
    \state_tsu[13]_i_8 
       (.I0(ptp_vld_udp_i_3_n_0),
        .I1(\cnt[0]_i_5_n_0 ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\state_tsu[9]_i_3_n_0 ),
        .O(\state_tsu[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4444400400000000)) 
    \state_tsu[13]_i_9 
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\ptp_msg_type_reg_n_0_[0] ),
        .I3(ptpv2_master),
        .I4(\ptp_msg_type_reg_n_0_[1] ),
        .I5(\state_tsu[13]_i_15_n_0 ),
        .O(\state_tsu[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state_tsu[14]_i_1 
       (.I0(\state_tsu[14]_i_2_n_0 ),
        .I1(\state_tsu[14]_i_3_n_0 ),
        .I2(\state_tsu[14]_i_4_n_0 ),
        .I3(\state_tsu[14]_i_5_n_0 ),
        .I4(\state_tsu[14]_i_6_n_0 ),
        .I5(\state_tsu[14]_i_7_n_0 ),
        .O(\state_tsu[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0FCF0FEF0FC)) 
    \state_tsu[14]_i_10 
       (.I0(\state_tsu[14]_i_24_n_0 ),
        .I1(state_tsu[13]),
        .I2(\state_tsu[14]_i_25_n_0 ),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(state_tsu[14]),
        .I5(\state_tsu[0]_i_8_n_0 ),
        .O(\state_tsu[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF007000F000)) 
    \state_tsu[14]_i_11 
       (.I0(gmii_dat[2]),
        .I1(gmii_dat[1]),
        .I2(gmii_dat[0]),
        .I3(\state_tsu[14]_i_15_n_0 ),
        .I4(gmii_dat[4]),
        .I5(ptp_vld_eth_ptp_i_8_n_0),
        .O(\state_tsu[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000C00000008000)) 
    \state_tsu[14]_i_12 
       (.I0(ptp_vld_ip_dst_i_3_n_0),
        .I1(\state_tsu[2]_i_2_n_0 ),
        .I2(enable),
        .I3(state_tsu[5]),
        .I4(\state_tsu[8]_i_4_n_0 ),
        .I5(\cnt[5]_i_11_n_0 ),
        .O(\state_tsu[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \state_tsu[14]_i_13 
       (.I0(gmii_dat[0]),
        .I1(\state_tsu[14]_i_15_n_0 ),
        .O(\state_tsu[14]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFF01)) 
    \state_tsu[14]_i_14 
       (.I0(ptp_vld_mac_dst_udp_delay),
        .I1(ptp_vld_mac_dst_udp_peer),
        .I2(vld_mac_dst),
        .I3(\type_leng_reg_n_0_[7] ),
        .O(\state_tsu[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \state_tsu[14]_i_15 
       (.I0(\state_tsu[10]_i_5_n_0 ),
        .I1(state_tsu[4]),
        .I2(ptp_vld_ip_dst_i_13_n_0),
        .I3(\cnt_reg_n_0_[5] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\state_tsu[14]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state_tsu[14]_i_16 
       (.I0(gmii_dat[4]),
        .I1(gmii_dat[2]),
        .O(\state_tsu[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC88088888)) 
    \state_tsu[14]_i_17 
       (.I0(state_tsu[3]),
        .I1(\cnt[5]_i_4_n_0 ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\udp_port[7]_i_4_n_0 ),
        .O(\state_tsu[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEE0E0E)) 
    \state_tsu[14]_i_18 
       (.I0(state_tsu[10]),
        .I1(state_tsu[9]),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\state_tsu[10]_i_6_n_0 ),
        .I4(ptp_vld_eth_ptp_i_6_n_0),
        .I5(\state_tsu[0]_i_4_n_0 ),
        .O(\state_tsu[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF08080808080808)) 
    \state_tsu[14]_i_19 
       (.I0(\state_tsu[14]_i_26_n_0 ),
        .I1(\state_tsu[12]_i_8_n_0 ),
        .I2(\udp_port[7]_i_3_n_0 ),
        .I3(\state_tsu[2]_i_3_n_0 ),
        .I4(\cnt[5]_i_4_n_0 ),
        .I5(state_tsu[2]),
        .O(\state_tsu[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4CC8)) 
    \state_tsu[14]_i_2 
       (.I0(gmii_dat[5]),
        .I1(\state_tsu[14]_i_8_n_0 ),
        .I2(gmii_dat[3]),
        .I3(gmii_dat[4]),
        .I4(\state_tsu[14]_i_9_n_0 ),
        .I5(\state_tsu[14]_i_10_n_0 ),
        .O(\state_tsu[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF000000B000)) 
    \state_tsu[14]_i_20 
       (.I0(\state_tsu[7]_i_10_n_0 ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(state_tsu[7]),
        .I3(state_tsu[14]),
        .I4(\state_tsu[10]_i_5_n_0 ),
        .I5(\state_tsu[14]_i_27_n_0 ),
        .O(\state_tsu[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F8880000)) 
    \state_tsu[14]_i_21 
       (.I0(\state_tsu[12]_i_9_n_0 ),
        .I1(\state_tsu[14]_i_28_n_0 ),
        .I2(\state_tsu[9]_i_3_n_0 ),
        .I3(\state_tsu[8]_i_4_n_0 ),
        .I4(state_tsu[14]),
        .I5(\state_tsu[9]_i_4_n_0 ),
        .O(\state_tsu[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \state_tsu[14]_i_22 
       (.I0(\state_tsu[12]_i_11_n_0 ),
        .I1(\state_tsu[14]_i_8_n_0 ),
        .I2(fifo_vld_i_3_n_0),
        .I3(state_tsu[11]),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \state_tsu[14]_i_23 
       (.I0(\state_tsu[4]_i_6_n_0 ),
        .I1(\state_tsu[14]_i_29_n_0 ),
        .I2(\state_tsu[7]_i_12_n_0 ),
        .I3(ptp_vld_mac_dst),
        .I4(\type_leng[7]_i_5_n_0 ),
        .I5(\cnt[2]_i_2_n_0 ),
        .O(\state_tsu[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFF500F0)) 
    \state_tsu[14]_i_24 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\state_tsu[10]_i_6_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(state_tsu[8]),
        .I5(state_tsu[4]),
        .O(\state_tsu[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000002800000000)) 
    \state_tsu[14]_i_25 
       (.I0(ptp_vld_udp_dst_i_3_n_0),
        .I1(ptpv2_master),
        .I2(\ptp_msg_type_reg_n_0_[0] ),
        .I3(\ptp_msg_type_reg_n_0_[1] ),
        .I4(\state_tsu[10]_i_5_n_0 ),
        .I5(state_tsu[7]),
        .O(\state_tsu[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0F000F000F000400)) 
    \state_tsu[14]_i_26 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(ptp_vld_msg_event_i_4_n_0),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\ptp_msg_type_reg_n_0_[2] ),
        .I5(\ptp_msg_type_reg_n_0_[3] ),
        .O(\state_tsu[14]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \state_tsu[14]_i_27 
       (.I0(crc_chk_vld_reg_n_0),
        .I1(state_tsu[12]),
        .I2(gmii_err_reg_reg_n_0),
        .O(\state_tsu[14]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \state_tsu[14]_i_28 
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[3] ),
        .O(\state_tsu[14]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state_tsu[14]_i_29 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEE)) 
    \state_tsu[14]_i_3 
       (.I0(\state_tsu[14]_i_11_n_0 ),
        .I1(\state_tsu[14]_i_12_n_0 ),
        .I2(gmii_dat[5]),
        .I3(gmii_dat[6]),
        .I4(gmii_dat[7]),
        .I5(\state_tsu[14]_i_13_n_0 ),
        .O(\state_tsu[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCF00CF00CF00CA00)) 
    \state_tsu[14]_i_4 
       (.I0(\state_tsu[14]_i_14_n_0 ),
        .I1(ptp_vld_eth_ptp_i_7_n_0),
        .I2(gmii_dat[0]),
        .I3(\state_tsu[14]_i_15_n_0 ),
        .I4(\state_tsu[14]_i_16_n_0 ),
        .I5(gmii_dat[1]),
        .O(\state_tsu[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \state_tsu[14]_i_5 
       (.I0(\state_tsu[14]_i_17_n_0 ),
        .I1(\cnt[5]_i_4_n_0 ),
        .I2(\state_tsu[14]_i_18_n_0 ),
        .I3(\state_tsu[14]_i_19_n_0 ),
        .I4(\state_tsu[14]_i_20_n_0 ),
        .I5(\state_tsu[14]_i_21_n_0 ),
        .O(\state_tsu[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0088008800F80088)) 
    \state_tsu[14]_i_6 
       (.I0(\state_tsu[9]_i_5_n_0 ),
        .I1(state_tsu[1]),
        .I2(ptp_vld_udp_i_3_n_0),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(state_tsu[5]),
        .I5(ptp_vld_udp_i_4_n_0),
        .O(\state_tsu[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF82AAAA82)) 
    \state_tsu[14]_i_7 
       (.I0(\state_tsu[14]_i_8_n_0 ),
        .I1(gmii_dat[6]),
        .I2(gmii_dat[5]),
        .I3(gmii_dat[2]),
        .I4(gmii_dat[1]),
        .I5(\state_tsu[14]_i_22_n_0 ),
        .O(\state_tsu[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \state_tsu[14]_i_8 
       (.I0(ptp_vld_ip_dst_i_13_n_0),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\state_tsu[10]_i_5_n_0 ),
        .I5(state_tsu[6]),
        .O(\state_tsu[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAFFAAFFAABEAA)) 
    \state_tsu[14]_i_9 
       (.I0(\state_tsu[14]_i_23_n_0 ),
        .I1(gmii_dat[3]),
        .I2(gmii_dat[2]),
        .I3(\state_tsu[14]_i_8_n_0 ),
        .I4(gmii_dat[0]),
        .I5(gmii_dat[1]),
        .O(\state_tsu[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE0FFE0F0E0E0E0)) 
    \state_tsu[1]_i_1 
       (.I0(\state_tsu[13]_i_4_n_0 ),
        .I1(\state_tsu[1]_i_2_n_0 ),
        .I2(state_tsu[1]),
        .I3(\state_tsu[9]_i_4_n_0 ),
        .I4(\state_tsu[1]_i_3_n_0 ),
        .I5(\state_tsu[1]_i_4_n_0 ),
        .O(\state_tsu[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \state_tsu[1]_i_2 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(\state_tsu[13]_i_7_n_0 ),
        .I3(\state_tsu[14]_i_18_n_0 ),
        .I4(\state_tsu[13]_i_6_n_0 ),
        .O(\state_tsu[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010111)) 
    \state_tsu[1]_i_3 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(ptp_vld_eth_ptp_i_6_n_0),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\state_tsu[9]_i_5_n_0 ),
        .O(\state_tsu[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \state_tsu[1]_i_4 
       (.I0(\udp_port[7]_i_3_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(gmii_dat[7]),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\state_tsu[10]_i_7_n_0 ),
        .O(\state_tsu[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80808000)) 
    \state_tsu[2]_i_1 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(state_tsu[2]),
        .I3(\mac_dst[47]_i_4_n_0 ),
        .I4(\state_tsu[2]_i_3_n_0 ),
        .I5(\state_tsu[2]_i_4_n_0 ),
        .O(\state_tsu[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \state_tsu[2]_i_10 
       (.I0(state_tsu[10]),
        .I1(state_tsu[11]),
        .I2(state_tsu[12]),
        .I3(state_tsu[13]),
        .I4(state_tsu[14]),
        .O(\state_tsu[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0F0F0C0C0F0E0)) 
    \state_tsu[2]_i_11 
       (.I0(\state_tsu[14]_i_27_n_0 ),
        .I1(\cnt[2]_i_2_n_0 ),
        .I2(state_tsu[2]),
        .I3(state_tsu[0]),
        .I4(\state_tsu[10]_i_5_n_0 ),
        .I5(state_tsu[5]),
        .O(\state_tsu[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFC8)) 
    \state_tsu[2]_i_12 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(\state_tsu[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010012)) 
    \state_tsu[2]_i_2 
       (.I0(\state_tsu[2]_i_5_n_0 ),
        .I1(\state_tsu[2]_i_6_n_0 ),
        .I2(\state_tsu[2]_i_7_n_0 ),
        .I3(\state_tsu[2]_i_8_n_0 ),
        .I4(\state_tsu[2]_i_9_n_0 ),
        .I5(\state_tsu[2]_i_10_n_0 ),
        .O(\state_tsu[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \state_tsu[2]_i_3 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(\state_tsu[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAABBAABAAABAAABA)) 
    \state_tsu[2]_i_4 
       (.I0(\state_tsu[2]_i_11_n_0 ),
        .I1(\state_tsu[10]_i_5_n_0 ),
        .I2(state_tsu[1]),
        .I3(\state_tsu[9]_i_5_n_0 ),
        .I4(state_tsu[0]),
        .I5(\state_tsu[2]_i_12_n_0 ),
        .O(\state_tsu[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00010116)) 
    \state_tsu[2]_i_5 
       (.I0(state_tsu[0]),
        .I1(state_tsu[1]),
        .I2(state_tsu[2]),
        .I3(state_tsu[3]),
        .I4(state_tsu[4]),
        .O(\state_tsu[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \state_tsu[2]_i_6 
       (.I0(state_tsu[0]),
        .I1(state_tsu[1]),
        .I2(state_tsu[2]),
        .I3(state_tsu[3]),
        .I4(state_tsu[4]),
        .O(\state_tsu[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00010116)) 
    \state_tsu[2]_i_7 
       (.I0(state_tsu[5]),
        .I1(state_tsu[6]),
        .I2(state_tsu[7]),
        .I3(state_tsu[8]),
        .I4(state_tsu[9]),
        .O(\state_tsu[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \state_tsu[2]_i_8 
       (.I0(state_tsu[5]),
        .I1(state_tsu[6]),
        .I2(state_tsu[7]),
        .I3(state_tsu[8]),
        .I4(state_tsu[9]),
        .O(\state_tsu[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00010116)) 
    \state_tsu[2]_i_9 
       (.I0(state_tsu[10]),
        .I1(state_tsu[11]),
        .I2(state_tsu[12]),
        .I3(state_tsu[13]),
        .I4(state_tsu[14]),
        .O(\state_tsu[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \state_tsu[3]_i_1 
       (.I0(\state_tsu[3]_i_2_n_0 ),
        .I1(\state_tsu[3]_i_3_n_0 ),
        .I2(state_tsu[3]),
        .I3(\state_tsu[3]_i_4_n_0 ),
        .I4(\state_tsu[3]_i_5_n_0 ),
        .I5(\state_tsu[3]_i_6_n_0 ),
        .O(\state_tsu[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF444000000000000)) 
    \state_tsu[3]_i_2 
       (.I0(\state_tsu[2]_i_3_n_0 ),
        .I1(state_tsu[2]),
        .I2(\state_tsu[6]_i_9_n_0 ),
        .I3(state_tsu[3]),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A000A000A000E00)) 
    \state_tsu[3]_i_3 
       (.I0(\state_tsu[6]_i_8_n_0 ),
        .I1(state_tsu[0]),
        .I2(\state_tsu[10]_i_5_n_0 ),
        .I3(state_tsu[3]),
        .I4(\cnt_reg_n_0_[3] ),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F900)) 
    \state_tsu[3]_i_4 
       (.I0(\ptp_msg_type_reg_n_0_[0] ),
        .I1(ptpv2_master),
        .I2(\ptp_msg_type_reg_n_0_[1] ),
        .I3(\state_tsu[12]_i_8_n_0 ),
        .I4(ptp_vld_msg_event_i_2_n_0),
        .I5(\state_tsu[10]_i_2_n_0 ),
        .O(\state_tsu[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FDFF0000)) 
    \state_tsu[3]_i_5 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(state_tsu[3]),
        .I5(\state_tsu[10]_i_5_n_0 ),
        .O(\state_tsu[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC88888C88)) 
    \state_tsu[3]_i_6 
       (.I0(\state_tsu[12]_i_5_n_0 ),
        .I1(state_tsu[3]),
        .I2(ptp_vld_udp_dst_event_i_2_n_0),
        .I3(\state_tsu[12]_i_9_n_0 ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\state_tsu[3]_i_7_n_0 ),
        .O(\state_tsu[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8000000000000)) 
    \state_tsu[3]_i_7 
       (.I0(state_tsu[7]),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(state_tsu[6]),
        .I4(enable),
        .I5(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFAFEF0F0F0F0)) 
    \state_tsu[4]_i_1 
       (.I0(\state_tsu[4]_i_2_n_0 ),
        .I1(\state_tsu[4]_i_3_n_0 ),
        .I2(\state_tsu[4]_i_4_n_0 ),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(state_tsu[7]),
        .I5(state_tsu[4]),
        .O(\state_tsu[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC080)) 
    \state_tsu[4]_i_2 
       (.I0(state_tsu[0]),
        .I1(\state_tsu[2]_i_2_n_0 ),
        .I2(enable),
        .I3(state_tsu[5]),
        .O(\state_tsu[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \state_tsu[4]_i_3 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\state_tsu[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF1010FF101010)) 
    \state_tsu[4]_i_4 
       (.I0(\state_tsu[4]_i_5_n_0 ),
        .I1(\type_leng[7]_i_5_n_0 ),
        .I2(\state_tsu[4]_i_6_n_0 ),
        .I3(state_tsu[8]),
        .I4(\state_tsu[4]_i_7_n_0 ),
        .I5(\state_tsu[8]_i_5_n_0 ),
        .O(\state_tsu[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \state_tsu[4]_i_5 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[3] ),
        .O(\state_tsu[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[4]_i_6 
       (.I0(state_tsu[3]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[4]_i_7 
       (.I0(state_tsu[4]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \state_tsu[5]_i_1 
       (.I0(\state_tsu[5]_i_2_n_0 ),
        .I1(\state_tsu[5]_i_3_n_0 ),
        .I2(state_tsu[0]),
        .I3(\state_tsu[9]_i_3_n_0 ),
        .I4(\state_tsu[9]_i_5_n_0 ),
        .I5(\state_tsu[5]_i_4_n_0 ),
        .O(\state_tsu[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888F88888888888)) 
    \state_tsu[5]_i_2 
       (.I0(\state_tsu[9]_i_3_n_0 ),
        .I1(\state_tsu[5]_i_5_n_0 ),
        .I2(\state_tsu[14]_i_15_n_0 ),
        .I3(\state_tsu[5]_i_6_n_0 ),
        .I4(ptp_vld_udp_i_6_n_0),
        .I5(\state_tsu[12]_i_12_n_0 ),
        .O(\state_tsu[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000EEEF0000)) 
    \state_tsu[5]_i_3 
       (.I0(\state_tsu[5]_i_7_n_0 ),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\cnt_reg_n_0_[4] ),
        .I4(\state_tsu[9]_i_3_n_0 ),
        .I5(\state_tsu[5]_i_8_n_0 ),
        .O(\state_tsu[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00B000B000F00000)) 
    \state_tsu[5]_i_4 
       (.I0(state_tsu[7]),
        .I1(ptp_vld_udp_i_3_n_0),
        .I2(state_tsu[5]),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(state_tsu[9]),
        .I5(\cnt_reg_n_0_[3] ),
        .O(\state_tsu[5]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \state_tsu[5]_i_5 
       (.I0(state_tsu[6]),
        .I1(state_tsu[3]),
        .I2(state_tsu[10]),
        .O(\state_tsu[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    \state_tsu[5]_i_6 
       (.I0(ptp_vld_mac_dst_udp_delay),
        .I1(ptp_vld_mac_dst_udp_peer),
        .I2(vld_mac_dst),
        .I3(\type_leng_reg_n_0_[7] ),
        .I4(\state_tsu[5]_i_9_n_0 ),
        .O(\state_tsu[5]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \state_tsu[5]_i_7 
       (.I0(\state_tsu[10]_i_9_n_0 ),
        .I1(state_tsu[8]),
        .I2(state_tsu[4]),
        .O(\state_tsu[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFDFFDDF)) 
    \state_tsu[5]_i_8 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[4] ),
        .O(\state_tsu[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_tsu[5]_i_9 
       (.I0(\type_leng_reg_n_0_[6] ),
        .I1(\type_leng_reg_n_0_[5] ),
        .I2(\type_leng_reg_n_0_[0] ),
        .I3(ptp_vld_eth_ptp_i_10_n_0),
        .O(\state_tsu[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \state_tsu[6]_i_1 
       (.I0(\state_tsu[6]_i_2_n_0 ),
        .I1(\state_tsu[6]_i_3_n_0 ),
        .I2(\state_tsu[6]_i_4_n_0 ),
        .I3(\state_tsu[7]_i_5_n_0 ),
        .I4(\state_tsu[6]_i_5_n_0 ),
        .I5(\state_tsu[6]_i_6_n_0 ),
        .O(\state_tsu[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \state_tsu[6]_i_10 
       (.I0(\state_tsu[10]_i_5_n_0 ),
        .I1(state_tsu[5]),
        .I2(ptp_vld_ip_dst_i_13_n_0),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[5] ),
        .I5(\cnt_reg_n_0_[4] ),
        .O(\state_tsu[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF001500)) 
    \state_tsu[6]_i_2 
       (.I0(\state_tsu[10]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(state_tsu[6]),
        .I4(\state_tsu[6]_i_7_n_0 ),
        .I5(\state_tsu[10]_i_2_n_0 ),
        .O(\state_tsu[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF000000FE00)) 
    \state_tsu[6]_i_3 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(state_tsu[6]),
        .I4(\state_tsu[10]_i_5_n_0 ),
        .I5(\state_tsu[6]_i_8_n_0 ),
        .O(\state_tsu[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \state_tsu[6]_i_4 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(state_tsu[6]),
        .I3(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00F8008800000000)) 
    \state_tsu[6]_i_5 
       (.I0(\state_tsu[6]_i_9_n_0 ),
        .I1(state_tsu[3]),
        .I2(state_tsu[7]),
        .I3(\state_tsu[10]_i_5_n_0 ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(state_tsu[6]),
        .O(\state_tsu[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    \state_tsu[6]_i_6 
       (.I0(ptp_vld_ip_dst_i_3_n_0),
        .I1(\state_tsu[6]_i_10_n_0 ),
        .I2(ptp_vld_ip_dst_i_5_n_0),
        .I3(\state_tsu[9]_i_4_n_0 ),
        .I4(state_tsu[6]),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1010100010001010)) 
    \state_tsu[6]_i_7 
       (.I0(\ptp_msg_type_reg_n_0_[2] ),
        .I1(\ptp_msg_type_reg_n_0_[3] ),
        .I2(\state_tsu[12]_i_8_n_0 ),
        .I3(\ptp_msg_type_reg_n_0_[1] ),
        .I4(ptpv2_master),
        .I5(\ptp_msg_type_reg_n_0_[0] ),
        .O(\state_tsu[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state_tsu[6]_i_8 
       (.I0(state_tsu[4]),
        .I1(state_tsu[8]),
        .I2(\state_tsu[10]_i_9_n_0 ),
        .I3(state_tsu[10]),
        .I4(state_tsu[9]),
        .O(\state_tsu[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE3)) 
    \state_tsu[6]_i_9 
       (.I0(ptp_vld_mac_dst),
        .I1(\cnt_reg_n_0_[3] ),
        .I2(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \state_tsu[7]_i_1 
       (.I0(\state_tsu[7]_i_2_n_0 ),
        .I1(\state_tsu[7]_i_3_n_0 ),
        .I2(\state_tsu[7]_i_4_n_0 ),
        .I3(\state_tsu[7]_i_5_n_0 ),
        .I4(\state_tsu[7]_i_6_n_0 ),
        .I5(\state_tsu[7]_i_7_n_0 ),
        .O(\state_tsu[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state_tsu[7]_i_10 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(\state_tsu[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \state_tsu[7]_i_11 
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_reg_n_0_[0] ),
        .O(\state_tsu[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \state_tsu[7]_i_12 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[2] ),
        .O(\state_tsu[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \state_tsu[7]_i_2 
       (.I0(\state_tsu[7]_i_8_n_0 ),
        .I1(\state_tsu[7]_i_9_n_0 ),
        .I2(state_tsu[7]),
        .I3(\state_tsu[9]_i_4_n_0 ),
        .I4(\state_tsu[9]_i_5_n_0 ),
        .I5(\state_tsu[13]_i_9_n_0 ),
        .O(\state_tsu[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \state_tsu[7]_i_3 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .I3(enable),
        .I4(state_tsu[7]),
        .O(\state_tsu[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \state_tsu[7]_i_4 
       (.I0(\state_tsu[2]_i_2_n_0 ),
        .I1(enable),
        .I2(state_tsu[7]),
        .I3(state_tsu[6]),
        .O(\state_tsu[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \state_tsu[7]_i_5 
       (.I0(\state_tsu[12]_i_11_n_0 ),
        .I1(gmii_dat[0]),
        .I2(gmii_dat[2]),
        .I3(gmii_dat[4]),
        .I4(\state_tsu[12]_i_10_n_0 ),
        .I5(ptp_vld_udp_dst_event_i_2_n_0),
        .O(\state_tsu[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4400000040000000)) 
    \state_tsu[7]_i_6 
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(state_tsu[7]),
        .I2(state_tsu[5]),
        .I3(enable),
        .I4(\state_tsu[2]_i_2_n_0 ),
        .I5(state_tsu[0]),
        .O(\state_tsu[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F888F88888)) 
    \state_tsu[7]_i_7 
       (.I0(\state_tsu[14]_i_15_n_0 ),
        .I1(ptp_vld_eth_ptp_i_4_n_0),
        .I2(\state_tsu[12]_i_8_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\state_tsu[7]_i_10_n_0 ),
        .O(\state_tsu[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000E0EA0000)) 
    \state_tsu[7]_i_8 
       (.I0(state_tsu[3]),
        .I1(state_tsu[6]),
        .I2(\state_tsu[7]_i_11_n_0 ),
        .I3(\state_tsu[7]_i_12_n_0 ),
        .I4(\state_tsu[12]_i_8_n_0 ),
        .I5(\state_tsu[6]_i_8_n_0 ),
        .O(\state_tsu[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \state_tsu[7]_i_9 
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\state_tsu[12]_i_9_n_0 ),
        .I4(\type_leng[7]_i_5_n_0 ),
        .I5(\state_tsu[13]_i_13_n_0 ),
        .O(\state_tsu[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAFFEAEA)) 
    \state_tsu[8]_i_1 
       (.I0(\state_tsu[8]_i_2_n_0 ),
        .I1(\state_tsu[8]_i_3_n_0 ),
        .I2(state_tsu[8]),
        .I3(\state_tsu[8]_i_4_n_0 ),
        .I4(state_tsu[7]),
        .I5(\state_tsu[10]_i_5_n_0 ),
        .O(\state_tsu[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFAF0000AFAE0000)) 
    \state_tsu[8]_i_2 
       (.I0(\state_tsu[10]_i_2_n_0 ),
        .I1(\state_tsu[8]_i_5_n_0 ),
        .I2(\state_tsu[10]_i_5_n_0 ),
        .I3(state_tsu[7]),
        .I4(state_tsu[8]),
        .I5(state_tsu[4]),
        .O(\state_tsu[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \state_tsu[8]_i_3 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\state_tsu[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    \state_tsu[8]_i_4 
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\state_tsu[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state_tsu[8]_i_5 
       (.I0(\state_tsu[10]_i_9_n_0 ),
        .I1(state_tsu[3]),
        .I2(state_tsu[6]),
        .I3(state_tsu[9]),
        .I4(state_tsu[10]),
        .O(\state_tsu[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEAAEAAAEAAAEA)) 
    \state_tsu[9]_i_1 
       (.I0(\state_tsu[9]_i_2_n_0 ),
        .I1(state_tsu[9]),
        .I2(\state_tsu[9]_i_3_n_0 ),
        .I3(ptp_vld_udp_i_3_n_0),
        .I4(\state_tsu[9]_i_4_n_0 ),
        .I5(\state_tsu[9]_i_5_n_0 ),
        .O(\state_tsu[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCFFCCFFCCFECC)) 
    \state_tsu[9]_i_2 
       (.I0(ptp_vld_udp_i_4_n_0),
        .I1(\state_tsu[9]_i_6_n_0 ),
        .I2(\state_tsu[10]_i_8_n_0 ),
        .I3(\state_tsu[11]_i_7_n_0 ),
        .I4(state_tsu[10]),
        .I5(\state_tsu[10]_i_6_n_0 ),
        .O(\state_tsu[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[9]_i_3 
       (.I0(state_tsu[5]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \state_tsu[9]_i_4 
       (.I0(state_tsu[0]),
        .I1(enable),
        .I2(\state_tsu[2]_i_2_n_0 ),
        .O(\state_tsu[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state_tsu[9]_i_5 
       (.I0(\state_tsu[10]_i_7_n_0 ),
        .I1(gmii_dat[7]),
        .O(\state_tsu[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \state_tsu[9]_i_6 
       (.I0(\state_tsu[10]_i_5_n_0 ),
        .I1(state_tsu[8]),
        .I2(ptp_vld_ip_dst_i_13_n_0),
        .I3(\cnt_reg_n_0_[4] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(\state_tsu[9]_i_6_n_0 ));
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \state_tsu_reg[0] 
       (.C(gmii_clk),
        .CE(1'b1),
        .D(\state_tsu[0]_i_1_n_0 ),
        .PRE(fifo_vld_i_2_n_0),
        .Q(state_tsu[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[10] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[10]_i_1_n_0 ),
        .Q(state_tsu[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[11] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[11]_i_1_n_0 ),
        .Q(state_tsu[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[12] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[12]_i_1_n_0 ),
        .Q(state_tsu[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[13] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[13]_i_1_n_0 ),
        .Q(state_tsu[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[14] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[14]_i_1_n_0 ),
        .Q(state_tsu[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[1] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[1]_i_1_n_0 ),
        .Q(state_tsu[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[2] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[2]_i_1_n_0 ),
        .Q(state_tsu[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[3] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[3]_i_1_n_0 ),
        .Q(state_tsu[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[4] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[4]_i_1_n_0 ),
        .Q(state_tsu[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[5] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[5]_i_1_n_0 ),
        .Q(state_tsu[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[6] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[6]_i_1_n_0 ),
        .Q(state_tsu[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[7] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[7]_i_1_n_0 ),
        .Q(state_tsu[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[8] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[8]_i_1_n_0 ),
        .Q(state_tsu[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_tsu_reg[9] 
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(\state_tsu[9]_i_1_n_0 ),
        .Q(state_tsu[9]));
  LUT6 #(
    .INIT(64'hFFFFEEFEEEFEEEFE)) 
    tod_req_i_1
       (.I0(tod_req_i_2_n_0),
        .I1(tod_req_i_3_n_0),
        .I2(tod_req_i_4_n_0),
        .I3(tod_req_i_5_n_0),
        .I4(tod_req),
        .I5(tod_req_i_6_n_0),
        .O(tod_req12_out));
  LUT6 #(
    .INIT(64'hFF000000FE000000)) 
    tod_req_i_2
       (.I0(state_tsu[11]),
        .I1(state_tsu[1]),
        .I2(state_tsu[5]),
        .I3(tod_req),
        .I4(enable),
        .I5(\mac_dst[47]_i_4_n_0 ),
        .O(tod_req_i_2_n_0));
  LUT6 #(
    .INIT(64'hCCC8C88CCCC8C884)) 
    tod_req_i_3
       (.I0(state_tsu[0]),
        .I1(tod_req_i_7_n_0),
        .I2(state_tsu[14]),
        .I3(state_tsu[12]),
        .I4(state_tsu[13]),
        .I5(tod_req_i_8_n_0),
        .O(tod_req_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    tod_req_i_4
       (.I0(\state_tsu[0]_i_7_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(gmii_dat[7]),
        .I3(enable),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\state_tsu[10]_i_7_n_0 ),
        .O(tod_req_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    tod_req_i_5
       (.I0(state_tsu[0]),
        .I1(ptp_vld_msg_i_2_n_0),
        .I2(state_tsu[14]),
        .I3(state_tsu[2]),
        .I4(\mac_dst[47]_i_4_n_0 ),
        .O(tod_req_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tod_req_i_6
       (.I0(state_tsu[2]),
        .I1(enable),
        .O(tod_req_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tod_req_i_7
       (.I0(tod_req),
        .I1(enable),
        .O(tod_req_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFF5D5)) 
    tod_req_i_8
       (.I0(gmii_dat[7]),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\udp_port[7]_i_3_n_0 ),
        .I5(\state_tsu[10]_i_7_n_0 ),
        .O(tod_req_i_8_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    tod_req_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(tod_req12_out),
        .Q(tod_req));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[0]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[0]),
        .O(\type_leng[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[1]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[1]),
        .O(\type_leng[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[2]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[2]),
        .O(\type_leng[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[3]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[3]),
        .O(\type_leng[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[4]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[4]),
        .O(\type_leng[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[5]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[5]),
        .O(\type_leng[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[6]_i_1 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[6]),
        .O(\type_leng[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAAAAAA)) 
    \type_leng[7]_i_1 
       (.I0(\type_leng[7]_i_3_n_0 ),
        .I1(state_tsu[7]),
        .I2(state_tsu[8]),
        .I3(state_tsu[4]),
        .I4(\type_leng[7]_i_4_n_0 ),
        .I5(vld_mac_dst_i_6_n_0),
        .O(\type_leng[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \type_leng[7]_i_2 
       (.I0(enable),
        .I1(state_tsu[4]),
        .I2(gmii_dat[7]),
        .O(\type_leng[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \type_leng[7]_i_3 
       (.I0(\type_leng[7]_i_5_n_0 ),
        .I1(state_tsu[3]),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(ptp_vld_mac_dst_udp_delay_i_3_n_0),
        .O(\type_leng[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \type_leng[7]_i_4 
       (.I0(state_tsu[2]),
        .I1(state_tsu[14]),
        .I2(ptp_vld_msg_i_2_n_0),
        .I3(state_tsu[0]),
        .I4(ptp_vld_msg_i_5_n_0),
        .O(\type_leng[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \type_leng[7]_i_5 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt_reg_n_0_[4] ),
        .O(\type_leng[7]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[0] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[0]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[1] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[1]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[2] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[2]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[3] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[3]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[4] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[4]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[5] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[5]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[6] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[6]_i_1_n_0 ),
        .Q(\type_leng_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \type_leng_reg[7] 
       (.C(gmii_clk),
        .CE(\type_leng[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\type_leng[7]_i_2_n_0 ),
        .Q(\type_leng_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'h00000020FFFFFFFF)) 
    \udp_port[7]_i_1 
       (.I0(\udp_port[7]_i_2_n_0 ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(state_tsu[6]),
        .I3(state_tsu[3]),
        .I4(\udp_port[7]_i_3_n_0 ),
        .I5(enable),
        .O(\udp_port[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \udp_port[7]_i_2 
       (.I0(state_tsu[9]),
        .I1(state_tsu[10]),
        .I2(\udp_port[7]_i_4_n_0 ),
        .I3(state_tsu[2]),
        .I4(\mac_dst[47]_i_3_n_0 ),
        .I5(state_tsu[0]),
        .O(\udp_port[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \udp_port[7]_i_3 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[3] ),
        .O(\udp_port[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \udp_port[7]_i_4 
       (.I0(state_tsu[8]),
        .I1(state_tsu[4]),
        .I2(state_tsu[7]),
        .O(\udp_port[7]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[0] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[0]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[1] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[1]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[2] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[2]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[3] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[3]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[4] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[4]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[5] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[5]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[6] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[6]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \udp_port_reg[7] 
       (.C(gmii_clk),
        .CE(\udp_port[7]_i_1_n_0 ),
        .CLR(fifo_vld_i_2_n_0),
        .D(\ip_dst[7]_i_1_n_0 ),
        .Q(\udp_port_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'h88888FFF88888000)) 
    vld_mac_dst_i_1
       (.I0(vld_mac_dst_i_2_n_0),
        .I1(vld_mac_dst0),
        .I2(vld_mac_dst_i_4_n_0),
        .I3(vld_mac_dst_i_5_n_0),
        .I4(vld_mac_dst_i_6_n_0),
        .I5(vld_mac_dst),
        .O(vld_mac_dst_i_1_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    vld_mac_dst_i_10
       (.I0(\mac_dst_reg_n_0_[41] ),
        .I1(gmii_mac_addr[41]),
        .I2(\mac_dst_reg_n_0_[39] ),
        .I3(gmii_mac_addr[39]),
        .I4(gmii_mac_addr[40]),
        .O(vld_mac_dst_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_11
       (.I0(\mac_dst_reg_n_0_[38] ),
        .I1(gmii_mac_addr[38]),
        .I2(\mac_dst_reg_n_0_[37] ),
        .I3(gmii_mac_addr[37]),
        .I4(gmii_mac_addr[36]),
        .I5(\mac_dst_reg_n_0_[36] ),
        .O(vld_mac_dst_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_13
       (.I0(\mac_dst_reg_n_0_[35] ),
        .I1(gmii_mac_addr[35]),
        .I2(\mac_dst_reg_n_0_[34] ),
        .I3(gmii_mac_addr[34]),
        .I4(gmii_mac_addr[33]),
        .I5(\mac_dst_reg_n_0_[33] ),
        .O(vld_mac_dst_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_14
       (.I0(\mac_dst_reg_n_0_[32] ),
        .I1(gmii_mac_addr[32]),
        .I2(\mac_dst_reg_n_0_[31] ),
        .I3(gmii_mac_addr[31]),
        .I4(gmii_mac_addr[30]),
        .I5(\mac_dst_reg_n_0_[30] ),
        .O(vld_mac_dst_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_15
       (.I0(\mac_dst_reg_n_0_[29] ),
        .I1(gmii_mac_addr[29]),
        .I2(\mac_dst_reg_n_0_[28] ),
        .I3(gmii_mac_addr[28]),
        .I4(gmii_mac_addr[27]),
        .I5(\mac_dst_reg_n_0_[27] ),
        .O(vld_mac_dst_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_16
       (.I0(\mac_dst_reg_n_0_[26] ),
        .I1(gmii_mac_addr[26]),
        .I2(\mac_dst_reg_n_0_[25] ),
        .I3(gmii_mac_addr[25]),
        .I4(gmii_mac_addr[24]),
        .I5(\mac_dst_reg_n_0_[24] ),
        .O(vld_mac_dst_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_18
       (.I0(\mac_dst_reg_n_0_[23] ),
        .I1(gmii_mac_addr[23]),
        .I2(\mac_dst_reg_n_0_[22] ),
        .I3(gmii_mac_addr[22]),
        .I4(gmii_mac_addr[21]),
        .I5(\mac_dst_reg_n_0_[21] ),
        .O(vld_mac_dst_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_19
       (.I0(\mac_dst_reg_n_0_[20] ),
        .I1(gmii_mac_addr[20]),
        .I2(\mac_dst_reg_n_0_[19] ),
        .I3(gmii_mac_addr[19]),
        .I4(gmii_mac_addr[18]),
        .I5(\mac_dst_reg_n_0_[18] ),
        .O(vld_mac_dst_i_19_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    vld_mac_dst_i_2
       (.I0(state_tsu[3]),
        .I1(enable),
        .O(vld_mac_dst_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_20
       (.I0(\mac_dst_reg_n_0_[17] ),
        .I1(gmii_mac_addr[17]),
        .I2(\mac_dst_reg_n_0_[16] ),
        .I3(gmii_mac_addr[16]),
        .I4(gmii_mac_addr[15]),
        .I5(\mac_dst_reg_n_0_[15] ),
        .O(vld_mac_dst_i_20_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_21
       (.I0(\mac_dst_reg_n_0_[14] ),
        .I1(gmii_mac_addr[14]),
        .I2(\mac_dst_reg_n_0_[13] ),
        .I3(gmii_mac_addr[13]),
        .I4(gmii_mac_addr[12]),
        .I5(\mac_dst_reg_n_0_[12] ),
        .O(vld_mac_dst_i_21_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_22
       (.I0(\mac_dst_reg_n_0_[11] ),
        .I1(gmii_mac_addr[11]),
        .I2(\mac_dst_reg_n_0_[10] ),
        .I3(gmii_mac_addr[10]),
        .I4(gmii_mac_addr[9]),
        .I5(\mac_dst_reg_n_0_[9] ),
        .O(vld_mac_dst_i_22_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_23
       (.I0(\mac_dst_reg_n_0_[8] ),
        .I1(gmii_mac_addr[8]),
        .I2(\mac_dst_reg_n_0_[7] ),
        .I3(gmii_mac_addr[7]),
        .I4(gmii_mac_addr[6]),
        .I5(\mac_dst_reg_n_0_[6] ),
        .O(vld_mac_dst_i_23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_24
       (.I0(\mac_dst_reg_n_0_[5] ),
        .I1(gmii_mac_addr[5]),
        .I2(\mac_dst_reg_n_0_[4] ),
        .I3(gmii_mac_addr[4]),
        .I4(gmii_mac_addr[3]),
        .I5(\mac_dst_reg_n_0_[3] ),
        .O(vld_mac_dst_i_24_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_25
       (.I0(\mac_dst_reg_n_0_[2] ),
        .I1(gmii_mac_addr[2]),
        .I2(\mac_dst_reg_n_0_[1] ),
        .I3(gmii_mac_addr[1]),
        .I4(gmii_mac_addr[0]),
        .I5(\mac_dst_reg_n_0_[0] ),
        .O(vld_mac_dst_i_25_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    vld_mac_dst_i_4
       (.I0(state_tsu[7]),
        .I1(state_tsu[4]),
        .I2(state_tsu[8]),
        .I3(state_tsu[10]),
        .I4(state_tsu[9]),
        .O(vld_mac_dst_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000110)) 
    vld_mac_dst_i_5
       (.I0(state_tsu[2]),
        .I1(state_tsu[6]),
        .I2(state_tsu[14]),
        .I3(state_tsu[3]),
        .I4(state_tsu[0]),
        .I5(ptp_vld_msg_i_2_n_0),
        .O(vld_mac_dst_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    vld_mac_dst_i_6
       (.I0(ptp_vld_msg_i_2_n_0),
        .I1(state_tsu[14]),
        .I2(state_tsu[0]),
        .I3(state_tsu[2]),
        .I4(\mac_dst[47]_i_4_n_0 ),
        .I5(enable),
        .O(vld_mac_dst_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_8
       (.I0(\mac_dst_reg_n_0_[47] ),
        .I1(gmii_mac_addr[47]),
        .I2(\mac_dst_reg_n_0_[46] ),
        .I3(gmii_mac_addr[46]),
        .I4(gmii_mac_addr[45]),
        .I5(\mac_dst_reg_n_0_[45] ),
        .O(vld_mac_dst_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vld_mac_dst_i_9
       (.I0(\mac_dst_reg_n_0_[44] ),
        .I1(gmii_mac_addr[44]),
        .I2(\mac_dst_reg_n_0_[43] ),
        .I3(gmii_mac_addr[43]),
        .I4(gmii_mac_addr[42]),
        .I5(\mac_dst_reg_n_0_[42] ),
        .O(vld_mac_dst_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    vld_mac_dst_reg
       (.C(gmii_clk),
        .CE(1'b1),
        .CLR(fifo_vld_i_2_n_0),
        .D(vld_mac_dst_i_1_n_0),
        .Q(vld_mac_dst));
  CARRY4 vld_mac_dst_reg_i_12
       (.CI(vld_mac_dst_reg_i_17_n_0),
        .CO({vld_mac_dst_reg_i_12_n_0,vld_mac_dst_reg_i_12_n_1,vld_mac_dst_reg_i_12_n_2,vld_mac_dst_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vld_mac_dst_reg_i_12_O_UNCONNECTED[3:0]),
        .S({vld_mac_dst_i_18_n_0,vld_mac_dst_i_19_n_0,vld_mac_dst_i_20_n_0,vld_mac_dst_i_21_n_0}));
  CARRY4 vld_mac_dst_reg_i_17
       (.CI(1'b0),
        .CO({vld_mac_dst_reg_i_17_n_0,vld_mac_dst_reg_i_17_n_1,vld_mac_dst_reg_i_17_n_2,vld_mac_dst_reg_i_17_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vld_mac_dst_reg_i_17_O_UNCONNECTED[3:0]),
        .S({vld_mac_dst_i_22_n_0,vld_mac_dst_i_23_n_0,vld_mac_dst_i_24_n_0,vld_mac_dst_i_25_n_0}));
  CARRY4 vld_mac_dst_reg_i_3
       (.CI(vld_mac_dst_reg_i_7_n_0),
        .CO({vld_mac_dst0,vld_mac_dst_reg_i_3_n_1,vld_mac_dst_reg_i_3_n_2,vld_mac_dst_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vld_mac_dst_reg_i_3_O_UNCONNECTED[3:0]),
        .S({vld_mac_dst_i_8_n_0,vld_mac_dst_i_9_n_0,vld_mac_dst_i_10_n_0,vld_mac_dst_i_11_n_0}));
  CARRY4 vld_mac_dst_reg_i_7
       (.CI(vld_mac_dst_reg_i_12_n_0),
        .CO({vld_mac_dst_reg_i_7_n_0,vld_mac_dst_reg_i_7_n_1,vld_mac_dst_reg_i_7_n_2,vld_mac_dst_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vld_mac_dst_reg_i_7_O_UNCONNECTED[3:0]),
        .S({vld_mac_dst_i_13_n_0,vld_mac_dst_i_14_n_0,vld_mac_dst_i_15_n_0,vld_mac_dst_i_16_n_0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_generic_cstr
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    AS,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    din);
  output [100:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]AS;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [100:0]din;

  wire [0:0]AS;
  wire [100:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [100:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.AS(AS),
        .D(D[35:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .din(din[35:0]),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.AS(AS),
        .D(D[100:36]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .din(din[100:36]),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_prim_width
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    AS,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]AS;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [35:0]din;

  wire [0:0]AS;
  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.AS(AS),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_prim_width__parameterized0
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    AS,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    din);
  output [64:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]AS;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [64:0]din;

  wire [0:0]AS;
  wire [64:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [64:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.AS(AS),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_prim_wrapper
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    AS,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]AS;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;

  wire [0:0]AS;
  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(rd_clk),
        .CLKBWRCLK(wr_clk),
        .DIADI({din[16:9],din[7:0]}),
        .DIBDI({din[34:27],din[25:18]}),
        .DIPADIP({din[17],din[8]}),
        .DIPBDIP({din[35],din[26]}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO({D[34:27],D[25:18]}),
        .DOPADOP({D[17],D[8]}),
        .DOPBDOP({D[35],D[26]}),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(AS),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_prim_wrapper__parameterized0
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    AS,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    din);
  output [64:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]AS;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input [64:0]din;

  wire [0:0]AS;
  wire [64:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75 ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [64:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(rd_clk),
        .CLKBWRCLK(wr_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({din[32:9],din[7:0]}),
        .DIBDI(din[64:33]),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({D[32:9],D[7:0]}),
        .DOBDO(D[64:33]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,D[8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_73 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_74 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(AS),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({E,E,E,E,E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_top
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    AS,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    din);
  output [100:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]AS;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [100:0]din;

  wire [0:0]AS;
  wire [100:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [100:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_generic_cstr \valid.cstr 
       (.AS(AS),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_v8_4_2
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    AS,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    din);
  output [100:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]AS;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [100:0]din;

  wire [0:0]AS;
  wire [100:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [100:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.AS(AS),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_v8_4_2_synth
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    AS,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    din);
  output [100:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]AS;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [100:0]din;

  wire [0:0]AS;
  wire [100:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [100:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.AS(AS),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module ptpv2_lite_fifo_async_core_101x16_clk_x_pntrs
   (ram_full_fb_i_reg,
    RD_PNTR_WR,
    D,
    ram_empty_fb_i0,
    WR_PNTR_RD,
    \dest_out_bin_ff_reg[2] ,
    wr_en_0,
    out,
    wr_en,
    \gaf.ram_almost_full_i_reg ,
    Q,
    \gaf.ram_almost_full_i_i_3_0 ,
    \gaf.ram_almost_full_i_i_2_0 ,
    \src_gray_ff_reg[3] ,
    \src_gray_ff_reg[3]_0 ,
    ram_empty_fb_i1,
    almost_full,
    wr_clk,
    rd_clk);
  output ram_full_fb_i_reg;
  output [2:0]RD_PNTR_WR;
  output [1:0]D;
  output ram_empty_fb_i0;
  output [3:0]WR_PNTR_RD;
  output \dest_out_bin_ff_reg[2] ;
  output wr_en_0;
  input out;
  input wr_en;
  input \gaf.ram_almost_full_i_reg ;
  input [3:0]Q;
  input [3:0]\gaf.ram_almost_full_i_i_3_0 ;
  input [3:0]\gaf.ram_almost_full_i_i_2_0 ;
  input [3:0]\src_gray_ff_reg[3] ;
  input [3:0]\src_gray_ff_reg[3]_0 ;
  input ram_empty_fb_i1;
  input almost_full;
  input wr_clk;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [2:0]RD_PNTR_WR;
  wire [3:0]WR_PNTR_RD;
  wire almost_full;
  wire \dest_out_bin_ff_reg[2] ;
  wire [3:0]\gaf.ram_almost_full_i_i_2_0 ;
  wire [3:0]\gaf.ram_almost_full_i_i_3_0 ;
  wire \gaf.ram_almost_full_i_i_4_n_0 ;
  wire \gaf.ram_almost_full_i_i_5_n_0 ;
  wire \gaf.ram_almost_full_i_reg ;
  wire \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1 ;
  wire \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ;
  wire \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp3 ;
  wire out;
  wire [3:3]p_25_out;
  wire ram_empty_fb_i0;
  wire ram_empty_fb_i1;
  wire ram_empty_i_i_2_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_3_n_0;
  wire rd_clk;
  wire [3:0]\src_gray_ff_reg[3] ;
  wire [3:0]\src_gray_ff_reg[3]_0 ;
  wire wr_clk;
  wire \wr_data_count_i[4]_i_2_n_0 ;
  wire \wr_data_count_i[4]_i_3_n_0 ;
  wire wr_en;
  wire wr_en_0;

  LUT6 #(
    .INIT(64'h0960900909600960)) 
    \g_rd.gvalid_low.rd_dc_i[4]_i_3 
       (.I0(WR_PNTR_RD[2]),
        .I1(\src_gray_ff_reg[3]_0 [2]),
        .I2(WR_PNTR_RD[1]),
        .I3(\src_gray_ff_reg[3]_0 [1]),
        .I4(WR_PNTR_RD[0]),
        .I5(\src_gray_ff_reg[3]_0 [0]),
        .O(\dest_out_bin_ff_reg[2] ));
  LUT6 #(
    .INIT(64'h00FF00F8000000F8)) 
    \gaf.ram_almost_full_i_i_1 
       (.I0(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp3 ),
        .I1(wr_en),
        .I2(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ),
        .I3(\gaf.ram_almost_full_i_reg ),
        .I4(out),
        .I5(almost_full),
        .O(wr_en_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gaf.ram_almost_full_i_i_2 
       (.I0(\gaf.ram_almost_full_i_i_2_0 [1]),
        .I1(RD_PNTR_WR[1]),
        .I2(\gaf.ram_almost_full_i_i_2_0 [0]),
        .I3(RD_PNTR_WR[0]),
        .I4(\gaf.ram_almost_full_i_i_4_n_0 ),
        .O(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp3 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gaf.ram_almost_full_i_i_3 
       (.I0(\gaf.ram_almost_full_i_i_3_0 [1]),
        .I1(RD_PNTR_WR[1]),
        .I2(\gaf.ram_almost_full_i_i_3_0 [0]),
        .I3(RD_PNTR_WR[0]),
        .I4(\gaf.ram_almost_full_i_i_5_n_0 ),
        .O(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gaf.ram_almost_full_i_i_4 
       (.I0(RD_PNTR_WR[2]),
        .I1(\gaf.ram_almost_full_i_i_2_0 [2]),
        .I2(p_25_out),
        .I3(\gaf.ram_almost_full_i_i_2_0 [3]),
        .O(\gaf.ram_almost_full_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gaf.ram_almost_full_i_i_5 
       (.I0(RD_PNTR_WR[2]),
        .I1(\gaf.ram_almost_full_i_i_3_0 [2]),
        .I2(p_25_out),
        .I3(\gaf.ram_almost_full_i_i_3_0 [3]),
        .O(\gaf.ram_almost_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF82000082)) 
    ram_empty_i_i_1
       (.I0(ram_empty_i_i_2_n_0),
        .I1(WR_PNTR_RD[0]),
        .I2(\src_gray_ff_reg[3]_0 [0]),
        .I3(WR_PNTR_RD[1]),
        .I4(\src_gray_ff_reg[3]_0 [1]),
        .I5(ram_empty_fb_i1),
        .O(ram_empty_fb_i0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_2
       (.I0(WR_PNTR_RD[2]),
        .I1(\src_gray_ff_reg[3]_0 [2]),
        .I2(WR_PNTR_RD[3]),
        .I3(\src_gray_ff_reg[3]_0 [3]),
        .O(ram_empty_i_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000FF20)) 
    ram_full_i_i_1
       (.I0(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ),
        .I1(out),
        .I2(wr_en),
        .I3(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1 ),
        .I4(\gaf.ram_almost_full_i_reg ),
        .O(ram_full_fb_i_reg));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_i_i_2
       (.I0(Q[1]),
        .I1(RD_PNTR_WR[1]),
        .I2(Q[0]),
        .I3(RD_PNTR_WR[0]),
        .I4(ram_full_i_i_3_n_0),
        .O(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_3
       (.I0(RD_PNTR_WR[2]),
        .I1(Q[2]),
        .I2(p_25_out),
        .I3(Q[3]),
        .O(ram_full_i_i_3_n_0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  ptpv2_lite_fifo_async_core_101x16_xpm_cdc_gray rd_pntr_cdc_inst
       (.dest_clk(wr_clk),
        .dest_out_bin({p_25_out,RD_PNTR_WR}),
        .src_clk(rd_clk),
        .src_in_bin(\src_gray_ff_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h3C96693C693CC369)) 
    \wr_data_count_i[3]_i_1 
       (.I0(\wr_data_count_i[4]_i_2_n_0 ),
        .I1(\src_gray_ff_reg[3] [3]),
        .I2(p_25_out),
        .I3(RD_PNTR_WR[2]),
        .I4(\src_gray_ff_reg[3] [2]),
        .I5(\wr_data_count_i[4]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0090600090000090)) 
    \wr_data_count_i[4]_i_1 
       (.I0(\src_gray_ff_reg[3] [3]),
        .I1(p_25_out),
        .I2(\wr_data_count_i[4]_i_2_n_0 ),
        .I3(\wr_data_count_i[4]_i_3_n_0 ),
        .I4(RD_PNTR_WR[2]),
        .I5(\src_gray_ff_reg[3] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \wr_data_count_i[4]_i_2 
       (.I0(RD_PNTR_WR[0]),
        .I1(\src_gray_ff_reg[3] [0]),
        .I2(RD_PNTR_WR[1]),
        .I3(\src_gray_ff_reg[3] [1]),
        .O(\wr_data_count_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hDD4D)) 
    \wr_data_count_i[4]_i_3 
       (.I0(RD_PNTR_WR[1]),
        .I1(\src_gray_ff_reg[3] [1]),
        .I2(RD_PNTR_WR[0]),
        .I3(\src_gray_ff_reg[3] [0]),
        .O(\wr_data_count_i[4]_i_3_n_0 ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  ptpv2_lite_fifo_async_core_101x16_xpm_cdc_gray__2 wr_pntr_cdc_inst
       (.dest_clk(rd_clk),
        .dest_out_bin(WR_PNTR_RD),
        .src_clk(wr_clk),
        .src_in_bin(\src_gray_ff_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module ptpv2_lite_fifo_async_core_101x16_fifo_generator_ramfifo
   (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg ,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    almost_empty,
    empty,
    VALID,
    full,
    dout,
    underflow,
    rd_data_count,
    overflow,
    wr_data_count,
    almost_full,
    wr_en,
    rst,
    wr_clk,
    rd_clk,
    din,
    rd_en);
  output \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg ;
  output \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output almost_empty;
  output empty;
  output VALID;
  output full;
  output [100:0]dout;
  output underflow;
  output [4:0]rd_data_count;
  output overflow;
  output [4:0]wr_data_count;
  output almost_full;
  input wr_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [100:0]din;
  input rd_en;

  wire VALID;
  wire almost_empty;
  wire almost_full;
  wire [100:0]din;
  wire [100:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_11 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_12 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_4 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire \gras.rsts/ram_empty_fb_i0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg ;
  wire overflow;
  wire [3:0]p_0_out;
  wire [3:0]p_13_out;
  wire [3:0]p_14_out;
  wire p_20_out;
  wire [3:0]p_24_out;
  wire [2:0]p_25_out;
  wire p_6_out;
  wire ram_empty_fb_i1;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire tmp_ram_rd_en;
  wire underflow;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_plus2;
  wire [3:0]wr_pntr_plus3;

  ptpv2_lite_fifo_async_core_101x16_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gcx.clkx_n_4 ,\gntv_or_sync_fifo.gcx.clkx_n_5 }),
        .Q(p_14_out),
        .RD_PNTR_WR(p_25_out),
        .WR_PNTR_RD(p_24_out),
        .almost_full(almost_full),
        .\dest_out_bin_ff_reg[2] (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .\gaf.ram_almost_full_i_i_2_0 (wr_pntr_plus3),
        .\gaf.ram_almost_full_i_i_3_0 (wr_pntr_plus2),
        .\gaf.ram_almost_full_i_reg (rst_full_gen_i),
        .out(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_empty_fb_i0(\gras.rsts/ram_empty_fb_i0 ),
        .ram_empty_fb_i1(ram_empty_fb_i1),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .rd_clk(rd_clk),
        .\src_gray_ff_reg[3] (p_13_out),
        .\src_gray_ff_reg[3]_0 (p_0_out),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_en_0(\gntv_or_sync_fifo.gcx.clkx_n_12 ));
  ptpv2_lite_fifo_async_core_101x16_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.AS(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .E(p_6_out),
        .Q(p_0_out),
        .WR_PNTR_RD(p_24_out),
        .almost_empty(almost_empty),
        .empty(empty),
        .\g_rd.gvalid_low.rd_dc_i_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .out(VALID),
        .ram_empty_fb_i0(\gras.rsts/ram_empty_fb_i0 ),
        .ram_empty_fb_i1(ram_empty_fb_i1),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .underflow(underflow));
  ptpv2_lite_fifo_async_core_101x16_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_0),
        .D({\gntv_or_sync_fifo.gcx.clkx_n_4 ,\gntv_or_sync_fifo.gcx.clkx_n_5 }),
        .E(p_20_out),
        .Q(p_13_out),
        .RD_PNTR_WR(p_25_out),
        .almost_full(almost_full),
        .full(full),
        .\gaf.ram_almost_full_i_reg (rst_full_ff_i),
        .\gaf.ram_almost_full_i_reg_0 (\gntv_or_sync_fifo.gcx.clkx_n_12 ),
        .\gic0.gc1.count_d1_reg[3] (wr_pntr_plus2),
        .\gic0.gc1.count_d2_reg[3] (p_14_out),
        .\gic0.gc1.count_reg[3] (wr_pntr_plus3),
        .\gof.gof1.overflow_i_reg (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg ),
        .out(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .overflow(overflow),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en));
  ptpv2_lite_fifo_async_core_101x16_memory \gntv_or_sync_fifo.mem 
       (.AS(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_13_out),
        .E(p_20_out),
        .Q(p_0_out),
        .din(din),
        .dout(dout),
        .\goreg_bm.dout_i_reg[100]_0 (p_6_out),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  ptpv2_lite_fifo_async_core_101x16_reset_blk_ramfifo rstblk
       (.AR(rstblk_n_0),
        .AS(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg_0 (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg ),
        .out(rst_full_ff_i),
        .rd_clk(rd_clk),
        .rst(rst),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module ptpv2_lite_fifo_async_core_101x16_fifo_generator_top
   (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg ,
    AS,
    almost_empty,
    empty,
    VALID,
    full,
    dout,
    underflow,
    rd_data_count,
    overflow,
    wr_data_count,
    almost_full,
    wr_en,
    rst,
    wr_clk,
    rd_clk,
    din,
    rd_en);
  output \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg ;
  output [0:0]AS;
  output almost_empty;
  output empty;
  output VALID;
  output full;
  output [100:0]dout;
  output underflow;
  output [4:0]rd_data_count;
  output overflow;
  output [4:0]wr_data_count;
  output almost_full;
  input wr_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [100:0]din;
  input rd_en;

  wire [0:0]AS;
  wire VALID;
  wire almost_empty;
  wire almost_full;
  wire [100:0]din;
  wire [100:0]dout;
  wire empty;
  wire full;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg ;
  wire overflow;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire underflow;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;

  ptpv2_lite_fifo_async_core_101x16_fifo_generator_ramfifo \grf.rf 
       (.VALID(VALID),
        .almost_empty(almost_empty),
        .almost_full(almost_full),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (AS),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg ),
        .overflow(overflow),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .underflow(underflow),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "4" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "101" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "101" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "1" *) 
(* C_HAS_ALMOST_FULL = "1" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "1" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "1" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "1" *) (* C_HAS_VALID = "1" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "1" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x72" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "5" *) 
(* C_RD_DEPTH = "16" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "4" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "5" *) 
(* C_WR_DEPTH = "16" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "4" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_3" *) 
module ptpv2_lite_fifo_async_core_101x16_fifo_generator_v13_2_3
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [100:0]din;
  input wr_en;
  input rd_en;
  input [3:0]prog_empty_thresh;
  input [3:0]prog_empty_thresh_assert;
  input [3:0]prog_empty_thresh_negate;
  input [3:0]prog_full_thresh;
  input [3:0]prog_full_thresh_assert;
  input [3:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [100:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [3:0]data_count;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire almost_empty;
  wire almost_full;
  wire [100:0]din;
  wire [100:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire underflow;
  wire valid;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  ptpv2_lite_fifo_async_core_101x16_fifo_generator_v13_2_3_synth inst_fifo_gen
       (.VALID(valid),
        .almost_empty(almost_empty),
        .almost_full(almost_full),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (rd_rst_busy),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg (wr_rst_busy),
        .overflow(overflow),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .underflow(underflow),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_3_synth" *) 
module ptpv2_lite_fifo_async_core_101x16_fifo_generator_v13_2_3_synth
   (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg ,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    almost_empty,
    empty,
    VALID,
    full,
    dout,
    underflow,
    rd_data_count,
    overflow,
    wr_data_count,
    almost_full,
    wr_en,
    rst,
    wr_clk,
    rd_clk,
    din,
    rd_en);
  output \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg ;
  output \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output almost_empty;
  output empty;
  output VALID;
  output full;
  output [100:0]dout;
  output underflow;
  output [4:0]rd_data_count;
  output overflow;
  output [4:0]wr_data_count;
  output almost_full;
  input wr_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [100:0]din;
  input rd_en;

  wire VALID;
  wire almost_empty;
  wire almost_full;
  wire [100:0]din;
  wire [100:0]dout;
  wire empty;
  wire full;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg ;
  wire overflow;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire underflow;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;

  ptpv2_lite_fifo_async_core_101x16_fifo_generator_top \gconvfifo.rf 
       (.AS(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .VALID(VALID),
        .almost_empty(almost_empty),
        .almost_full(almost_full),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg (\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg ),
        .overflow(overflow),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .underflow(underflow),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module ptpv2_lite_fifo_async_core_101x16_memory
   (dout,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    AS,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    din,
    \goreg_bm.dout_i_reg[100]_0 );
  output [100:0]dout;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]AS;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [100:0]din;
  input [0:0]\goreg_bm.dout_i_reg[100]_0 ;

  wire [0:0]AS;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [100:0]din;
  wire [100:0]dout;
  wire [100:0]doutb;
  wire [0:0]\goreg_bm.dout_i_reg[100]_0 ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  ptpv2_lite_fifo_async_core_101x16_blk_mem_gen_v8_4_2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.AS(AS),
        .D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[100] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[100]),
        .Q(dout[100]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[16]),
        .Q(dout[16]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[17]),
        .Q(dout[17]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[18]),
        .Q(dout[18]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[19]),
        .Q(dout[19]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[20]),
        .Q(dout[20]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[21]),
        .Q(dout[21]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[22]),
        .Q(dout[22]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[23]),
        .Q(dout[23]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[24]),
        .Q(dout[24]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[25]),
        .Q(dout[25]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[26]),
        .Q(dout[26]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[27]),
        .Q(dout[27]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[28]),
        .Q(dout[28]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[29]),
        .Q(dout[29]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[30]),
        .Q(dout[30]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[31]),
        .Q(dout[31]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[32]),
        .Q(dout[32]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[33]),
        .Q(dout[33]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[34]),
        .Q(dout[34]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[35]),
        .Q(dout[35]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[36]),
        .Q(dout[36]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[37]),
        .Q(dout[37]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[38]),
        .Q(dout[38]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[39]),
        .Q(dout[39]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[40]),
        .Q(dout[40]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[41]),
        .Q(dout[41]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[42]),
        .Q(dout[42]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[43]),
        .Q(dout[43]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[44]),
        .Q(dout[44]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[45]),
        .Q(dout[45]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[46]),
        .Q(dout[46]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[47]),
        .Q(dout[47]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[48] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[48]),
        .Q(dout[48]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[49] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[49]),
        .Q(dout[49]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[50] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[50]),
        .Q(dout[50]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[51] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[51]),
        .Q(dout[51]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[52] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[52]),
        .Q(dout[52]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[53] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[53]),
        .Q(dout[53]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[54] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[54]),
        .Q(dout[54]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[55] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[55]),
        .Q(dout[55]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[56] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[56]),
        .Q(dout[56]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[57] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[57]),
        .Q(dout[57]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[58] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[58]),
        .Q(dout[58]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[59] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[59]),
        .Q(dout[59]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[60] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[60]),
        .Q(dout[60]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[61] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[61]),
        .Q(dout[61]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[62] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[62]),
        .Q(dout[62]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[63] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[63]),
        .Q(dout[63]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[64] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[64]),
        .Q(dout[64]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[65] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[65]),
        .Q(dout[65]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[66] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[66]),
        .Q(dout[66]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[67] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[67]),
        .Q(dout[67]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[68] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[68]),
        .Q(dout[68]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[69] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[69]),
        .Q(dout[69]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[70] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[70]),
        .Q(dout[70]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[71] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[71]),
        .Q(dout[71]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[72] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[72]),
        .Q(dout[72]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[73] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[73]),
        .Q(dout[73]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[74] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[74]),
        .Q(dout[74]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[75] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[75]),
        .Q(dout[75]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[76] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[76]),
        .Q(dout[76]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[77] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[77]),
        .Q(dout[77]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[78] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[78]),
        .Q(dout[78]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[79] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[79]),
        .Q(dout[79]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[80] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[80]),
        .Q(dout[80]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[81] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[81]),
        .Q(dout[81]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[82] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[82]),
        .Q(dout[82]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[83] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[83]),
        .Q(dout[83]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[84] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[84]),
        .Q(dout[84]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[85] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[85]),
        .Q(dout[85]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[86] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[86]),
        .Q(dout[86]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[87] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[87]),
        .Q(dout[87]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[88] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[88]),
        .Q(dout[88]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[89] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[89]),
        .Q(dout[89]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[90] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[90]),
        .Q(dout[90]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[91] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[91]),
        .Q(dout[91]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[92] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[92]),
        .Q(dout[92]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[93] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[93]),
        .Q(dout[93]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[94] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[94]),
        .Q(dout[94]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[95] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[95]),
        .Q(dout[95]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[96] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[96]),
        .Q(dout[96]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[97] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[97]),
        .Q(dout[97]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[98] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[98]),
        .Q(dout[98]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[99] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[99]),
        .Q(dout[99]),
        .R(AS));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[100]_0 ),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(AS));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module ptpv2_lite_fifo_async_core_101x16_rd_bin_cntr
   (ram_empty_fb_i1,
    D,
    \dest_out_bin_ff_reg[2] ,
    Q,
    WR_PNTR_RD,
    E,
    out,
    \g_rd.gvalid_low.rd_dc_i_reg[2] ,
    rd_clk,
    AS);
  output ram_empty_fb_i1;
  output [0:0]D;
  output [0:0]\dest_out_bin_ff_reg[2] ;
  output [3:0]Q;
  input [3:0]WR_PNTR_RD;
  input [0:0]E;
  input out;
  input [0:0]\g_rd.gvalid_low.rd_dc_i_reg[2] ;
  input rd_clk;
  input [0:0]AS;

  wire [0:0]AS;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]WR_PNTR_RD;
  wire [0:0]\dest_out_bin_ff_reg[2] ;
  wire [1:1]diff_wr_rd;
  wire \g_rd.gvalid_low.rd_dc_i[2]_i_3_n_0 ;
  wire [0:0]\g_rd.gvalid_low.rd_dc_i_reg[2] ;
  wire out;
  wire [3:0]plusOp__0;
  wire ram_empty_fb_i1;
  wire ram_empty_i_i_4_n_0;
  wire rd_clk;
  wire [3:0]rd_pntr_plus1;
  wire [3:0]rd_pntr_plus2;

  LUT6 #(
    .INIT(64'h8228288200000000)) 
    \g_rd.gvalid_low.rd_dc_i[2]_i_1 
       (.I0(out),
        .I1(diff_wr_rd),
        .I2(WR_PNTR_RD[2]),
        .I3(Q[2]),
        .I4(\g_rd.gvalid_low.rd_dc_i[2]_i_3_n_0 ),
        .I5(\g_rd.gvalid_low.rd_dc_i_reg[2] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \g_rd.gvalid_low.rd_dc_i[2]_i_2 
       (.I0(Q[0]),
        .I1(WR_PNTR_RD[0]),
        .I2(Q[1]),
        .I3(WR_PNTR_RD[1]),
        .O(diff_wr_rd));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hDD4D)) 
    \g_rd.gvalid_low.rd_dc_i[2]_i_3 
       (.I0(Q[1]),
        .I1(WR_PNTR_RD[1]),
        .I2(Q[0]),
        .I3(WR_PNTR_RD[0]),
        .O(\g_rd.gvalid_low.rd_dc_i[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \g_rd.gvalid_low.rd_dc_i[4]_i_2 
       (.I0(\g_rd.gvalid_low.rd_dc_i[2]_i_3_n_0 ),
        .I1(WR_PNTR_RD[2]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(WR_PNTR_RD[3]),
        .O(\dest_out_bin_ff_reg[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[2]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc1.count[3]_i_1 
       (.I0(rd_pntr_plus2[1]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[2]),
        .I3(rd_pntr_plus2[3]),
        .O(plusOp__0[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .PRE(AS),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus2[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus2[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus2[3]),
        .Q(rd_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[0]),
        .Q(rd_pntr_plus2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(AS),
        .Q(rd_pntr_plus2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[2]),
        .Q(rd_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[3]),
        .Q(rd_pntr_plus2[3]));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    ram_empty_i_i_3
       (.I0(ram_empty_i_i_4_n_0),
        .I1(rd_pntr_plus1[0]),
        .I2(WR_PNTR_RD[0]),
        .I3(rd_pntr_plus1[1]),
        .I4(WR_PNTR_RD[1]),
        .I5(E),
        .O(ram_empty_fb_i1));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_4
       (.I0(rd_pntr_plus1[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(WR_PNTR_RD[3]),
        .O(ram_empty_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "rd_dc_fwft_ext_as" *) 
module ptpv2_lite_fifo_async_core_101x16_rd_dc_fwft_ext_as
   (rd_data_count,
    D,
    rd_clk,
    AS);
  output [4:0]rd_data_count;
  input [4:0]D;
  input rd_clk;
  input [0:0]AS;

  wire [0:0]AS;
  wire [4:0]D;
  wire rd_clk;
  wire [4:0]rd_data_count;

  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[0]),
        .Q(rd_data_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[1]),
        .Q(rd_data_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[2]),
        .Q(rd_data_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[3]),
        .Q(rd_data_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[4]),
        .Q(rd_data_count[4]));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module ptpv2_lite_fifo_async_core_101x16_rd_fwft
   (out,
    almost_empty,
    empty,
    \gpregsm1.user_valid_reg_0 ,
    tmp_ram_rd_en,
    p_1_out,
    E,
    ram_empty_fb_i_reg,
    D,
    rd_clk,
    AS,
    rd_en,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    \g_rd.gvalid_low.rd_dc_i_reg[4] ,
    diff_wr_rd,
    WR_PNTR_RD,
    Q);
  output [0:0]out;
  output almost_empty;
  output empty;
  output \gpregsm1.user_valid_reg_0 ;
  output tmp_ram_rd_en;
  output p_1_out;
  output [0:0]E;
  output [0:0]ram_empty_fb_i_reg;
  output [3:0]D;
  input rd_clk;
  input [0:0]AS;
  input rd_en;
  input \gpregsm1.curr_fwft_state_reg[1]_0 ;
  input \g_rd.gvalid_low.rd_dc_i_reg[4] ;
  input [0:0]diff_wr_rd;
  input [1:0]WR_PNTR_RD;
  input [1:0]Q;

  wire [0:0]AS;
  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]WR_PNTR_RD;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire [0:0]diff_wr_rd;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire \g_rd.gvalid_low.rd_dc_i_reg[4] ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire [1:0]next_fwft_state;
  wire p_1_out;
  wire [0:0]ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  wire tmp_ram_rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign almost_empty = aempty_fwft_i;
  assign empty = empty_fwft_i;
  assign \gpregsm1.user_valid_reg_0  = user_valid;
  assign out[0] = curr_fwft_state[1];
  LUT5 #(
    .INIT(32'hFFFF4555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(AS),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AS),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AS),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AS),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(AS),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AS),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h28AA)) 
    \g_rd.gvalid_low.rd_dc_i[0]_i_1 
       (.I0(user_valid),
        .I1(WR_PNTR_RD[0]),
        .I2(Q[0]),
        .I3(curr_fwft_state[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA20808A200000000)) 
    \g_rd.gvalid_low.rd_dc_i[1]_i_1 
       (.I0(user_valid),
        .I1(Q[0]),
        .I2(WR_PNTR_RD[0]),
        .I3(Q[1]),
        .I4(WR_PNTR_RD[1]),
        .I5(curr_fwft_state[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h2800)) 
    \g_rd.gvalid_low.rd_dc_i[3]_i_1 
       (.I0(user_valid),
        .I1(\g_rd.gvalid_low.rd_dc_i_reg[4] ),
        .I2(diff_wr_rd),
        .I3(curr_fwft_state[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h8000)) 
    \g_rd.gvalid_low.rd_dc_i[4]_i_1 
       (.I0(user_valid),
        .I1(diff_wr_rd),
        .I2(\g_rd.gvalid_low.rd_dc_i_reg[4] ),
        .I3(curr_fwft_state[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc1.count_d1[3]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[100]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.guf1.underflow_i_i_1 
       (.I0(empty_fwft_i),
        .I1(AS),
        .I2(rd_en),
        .O(p_1_out));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module ptpv2_lite_fifo_async_core_101x16_rd_handshaking_flags
   (underflow,
    p_1_out,
    rd_clk);
  output underflow;
  input p_1_out;
  input rd_clk;

  wire p_1_out;
  wire rd_clk;
  wire underflow;

  FDRE #(
    .INIT(1'b0)) 
    \guf.guf1.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(underflow),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module ptpv2_lite_fifo_async_core_101x16_rd_logic
   (almost_empty,
    empty,
    out,
    underflow,
    tmp_ram_rd_en,
    ram_empty_fb_i1,
    E,
    Q,
    rd_data_count,
    ram_empty_fb_i0,
    rd_clk,
    AS,
    rd_en,
    WR_PNTR_RD,
    \g_rd.gvalid_low.rd_dc_i_reg[4] );
  output almost_empty;
  output empty;
  output out;
  output underflow;
  output tmp_ram_rd_en;
  output ram_empty_fb_i1;
  output [0:0]E;
  output [3:0]Q;
  output [4:0]rd_data_count;
  input ram_empty_fb_i0;
  input rd_clk;
  input [0:0]AS;
  input rd_en;
  input [3:0]WR_PNTR_RD;
  input \g_rd.gvalid_low.rd_dc_i_reg[4] ;

  wire [0:0]AS;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]WR_PNTR_RD;
  wire almost_empty;
  wire [3:3]diff_wr_rd;
  wire empty;
  wire \g_rd.gvalid_low.rd_dc_i_reg[4] ;
  wire \gr1.gr1_int.rfwft_n_10 ;
  wire \gr1.gr1_int.rfwft_n_11 ;
  wire \gr1.gr1_int.rfwft_n_8 ;
  wire \gr1.gr1_int.rfwft_n_9 ;
  wire out;
  wire p_1_out;
  wire p_2_out;
  wire p_3_out;
  wire p_8_out;
  wire ram_empty_fb_i0;
  wire ram_empty_fb_i1;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rpntr_n_1;
  wire tmp_ram_rd_en;
  wire underflow;

  ptpv2_lite_fifo_async_core_101x16_rd_fwft \gr1.gr1_int.rfwft 
       (.AS(AS),
        .D({\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 ,\gr1.gr1_int.rfwft_n_10 ,\gr1.gr1_int.rfwft_n_11 }),
        .E(E),
        .Q(Q[1:0]),
        .WR_PNTR_RD(WR_PNTR_RD[1:0]),
        .almost_empty(almost_empty),
        .diff_wr_rd(diff_wr_rd),
        .empty(empty),
        .\g_rd.gvalid_low.rd_dc_i_reg[4] (\g_rd.gvalid_low.rd_dc_i_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (p_2_out),
        .\gpregsm1.user_valid_reg_0 (out),
        .out(p_3_out),
        .p_1_out(p_1_out),
        .ram_empty_fb_i_reg(p_8_out),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  ptpv2_lite_fifo_async_core_101x16_rd_dc_fwft_ext_as \gr1.grdc2.rdc 
       (.AS(AS),
        .D({\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 ,rpntr_n_1,\gr1.gr1_int.rfwft_n_10 ,\gr1.gr1_int.rfwft_n_11 }),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count));
  ptpv2_lite_fifo_async_core_101x16_rd_status_flags_as \gras.rsts 
       (.AS(AS),
        .out(p_2_out),
        .ram_empty_fb_i0(ram_empty_fb_i0),
        .rd_clk(rd_clk));
  ptpv2_lite_fifo_async_core_101x16_rd_handshaking_flags \grhf.rhf 
       (.p_1_out(p_1_out),
        .rd_clk(rd_clk),
        .underflow(underflow));
  ptpv2_lite_fifo_async_core_101x16_rd_bin_cntr rpntr
       (.AS(AS),
        .D(rpntr_n_1),
        .E(p_8_out),
        .Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\dest_out_bin_ff_reg[2] (diff_wr_rd),
        .\g_rd.gvalid_low.rd_dc_i_reg[2] (p_3_out),
        .out(out),
        .ram_empty_fb_i1(ram_empty_fb_i1),
        .rd_clk(rd_clk));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module ptpv2_lite_fifo_async_core_101x16_rd_status_flags_as
   (out,
    ram_empty_fb_i0,
    rd_clk,
    AS);
  output out;
  input ram_empty_fb_i0;
  input rd_clk;
  input [0:0]AS;

  wire [0:0]AS;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i0;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire rd_clk;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i0),
        .PRE(AS),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i0),
        .PRE(AS),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module ptpv2_lite_fifo_async_core_101x16_reset_blk_ramfifo
   (AR,
    AS,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg_0 ,
    rst,
    wr_clk,
    rd_clk);
  output [0:0]AR;
  output [0:0]AS;
  output out;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg_0 ;
  input rst;
  input wr_clk;
  input rd_clk;

  wire [0:0]AR;
  wire [0:0]AS;
  wire dest_out;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg_0 ;
  wire rd_clk;
  wire [3:0]rd_rst_wr_ext;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire sckt_rd_rst_wr;
  wire wr_clk;
  wire [1:0]wr_rst_rd_ext;

  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d3;
  assign out = rst_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(rst_d2),
        .I1(AR),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(sckt_rd_rst_wr),
        .Q(rd_rst_wr_ext[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[0]),
        .Q(rd_rst_wr_ext[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[1]),
        .Q(rd_rst_wr_ext[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[2]),
        .Q(rd_rst_wr_ext[3]));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  ptpv2_lite_fifo_async_core_101x16_xpm_cdc_async_rst \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst 
       (.dest_arst(rst_rd_reg2),
        .dest_clk(rd_clk),
        .src_arst(rst));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1 
       (.I0(AS),
        .I1(wr_rst_rd_ext[1]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(AS));
  LUT3 #(
    .INIT(8'h8A)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1 
       (.I0(AR),
        .I1(rd_rst_wr_ext[0]),
        .I2(rd_rst_wr_ext[1]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(AR));
  LUT5 #(
    .INIT(32'hAAAA08AA)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg_0 ),
        .I1(rd_rst_wr_ext[1]),
        .I2(rd_rst_wr_ext[0]),
        .I3(rd_rst_wr_ext[3]),
        .I4(rd_rst_wr_ext[2]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(rst_rd_reg2),
        .D(dest_out),
        .Q(wr_rst_rd_ext[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(rst_rd_reg2),
        .D(wr_rst_rd_ext[0]),
        .Q(wr_rst_rd_ext[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  ptpv2_lite_fifo_async_core_101x16_xpm_cdc_single \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
       (.dest_clk(wr_clk),
        .dest_out(sckt_rd_rst_wr),
        .src_clk(rd_clk),
        .src_in(AS));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  ptpv2_lite_fifo_async_core_101x16_xpm_cdc_single__2 \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
       (.dest_clk(rd_clk),
        .dest_out(dest_out),
        .src_clk(wr_clk),
        .src_in(AR));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  ptpv2_lite_fifo_async_core_101x16_xpm_cdc_async_rst__2 \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(wr_clk),
        .src_arst(rst));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module ptpv2_lite_fifo_async_core_101x16_wr_bin_cntr
   (D,
    Q,
    \gic0.gc1.count_reg[3]_0 ,
    \gic0.gc1.count_d1_reg[3]_0 ,
    \gic0.gc1.count_d2_reg[3]_0 ,
    RD_PNTR_WR,
    E,
    wr_clk,
    AR);
  output [2:0]D;
  output [3:0]Q;
  output [3:0]\gic0.gc1.count_reg[3]_0 ;
  output [3:0]\gic0.gc1.count_d1_reg[3]_0 ;
  output [3:0]\gic0.gc1.count_d2_reg[3]_0 ;
  input [2:0]RD_PNTR_WR;
  input [0:0]E;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]RD_PNTR_WR;
  wire [3:0]\gic0.gc1.count_d1_reg[3]_0 ;
  wire [3:0]\gic0.gc1.count_d2_reg[3]_0 ;
  wire [3:0]\gic0.gc1.count_reg[3]_0 ;
  wire [3:0]plusOp;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc1.count[0]_i_1 
       (.I0(\gic0.gc1.count_reg[3]_0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc1.count[1]_i_1 
       (.I0(\gic0.gc1.count_reg[3]_0 [0]),
        .I1(\gic0.gc1.count_reg[3]_0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc1.count[2]_i_1 
       (.I0(\gic0.gc1.count_reg[3]_0 [0]),
        .I1(\gic0.gc1.count_reg[3]_0 [1]),
        .I2(\gic0.gc1.count_reg[3]_0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc1.count[3]_i_1 
       (.I0(\gic0.gc1.count_reg[3]_0 [1]),
        .I1(\gic0.gc1.count_reg[3]_0 [0]),
        .I2(\gic0.gc1.count_reg[3]_0 [2]),
        .I3(\gic0.gc1.count_reg[3]_0 [3]),
        .O(plusOp[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[3]_0 [0]),
        .Q(\gic0.gc1.count_d1_reg[3]_0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc1.count_reg[3]_0 [1]),
        .PRE(AR),
        .Q(\gic0.gc1.count_d1_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[3]_0 [2]),
        .Q(\gic0.gc1.count_d1_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[3]_0 [3]),
        .Q(\gic0.gc1.count_d1_reg[3]_0 [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc1.count_d1_reg[3]_0 [0]),
        .PRE(AR),
        .Q(\gic0.gc1.count_d2_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[3]_0 [1]),
        .Q(\gic0.gc1.count_d2_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[3]_0 [2]),
        .Q(\gic0.gc1.count_d2_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[3]_0 [3]),
        .Q(\gic0.gc1.count_d2_reg[3]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[3]_0 [3]),
        .Q(Q[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(AR),
        .Q(\gic0.gc1.count_reg[3]_0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp[1]),
        .PRE(AR),
        .Q(\gic0.gc1.count_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(\gic0.gc1.count_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(\gic0.gc1.count_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_data_count_i[0]_i_1 
       (.I0(Q[0]),
        .I1(RD_PNTR_WR[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h9699)) 
    \wr_data_count_i[1]_i_1 
       (.I0(Q[1]),
        .I1(RD_PNTR_WR[1]),
        .I2(Q[0]),
        .I3(RD_PNTR_WR[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6966696666966966)) 
    \wr_data_count_i[2]_i_1 
       (.I0(Q[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(RD_PNTR_WR[1]),
        .I3(Q[1]),
        .I4(RD_PNTR_WR[0]),
        .I5(Q[0]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "wr_dc_fwft_ext_as" *) 
module ptpv2_lite_fifo_async_core_101x16_wr_dc_fwft_ext_as
   (wr_data_count,
    D,
    wr_clk,
    AR);
  output [4:0]wr_data_count;
  input [4:0]D;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]D;
  wire wr_clk;
  wire [4:0]wr_data_count;

  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(wr_data_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(wr_data_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(wr_data_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(wr_data_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(wr_data_count[4]));
endmodule

(* ORIG_REF_NAME = "wr_handshaking_flags" *) 
module ptpv2_lite_fifo_async_core_101x16_wr_handshaking_flags
   (overflow,
    \gof.gof1.overflow_i_reg_0 ,
    wr_clk);
  output overflow;
  input \gof.gof1.overflow_i_reg_0 ;
  input wr_clk;

  wire \gof.gof1.overflow_i_reg_0 ;
  wire overflow;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    \gof.gof1.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gof.gof1.overflow_i_reg_0 ),
        .Q(overflow),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module ptpv2_lite_fifo_async_core_101x16_wr_logic
   (full,
    out,
    overflow,
    almost_full,
    Q,
    E,
    \gic0.gc1.count_reg[3] ,
    \gic0.gc1.count_d1_reg[3] ,
    \gic0.gc1.count_d2_reg[3] ,
    wr_data_count,
    ram_full_i_reg,
    wr_clk,
    \gaf.ram_almost_full_i_reg ,
    \gaf.ram_almost_full_i_reg_0 ,
    RD_PNTR_WR,
    wr_en,
    \gof.gof1.overflow_i_reg ,
    AR,
    D);
  output full;
  output out;
  output overflow;
  output almost_full;
  output [3:0]Q;
  output [0:0]E;
  output [3:0]\gic0.gc1.count_reg[3] ;
  output [3:0]\gic0.gc1.count_d1_reg[3] ;
  output [3:0]\gic0.gc1.count_d2_reg[3] ;
  output [4:0]wr_data_count;
  input ram_full_i_reg;
  input wr_clk;
  input \gaf.ram_almost_full_i_reg ;
  input \gaf.ram_almost_full_i_reg_0 ;
  input [2:0]RD_PNTR_WR;
  input wr_en;
  input \gof.gof1.overflow_i_reg ;
  input [0:0]AR;
  input [1:0]D;

  wire [0:0]AR;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]RD_PNTR_WR;
  wire almost_full;
  wire full;
  wire \gaf.ram_almost_full_i_reg ;
  wire \gaf.ram_almost_full_i_reg_0 ;
  wire [3:0]\gic0.gc1.count_d1_reg[3] ;
  wire [3:0]\gic0.gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_reg[3] ;
  wire \gof.gof1.overflow_i_reg ;
  wire \gwas.wsts_n_4 ;
  wire out;
  wire overflow;
  wire ram_full_i_reg;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_2;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;

  ptpv2_lite_fifo_async_core_101x16_wr_dc_fwft_ext_as \gwas.gwdc1.wdcext 
       (.AR(AR),
        .D({D,wpntr_n_0,wpntr_n_1,wpntr_n_2}),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count));
  ptpv2_lite_fifo_async_core_101x16_wr_status_flags_as \gwas.wsts 
       (.E(E),
        .almost_full(almost_full),
        .full(full),
        .\gaf.ram_almost_full_i_reg_0 (\gaf.ram_almost_full_i_reg ),
        .\gaf.ram_almost_full_i_reg_1 (\gaf.ram_almost_full_i_reg_0 ),
        .\gof.gof1.overflow_i_reg (\gof.gof1.overflow_i_reg ),
        .out(out),
        .ram_full_fb_i_reg_0(\gwas.wsts_n_4 ),
        .ram_full_i_reg_0(ram_full_i_reg),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  ptpv2_lite_fifo_async_core_101x16_wr_handshaking_flags \gwhf.whf 
       (.\gof.gof1.overflow_i_reg_0 (\gwas.wsts_n_4 ),
        .overflow(overflow),
        .wr_clk(wr_clk));
  ptpv2_lite_fifo_async_core_101x16_wr_bin_cntr wpntr
       (.AR(AR),
        .D({wpntr_n_0,wpntr_n_1,wpntr_n_2}),
        .E(E),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .\gic0.gc1.count_d1_reg[3]_0 (\gic0.gc1.count_d1_reg[3] ),
        .\gic0.gc1.count_d2_reg[3]_0 (\gic0.gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_reg[3]_0 (\gic0.gc1.count_reg[3] ),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module ptpv2_lite_fifo_async_core_101x16_wr_status_flags_as
   (full,
    out,
    almost_full,
    E,
    ram_full_fb_i_reg_0,
    ram_full_i_reg_0,
    wr_clk,
    \gaf.ram_almost_full_i_reg_0 ,
    \gaf.ram_almost_full_i_reg_1 ,
    wr_en,
    \gof.gof1.overflow_i_reg );
  output full;
  output out;
  output almost_full;
  output [0:0]E;
  output ram_full_fb_i_reg_0;
  input ram_full_i_reg_0;
  input wr_clk;
  input \gaf.ram_almost_full_i_reg_0 ;
  input \gaf.ram_almost_full_i_reg_1 ;
  input wr_en;
  input \gof.gof1.overflow_i_reg ;

  wire [0:0]E;
  wire almost_full;
  wire \gaf.ram_almost_full_i_reg_0 ;
  wire \gaf.ram_almost_full_i_reg_1 ;
  wire \gof.gof1.overflow_i_reg ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;
  wire wr_clk;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  FDPE #(
    .INIT(1'b1)) 
    \gaf.ram_almost_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gaf.ram_almost_full_i_reg_1 ),
        .PRE(\gaf.ram_almost_full_i_reg_0 ),
        .Q(almost_full));
  LUT3 #(
    .INIT(8'hE0)) 
    \gof.gof1.overflow_i_i_1 
       (.I0(ram_full_fb_i),
        .I1(\gof.gof1.overflow_i_reg ),
        .I2(wr_en),
        .O(ram_full_fb_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .PRE(\gaf.ram_almost_full_i_reg_0 ),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .PRE(\gaf.ram_almost_full_i_reg_0 ),
        .Q(ram_full_i));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl;// ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
