{
  "Top": "dab_top",
  "RtlTop": "dab_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "dab_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "s1": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "s1",
          "name": "s1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s2": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "s2",
          "name": "s2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_xL": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_fixed<64, 24, AP_TRN, AP_WRAP, 0>&",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_xL",
          "name": "out_xL",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_xL_ap_vld",
          "name": "out_xL_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "out_xC1": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_fixed<64, 24, AP_TRN, AP_WRAP, 0>&",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_xC1",
          "name": "out_xC1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_xC1_ap_vld",
          "name": "out_xC1_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "out_xC2": {
      "index": "4",
      "direction": "out",
      "srcType": "ap_fixed<64, 24, AP_TRN, AP_WRAP, 0>&",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_xC2",
          "name": "out_xC2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_xC2_ap_vld",
          "name": "out_xC2_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_cosim -trace_level=all",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top dab_top -name dab_top"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dab_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "15",
    "Latency": "14"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dab_top",
    "Version": "1.0",
    "DisplayName": "Dab_top",
    "Revision": "2113614763",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dab_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/HLS\/dab.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dab_top_mul_49s_37ns_84_5_1.vhd",
      "impl\/vhdl\/dab_top_mul_65s_48ns_111_5_1.vhd",
      "impl\/vhdl\/dab_top_mul_105s_69ns_172_5_1.vhd",
      "impl\/vhdl\/dab_top_mul_111s_65ns_175_5_1.vhd",
      "impl\/vhdl\/dab_top_mul_111s_67ns_177_5_1.vhd",
      "impl\/vhdl\/dab_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dab_top_mul_49s_37ns_84_5_1.v",
      "impl\/verilog\/dab_top_mul_65s_48ns_111_5_1.v",
      "impl\/verilog\/dab_top_mul_105s_69ns_172_5_1.v",
      "impl\/verilog\/dab_top_mul_111s_65ns_175_5_1.v",
      "impl\/verilog\/dab_top_mul_111s_67ns_177_5_1.v",
      "impl\/verilog\/dab_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/dab_step.protoinst",
      ".debug\/dab_top.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "s1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"s1": "DATA"},
      "ports": ["s1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "s1"
        }]
    },
    "s2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"s2": "DATA"},
      "ports": ["s2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "s2"
        }]
    },
    "out_xL": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"out_xL": "DATA"},
      "ports": ["out_xL"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "out_xL"
        }]
    },
    "out_xC1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"out_xC1": "DATA"},
      "ports": ["out_xC1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "out_xC1"
        }]
    },
    "out_xC2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"out_xC2": "DATA"},
      "ports": ["out_xC2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "out_xC2"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "s1": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s2": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_xL": {
      "dir": "out",
      "width": "64"
    },
    "out_xL_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "out_xC1": {
      "dir": "out",
      "width": "64"
    },
    "out_xC1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "out_xC2": {
      "dir": "out",
      "width": "64"
    },
    "out_xC2_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "dab_top"},
    "Info": {"dab_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"dab_top": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "15",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.994"
        },
        "Area": {
          "DSP": "110",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "50",
          "FF": "4841",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "3465",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-23 11:43:37 BST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
