# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd" \
"../../../../ALU_4bit.srcs/sources_1/new/Clock_divider_100Hz.vhd" \
"../../../../ALU_4bit.srcs/sim_1/new/tb_ALU.vhd" \

# Do not sort compile order
nosort
