$comment
	File created using the following command:
		vcd file exercicio4_aula8.msim.vcd -direction
$end
$date
	Wed Apr 05 19:29:30 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module exercicio4_aula8_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # CARRY_OUT $end
$var wire 1 $ en $end
$var wire 1 % SUM $end
$var wire 1 & T $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_A $end
$var wire 1 1 ww_B $end
$var wire 1 2 ww_en $end
$var wire 1 3 ww_T $end
$var wire 1 4 ww_SUM $end
$var wire 1 5 ww_CARRY_OUT $end
$var wire 1 6 \SUM~output_o\ $end
$var wire 1 7 \CARRY_OUT~output_o\ $end
$var wire 1 8 \A~input_o\ $end
$var wire 1 9 \B~input_o\ $end
$var wire 1 : \SUM~1_combout\ $end
$var wire 1 ; \en~input_o\ $end
$var wire 1 < \SUM$latch~combout\ $end
$var wire 1 = \T~input_o\ $end
$var wire 1 > \CARRY_OUT_24~combout\ $end
$var wire 1 ? \CARRY_OUT~1_combout\ $end
$var wire 1 @ \CARRY_OUT$latch~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
z#
1$
z%
0&
0'
1(
x)
1*
1+
1,
1-
1.
1/
00
01
12
03
z4
z5
z6
z7
08
09
0:
1;
0<
0=
0>
0?
0@
$end
#80000
1!
10
18
1:
1<
#160000
0!
1"
00
11
19
08
#240000
1!
10
18
0:
1?
1@
0<
#320000
0!
0"
1&
00
01
13
1=
09
08
0?
1>
0@
06
17
04
15
07
0%
1#
05
0#
#400000
1!
10
18
1:
1<
16
14
1%
#480000
0!
1"
00
11
19
08
#560000
1!
10
18
0:
1?
1@
0<
06
17
04
15
0%
1#
#640000
0!
0"
0&
0$
00
01
03
02
0;
0=
09
08
0?
#720000
1!
10
18
1:
#800000
0!
1"
00
11
19
08
#880000
1!
10
18
0:
1?
#960000
0!
0"
1&
00
01
13
1=
09
08
0?
#1000000
