QuestaSim-64 vopt 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 05:00:40 on Jun 09,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 2, found 0.
Incremental compilation check found no design-units (out of 4) may be reused.
Optimizing 4 design-units (inlining 2/3 module instances):
-- Inlining interface I(fast__1)
-- Inlining module top(fast)
-- Optimizing module tb(fast)
** Error (suppressible): testcases/assign_unpacked_inst_doWhileLoopScheme_alwayscomb_automatic_noAssign.sv(22): (vopt-13198) Illegal bit-select into scalar variable "x".
** Error (suppressible): testcases/assign_unpacked_inst_doWhileLoopScheme_alwayscomb_automatic_noAssign.sv(28): (vopt-2997) Cannot assign a packed type 'reg' to an unpacked type 'reg $[7:0]'.
Optimization failed
** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
End time: 05:00:41 on Jun 09,2023, Elapsed time: 0:00:01
Errors: 3, Warnings: 1
FAILURE
