	,
		"BIT_UP": {
			"prefix": "BIT_UP",
			"body": [
				"BIT_UP"
			],
			"description": "BIT_UP      equ 4"
		}
	,
		"BIT_DOWN": {
			"prefix": "BIT_DOWN",
			"body": [
				"BIT_DOWN"
			],
			"description": "BIT_DOWN      equ 5"
		}
	,
		"BIT_LEFT": {
			"prefix": "BIT_LEFT",
			"body": [
				"BIT_LEFT"
			],
			"description": "BIT_LEFT      equ 6"
		}
	,
		"BIT_RIGHT": {
			"prefix": "BIT_RIGHT",
			"body": [
				"BIT_RIGHT"
			],
			"description": "BIT_RIGHT      equ 7"
		}
	,
		"DIR_NONE": {
			"prefix": "DIR_NONE",
			"body": [
				"DIR_NONE"
			],
			"description": "DIR_NONE      equ %00000000"
		}
	,
		"DIR_UP": {
			"prefix": "DIR_UP",
			"body": [
				"DIR_UP"
			],
			"description": "DIR_UP      equ %00010000"
		}
	,
		"DIR_DOWN": {
			"prefix": "DIR_DOWN",
			"body": [
				"DIR_DOWN"
			],
			"description": "DIR_DOWN      equ %00100000"
		}
	,
		"DIR_LEFT": {
			"prefix": "DIR_LEFT",
			"body": [
				"DIR_LEFT"
			],
			"description": "DIR_LEFT      equ %01000000"
		}
	,
		"DIR_RIGHT": {
			"prefix": "DIR_RIGHT",
			"body": [
				"DIR_RIGHT"
			],
			"description": "DIR_RIGHT      equ %10000000"
		}
	,
		"DIR_UP_I": {
			"prefix": "DIR_UP_I",
			"body": [
				"DIR_UP_I"
			],
			"description": "DIR_UP_I      equ %11101111"
		}
	,
		"DIR_DOWN_I": {
			"prefix": "DIR_DOWN_I",
			"body": [
				"DIR_DOWN_I"
			],
			"description": "DIR_DOWN_I      equ %11011111"
		}
	,
		"DIR_LEFT_I": {
			"prefix": "DIR_LEFT_I",
			"body": [
				"DIR_LEFT_I"
			],
			"description": "DIR_LEFT_I      equ %10111111"
		}
	,
		"DIR_RIGHT_I": {
			"prefix": "DIR_RIGHT_I",
			"body": [
				"DIR_RIGHT_I"
			],
			"description": "DIR_RIGHT_I      equ %01111111"
		}
	,
		"ULA_P_FE": {
			"prefix": "ULA_P_FE",
			"body": [
				"ULA_P_FE"
			],
			"description": "ULA_P_FE      equ $FE"
		}
	,
		"TIMEX_P_FF": {
			"prefix": "TIMEX_P_FF",
			"body": [
				"TIMEX_P_FF"
			],
			"description": "TIMEX_P_FF      equ $FF"
		}
	,
		"ZX128_MEMORY_P_7FFD": {
			"prefix": "ZX128_MEMORY_P_7FFD",
			"body": [
				"ZX128_MEMORY_P_7FFD"
			],
			"description": "ZX128_MEMORY_P_7FFD      equ $7FFD"
		}
	,
		"ZX128_MEMORY_P_DFFD": {
			"prefix": "ZX128_MEMORY_P_DFFD",
			"body": [
				"ZX128_MEMORY_P_DFFD"
			],
			"description": "ZX128_MEMORY_P_DFFD      equ $DFFD"
		}
	,
		"ZX128P3_MEMORY_P_1FFD": {
			"prefix": "ZX128P3_MEMORY_P_1FFD",
			"body": [
				"ZX128P3_MEMORY_P_1FFD"
			],
			"description": "ZX128P3_MEMORY_P_1FFD      equ $1FFD"
		}
	,
		"AY_REG_P_FFFD": {
			"prefix": "AY_REG_P_FFFD",
			"body": [
				"AY_REG_P_FFFD"
			],
			"description": "AY_REG_P_FFFD      equ $FFFD"
		}
	,
		"AY_DATA_P_BFFD": {
			"prefix": "AY_DATA_P_BFFD",
			"body": [
				"AY_DATA_P_BFFD"
			],
			"description": "AY_DATA_P_BFFD      equ $BFFD"
		}
	,
		"Z80_DMA_PORT_DATAGEAR": {
			"prefix": "Z80_DMA_PORT_DATAGEAR",
			"body": [
				"Z80_DMA_PORT_DATAGEAR"
			],
			"description": "Z80_DMA_PORT_DATAGEAR      equ $6B"
		}
	,
		"Z80_DMA_PORT_MB02": {
			"prefix": "Z80_DMA_PORT_MB02",
			"body": [
				"Z80_DMA_PORT_MB02"
			],
			"description": "Z80_DMA_PORT_MB02      equ $0B"
		}
	,
		"DIVMMC_CONTROL_P_E3": {
			"prefix": "DIVMMC_CONTROL_P_E3",
			"body": [
				"DIVMMC_CONTROL_P_E3"
			],
			"description": "DIVMMC_CONTROL_P_E3      equ $E3"
		}
	,
		"SPI_CS_P_E7": {
			"prefix": "SPI_CS_P_E7",
			"body": [
				"SPI_CS_P_E7"
			],
			"description": "SPI_CS_P_E7      equ $E7"
		}
	,
		"SPI_DATA_P_EB": {
			"prefix": "SPI_DATA_P_EB",
			"body": [
				"SPI_DATA_P_EB"
			],
			"description": "SPI_DATA_P_EB      equ $EB"
		}
	,
		"KEMPSTON_MOUSE_X_P_FBDF": {
			"prefix": "KEMPSTON_MOUSE_X_P_FBDF",
			"body": [
				"KEMPSTON_MOUSE_X_P_FBDF"
			],
			"description": "KEMPSTON_MOUSE_X_P_FBDF      equ $FBDF"
		}
	,
		"KEMPSTON_MOUSE_Y_P_FFDF": {
			"prefix": "KEMPSTON_MOUSE_Y_P_FFDF",
			"body": [
				"KEMPSTON_MOUSE_Y_P_FFDF"
			],
			"description": "KEMPSTON_MOUSE_Y_P_FFDF      equ $FFDF"
		}
	,
		"KEMPSTON_MOUSE_B_P_FADF": {
			"prefix": "KEMPSTON_MOUSE_B_P_FADF",
			"body": [
				"KEMPSTON_MOUSE_B_P_FADF"
			],
			"description": "KEMPSTON_MOUSE_B_P_FADF      equ $FADF"
		}
	,
		"KEMPSTON_JOY1_P_1F": {
			"prefix": "KEMPSTON_JOY1_P_1F",
			"body": [
				"KEMPSTON_JOY1_P_1F"
			],
			"description": "KEMPSTON_JOY1_P_1F      equ $1F"
		}
	,
		"KEMPSTON_JOY2_P_37": {
			"prefix": "KEMPSTON_JOY2_P_37",
			"body": [
				"KEMPSTON_JOY2_P_37"
			],
			"description": "KEMPSTON_JOY2_P_37      equ $37"
		}
	,
		"TBBLUE_REGISTER_SELECT_P_243B": {
			"prefix": "TBBLUE_REGISTER_SELECT_P_243B",
			"body": [
				"TBBLUE_REGISTER_SELECT_P_243B"
			],
			"description": "TBBLUE_REGISTER_SELECT_P_243B      equ $243B"
		}
	,
		"TBBLUE_REGISTER_ACCESS_P_253B": {
			"prefix": "TBBLUE_REGISTER_ACCESS_P_253B",
			"body": [
				"TBBLUE_REGISTER_ACCESS_P_253B"
			],
			"description": "TBBLUE_REGISTER_ACCESS_P_253B      equ $253B"
		}
	,
		"DAC_GS_COVOX_INDEX": {
			"prefix": "DAC_GS_COVOX_INDEX",
			"body": [
				"DAC_GS_COVOX_INDEX"
			],
			"description": "DAC_GS_COVOX_INDEX      equ 1"
		}
	,
		"DAC_PENTAGON_ATM_INDEX": {
			"prefix": "DAC_PENTAGON_ATM_INDEX",
			"body": [
				"DAC_PENTAGON_ATM_INDEX"
			],
			"description": "DAC_PENTAGON_ATM_INDEX      equ 2"
		}
	,
		"DAC_SPECDRUM_INDEX": {
			"prefix": "DAC_SPECDRUM_INDEX",
			"body": [
				"DAC_SPECDRUM_INDEX"
			],
			"description": "DAC_SPECDRUM_INDEX      equ 3"
		}
	,
		"DAC_SOUNDRIVE1_INDEX": {
			"prefix": "DAC_SOUNDRIVE1_INDEX",
			"body": [
				"DAC_SOUNDRIVE1_INDEX"
			],
			"description": "DAC_SOUNDRIVE1_INDEX      equ 4"
		}
	,
		"DAC_SOUNDRIVE2_INDEX": {
			"prefix": "DAC_SOUNDRIVE2_INDEX",
			"body": [
				"DAC_SOUNDRIVE2_INDEX"
			],
			"description": "DAC_SOUNDRIVE2_INDEX      equ 5"
		}
	,
		"DAC_COVOX_INDEX": {
			"prefix": "DAC_COVOX_INDEX",
			"body": [
				"DAC_COVOX_INDEX"
			],
			"description": "DAC_COVOX_INDEX      equ 6"
		}
	,
		"DAC_PROFI_COVOX_INDEX": {
			"prefix": "DAC_PROFI_COVOX_INDEX",
			"body": [
				"DAC_PROFI_COVOX_INDEX"
			],
			"description": "DAC_PROFI_COVOX_INDEX      equ 7"
		}
	,
		"I2C_SCL_P_103B": {
			"prefix": "I2C_SCL_P_103B",
			"body": [
				"I2C_SCL_P_103B"
			],
			"description": "I2C_SCL_P_103B      equ $103B"
		}
	,
		"I2C_SDA_P_113B": {
			"prefix": "I2C_SDA_P_113B",
			"body": [
				"I2C_SDA_P_113B"
			],
			"description": "I2C_SDA_P_113B      equ $113B"
		}
	,
		"UART_TX_P_133B": {
			"prefix": "UART_TX_P_133B",
			"body": [
				"UART_TX_P_133B"
			],
			"description": "UART_TX_P_133B      equ $133B"
		}
	,
		"UART_RX_P_143B": {
			"prefix": "UART_RX_P_143B",
			"body": [
				"UART_RX_P_143B"
			],
			"description": "UART_RX_P_143B      equ $143B"
		}
	,
		"UART_CTRL_P_153B": {
			"prefix": "UART_CTRL_P_153B",
			"body": [
				"UART_CTRL_P_153B"
			],
			"description": "UART_CTRL_P_153B      equ $153B"
		}
	,
		"ZILOG_DMA_P_0B": {
			"prefix": "ZILOG_DMA_P_0B",
			"body": [
				"ZILOG_DMA_P_0B"
			],
			"description": "ZILOG_DMA_P_0B      equ $0B"
		}
	,
		"ZXN_DMA_P_6B": {
			"prefix": "ZXN_DMA_P_6B",
			"body": [
				"ZXN_DMA_P_6B"
			],
			"description": "ZXN_DMA_P_6B      equ $6B"
		}
	,
		"LAYER2_ACCESS_P_123B": {
			"prefix": "LAYER2_ACCESS_P_123B",
			"body": [
				"LAYER2_ACCESS_P_123B"
			],
			"description": "LAYER2_ACCESS_P_123B      equ $123B"
		}
	,
		"LAYER2_ACCESS_WRITE_OVER_ROM": {
			"prefix": "LAYER2_ACCESS_WRITE_OVER_ROM",
			"body": [
				"LAYER2_ACCESS_WRITE_OVER_ROM"
			],
			"description": "LAYER2_ACCESS_WRITE_OVER_ROM      equ $01"
		}
	,
		"LAYER2_ACCESS_L2_ENABLED": {
			"prefix": "LAYER2_ACCESS_L2_ENABLED",
			"body": [
				"LAYER2_ACCESS_L2_ENABLED"
			],
			"description": "LAYER2_ACCESS_L2_ENABLED      equ $02"
		}
	,
		"LAYER2_ACCESS_READ_OVER_ROM": {
			"prefix": "LAYER2_ACCESS_READ_OVER_ROM",
			"body": [
				"LAYER2_ACCESS_READ_OVER_ROM"
			],
			"description": "LAYER2_ACCESS_READ_OVER_ROM      equ $04"
		}
	,
		"LAYER2_ACCESS_SHADOW_OVER_ROM": {
			"prefix": "LAYER2_ACCESS_SHADOW_OVER_ROM",
			"body": [
				"LAYER2_ACCESS_SHADOW_OVER_ROM"
			],
			"description": "LAYER2_ACCESS_SHADOW_OVER_ROM      equ $08"
		}
	,
		"LAYER2_ACCESS_BANK_OFFSET": {
			"prefix": "LAYER2_ACCESS_BANK_OFFSET",
			"body": [
				"LAYER2_ACCESS_BANK_OFFSET"
			],
			"description": "LAYER2_ACCESS_BANK_OFFSET      equ $10"
		}
	,
		"LAYER2_ACCESS_OVER_ROM_BANK_M": {
			"prefix": "LAYER2_ACCESS_OVER_ROM_BANK_M",
			"body": [
				"LAYER2_ACCESS_OVER_ROM_BANK_M"
			],
			"description": "LAYER2_ACCESS_OVER_ROM_BANK_M      equ $C0"
		}
	,
		"LAYER2_ACCESS_OVER_ROM_BANK_0": {
			"prefix": "LAYER2_ACCESS_OVER_ROM_BANK_0",
			"body": [
				"LAYER2_ACCESS_OVER_ROM_BANK_0"
			],
			"description": "LAYER2_ACCESS_OVER_ROM_BANK_0      equ $00"
		}
	,
		"LAYER2_ACCESS_OVER_ROM_BANK_1": {
			"prefix": "LAYER2_ACCESS_OVER_ROM_BANK_1",
			"body": [
				"LAYER2_ACCESS_OVER_ROM_BANK_1"
			],
			"description": "LAYER2_ACCESS_OVER_ROM_BANK_1      equ $40"
		}
	,
		"LAYER2_ACCESS_OVER_ROM_BANK_2": {
			"prefix": "LAYER2_ACCESS_OVER_ROM_BANK_2",
			"body": [
				"LAYER2_ACCESS_OVER_ROM_BANK_2"
			],
			"description": "LAYER2_ACCESS_OVER_ROM_BANK_2      equ $80"
		}
	,
		"LAYER2_ACCESS_OVER_ROM_48K": {
			"prefix": "LAYER2_ACCESS_OVER_ROM_48K",
			"body": [
				"LAYER2_ACCESS_OVER_ROM_48K"
			],
			"description": "LAYER2_ACCESS_OVER_ROM_48K      equ $C0"
		}
	,
		"SPRITE_STATUS_SLOT_SELECT_P_303B": {
			"prefix": "SPRITE_STATUS_SLOT_SELECT_P_303B",
			"body": [
				"SPRITE_STATUS_SLOT_SELECT_P_303B"
			],
			"description": "SPRITE_STATUS_SLOT_SELECT_P_303B      equ $303B"
		}
	,
		"SPRITE_STATUS_MAXIMUM_SPRITES": {
			"prefix": "SPRITE_STATUS_MAXIMUM_SPRITES",
			"body": [
				"SPRITE_STATUS_MAXIMUM_SPRITES"
			],
			"description": "SPRITE_STATUS_MAXIMUM_SPRITES      equ $02"
		}
	,
		"SPRITE_STATUS_COLLISION": {
			"prefix": "SPRITE_STATUS_COLLISION",
			"body": [
				"SPRITE_STATUS_COLLISION"
			],
			"description": "SPRITE_STATUS_COLLISION      equ $01"
		}
	,
		"SPRITE_SLOT_SELECT_PATTERN_HALF": {
			"prefix": "SPRITE_SLOT_SELECT_PATTERN_HALF",
			"body": [
				"SPRITE_SLOT_SELECT_PATTERN_HALF"
			],
			"description": "SPRITE_SLOT_SELECT_PATTERN_HALF      equ 128"
		}
	,
		"SPRITE_ATTRIBUTE_P_57": {
			"prefix": "SPRITE_ATTRIBUTE_P_57",
			"body": [
				"SPRITE_ATTRIBUTE_P_57"
			],
			"description": "SPRITE_ATTRIBUTE_P_57      equ $57"
		}
	,
		"SPRITE_PATTERN_P_5B": {
			"prefix": "SPRITE_PATTERN_P_5B",
			"body": [
				"SPRITE_PATTERN_P_5B"
			],
			"description": "SPRITE_PATTERN_P_5B      equ $5B"
		}
	,
		"TURBO_SOUND_CONTROL_P_FFFD": {
			"prefix": "TURBO_SOUND_CONTROL_P_FFFD",
			"body": [
				"TURBO_SOUND_CONTROL_P_FFFD"
			],
			"description": "TURBO_SOUND_CONTROL_P_FFFD      equ $FFFD"
		}
	,
		"MACHINE_ID_NR_00": {
			"prefix": "MACHINE_ID_NR_00",
			"body": [
				"MACHINE_ID_NR_00"
			],
			"description": "MACHINE_ID_NR_00      equ $00"
		}
	,
		"NEXT_VERSION_NR_01": {
			"prefix": "NEXT_VERSION_NR_01",
			"body": [
				"NEXT_VERSION_NR_01"
			],
			"description": "NEXT_VERSION_NR_01      equ $01"
		}
	,
		"NEXT_RESET_NR_02": {
			"prefix": "NEXT_RESET_NR_02",
			"body": [
				"NEXT_RESET_NR_02"
			],
			"description": "NEXT_RESET_NR_02      equ $02"
		}
	,
		"MACHINE_TYPE_NR_03": {
			"prefix": "MACHINE_TYPE_NR_03",
			"body": [
				"MACHINE_TYPE_NR_03"
			],
			"description": "MACHINE_TYPE_NR_03      equ $03"
		}
	,
		"ROM_MAPPING_NR_04": {
			"prefix": "ROM_MAPPING_NR_04",
			"body": [
				"ROM_MAPPING_NR_04"
			],
			"description": "ROM_MAPPING_NR_04      equ $04"
		}
	,
		"PERIPHERAL_1_NR_05": {
			"prefix": "PERIPHERAL_1_NR_05",
			"body": [
				"PERIPHERAL_1_NR_05"
			],
			"description": "PERIPHERAL_1_NR_05      equ $05"
		}
	,
		"PERIPHERAL_2_NR_06": {
			"prefix": "PERIPHERAL_2_NR_06",
			"body": [
				"PERIPHERAL_2_NR_06"
			],
			"description": "PERIPHERAL_2_NR_06      equ $06"
		}
	,
		"TURBO_CONTROL_NR_07": {
			"prefix": "TURBO_CONTROL_NR_07",
			"body": [
				"TURBO_CONTROL_NR_07"
			],
			"description": "TURBO_CONTROL_NR_07      equ $07"
		}
	,
		"PERIPHERAL_3_NR_08": {
			"prefix": "PERIPHERAL_3_NR_08",
			"body": [
				"PERIPHERAL_3_NR_08"
			],
			"description": "PERIPHERAL_3_NR_08      equ $08"
		}
	,
		"PERIPHERAL_4_NR_09": {
			"prefix": "PERIPHERAL_4_NR_09",
			"body": [
				"PERIPHERAL_4_NR_09"
			],
			"description": "PERIPHERAL_4_NR_09      equ $09"
		}
	,
		"PERIPHERAL_5_NR_0A": {
			"prefix": "PERIPHERAL_5_NR_0A",
			"body": [
				"PERIPHERAL_5_NR_0A"
			],
			"description": "PERIPHERAL_5_NR_0A      equ $0A"
		}
	,
		"NEXT_VERSION_MINOR_NR_0E": {
			"prefix": "NEXT_VERSION_MINOR_NR_0E",
			"body": [
				"NEXT_VERSION_MINOR_NR_0E"
			],
			"description": "NEXT_VERSION_MINOR_NR_0E      equ $0E"
		}
	,
		"ANTI_BRICK_NR_10": {
			"prefix": "ANTI_BRICK_NR_10",
			"body": [
				"ANTI_BRICK_NR_10"
			],
			"description": "ANTI_BRICK_NR_10      equ $10"
		}
	,
		"VIDEO_TIMING_NR_11": {
			"prefix": "VIDEO_TIMING_NR_11",
			"body": [
				"VIDEO_TIMING_NR_11"
			],
			"description": "VIDEO_TIMING_NR_11      equ $11"
		}
	,
		"LAYER2_RAM_BANK_NR_12": {
			"prefix": "LAYER2_RAM_BANK_NR_12",
			"body": [
				"LAYER2_RAM_BANK_NR_12"
			],
			"description": "LAYER2_RAM_BANK_NR_12      equ $12"
		}
	,
		"LAYER2_RAM_SHADOW_BANK_NR_13": {
			"prefix": "LAYER2_RAM_SHADOW_BANK_NR_13",
			"body": [
				"LAYER2_RAM_SHADOW_BANK_NR_13"
			],
			"description": "LAYER2_RAM_SHADOW_BANK_NR_13      equ $13"
		}
	,
		"GLOBAL_TRANSPARENCY_NR_14": {
			"prefix": "GLOBAL_TRANSPARENCY_NR_14",
			"body": [
				"GLOBAL_TRANSPARENCY_NR_14"
			],
			"description": "GLOBAL_TRANSPARENCY_NR_14      equ $14"
		}
	,
		"SPRITE_CONTROL_NR_15": {
			"prefix": "SPRITE_CONTROL_NR_15",
			"body": [
				"SPRITE_CONTROL_NR_15"
			],
			"description": "SPRITE_CONTROL_NR_15      equ $15"
		}
	,
		"LAYER2_XOFFSET_NR_16": {
			"prefix": "LAYER2_XOFFSET_NR_16",
			"body": [
				"LAYER2_XOFFSET_NR_16"
			],
			"description": "LAYER2_XOFFSET_NR_16      equ $16"
		}
	,
		"LAYER2_YOFFSET_NR_17": {
			"prefix": "LAYER2_YOFFSET_NR_17",
			"body": [
				"LAYER2_YOFFSET_NR_17"
			],
			"description": "LAYER2_YOFFSET_NR_17      equ $17"
		}
	,
		"CLIP_LAYER2_NR_18": {
			"prefix": "CLIP_LAYER2_NR_18",
			"body": [
				"CLIP_LAYER2_NR_18"
			],
			"description": "CLIP_LAYER2_NR_18      equ $18"
		}
	,
		"CLIP_SPRITE_NR_19": {
			"prefix": "CLIP_SPRITE_NR_19",
			"body": [
				"CLIP_SPRITE_NR_19"
			],
			"description": "CLIP_SPRITE_NR_19      equ $19"
		}
	,
		"CLIP_ULA_LORES_NR_1A": {
			"prefix": "CLIP_ULA_LORES_NR_1A",
			"body": [
				"CLIP_ULA_LORES_NR_1A"
			],
			"description": "CLIP_ULA_LORES_NR_1A      equ $1A"
		}
	,
		"CLIP_TILEMAP_NR_1B": {
			"prefix": "CLIP_TILEMAP_NR_1B",
			"body": [
				"CLIP_TILEMAP_NR_1B"
			],
			"description": "CLIP_TILEMAP_NR_1B      equ $1B"
		}
	,
		"CLIP_WINDOW_CONTROL_NR_1C": {
			"prefix": "CLIP_WINDOW_CONTROL_NR_1C",
			"body": [
				"CLIP_WINDOW_CONTROL_NR_1C"
			],
			"description": "CLIP_WINDOW_CONTROL_NR_1C      equ $1C"
		}
	,
		"VIDEO_LINE_MSB_NR_1E": {
			"prefix": "VIDEO_LINE_MSB_NR_1E",
			"body": [
				"VIDEO_LINE_MSB_NR_1E"
			],
			"description": "VIDEO_LINE_MSB_NR_1E      equ $1E"
		}
	,
		"VIDEO_LINE_LSB_NR_1F": {
			"prefix": "VIDEO_LINE_LSB_NR_1F",
			"body": [
				"VIDEO_LINE_LSB_NR_1F"
			],
			"description": "VIDEO_LINE_LSB_NR_1F      equ $1F"
		}
	,
		"VIDEO_INTERUPT_CONTROL_NR_22": {
			"prefix": "VIDEO_INTERUPT_CONTROL_NR_22",
			"body": [
				"VIDEO_INTERUPT_CONTROL_NR_22"
			],
			"description": "VIDEO_INTERUPT_CONTROL_NR_22      equ $22"
		}
	,
		"VIDEO_INTERUPT_VALUE_NR_23": {
			"prefix": "VIDEO_INTERUPT_VALUE_NR_23",
			"body": [
				"VIDEO_INTERUPT_VALUE_NR_23"
			],
			"description": "VIDEO_INTERUPT_VALUE_NR_23      equ $23"
		}
	,
		"ULA_XOFFSET_NR_26": {
			"prefix": "ULA_XOFFSET_NR_26",
			"body": [
				"ULA_XOFFSET_NR_26"
			],
			"description": "ULA_XOFFSET_NR_26      equ $26"
		}
	,
		"ULA_YOFFSET_NR_27": {
			"prefix": "ULA_YOFFSET_NR_27",
			"body": [
				"ULA_YOFFSET_NR_27"
			],
			"description": "ULA_YOFFSET_NR_27      equ $27"
		}
	,
		"HIGH_ADRESS_KEYMAP_NR_28": {
			"prefix": "HIGH_ADRESS_KEYMAP_NR_28",
			"body": [
				"HIGH_ADRESS_KEYMAP_NR_28"
			],
			"description": "HIGH_ADRESS_KEYMAP_NR_28      equ $28"
		}
	,
		"LOW_ADRESS_KEYMAP_NR_29": {
			"prefix": "LOW_ADRESS_KEYMAP_NR_29",
			"body": [
				"LOW_ADRESS_KEYMAP_NR_29"
			],
			"description": "LOW_ADRESS_KEYMAP_NR_29      equ $29"
		}
	,
		"HIGH_DATA_TO_KEYMAP_NR_2A": {
			"prefix": "HIGH_DATA_TO_KEYMAP_NR_2A",
			"body": [
				"HIGH_DATA_TO_KEYMAP_NR_2A"
			],
			"description": "HIGH_DATA_TO_KEYMAP_NR_2A      equ $2A"
		}
	,
		"LOW_DATA_TO_KEYMAP_NR_2B": {
			"prefix": "LOW_DATA_TO_KEYMAP_NR_2B",
			"body": [
				"LOW_DATA_TO_KEYMAP_NR_2B"
			],
			"description": "LOW_DATA_TO_KEYMAP_NR_2B      equ $2B"
		}
	,
		"DAC_B_MIRROR_NR_2C": {
			"prefix": "DAC_B_MIRROR_NR_2C",
			"body": [
				"DAC_B_MIRROR_NR_2C"
			],
			"description": "DAC_B_MIRROR_NR_2C      equ $2C"
		}
	,
		"DAC_AD_MIRROR_NR_2D": {
			"prefix": "DAC_AD_MIRROR_NR_2D",
			"body": [
				"DAC_AD_MIRROR_NR_2D"
			],
			"description": "DAC_AD_MIRROR_NR_2D      equ $2D"
		}
	,
		"SOUNDDRIVE_DF_MIRROR_NR_2D": {
			"prefix": "SOUNDDRIVE_DF_MIRROR_NR_2D",
			"body": [
				"SOUNDDRIVE_DF_MIRROR_NR_2D"
			],
			"description": "SOUNDDRIVE_DF_MIRROR_NR_2D      equ $2D"
		}
	,
		"DAC_C_MIRROR_NR_2E": {
			"prefix": "DAC_C_MIRROR_NR_2E",
			"body": [
				"DAC_C_MIRROR_NR_2E"
			],
			"description": "DAC_C_MIRROR_NR_2E      equ $2E"
		}
	,
		"TILEMAP_XOFFSET_MSB_NR_2F": {
			"prefix": "TILEMAP_XOFFSET_MSB_NR_2F",
			"body": [
				"TILEMAP_XOFFSET_MSB_NR_2F"
			],
			"description": "TILEMAP_XOFFSET_MSB_NR_2F      equ $2F"
		}
	,
		"TILEMAP_XOFFSET_LSB_NR_30": {
			"prefix": "TILEMAP_XOFFSET_LSB_NR_30",
			"body": [
				"TILEMAP_XOFFSET_LSB_NR_30"
			],
			"description": "TILEMAP_XOFFSET_LSB_NR_30      equ $30"
		}
	,
		"TILEMAP_YOFFSET_NR_31": {
			"prefix": "TILEMAP_YOFFSET_NR_31",
			"body": [
				"TILEMAP_YOFFSET_NR_31"
			],
			"description": "TILEMAP_YOFFSET_NR_31      equ $31"
		}
	,
		"LORES_XOFFSET_NR_32": {
			"prefix": "LORES_XOFFSET_NR_32",
			"body": [
				"LORES_XOFFSET_NR_32"
			],
			"description": "LORES_XOFFSET_NR_32      equ $32"
		}
	,
		"LORES_YOFFSET_NR_33": {
			"prefix": "LORES_YOFFSET_NR_33",
			"body": [
				"LORES_YOFFSET_NR_33"
			],
			"description": "LORES_YOFFSET_NR_33      equ $33"
		}
	,
		"SPRITE_ATTR_SLOT_SEL_NR_34": {
			"prefix": "SPRITE_ATTR_SLOT_SEL_NR_34",
			"body": [
				"SPRITE_ATTR_SLOT_SEL_NR_34"
			],
			"description": "SPRITE_ATTR_SLOT_SEL_NR_34      equ $34"
		}
	,
		"SPRITE_ATTR0_NR_35": {
			"prefix": "SPRITE_ATTR0_NR_35",
			"body": [
				"SPRITE_ATTR0_NR_35"
			],
			"description": "SPRITE_ATTR0_NR_35      equ $35"
		}
	,
		"SPRITE_ATTR1_NR_36": {
			"prefix": "SPRITE_ATTR1_NR_36",
			"body": [
				"SPRITE_ATTR1_NR_36"
			],
			"description": "SPRITE_ATTR1_NR_36      equ $36"
		}
	,
		"SPRITE_ATTR2_NR_37": {
			"prefix": "SPRITE_ATTR2_NR_37",
			"body": [
				"SPRITE_ATTR2_NR_37"
			],
			"description": "SPRITE_ATTR2_NR_37      equ $37"
		}
	,
		"SPRITE_ATTR3_NR_38": {
			"prefix": "SPRITE_ATTR3_NR_38",
			"body": [
				"SPRITE_ATTR3_NR_38"
			],
			"description": "SPRITE_ATTR3_NR_38      equ $38"
		}
	,
		"SPRITE_ATTR4_NR_39": {
			"prefix": "SPRITE_ATTR4_NR_39",
			"body": [
				"SPRITE_ATTR4_NR_39"
			],
			"description": "SPRITE_ATTR4_NR_39      equ $39"
		}
	,
		"PALETTE_INDEX_NR_40": {
			"prefix": "PALETTE_INDEX_NR_40",
			"body": [
				"PALETTE_INDEX_NR_40"
			],
			"description": "PALETTE_INDEX_NR_40      equ $40"
		}
	,
		"PALETTE_VALUE_NR_41": {
			"prefix": "PALETTE_VALUE_NR_41",
			"body": [
				"PALETTE_VALUE_NR_41"
			],
			"description": "PALETTE_VALUE_NR_41      equ $41"
		}
	,
		"PALETTE_FORMAT_NR_42": {
			"prefix": "PALETTE_FORMAT_NR_42",
			"body": [
				"PALETTE_FORMAT_NR_42"
			],
			"description": "PALETTE_FORMAT_NR_42      equ $42"
		}
	,
		"PALETTE_CONTROL_NR_43": {
			"prefix": "PALETTE_CONTROL_NR_43",
			"body": [
				"PALETTE_CONTROL_NR_43"
			],
			"description": "PALETTE_CONTROL_NR_43      equ $43"
		}
	,
		"PALETTE_VALUE_9BIT_NR_44": {
			"prefix": "PALETTE_VALUE_9BIT_NR_44",
			"body": [
				"PALETTE_VALUE_9BIT_NR_44"
			],
			"description": "PALETTE_VALUE_9BIT_NR_44      equ $44"
		}
	,
		"TRANSPARENCY_FALLBACK_COL_NR_4A": {
			"prefix": "TRANSPARENCY_FALLBACK_COL_NR_4A",
			"body": [
				"TRANSPARENCY_FALLBACK_COL_NR_4A"
			],
			"description": "TRANSPARENCY_FALLBACK_COL_NR_4A      equ $4A"
		}
	,
		"SPRITE_TRANSPARENCY_I_NR_4B": {
			"prefix": "SPRITE_TRANSPARENCY_I_NR_4B",
			"body": [
				"SPRITE_TRANSPARENCY_I_NR_4B"
			],
			"description": "SPRITE_TRANSPARENCY_I_NR_4B      equ $4B"
		}
	,
		"TILEMAP_TRANSPARENCY_I_NR_4C": {
			"prefix": "TILEMAP_TRANSPARENCY_I_NR_4C",
			"body": [
				"TILEMAP_TRANSPARENCY_I_NR_4C"
			],
			"description": "TILEMAP_TRANSPARENCY_I_NR_4C      equ $4C"
		}
	,
		"MMU0_0000_NR_50": {
			"prefix": "MMU0_0000_NR_50",
			"body": [
				"MMU0_0000_NR_50"
			],
			"description": "MMU0_0000_NR_50      equ $50"
		}
	,
		"MMU1_2000_NR_51": {
			"prefix": "MMU1_2000_NR_51",
			"body": [
				"MMU1_2000_NR_51"
			],
			"description": "MMU1_2000_NR_51      equ $51"
		}
	,
		"MMU2_4000_NR_52": {
			"prefix": "MMU2_4000_NR_52",
			"body": [
				"MMU2_4000_NR_52"
			],
			"description": "MMU2_4000_NR_52      equ $52"
		}
	,
		"MMU3_6000_NR_53": {
			"prefix": "MMU3_6000_NR_53",
			"body": [
				"MMU3_6000_NR_53"
			],
			"description": "MMU3_6000_NR_53      equ $53"
		}
	,
		"MMU4_8000_NR_54": {
			"prefix": "MMU4_8000_NR_54",
			"body": [
				"MMU4_8000_NR_54"
			],
			"description": "MMU4_8000_NR_54      equ $54"
		}
	,
		"MMU5_A000_NR_55": {
			"prefix": "MMU5_A000_NR_55",
			"body": [
				"MMU5_A000_NR_55"
			],
			"description": "MMU5_A000_NR_55      equ $55"
		}
	,
		"MMU6_C000_NR_56": {
			"prefix": "MMU6_C000_NR_56",
			"body": [
				"MMU6_C000_NR_56"
			],
			"description": "MMU6_C000_NR_56      equ $56"
		}
	,
		"MMU7_E000_NR_57": {
			"prefix": "MMU7_E000_NR_57",
			"body": [
				"MMU7_E000_NR_57"
			],
			"description": "MMU7_E000_NR_57      equ $57"
		}
	,
		"COPPER_DATA_NR_60": {
			"prefix": "COPPER_DATA_NR_60",
			"body": [
				"COPPER_DATA_NR_60"
			],
			"description": "COPPER_DATA_NR_60      equ $60"
		}
	,
		"COPPER_CONTROL_LO_NR_61": {
			"prefix": "COPPER_CONTROL_LO_NR_61",
			"body": [
				"COPPER_CONTROL_LO_NR_61"
			],
			"description": "COPPER_CONTROL_LO_NR_61      equ $61"
		}
	,
		"COPPER_CONTROL_HI_NR_62": {
			"prefix": "COPPER_CONTROL_HI_NR_62",
			"body": [
				"COPPER_CONTROL_HI_NR_62"
			],
			"description": "COPPER_CONTROL_HI_NR_62      equ $62"
		}
	,
		"COPPER_DATA_16B_NR_63": {
			"prefix": "COPPER_DATA_16B_NR_63",
			"body": [
				"COPPER_DATA_16B_NR_63"
			],
			"description": "COPPER_DATA_16B_NR_63      equ $63"
		}
	,
		"VIDEO_LINE_OFFSET_NR_64": {
			"prefix": "VIDEO_LINE_OFFSET_NR_64",
			"body": [
				"VIDEO_LINE_OFFSET_NR_64"
			],
			"description": "VIDEO_LINE_OFFSET_NR_64      equ $64"
		}
	,
		"ULA_CONTROL_NR_68": {
			"prefix": "ULA_CONTROL_NR_68",
			"body": [
				"ULA_CONTROL_NR_68"
			],
			"description": "ULA_CONTROL_NR_68      equ $68"
		}
	,
		"DISPLAY_CONTROL_NR_69": {
			"prefix": "DISPLAY_CONTROL_NR_69",
			"body": [
				"DISPLAY_CONTROL_NR_69"
			],
			"description": "DISPLAY_CONTROL_NR_69      equ $69"
		}
	,
		"LORES_CONTROL_NR_6A": {
			"prefix": "LORES_CONTROL_NR_6A",
			"body": [
				"LORES_CONTROL_NR_6A"
			],
			"description": "LORES_CONTROL_NR_6A      equ $6A"
		}
	,
		"TILEMAP_CONTROL_NR_6B": {
			"prefix": "TILEMAP_CONTROL_NR_6B",
			"body": [
				"TILEMAP_CONTROL_NR_6B"
			],
			"description": "TILEMAP_CONTROL_NR_6B      equ $6B"
		}
	,
		"TILEMAP_DEFAULT_ATTR_NR_6C": {
			"prefix": "TILEMAP_DEFAULT_ATTR_NR_6C",
			"body": [
				"TILEMAP_DEFAULT_ATTR_NR_6C"
			],
			"description": "TILEMAP_DEFAULT_ATTR_NR_6C      equ $6C"
		}
	,
		"TILEMAP_BASE_ADR_NR_6E": {
			"prefix": "TILEMAP_BASE_ADR_NR_6E",
			"body": [
				"TILEMAP_BASE_ADR_NR_6E"
			],
			"description": "TILEMAP_BASE_ADR_NR_6E      equ $6E"
		}
	,
		"TILEMAP_GFX_ADR_NR_6F": {
			"prefix": "TILEMAP_GFX_ADR_NR_6F",
			"body": [
				"TILEMAP_GFX_ADR_NR_6F"
			],
			"description": "TILEMAP_GFX_ADR_NR_6F      equ $6F"
		}
	,
		"LAYER2_CONTROL_NR_70": {
			"prefix": "LAYER2_CONTROL_NR_70",
			"body": [
				"LAYER2_CONTROL_NR_70"
			],
			"description": "LAYER2_CONTROL_NR_70      equ $70"
		}
	,
		"LAYER2_XOFFSET_MSB_NR_71": {
			"prefix": "LAYER2_XOFFSET_MSB_NR_71",
			"body": [
				"LAYER2_XOFFSET_MSB_NR_71"
			],
			"description": "LAYER2_XOFFSET_MSB_NR_71      equ $71"
		}
	,
		"SPRITE_ATTR0_INC_NR_75": {
			"prefix": "SPRITE_ATTR0_INC_NR_75",
			"body": [
				"SPRITE_ATTR0_INC_NR_75"
			],
			"description": "SPRITE_ATTR0_INC_NR_75      equ $75"
		}
	,
		"SPRITE_ATTR1_INC_NR_76": {
			"prefix": "SPRITE_ATTR1_INC_NR_76",
			"body": [
				"SPRITE_ATTR1_INC_NR_76"
			],
			"description": "SPRITE_ATTR1_INC_NR_76      equ $76"
		}
	,
		"SPRITE_ATTR2_INC_NR_77": {
			"prefix": "SPRITE_ATTR2_INC_NR_77",
			"body": [
				"SPRITE_ATTR2_INC_NR_77"
			],
			"description": "SPRITE_ATTR2_INC_NR_77      equ $77"
		}
	,
		"SPRITE_ATTR3_INC_NR_78": {
			"prefix": "SPRITE_ATTR3_INC_NR_78",
			"body": [
				"SPRITE_ATTR3_INC_NR_78"
			],
			"description": "SPRITE_ATTR3_INC_NR_78      equ $78"
		}
	,
		"SPRITE_ATTR4_INC_NR_79": {
			"prefix": "SPRITE_ATTR4_INC_NR_79",
			"body": [
				"SPRITE_ATTR4_INC_NR_79"
			],
			"description": "SPRITE_ATTR4_INC_NR_79      equ $79"
		}
	,
		"USER_STORAGE_0_NR_7F": {
			"prefix": "USER_STORAGE_0_NR_7F",
			"body": [
				"USER_STORAGE_0_NR_7F"
			],
			"description": "USER_STORAGE_0_NR_7F      equ $7F"
		}
	,
		"EXPANSION_BUS_ENABLE_NR_80": {
			"prefix": "EXPANSION_BUS_ENABLE_NR_80",
			"body": [
				"EXPANSION_BUS_ENABLE_NR_80"
			],
			"description": "EXPANSION_BUS_ENABLE_NR_80      equ $80"
		}
	,
		"EXPANSION_BUS_CONTROL_NR_81": {
			"prefix": "EXPANSION_BUS_CONTROL_NR_81",
			"body": [
				"EXPANSION_BUS_CONTROL_NR_81"
			],
			"description": "EXPANSION_BUS_CONTROL_NR_81      equ $81"
		}
	,
		"INTERNAL_PORT_DECODING_0_NR_82": {
			"prefix": "INTERNAL_PORT_DECODING_0_NR_82",
			"body": [
				"INTERNAL_PORT_DECODING_0_NR_82"
			],
			"description": "INTERNAL_PORT_DECODING_0_NR_82      equ $82"
		}
	,
		"INTERNAL_PORT_DECODING_1_NR_83": {
			"prefix": "INTERNAL_PORT_DECODING_1_NR_83",
			"body": [
				"INTERNAL_PORT_DECODING_1_NR_83"
			],
			"description": "INTERNAL_PORT_DECODING_1_NR_83      equ $83"
		}
	,
		"INTERNAL_PORT_DECODING_2_NR_84": {
			"prefix": "INTERNAL_PORT_DECODING_2_NR_84",
			"body": [
				"INTERNAL_PORT_DECODING_2_NR_84"
			],
			"description": "INTERNAL_PORT_DECODING_2_NR_84      equ $84"
		}
	,
		"INTERNAL_PORT_DECODING_3_NR_85": {
			"prefix": "INTERNAL_PORT_DECODING_3_NR_85",
			"body": [
				"INTERNAL_PORT_DECODING_3_NR_85"
			],
			"description": "INTERNAL_PORT_DECODING_3_NR_85      equ $85"
		}
	,
		"EXPANSION_BUS_DECODING_0_NR_86": {
			"prefix": "EXPANSION_BUS_DECODING_0_NR_86",
			"body": [
				"EXPANSION_BUS_DECODING_0_NR_86"
			],
			"description": "EXPANSION_BUS_DECODING_0_NR_86      equ $86"
		}
	,
		"EXPANSION_BUS_DECODING_1_NR_87": {
			"prefix": "EXPANSION_BUS_DECODING_1_NR_87",
			"body": [
				"EXPANSION_BUS_DECODING_1_NR_87"
			],
			"description": "EXPANSION_BUS_DECODING_1_NR_87      equ $87"
		}
	,
		"EXPANSION_BUS_DECODING_2_NR_88": {
			"prefix": "EXPANSION_BUS_DECODING_2_NR_88",
			"body": [
				"EXPANSION_BUS_DECODING_2_NR_88"
			],
			"description": "EXPANSION_BUS_DECODING_2_NR_88      equ $88"
		}
	,
		"EXPANSION_BUS_DECODING_3_NR_89": {
			"prefix": "EXPANSION_BUS_DECODING_3_NR_89",
			"body": [
				"EXPANSION_BUS_DECODING_3_NR_89"
			],
			"description": "EXPANSION_BUS_DECODING_3_NR_89      equ $89"
		}
	,
		"EXPANSION_BUS_PROPAGATE_NR_8A": {
			"prefix": "EXPANSION_BUS_PROPAGATE_NR_8A",
			"body": [
				"EXPANSION_BUS_PROPAGATE_NR_8A"
			],
			"description": "EXPANSION_BUS_PROPAGATE_NR_8A      equ $8A"
		}
	,
		"ALTERNATE_ROM_NR_8C": {
			"prefix": "ALTERNATE_ROM_NR_8C",
			"body": [
				"ALTERNATE_ROM_NR_8C"
			],
			"description": "ALTERNATE_ROM_NR_8C      equ $8C"
		}
	,
		"ZX_MEM_MAPPING_NR_8E": {
			"prefix": "ZX_MEM_MAPPING_NR_8E",
			"body": [
				"ZX_MEM_MAPPING_NR_8E"
			],
			"description": "ZX_MEM_MAPPING_NR_8E      equ $8E"
		}
	,
		"PI_GPIO_OUT_ENABLE_0_NR_90": {
			"prefix": "PI_GPIO_OUT_ENABLE_0_NR_90",
			"body": [
				"PI_GPIO_OUT_ENABLE_0_NR_90"
			],
			"description": "PI_GPIO_OUT_ENABLE_0_NR_90      equ $90"
		}
	,
		"PI_GPIO_OUT_ENABLE_1_NR_91": {
			"prefix": "PI_GPIO_OUT_ENABLE_1_NR_91",
			"body": [
				"PI_GPIO_OUT_ENABLE_1_NR_91"
			],
			"description": "PI_GPIO_OUT_ENABLE_1_NR_91      equ $91"
		}
	,
		"PI_GPIO_OUT_ENABLE_2_NR_92": {
			"prefix": "PI_GPIO_OUT_ENABLE_2_NR_92",
			"body": [
				"PI_GPIO_OUT_ENABLE_2_NR_92"
			],
			"description": "PI_GPIO_OUT_ENABLE_2_NR_92      equ $92"
		}
	,
		"PI_GPIO_OUT_ENABLE_3_NR_93": {
			"prefix": "PI_GPIO_OUT_ENABLE_3_NR_93",
			"body": [
				"PI_GPIO_OUT_ENABLE_3_NR_93"
			],
			"description": "PI_GPIO_OUT_ENABLE_3_NR_93      equ $93"
		}
	,
		"PI_GPIO_0_NR_98": {
			"prefix": "PI_GPIO_0_NR_98",
			"body": [
				"PI_GPIO_0_NR_98"
			],
			"description": "PI_GPIO_0_NR_98      equ $98"
		}
	,
		"PI_GPIO_1_NR_99": {
			"prefix": "PI_GPIO_1_NR_99",
			"body": [
				"PI_GPIO_1_NR_99"
			],
			"description": "PI_GPIO_1_NR_99      equ $99"
		}
	,
		"PI_GPIO_2_NR_9A": {
			"prefix": "PI_GPIO_2_NR_9A",
			"body": [
				"PI_GPIO_2_NR_9A"
			],
			"description": "PI_GPIO_2_NR_9A      equ $9A"
		}
	,
		"PI_GPIO_3_NR_9B": {
			"prefix": "PI_GPIO_3_NR_9B",
			"body": [
				"PI_GPIO_3_NR_9B"
			],
			"description": "PI_GPIO_3_NR_9B      equ $9B"
		}
	,
		"PI_PERIPHERALS_ENABLE_NR_A0": {
			"prefix": "PI_PERIPHERALS_ENABLE_NR_A0",
			"body": [
				"PI_PERIPHERALS_ENABLE_NR_A0"
			],
			"description": "PI_PERIPHERALS_ENABLE_NR_A0      equ $A0"
		}
	,
		"PI_I2S_AUDIO_CONTROL_NR_A2": {
			"prefix": "PI_I2S_AUDIO_CONTROL_NR_A2",
			"body": [
				"PI_I2S_AUDIO_CONTROL_NR_A2"
			],
			"description": "PI_I2S_AUDIO_CONTROL_NR_A2      equ $A2"
		}
	,
		"ESP_WIFI_GPIO_OUTPUT_NR_A8": {
			"prefix": "ESP_WIFI_GPIO_OUTPUT_NR_A8",
			"body": [
				"ESP_WIFI_GPIO_OUTPUT_NR_A8"
			],
			"description": "ESP_WIFI_GPIO_OUTPUT_NR_A8      equ $A8"
		}
	,
		"ESP_WIFI_GPIO_NR_A9": {
			"prefix": "ESP_WIFI_GPIO_NR_A9",
			"body": [
				"ESP_WIFI_GPIO_NR_A9"
			],
			"description": "ESP_WIFI_GPIO_NR_A9      equ $A9"
		}
	,
		"EXTENDED_KEYS_0_NR_B0": {
			"prefix": "EXTENDED_KEYS_0_NR_B0",
			"body": [
				"EXTENDED_KEYS_0_NR_B0"
			],
			"description": "EXTENDED_KEYS_0_NR_B0      equ $B0"
		}
	,
		"EXTENDED_KEYS_1_NR_B1": {
			"prefix": "EXTENDED_KEYS_1_NR_B1",
			"body": [
				"EXTENDED_KEYS_1_NR_B1"
			],
			"description": "EXTENDED_KEYS_1_NR_B1      equ $B1"
		}
	,
		"DEBUG_LED_CONTROL_NR_FF": {
			"prefix": "DEBUG_LED_CONTROL_NR_FF",
			"body": [
				"DEBUG_LED_CONTROL_NR_FF"
			],
			"description": "DEBUG_LED_CONTROL_NR_FF      equ $FF"
		}
	,
		"MEM_ROM_CHARS_3C00": {
			"prefix": "MEM_ROM_CHARS_3C00",
			"body": [
				"MEM_ROM_CHARS_3C00"
			],
			"description": "MEM_ROM_CHARS_3C00      equ $3C00"
		}
	,
		"MEM_ZX_SCREEN_4000": {
			"prefix": "MEM_ZX_SCREEN_4000",
			"body": [
				"MEM_ZX_SCREEN_4000"
			],
			"description": "MEM_ZX_SCREEN_4000      equ $4000"
		}
	,
		"MEM_ZX_ATTRIB_5800": {
			"prefix": "MEM_ZX_ATTRIB_5800",
			"body": [
				"MEM_ZX_ATTRIB_5800"
			],
			"description": "MEM_ZX_ATTRIB_5800      equ $5800"
		}
	,
		"MEM_LORES0_4000": {
			"prefix": "MEM_LORES0_4000",
			"body": [
				"MEM_LORES0_4000"
			],
			"description": "MEM_LORES0_4000      equ $4000"
		}
	,
		"MEM_LORES1_6000": {
			"prefix": "MEM_LORES1_6000",
			"body": [
				"MEM_LORES1_6000"
			],
			"description": "MEM_LORES1_6000      equ $6000"
		}
	,
		"MEM_TIMEX_SCR0_4000": {
			"prefix": "MEM_TIMEX_SCR0_4000",
			"body": [
				"MEM_TIMEX_SCR0_4000"
			],
			"description": "MEM_TIMEX_SCR0_4000      equ $4000"
		}
	,
		"MEM_TIMEX_SCR1_6000": {
			"prefix": "MEM_TIMEX_SCR1_6000",
			"body": [
				"MEM_TIMEX_SCR1_6000"
			],
			"description": "MEM_TIMEX_SCR1_6000      equ $6000"
		}
	,
		"COPPER_NOOP": {
			"prefix": "COPPER_NOOP",
			"body": [
				"COPPER_NOOP"
			],
			"description": "COPPER_NOOP      equ %00000000"
		}
	,
		"COPPER_WAIT_H": {
			"prefix": "COPPER_WAIT_H",
			"body": [
				"COPPER_WAIT_H"
			],
			"description": "COPPER_WAIT_H      equ %10000000"
		}
	,
		"COPPER_HALT_B": {
			"prefix": "COPPER_HALT_B",
			"body": [
				"COPPER_HALT_B"
			],
			"description": "COPPER_HALT_B      equ $FF"
		}
	,
		"DMA_RESET": {
			"prefix": "DMA_RESET",
			"body": [
				"DMA_RESET"
			],
			"description": "DMA_RESET      equ $C3"
		}
	,
		"DMA_RESET_PORT_A_TIMING": {
			"prefix": "DMA_RESET_PORT_A_TIMING",
			"body": [
				"DMA_RESET_PORT_A_TIMING"
			],
			"description": "DMA_RESET_PORT_A_TIMING      equ $C7"
		}
	,
		"DMA_RESET_PORT_B_TIMING": {
			"prefix": "DMA_RESET_PORT_B_TIMING",
			"body": [
				"DMA_RESET_PORT_B_TIMING"
			],
			"description": "DMA_RESET_PORT_B_TIMING      equ $CB"
		}
	,
		"DMA_LOAD": {
			"prefix": "DMA_LOAD",
			"body": [
				"DMA_LOAD"
			],
			"description": "DMA_LOAD      equ $CF"
		}
	,
		"DMA_CONTINUE": {
			"prefix": "DMA_CONTINUE",
			"body": [
				"DMA_CONTINUE"
			],
			"description": "DMA_CONTINUE      equ $D3"
		}
	,
		"DMA_DISABLE_INTERUPTS": {
			"prefix": "DMA_DISABLE_INTERUPTS",
			"body": [
				"DMA_DISABLE_INTERUPTS"
			],
			"description": "DMA_DISABLE_INTERUPTS      equ $AF"
		}
	,
		"DMA_ENABLE_INTERUPTS": {
			"prefix": "DMA_ENABLE_INTERUPTS",
			"body": [
				"DMA_ENABLE_INTERUPTS"
			],
			"description": "DMA_ENABLE_INTERUPTS      equ $AB"
		}
	,
		"DMA_RESET_DISABLE_INTERUPTS": {
			"prefix": "DMA_RESET_DISABLE_INTERUPTS",
			"body": [
				"DMA_RESET_DISABLE_INTERUPTS"
			],
			"description": "DMA_RESET_DISABLE_INTERUPTS      equ $A3"
		}
	,
		"DMA_ENABLE_AFTER_RETI": {
			"prefix": "DMA_ENABLE_AFTER_RETI",
			"body": [
				"DMA_ENABLE_AFTER_RETI"
			],
			"description": "DMA_ENABLE_AFTER_RETI      equ $B7"
		}
	,
		"DMA_READ_STATUS_BYTE": {
			"prefix": "DMA_READ_STATUS_BYTE",
			"body": [
				"DMA_READ_STATUS_BYTE"
			],
			"description": "DMA_READ_STATUS_BYTE      equ $BF"
		}
	,
		"DMA_REINIT_STATUS_BYTE": {
			"prefix": "DMA_REINIT_STATUS_BYTE",
			"body": [
				"DMA_REINIT_STATUS_BYTE"
			],
			"description": "DMA_REINIT_STATUS_BYTE      equ $8B"
		}
	,
		"DMA_START_READ_SEQUENCE": {
			"prefix": "DMA_START_READ_SEQUENCE",
			"body": [
				"DMA_START_READ_SEQUENCE"
			],
			"description": "DMA_START_READ_SEQUENCE      equ $A7"
		}
	,
		"DMA_FORCE_READY": {
			"prefix": "DMA_FORCE_READY",
			"body": [
				"DMA_FORCE_READY"
			],
			"description": "DMA_FORCE_READY      equ $B3"
		}
	,
		"DMA_DISABLE": {
			"prefix": "DMA_DISABLE",
			"body": [
				"DMA_DISABLE"
			],
			"description": "DMA_DISABLE      equ $83"
		}
	,
		"DMA_ENABLE": {
			"prefix": "DMA_ENABLE",
			"body": [
				"DMA_ENABLE"
			],
			"description": "DMA_ENABLE      equ $87"
		}
	,
		"DMA_READ_MASK_FOLLOWS": {
			"prefix": "DMA_READ_MASK_FOLLOWS",
			"body": [
				"DMA_READ_MASK_FOLLOWS"
			],
			"description": "DMA_READ_MASK_FOLLOWS      equ $BB"
		}
