
---------- Begin Simulation Statistics ----------
final_tick                                 9360564375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    317                       # Simulator instruction rate (inst/s)
host_mem_usage                                7370304                       # Number of bytes of host memory used
host_op_rate                                      326                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21984.56                       # Real time elapsed on the host
host_tick_rate                                 187475                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6978816                       # Number of instructions simulated
sim_ops                                       7156154                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004122                       # Number of seconds simulated
sim_ticks                                  4121554375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.638543                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   28613                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                37335                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                395                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3217                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             36862                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4209                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5057                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              848                       # Number of indirect misses.
system.cpu.branchPred.lookups                   64829                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10724                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          691                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      393215                       # Number of instructions committed
system.cpu.committedOps                        421903                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.599733                       # CPI: cycles per instruction
system.cpu.discardedOps                          8561                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             279618                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             66081                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            31570                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          536705                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.384655                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      295                       # number of quiesce instructions executed
system.cpu.numCycles                          1022254                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       295                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  305100     72.32%     72.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                    788      0.19%     72.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                  69796     16.54%     89.05% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 46219     10.95%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   421903                       # Class of committed instruction
system.cpu.quiesceCycles                      5572233                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          485549                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          289                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           941                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              119358                       # Transaction distribution
system.membus.trans_dist::ReadResp             119901                       # Transaction distribution
system.membus.trans_dist::WriteReq              49157                       # Transaction distribution
system.membus.trans_dist::WriteResp             49157                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          102                       # Transaction distribution
system.membus.trans_dist::CleanEvict              166                       # Transaction distribution
system.membus.trans_dist::ReadExReq               124                       # Transaction distribution
system.membus.trans_dist::ReadExResp              124                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           208                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       330778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       330778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 338632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        25920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        36920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10584752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10584752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10643112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            169260                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000213                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014582                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  169224     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      36      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              169260                       # Request fanout histogram
system.membus.reqLayer6.occupancy           394646625                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6360250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              714015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1213250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5315695                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          712920155                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1685500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       254445                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       254445                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       663552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       721882                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10616832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11476192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1226203375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             29.8                       # Network utilization (%)
system.acctest.local_bus.numRequests           782866                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          678                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1009213071                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         24.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    574701000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     15900797                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     11925598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27826395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     15900797                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     11925598                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     27826395                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     15900797                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     27826395                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11925598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     55652790                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     11925598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     27826395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       39751993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     11925598                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      4100395                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      16025993                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     11925598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     39751993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4100395                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      55777985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       119053                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       119053                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        46336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        46336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       323584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       330778                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10354688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10584752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       197409                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       197409    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       197409                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    425514750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    641595000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1346684162                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47702391                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     31801594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1426188148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47702391                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     15942529                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     63644920                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1394386553                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     63644920                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     31801594                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1489833068                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     17498112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7733248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15925248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3743744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       241664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2289664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     31801594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3545877761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    667833480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4245512835                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1987599642                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1876294062                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3863893704                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     31801594                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5533477403                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2544127542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8109406539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     47209374                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      3975199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     51184573                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     19875996                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     15900797                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     35776794                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     67085370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     19875996                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     86961366                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     61631117                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     15900797                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     77531914                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     15900797                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     31801594                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     47702391                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     77531914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     31801594                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     15900797                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    125234306                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21440                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        23296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21440                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21440                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          335                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          364                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      5201921                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       450316                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        5652236                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      5201921                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      5201921                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      5201921                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       450316                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       5652236                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7602176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7638640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         6528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2752512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2972032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       118784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              119356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          102                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        43008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46438                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        41732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1844492468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      4100395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4705021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1853339615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1583868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47702391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      3975199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    667833480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            721094939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1583868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     47744123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      3975199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2512325947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4100395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4705021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2574434554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    161665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001353478000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           67                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           67                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              213921                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49541                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      119356                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46438                       # Number of write requests accepted
system.mem_ctrls.readBursts                    119356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46438                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2898                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3887822740                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  596125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7017478990                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32609.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58859.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        72                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   111124                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43221                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                119355                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46438                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  104859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    144                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.139137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.375279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.046988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          258      2.28%      2.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          288      2.54%      4.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          170      1.50%      6.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          170      1.50%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          302      2.67%     10.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          181      1.60%     12.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          148      1.31%     13.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          174      1.54%     14.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9636     85.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11327                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           67                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1779.537313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1928.753895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            22     32.84%     32.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.49%     34.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     26.87%     61.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      2.99%     64.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      1.49%     65.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7     10.45%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     11.94%     88.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.49%     89.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7     10.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            67                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           67                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     693.149254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    320.905646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    465.448147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             18     26.87%     26.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      1.49%     28.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      1.49%     29.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      1.49%     31.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      1.49%     32.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      1.49%     34.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      7.46%     41.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           39     58.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            67                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7630400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2972224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7638640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2972032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1851.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       721.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1853.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    721.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4121420000                       # Total gap between requests
system.mem_ctrls.avgGap                      24858.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7594048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         7744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2752512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 41731.828419708763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1842520396.203677415848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 4100394.769145803060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4642908.538602016866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1878902.786524561932                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47702391.406640119851                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 3726749.328643759247                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 667833479.692961692810                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       118784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          102                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        43008                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       148750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6970128275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     33116660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14085305                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11616295500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1597755625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     43842875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  71393388875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     37187.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58679.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    124968.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46486.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 113885250.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    520102.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    171261.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1660002.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5591985.525000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3902740.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        216880481.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       64563615.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39467849.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     60192262.312499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     35960484.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       426559419.037502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        103.494794                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1860831910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    223020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2039666465                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 590                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           295                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11805978.389831                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    24797432.862199                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          295    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       932500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    381040625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             295                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5877800750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3482763625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       131823                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           131823                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       131823                       # number of overall hits
system.cpu.icache.overall_hits::total          131823                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          335                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            335                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          335                       # number of overall misses
system.cpu.icache.overall_misses::total           335                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14556250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14556250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14556250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14556250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       132158                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       132158                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       132158                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       132158                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002535                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002535                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002535                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002535                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43451.492537                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43451.492537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43451.492537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43451.492537                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          335                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          335                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          335                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14031375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14031375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14031375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14031375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002535                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002535                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002535                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002535                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41884.701493                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41884.701493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41884.701493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41884.701493                       # average overall mshr miss latency
system.cpu.icache.replacements                     94                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       131823                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          131823                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          335                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           335                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14556250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14556250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       132158                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       132158                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002535                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002535                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43451.492537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43451.492537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14031375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14031375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41884.701493                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41884.701493                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.997350                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              526293                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                94                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5598.861702                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.997350                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.820307                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.820307                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            264651                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           264651                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       113273                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           113273                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       113273                       # number of overall hits
system.cpu.dcache.overall_hits::total          113273                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          438                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            438                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          438                       # number of overall misses
system.cpu.dcache.overall_misses::total           438                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     35172500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     35172500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     35172500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     35172500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       113711                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       113711                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       113711                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       113711                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003852                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003852                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003852                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003852                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80302.511416                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80302.511416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80302.511416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80302.511416                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          102                       # number of writebacks
system.cpu.dcache.writebacks::total               102                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3126                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3126                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     25164875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25164875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     25164875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25164875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6640875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6640875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002920                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002920                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002920                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002920                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75797.816265                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75797.816265                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75797.816265                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75797.816265                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2124.400192                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2124.400192                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    174                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        70474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14240000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14240000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        70682                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        70682                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002943                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002943                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68461.538462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68461.538462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          305                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          305                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13918750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13918750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6640875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6640875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66917.067308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66917.067308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21773.360656                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21773.360656                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20932500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20932500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005345                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005345                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91010.869565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91010.869565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2821                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2821                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11246125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11246125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90694.556452                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90694.556452                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           433.046573                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              135088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               174                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            776.367816                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   433.046573                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.845794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.845794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            455176                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           455176                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9360564375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9360650000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    317                       # Simulator instruction rate (inst/s)
host_mem_usage                                7370304                       # Number of bytes of host memory used
host_op_rate                                      326                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21984.73                       # Real time elapsed on the host
host_tick_rate                                 187477                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6978825                       # Number of instructions simulated
sim_ops                                       7156169                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004122                       # Number of seconds simulated
sim_ticks                                  4121640000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.633011                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   28614                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                37339                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                396                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3219                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             36863                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4209                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5058                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              849                       # Number of indirect misses.
system.cpu.branchPred.lookups                   64835                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10726                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          691                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      393224                       # Number of instructions committed
system.cpu.committedOps                        421918                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.600022                       # CPI: cycles per instruction
system.cpu.discardedOps                          8566                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             279632                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             66082                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            31572                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          536798                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.384612                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      295                       # number of quiesce instructions executed
system.cpu.numCycles                          1022391                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       295                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  305108     72.31%     72.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                    788      0.19%     72.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                  69802     16.54%     89.05% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 46219     10.95%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   421918                       # Class of committed instruction
system.cpu.quiesceCycles                      5572233                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          485593                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          290                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           943                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              119358                       # Transaction distribution
system.membus.trans_dist::ReadResp             119902                       # Transaction distribution
system.membus.trans_dist::WriteReq              49157                       # Transaction distribution
system.membus.trans_dist::WriteResp             49157                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          102                       # Transaction distribution
system.membus.trans_dist::CleanEvict              167                       # Transaction distribution
system.membus.trans_dist::ReadExReq               124                       # Transaction distribution
system.membus.trans_dist::ReadExResp              124                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           209                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       330778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       330778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 338635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        25984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        36984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10584752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10584752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10643176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            169261                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000213                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014582                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  169225     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      36      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              169261                       # Request fanout histogram
system.membus.reqLayer6.occupancy           394649875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6360250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              714015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1213250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5321445                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          712920155                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1685500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       254445                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       254445                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       663552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       721882                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10485760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10616832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11476192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1226203375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             29.8                       # Network utilization (%)
system.acctest.local_bus.numRequests           782866                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          678                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1009213071                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         24.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    574701000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     15900467                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     11925350                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27825817                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     15900467                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     11925350                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     27825817                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     15900467                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     27825817                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11925350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     55651634                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     11925350                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     27825817                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       39751167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     11925350                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      4100310                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      16025660                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     11925350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     39751167                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4100310                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      55776827                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       119053                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       119053                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        46336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        46336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       323584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       330778                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10354688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10584752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       197409                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       197409    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       197409                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    425514750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    641595000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1346656185                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47701400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     31800934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1426158519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47701400                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     15942198                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     63643598                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1394357586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     63643598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     31800934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1489802118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     17498112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7733248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15925248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3743744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       241664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2289664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     31800934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3545804097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    667819606                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4245424637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1987558351                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1876255083                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3863813433                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     31800934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5533362448                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2544074689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8109238070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     47208393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      3975117                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     51183509                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     19875584                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     15900467                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     35776050                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     67083976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     19875584                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     86959560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     61629837                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     15900467                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     77530303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     15900467                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     31800934                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     47701400                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     77530303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     31800934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     15900467                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    125231704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21440                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        23296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21440                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21440                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          335                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          364                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      5201813                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       450306                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        5652119                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      5201813                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      5201813                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      5201813                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       450306                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       5652119                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7602176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7638704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         6528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2752512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2972032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       118784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              119357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          102                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        43008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46438                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        41731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1844454149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      4100310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4720451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1853316641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1583836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47701400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      3975117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    667819606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            721079958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1583836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     47743131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      3975117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2512273755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4100310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4720451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2574396599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    161665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001353478000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           67                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           67                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              213923                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49541                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      119357                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46438                       # Number of write requests accepted
system.mem_ctrls.readBursts                    119357                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46438                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2898                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3887822740                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  596130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7017505240                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32608.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58858.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        72                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   111125                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43221                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                119356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46438                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  104859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    144                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.139137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.375279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.046988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          258      2.28%      2.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          288      2.54%      4.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          170      1.50%      6.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          170      1.50%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          302      2.67%     10.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          181      1.60%     12.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          148      1.31%     13.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          174      1.54%     14.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9636     85.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11327                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           67                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1779.537313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1928.753895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            22     32.84%     32.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.49%     34.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     26.87%     61.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      2.99%     64.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      1.49%     65.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7     10.45%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     11.94%     88.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.49%     89.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7     10.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            67                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           67                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     693.149254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    320.905646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    465.448147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             18     26.87%     26.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      1.49%     28.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      1.49%     29.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      1.49%     31.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      1.49%     32.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      1.49%     34.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      7.46%     41.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           39     58.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            67                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7630464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2972224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7638704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2972032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1851.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       721.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1853.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    721.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4121616875                       # Total gap between requests
system.mem_ctrls.avgGap                      24859.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7594048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         7744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2752512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 41730.961461942330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1842482118.768257141113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 4100309.585504798684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4658339.884123794734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1878863.753263263963                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47701400.413427665830                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 3726671.907299036160                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 667819605.787987232208                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       118784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          102                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        43008                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       148750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6970128275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     33116660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14111555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11616295500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1597755625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     43842875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  71393388875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     37187.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58679.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    124968.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46419.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 113885250.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    520102.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    171261.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1660002.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5591985.525000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3902740.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           216882300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       64563615.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39467849.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     60194559.862499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     35960484.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       426563535.337502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        103.493642                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1860831910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    223020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2039752090                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 590                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           295                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11805978.389831                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    24797432.862199                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          295    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       932500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    381040625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             295                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5877886375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3482763625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       131834                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           131834                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       131834                       # number of overall hits
system.cpu.icache.overall_hits::total          131834                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          335                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            335                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          335                       # number of overall misses
system.cpu.icache.overall_misses::total           335                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14556250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14556250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14556250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14556250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       132169                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       132169                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       132169                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       132169                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002535                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002535                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002535                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002535                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43451.492537                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43451.492537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43451.492537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43451.492537                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          335                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          335                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          335                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14031375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14031375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14031375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14031375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002535                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002535                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002535                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002535                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41884.701493                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41884.701493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41884.701493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41884.701493                       # average overall mshr miss latency
system.cpu.icache.replacements                     94                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       131834                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          131834                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          335                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           335                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14556250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14556250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       132169                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       132169                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002535                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002535                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43451.492537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43451.492537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14031375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14031375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41884.701493                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41884.701493                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.997828                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2046196                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               537                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3810.420857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.997828                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.820308                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.820308                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            264673                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           264673                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       113278                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           113278                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       113278                       # number of overall hits
system.cpu.dcache.overall_hits::total          113278                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          439                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            439                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          439                       # number of overall misses
system.cpu.dcache.overall_misses::total           439                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     35232500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     35232500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     35232500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     35232500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       113717                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       113717                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       113717                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       113717                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003860                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003860                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003860                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003860                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80256.264237                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80256.264237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80256.264237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80256.264237                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          102                       # number of writebacks
system.cpu.dcache.writebacks::total               102                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          333                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          333                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3126                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3126                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     25223625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25223625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     25223625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25223625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6640875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6640875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002928                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002928                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002928                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002928                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75746.621622                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75746.621622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75746.621622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75746.621622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2124.400192                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2124.400192                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    175                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        70479                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70479                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          209                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           209                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14300000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14300000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        70688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        70688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002957                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002957                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68421.052632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68421.052632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          305                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          305                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13977500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13977500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6640875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6640875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66877.990431                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66877.990431                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21773.360656                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21773.360656                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20932500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20932500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005345                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005345                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91010.869565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91010.869565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2821                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2821                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11246125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11246125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90694.556452                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90694.556452                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           433.047507                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              247069                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               653                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            378.359877                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   433.047507                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.845796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.845796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            455201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           455201                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9360650000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
