m255
K4
z2
Z0 !s12c _opt1
Z1 !s99 nomlopt
R0
R1
!s12c _opt
R1
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 d/home/visier/altera_lite/24.1std/questa_fse/bin
T_opt
!s110 1744457522
VdeDS[CliXP1mmBI9:7ViZ2
Z3 04 11 4 work flow_led_tb fast 0
=1-000ae431a4f1-67fa4f32-22f7f-717b
R1
Z4 !s12f OEM100
Z5 !s12b OEM100
Z6 !s124 OEM10U2 
Z7 !s135 nogc
o-quiet -auto_acc_if_foreign -work work
Z8 tCvgOpt 0
n@_opt
Z9 OL;O;2024.3;79
R2
T_opt1
!s110 1744461219
Vz=WB7b1RC43WXOCQXlOUh3
R3
=4-000ae431a4f1-67fa5da3-3a7d9-9311
R1
R4
R5
R6
R7
o-quiet -auto_acc_if_foreign -work work +acc
R8
n@_opt1
R9
vflow_led
2/home/visier/FPGA_Porject/VisierCustom/strip_led/rtl/flow_led.v
Z10 !s110 1744461213
!i10b 1
!s100 lnVlgM3ERh_8NRz[Onfe?2
ITPYKZE7O>><@JYeYV=TTK2
Z11 d/home/visier/FPGA_Porject/VisierCustom/strip_led/sim
w1744461206
8/home/visier/FPGA_Porject/VisierCustom/strip_led/rtl/flow_led.v
F/home/visier/FPGA_Porject/VisierCustom/strip_led/rtl/flow_led.v
!i122 7
L0 1 24
Z12 VDg1SIo80bB@j0V0VzS_@n1
Z13 OL;L;2024.3;79
r1
!s85 0
31
!s108 1744461213.000000
!s107 /home/visier/FPGA_Porject/VisierCustom/strip_led/rtl/flow_led.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/visier/FPGA_Porject/VisierCustom/strip_led/rtl/flow_led.v|
!i113 0
Z14 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
vflow_led_tb
2/home/visier/FPGA_Porject/VisierCustom/strip_led/sim/tb/flow_led_tb.v
R10
!i10b 1
!s100 0V[onh_QQ52]^HJ71dk:81
I;KPdoT]0?5?E1O^H<iPAa3
R11
w1744446438
8/home/visier/FPGA_Porject/VisierCustom/strip_led/sim/tb/flow_led_tb.v
F/home/visier/FPGA_Porject/VisierCustom/strip_led/sim/tb/flow_led_tb.v
!i122 6
L0 4 27
R12
R13
r1
!s85 0
31
!s108 1744461212.000000
!s107 /home/visier/FPGA_Porject/VisierCustom/strip_led/sim/tb/flow_led_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/visier/FPGA_Porject/VisierCustom/strip_led/sim/tb/flow_led_tb.v|
!i113 0
R14
R8
