Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 11 09:06:32 2019
| Host         : Leonardo-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file ula_fixpoint_timing_summary_routed.rpt -pb ula_fixpoint_timing_summary_routed.pb -rpx ula_fixpoint_timing_summary_routed.rpx -warn_on_violation
| Design       : ula_fixpoint
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.424        0.000                      0                   79        0.246        0.000                      0                   79        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.424        0.000                      0                   79        0.246        0.000                      0                   79        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 outDiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 2.139ns (46.673%)  route 2.444ns (53.327%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  outDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  outDiv_reg[0]/Q
                         net (fo=2, routed)           0.679     6.222    outDiv[0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.859 r  result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.859    result_reg[7]_i_6_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.098 r  result_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.962     8.060    plusOp[6]
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.301     8.361 r  result[6]_i_6/O
                         net (fo=1, routed)           0.000     8.361    result[6]_i_6_n_0
    SLICE_X10Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     8.570 r  result_reg[6]_i_4/O
                         net (fo=1, routed)           0.803     9.373    result_reg[6]_i_4_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.297     9.670 r  result[6]_i_1/O
                         net (fo=1, routed)           0.000     9.670    result[6]
    SLICE_X10Y40         FDCE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.449    14.790    clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  result_reg[6]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)        0.079    15.094    result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 outDiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 2.084ns (47.135%)  route 2.337ns (52.865%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  outDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  outDiv_reg[0]/Q
                         net (fo=2, routed)           0.679     6.222    outDiv[0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.859 r  result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.859    result_reg[7]_i_6_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.976 r  result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.976    result_reg[7]_i_4_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.195 r  result_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.842     8.038    plusOp[8]
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.324     8.362 r  result[8]_i_2/O
                         net (fo=1, routed)           0.816     9.178    result[8]_i_2_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.331     9.509 r  result[8]_i_1/O
                         net (fo=1, routed)           0.000     9.509    result[8]_i_1_n_0
    SLICE_X10Y45         FDCE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X10Y45         FDCE                                         r  result_reg[8]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y45         FDCE (Setup_fdce_C_D)        0.079    15.096    result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 outDiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 2.031ns (46.360%)  route 2.350ns (53.640%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  outDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  outDiv_reg[0]/Q
                         net (fo=2, routed)           0.679     6.222    outDiv[0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     6.954 r  result_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.688     7.642    plusOp[3]
    SLICE_X13Y41         LUT3 (Prop_lut3_I0_O)        0.307     7.949 r  result[3]_i_6/O
                         net (fo=1, routed)           0.000     7.949    result[3]_i_6_n_0
    SLICE_X13Y41         MUXF7 (Prop_muxf7_I0_O)      0.238     8.187 r  result_reg[3]_i_5/O
                         net (fo=1, routed)           0.983     9.170    result_reg[3]_i_5_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I3_O)        0.298     9.468 r  result[3]_i_1/O
                         net (fo=1, routed)           0.000     9.468    result[3]
    SLICE_X10Y40         FDCE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.449    14.790    clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  result_reg[3]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)        0.081    15.096    result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 outDiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.963ns (45.599%)  route 2.342ns (54.401%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  outDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  outDiv_reg[0]/Q
                         net (fo=2, routed)           0.679     6.222    outDiv[0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.859 r  result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.859    result_reg[7]_i_6_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.976 r  result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.976    result_reg[7]_i_4_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.299 r  result_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.827     8.127    plusOp[9]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.306     8.433 r  result[9]_i_2/O
                         net (fo=1, routed)           0.835     9.268    result[9]_i_2_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.392 r  result[9]_i_1/O
                         net (fo=1, routed)           0.000     9.392    result[9]_i_1_n_0
    SLICE_X11Y45         FDCE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  result_reg[9]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y45         FDCE (Setup_fdce_C_D)        0.031    15.048    result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 outMul_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.973ns (49.323%)  route 2.027ns (50.677%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  outMul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  outMul_reg[1]/Q
                         net (fo=2, routed)           0.594     6.138    outMul[1]
    SLICE_X11Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.262 r  result[7]_i_21/O
                         net (fo=1, routed)           0.000     6.262    result[7]_i_21_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.842 r  result_reg[7]_i_11/O[2]
                         net (fo=1, routed)           0.457     7.299    plusOp0_in[2]
    SLICE_X12Y40         LUT3 (Prop_lut3_I0_O)        0.302     7.601 r  result[2]_i_7/O
                         net (fo=1, routed)           0.000     7.601    result[2]_i_7_n_0
    SLICE_X12Y40         MUXF7 (Prop_muxf7_I1_O)      0.214     7.815 r  result_reg[2]_i_5/O
                         net (fo=1, routed)           0.976     8.791    result_reg[2]_i_5_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.297     9.088 r  result[2]_i_1/O
                         net (fo=1, routed)           0.000     9.088    result[2]
    SLICE_X9Y40          FDCE                                         r  result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X9Y40          FDCE                                         r  result_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X9Y40          FDCE (Setup_fdce_C_D)        0.029    15.043    result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 outDiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.839ns (45.352%)  route 2.216ns (54.648%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  outDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  outDiv_reg[0]/Q
                         net (fo=2, routed)           0.679     6.222    outDiv[0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.859 r  result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.859    result_reg[7]_i_6_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.174 r  result_reg[7]_i_4/O[3]
                         net (fo=1, routed)           0.757     7.932    plusOp[7]
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.307     8.239 r  result[7]_i_2/O
                         net (fo=1, routed)           0.779     9.018    result[7]_i_2_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I2_O)        0.124     9.142 r  result[7]_i_1/O
                         net (fo=1, routed)           0.000     9.142    result[7]_i_1_n_0
    SLICE_X10Y41         FDCE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.450    14.791    clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  result_reg[7]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y41         FDCE (Setup_fdce_C_D)        0.081    15.097    result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 outDiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 2.182ns (54.030%)  route 1.857ns (45.970%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  outDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  outDiv_reg[0]/Q
                         net (fo=2, routed)           0.679     6.222    outDiv[0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.859 r  result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.859    result_reg[7]_i_6_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.976 r  result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.976    result_reg[7]_i_4_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.093 r  result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.093    result_reg[11]_i_4_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.312 r  result_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.580     7.893    plusOp[12]
    SLICE_X10Y44         LUT3 (Prop_lut3_I0_O)        0.288     8.181 r  result[12]_i_2/O
                         net (fo=1, routed)           0.597     8.778    result[12]_i_2_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.348     9.126 r  result[12]_i_1/O
                         net (fo=1, routed)           0.000     9.126    result[12]_i_1_n_0
    SLICE_X10Y45         FDCE                                         r  result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X10Y45         FDCE                                         r  result_reg[12]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y45         FDCE (Setup_fdce_C_D)        0.077    15.094    result_reg[12]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 outMul_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 2.162ns (55.031%)  route 1.767ns (44.969%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  outMul_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  outMul_reg[1]/Q
                         net (fo=2, routed)           0.594     6.138    outMul[1]
    SLICE_X11Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.262 r  result[7]_i_21/O
                         net (fo=1, routed)           0.000     6.262    result[7]_i_21_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.812 r  result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.812    result_reg[7]_i_11_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.034 r  result_reg[7]_i_5/O[0]
                         net (fo=1, routed)           0.714     7.748    plusOp0_in[4]
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.299     8.047 r  result[4]_i_7/O
                         net (fo=1, routed)           0.000     8.047    result[4]_i_7_n_0
    SLICE_X10Y42         MUXF7 (Prop_muxf7_I1_O)      0.214     8.261 r  result_reg[4]_i_5/O
                         net (fo=1, routed)           0.459     8.720    result_reg[4]_i_5_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.297     9.017 r  result[4]_i_1/O
                         net (fo=1, routed)           0.000     9.017    result[4]
    SLICE_X9Y39          FDCE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  result_reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X9Y39          FDCE (Setup_fdce_C_D)        0.031    15.045    result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 outDiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.638ns (42.298%)  route 2.235ns (57.702%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  outDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  outDiv_reg[0]/Q
                         net (fo=2, routed)           0.679     6.222    outDiv[0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.598 r  result_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.959     7.557    plusOp[0]
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.295     7.852 r  result[0]_i_4/O
                         net (fo=1, routed)           0.000     7.852    result[0]_i_4_n_0
    SLICE_X11Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     8.064 r  result_reg[0]_i_3/O
                         net (fo=1, routed)           0.597     8.661    result_reg[0]_i_3_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.299     8.960 r  result[0]_i_1/O
                         net (fo=1, routed)           0.000     8.960    result[0]
    SLICE_X9Y39          FDCE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  result_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X9Y39          FDCE (Setup_fdce_C_D)        0.031    15.045    result_reg[0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 outDiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.956ns (49.965%)  route 1.959ns (50.035%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  outDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  outDiv_reg[0]/Q
                         net (fo=2, routed)           0.679     6.222    outDiv[0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.859 r  result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.859    result_reg[7]_i_6_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.976 r  result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.976    result_reg[7]_i_4_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.291 r  result_reg[11]_i_4/O[3]
                         net (fo=1, routed)           0.828     8.119    plusOp[11]
    SLICE_X10Y44         LUT3 (Prop_lut3_I0_O)        0.307     8.426 r  result[11]_i_2/O
                         net (fo=1, routed)           0.452     8.878    result[11]_i_2_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I2_O)        0.124     9.002 r  result[11]_i_1/O
                         net (fo=1, routed)           0.000     9.002    result[11]_i_1_n_0
    SLICE_X10Y44         FDCE                                         r  result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  result_reg[11]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y44         FDCE (Setup_fdce_C_D)        0.077    15.094    result_reg[11]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  6.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.558%)  route 0.142ns (40.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.164     1.611 f  current_state_reg[3]/Q
                         net (fo=22, routed)          0.142     1.753    current_state[3]
    SLICE_X9Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    result[0]
    SLICE_X9Y39          FDCE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  result_reg[0]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X9Y39          FDCE (Hold_fdce_C_D)         0.092     1.552    result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.106%)  route 0.200ns (48.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.164     1.611 f  current_state_reg[3]/Q
                         net (fo=22, routed)          0.200     1.811    current_state[3]
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    current_state[0]_i_1_n_0
    SLICE_X9Y38          FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X9Y38          FDCE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y38          FDCE (Hold_fdce_C_D)         0.091     1.554    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 outAddSub_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.254ns (54.586%)  route 0.211ns (45.414%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  outAddSub_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164     1.612 f  outAddSub_reg[5]/Q
                         net (fo=2, routed)           0.064     1.676    outAddSub_reg_n_0_[5]
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.045     1.721 r  result[6]_i_5/O
                         net (fo=1, routed)           0.147     1.868    result[6]_i_5_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.913 r  result[6]_i_1/O
                         net (fo=1, routed)           0.000     1.913    result[6]
    SLICE_X10Y40         FDCE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  result_reg[6]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.121     1.605    result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outAddSub_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.256ns (51.435%)  route 0.242ns (48.565%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X9Y38          FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  current_state_reg[0]/Q
                         net (fo=26, routed)          0.242     1.830    current_state[0]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.045     1.875 r  outAddSub[3]_i_5/O
                         net (fo=1, routed)           0.000     1.875    outAddSub[3]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.945 r  outAddSub_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    outAddSub[0]
    SLICE_X8Y40          FDCE                                         r  outAddSub_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X8Y40          FDCE                                         r  outAddSub_reg[0]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X8Y40          FDCE (Hold_fdce_C_D)         0.134     1.598    outAddSub_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 outAddSub_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.254ns (55.996%)  route 0.200ns (44.004%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X8Y40          FDCE                                         r  outAddSub_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  outAddSub_reg[2]/Q
                         net (fo=4, routed)           0.148     1.760    outAddSub_reg_n_0_[2]
    SLICE_X9Y40          LUT4 (Prop_lut4_I0_O)        0.045     1.805 r  result[2]_i_4/O
                         net (fo=1, routed)           0.051     1.857    result[2]_i_4_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I3_O)        0.045     1.902 r  result[2]_i_1/O
                         net (fo=1, routed)           0.000     1.902    result[2]
    SLICE_X9Y40          FDCE                                         r  result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X9Y40          FDCE                                         r  result_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X9Y40          FDCE (Hold_fdce_C_D)         0.091     1.552    result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 outAddSub_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.163%)  route 0.325ns (60.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  outAddSub_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  outAddSub_reg[6]/Q
                         net (fo=14, routed)          0.325     1.937    outAddSub_reg_n_0_[6]
    SLICE_X10Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.982 r  result[7]_i_1/O
                         net (fo=1, routed)           0.000     1.982    result[7]_i_1_n_0
    SLICE_X10Y41         FDCE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  result_reg[7]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y41         FDCE (Hold_fdce_C_D)         0.121     1.605    result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outAddSub_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.291ns (54.626%)  route 0.242ns (45.374%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X9Y38          FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  current_state_reg[0]/Q
                         net (fo=26, routed)          0.242     1.830    current_state[0]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.045     1.875 r  outAddSub[3]_i_5/O
                         net (fo=1, routed)           0.000     1.875    outAddSub[3]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.980 r  outAddSub_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.980    outAddSub[1]
    SLICE_X8Y40          FDCE                                         r  outAddSub_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X8Y40          FDCE                                         r  outAddSub_reg[1]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X8Y40          FDCE (Hold_fdce_C_D)         0.134     1.598    outAddSub_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 outAddSub_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.925%)  route 0.342ns (62.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  outAddSub_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  outAddSub_reg[6]/Q
                         net (fo=14, routed)          0.342     1.954    outAddSub_reg_n_0_[6]
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.999 r  result[11]_i_1/O
                         net (fo=1, routed)           0.000     1.999    result[11]_i_1_n_0
    SLICE_X10Y44         FDCE                                         r  result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.836     1.963    clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  result_reg[11]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y44         FDCE (Hold_fdce_C_D)         0.120     1.605    result_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.968%)  route 0.314ns (60.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.164     1.611 f  current_state_reg[3]/Q
                         net (fo=22, routed)          0.314     1.925    current_state[3]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.970 r  current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.970    current_state[3]_i_1_n_0
    SLICE_X8Y39          FDCE                                         r  current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  current_state_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y39          FDCE (Hold_fdce_C_D)         0.121     1.568    current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 outMul_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.369ns (67.112%)  route 0.181ns (32.888%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X11Y42         FDCE                                         r  outMul_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  outMul_reg[5]/Q
                         net (fo=2, routed)           0.065     1.654    outMul[5]
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.699 r  result[5]_i_10/O
                         net (fo=1, routed)           0.000     1.699    result[5]_i_10_n_0
    SLICE_X10Y42         MUXF7 (Prop_muxf7_I1_O)      0.075     1.774 r  result_reg[5]_i_5/O
                         net (fo=1, routed)           0.116     1.890    result_reg[5]_i_5_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.108     1.998 r  result[5]_i_1/O
                         net (fo=1, routed)           0.000     1.998    result[5]
    SLICE_X10Y41         FDCE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  result_reg[5]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y41         FDCE (Hold_fdce_C_D)         0.120     1.584    result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.414    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y38    current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y39    current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y39    current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y39    current_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y41    outAddSub_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y41    outAddSub_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y41    outAddSub_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y44   outDiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y44   outDiv_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   outDiv_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   outDiv_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   ready_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   outDiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y39    current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y39    current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y39    current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y39    current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y41    outAddSub_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y41    outAddSub_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y41    outAddSub_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y44   outDiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y44   outDiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y44   outDiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y41   outDiv_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y42   outDiv_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y42   outDiv_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y42   outDiv_reg[6]/C



