# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:27 on Jan 29,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 00:22:27 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:27 on Jan 29,2018
# vlog -reportprogress 300 ./alu1bit.sv 
# -- Compiling module alu1bit
# -- Compiling module alu1bit_testbench
# 
# Top level modules:
# 	alu1bit_testbench
# End time: 00:22:27 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:27 on Jan 29,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 00:22:27 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:27 on Jan 29,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 00:22:27 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:27 on Jan 29,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 00:22:27 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:27 on Jan 29,2018
# vlog -reportprogress 300 ./norGate_64input.sv 
# -- Compiling module norGate_64input
# -- Compiling module norGate_64input_testbench
# 
# Top level modules:
# 	norGate_64input_testbench
# End time: 00:22:27 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 00:22:27 on Jan 29,2018
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.norGate_64input
# Loading work.alu1bit
# Loading work.mux_2to1
# Loading work.fulladder
# Loading work.mux_8to1
# Loading work.mux_4to1
# ** Error: (vish-4014) No objects found matching '/alu_testbench/A'.
# Executing ONERROR command at macro ./alu.do line 3
# ** Error: (vish-4014) No objects found matching '/alu_testbench/B'.
# Executing ONERROR command at macro ./alu.do line 4
# ** Error: (vish-4014) No objects found matching '/alu_testbench/cntrl'.
# Executing ONERROR command at macro ./alu.do line 5
# ** Error: (vish-4014) No objects found matching '/alu_testbench/result'.
# Executing ONERROR command at macro ./alu.do line 6
# ** Error: (vish-4014) No objects found matching '/alu_testbench/zero'.
# Executing ONERROR command at macro ./alu.do line 7
# ** Error: (vish-4014) No objects found matching '/alu_testbench/overflow'.
# Executing ONERROR command at macro ./alu.do line 8
# ** Error: (vish-4014) No objects found matching '/alu_testbench/carry_out'.
# Executing ONERROR command at macro ./alu.do line 9
# ** Error: (vish-4014) No objects found matching '/alu_testbench/negative'.
# Executing ONERROR command at macro ./alu.do line 10
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:08 on Jan 29,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 00:23:08 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:08 on Jan 29,2018
# vlog -reportprogress 300 ./alu1bit.sv 
# -- Compiling module alu1bit
# -- Compiling module alu1bit_testbench
# 
# Top level modules:
# 	alu1bit_testbench
# End time: 00:23:08 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:08 on Jan 29,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 00:23:08 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:08 on Jan 29,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 00:23:08 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:08 on Jan 29,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 00:23:08 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:08 on Jan 29,2018
# vlog -reportprogress 300 ./norGate_64input.sv 
# -- Compiling module norGate_64input
# -- Compiling module norGate_64input_testbench
# 
# Top level modules:
# 	norGate_64input_testbench
# End time: 00:23:08 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:23:09 on Jan 29,2018, Elapsed time: 0:00:42
# Errors: 24, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 00:23:09 on Jan 29,2018
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.norGate_64input
# Loading work.alu1bit
# Loading work.mux_2to1
# Loading work.fulladder
# Loading work.mux_8to1
# Loading work.mux_4to1
# ** Error: (vish-4014) No objects found matching '/alu_testbench/A'.
# Executing ONERROR command at macro ./alu.do line 3
# ** Error: (vish-4014) No objects found matching '/alu_testbench/B'.
# Executing ONERROR command at macro ./alu.do line 4
# ** Error: (vish-4014) No objects found matching '/alu_testbench/cntrl'.
# Executing ONERROR command at macro ./alu.do line 5
# ** Error: (vish-4014) No objects found matching '/alu_testbench/result'.
# Executing ONERROR command at macro ./alu.do line 6
# ** Error: (vish-4014) No objects found matching '/alu_testbench/zero'.
# Executing ONERROR command at macro ./alu.do line 7
# ** Error: (vish-4014) No objects found matching '/alu_testbench/overflow'.
# Executing ONERROR command at macro ./alu.do line 8
# ** Error: (vish-4014) No objects found matching '/alu_testbench/carry_out'.
# Executing ONERROR command at macro ./alu.do line 9
# ** Error: (vish-4014) No objects found matching '/alu_testbench/negative'.
# Executing ONERROR command at macro ./alu.do line 10
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:21 on Jan 29,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 00:24:21 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:21 on Jan 29,2018
# vlog -reportprogress 300 ./alu1bit.sv 
# -- Compiling module alu1bit
# -- Compiling module alu1bit_testbench
# 
# Top level modules:
# 	alu1bit_testbench
# End time: 00:24:21 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:21 on Jan 29,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 00:24:21 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:21 on Jan 29,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 00:24:21 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:21 on Jan 29,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 00:24:21 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:21 on Jan 29,2018
# vlog -reportprogress 300 ./norGate_64input.sv 
# -- Compiling module norGate_64input
# -- Compiling module norGate_64input_testbench
# 
# Top level modules:
# 	norGate_64input_testbench
# End time: 00:24:21 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:24:22 on Jan 29,2018, Elapsed time: 0:01:13
# Errors: 24, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 00:24:22 on Jan 29,2018
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.norGate_64input
# Loading work.alu1bit
# Loading work.mux_2to1
# Loading work.fulladder
# Loading work.mux_8to1
# Loading work.mux_4to1
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 22
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position end  sim:/alustim/A
add wave -position end  sim:/alustim/B
add wave -position end  sim:/alustim/cntrl
add wave -position end  sim:/alustim/result
add wave -position end  sim:/alustim/negative
add wave -position end  sim:/alustim/zero
add wave -position end  sim:/alustim/overflow
add wave -position end  sim:/alustim/carry_out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Nguyen/Documents/EE 469/Lab2/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:48 on Jan 29,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 00:24:48 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:48 on Jan 29,2018
# vlog -reportprogress 300 ./alu1bit.sv 
# -- Compiling module alu1bit
# -- Compiling module alu1bit_testbench
# 
# Top level modules:
# 	alu1bit_testbench
# End time: 00:24:48 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:48 on Jan 29,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 00:24:48 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:48 on Jan 29,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 00:24:48 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:48 on Jan 29,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 00:24:48 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:48 on Jan 29,2018
# vlog -reportprogress 300 ./norGate_64input.sv 
# -- Compiling module norGate_64input
# -- Compiling module norGate_64input_testbench
# 
# Top level modules:
# 	norGate_64input_testbench
# End time: 00:24:48 on Jan 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:24:49 on Jan 29,2018, Elapsed time: 0:00:27
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 00:24:49 on Jan 29,2018
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.norGate_64input
# Loading work.alu1bit
# Loading work.mux_2to1
# Loading work.fulladder
# Loading work.mux_8to1
# Loading work.mux_4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# End time: 00:26:34 on Jan 29,2018, Elapsed time: 0:01:45
# Errors: 0, Warnings: 0
