<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Project,Library,Library/Basic Functions/Simulation; Debug and Verification,Library/Basic Functions,Library/Interface Protocols,Library/Interface Protocols/Serial" />
 <window width="1559" height="1343" x="67" y="27" />
 <generation simulation="VHDL" block_symbol_file="0" />
 <hdlexample language="VHDL" />
</preferences>
