$date
	Sat Oct  7 20:53:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_add_test_banch $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # bit1 $end
$var reg 1 $ bit2 $end
$scope module HA1 $end
$var wire 1 # bit1 $end
$var wire 1 $ bit2 $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1!
1$
#2
0$
1#
#3
0!
1"
1$
