#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Mar 23 17:23:12 2017
# Process ID: 21014
# Current directory: /home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1
# Command line: vivado -log uart_loopback.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uart_loopback.tcl -notrace
# Log file: /home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/uart_loopback.vdi
# Journal file: /home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source uart_loopback.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/constrs_1/new/test_uart_loopback.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/constrs_1/new/test_uart_loopback.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/constrs_1/new/test_uart_loopback.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_uart_rxd'. [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/constrs_1/new/test_uart_loopback.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/constrs_1/new/test_uart_loopback.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_uart_txd'. [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/constrs_1/new/test_uart_loopback.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/constrs_1/new/test_uart_loopback.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.srcs/constrs_1/new/test_uart_loopback.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1264.477 ; gain = 34.016 ; free physical = 650 ; free virtual = 19691
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: d556720b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fb5abd8c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1686.906 ; gain = 0.000 ; free physical = 309 ; free virtual = 19351

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 1fb5abd8c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1686.906 ; gain = 0.000 ; free physical = 309 ; free virtual = 19351

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 48 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 13165ef02

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1686.906 ; gain = 0.000 ; free physical = 309 ; free virtual = 19351

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 13165ef02

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1686.906 ; gain = 0.000 ; free physical = 309 ; free virtual = 19351

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.906 ; gain = 0.000 ; free physical = 309 ; free virtual = 19351
Ending Logic Optimization Task | Checksum: 13165ef02

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1686.906 ; gain = 0.000 ; free physical = 309 ; free virtual = 19351

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13165ef02

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.906 ; gain = 0.000 ; free physical = 309 ; free virtual = 19351
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1686.906 ; gain = 456.445 ; free physical = 309 ; free virtual = 19351
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1692.914 ; gain = 0.000 ; free physical = 309 ; free virtual = 19351
INFO: [Common 17-1381] The checkpoint '/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/uart_loopback_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/uart_loopback_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1694.922 ; gain = 0.000 ; free physical = 296 ; free virtual = 19338
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1694.922 ; gain = 0.000 ; free physical = 296 ; free virtual = 19338

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 164b60960

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1708.922 ; gain = 14.000 ; free physical = 296 ; free virtual = 19338

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1df205e20

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1716.551 ; gain = 21.629 ; free physical = 289 ; free virtual = 19331

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1df205e20

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1716.551 ; gain = 21.629 ; free physical = 289 ; free virtual = 19331
Phase 1 Placer Initialization | Checksum: 1df205e20

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1716.551 ; gain = 21.629 ; free physical = 289 ; free virtual = 19331

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c306db3f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1722.562 ; gain = 27.641 ; free physical = 289 ; free virtual = 19330

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c306db3f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1722.562 ; gain = 27.641 ; free physical = 289 ; free virtual = 19330

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e39947e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1722.562 ; gain = 27.641 ; free physical = 289 ; free virtual = 19330

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d5402900

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.562 ; gain = 27.641 ; free physical = 289 ; free virtual = 19330

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d5402900

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.562 ; gain = 27.641 ; free physical = 289 ; free virtual = 19330

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 144f5a4ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.562 ; gain = 27.641 ; free physical = 289 ; free virtual = 19330

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a6624a19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.562 ; gain = 27.641 ; free physical = 288 ; free virtual = 19330

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 24dab5e13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.562 ; gain = 27.641 ; free physical = 288 ; free virtual = 19330

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24dab5e13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.562 ; gain = 27.641 ; free physical = 288 ; free virtual = 19330
Phase 3 Detail Placement | Checksum: 24dab5e13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.562 ; gain = 27.641 ; free physical = 288 ; free virtual = 19330

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.719. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21894acd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.566 ; gain = 27.645 ; free physical = 288 ; free virtual = 19330
Phase 4.1 Post Commit Optimization | Checksum: 21894acd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.566 ; gain = 27.645 ; free physical = 288 ; free virtual = 19330

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21894acd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.566 ; gain = 27.645 ; free physical = 288 ; free virtual = 19330

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21894acd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.566 ; gain = 27.645 ; free physical = 288 ; free virtual = 19330

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2258c3674

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.566 ; gain = 27.645 ; free physical = 288 ; free virtual = 19330
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2258c3674

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.566 ; gain = 27.645 ; free physical = 288 ; free virtual = 19330
Ending Placer Task | Checksum: 1802b0dd5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.566 ; gain = 27.645 ; free physical = 288 ; free virtual = 19330
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1722.566 ; gain = 0.000 ; free physical = 287 ; free virtual = 19330
INFO: [Common 17-1381] The checkpoint '/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/uart_loopback_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1722.566 ; gain = 0.000 ; free physical = 281 ; free virtual = 19323
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1722.566 ; gain = 0.000 ; free physical = 281 ; free virtual = 19322
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1722.566 ; gain = 0.000 ; free physical = 281 ; free virtual = 19322
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d478e058 ConstDB: 0 ShapeSum: abb22d7d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1704d22e0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.234 ; gain = 71.668 ; free physical = 182 ; free virtual = 19224

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1704d22e0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 182 ; free virtual = 19224

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1704d22e0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 172 ; free virtual = 19214

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1704d22e0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 172 ; free virtual = 19214
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 29491d8bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 166 ; free virtual = 19208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.718  | TNS=0.000  | WHS=-0.144 | THS=-1.721 |

Phase 2 Router Initialization | Checksum: 213d2dd38

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 166 ; free virtual = 19208

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19e70d93e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 166 ; free virtual = 19208

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1df2d29af

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 166 ; free virtual = 19208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.479  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18ace33e2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 166 ; free virtual = 19208
Phase 4 Rip-up And Reroute | Checksum: 18ace33e2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 166 ; free virtual = 19208

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18ace33e2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 166 ; free virtual = 19208

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18ace33e2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 166 ; free virtual = 19208
Phase 5 Delay and Skew Optimization | Checksum: 18ace33e2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 166 ; free virtual = 19208

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 198e3207a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 166 ; free virtual = 19208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.572  | TNS=0.000  | WHS=0.139  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d807d7f4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 166 ; free virtual = 19208
Phase 6 Post Hold Fix | Checksum: 1d807d7f4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 166 ; free virtual = 19208

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0141912 %
  Global Horizontal Routing Utilization  = 0.0153566 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fdafa550

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1794.238 ; gain = 71.672 ; free physical = 166 ; free virtual = 19208

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fdafa550

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1796.234 ; gain = 73.668 ; free physical = 164 ; free virtual = 19206

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a67b60de

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1796.234 ; gain = 73.668 ; free physical = 164 ; free virtual = 19206

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.572  | TNS=0.000  | WHS=0.139  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a67b60de

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1796.234 ; gain = 73.668 ; free physical = 164 ; free virtual = 19206
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1796.234 ; gain = 73.668 ; free physical = 164 ; free virtual = 19206

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.238 ; gain = 73.672 ; free physical = 164 ; free virtual = 19206
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1796.238 ; gain = 0.000 ; free physical = 163 ; free virtual = 19206
INFO: [Common 17-1381] The checkpoint '/home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/uart_loopback_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/uart_loopback_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yosimoto/work/vivado/test_uart_loopback_2/test_uart_loopback_2.runs/impl_1/uart_loopback_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file uart_loopback_power_routed.rpt -pb uart_loopback_power_summary_routed.pb -rpx uart_loopback_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Mar 23 17:23:52 2017...
