Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 20 17:02:04 2023
| Host         : HW-GRMF1-PC008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              3           
SYNTH-16   Warning           Address collision            9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1426)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3618)
5. checking no_input_delay (10)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1426)
---------------------------
 There are 1400 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uAHB7SEGDEC/counter_reg[15]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: uAHBPmod/uAHBPmodPrescaler/counter_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3618)
---------------------------------------------------
 There are 3618 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.194        0.000                      0                    1        0.266        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         9.194        0.000                      0                    1        0.266        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.194ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.438ns (54.725%)  route 0.362ns (45.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.240     4.119    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.341     4.460 f  clk_div_reg/Q
                         net (fo=2, routed)           0.362     4.822    clk_div
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.097     4.919 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     4.919    p_0_in__0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.137    13.863    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.256    14.119    
                         clock uncertainty           -0.035    14.084    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.030    14.114    clk_div_reg
  -------------------------------------------------------------------
                         required time                         14.114    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  9.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_div_reg/Q
                         net (fo=2, routed)           0.171     1.758    clk_div
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.803    p_0_in__0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3652 Endpoints
Min Delay          3652 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.718ns  (logic 6.860ns (31.587%)  route 14.858ns (68.413%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         3.881     4.222    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X60Y30         LUT4 (Prop_lut4_I1_O)        0.097     4.319 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_102/O
                         net (fo=26, routed)          1.559     5.878    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_102_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.097     5.975 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.495     6.470    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.097     6.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.170     7.736    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.111     7.847 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.499     8.346    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.112    11.458 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.460    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.927    13.495    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y28         LUT2 (Prop_lut2_I0_O)        0.097    13.592 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.592    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.994 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.994    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.086 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.086    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.178 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.178    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.401 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[1]
                         net (fo=1, routed)           0.428    14.829    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.216    15.045 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.824    15.868    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.097    15.965 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.660    16.625    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.097    16.722 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.812    17.534    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I4_O)        0.097    17.631 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40/O
                         net (fo=1, routed)           0.477    18.108    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I3_O)        0.097    18.205 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35/O
                         net (fo=1, routed)           0.421    18.626    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.723 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28/O
                         net (fo=2, routed)           0.945    19.668    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I2_O)        0.097    19.765 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=3, routed)           1.070    20.835    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.097    20.932 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3/O
                         net (fo=3, routed)           0.689    21.621    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I1_O)        0.097    21.718 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep__0_i_1/O
                         net (fo=1, routed)           0.000    21.718    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep__0_i_1_n_0
    SLICE_X53Y5          FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.713ns  (logic 6.860ns (31.594%)  route 14.853ns (68.406%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         3.881     4.222    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X60Y30         LUT4 (Prop_lut4_I1_O)        0.097     4.319 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_102/O
                         net (fo=26, routed)          1.559     5.878    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_102_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.097     5.975 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.495     6.470    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.097     6.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.170     7.736    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.111     7.847 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.499     8.346    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.112    11.458 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.460    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.927    13.495    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y28         LUT2 (Prop_lut2_I0_O)        0.097    13.592 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.592    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.994 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.994    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.086 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.086    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.178 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.178    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.401 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[1]
                         net (fo=1, routed)           0.428    14.829    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.216    15.045 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.824    15.868    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.097    15.965 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.660    16.625    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.097    16.722 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.812    17.534    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I4_O)        0.097    17.631 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40/O
                         net (fo=1, routed)           0.477    18.108    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I3_O)        0.097    18.205 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35/O
                         net (fo=1, routed)           0.421    18.626    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.723 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28/O
                         net (fo=2, routed)           0.945    19.668    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I2_O)        0.097    19.765 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=3, routed)           1.070    20.835    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.097    20.932 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3/O
                         net (fo=3, routed)           0.684    21.616    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I1_O)        0.097    21.713 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.000    21.713    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X53Y5          FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.566ns  (logic 6.860ns (31.810%)  route 14.706ns (68.190%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         3.881     4.222    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X60Y30         LUT4 (Prop_lut4_I1_O)        0.097     4.319 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_102/O
                         net (fo=26, routed)          1.559     5.878    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_102_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.097     5.975 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.495     6.470    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.097     6.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.170     7.736    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.111     7.847 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.499     8.346    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.112    11.458 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.460    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.927    13.495    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y28         LUT2 (Prop_lut2_I0_O)        0.097    13.592 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.592    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.994 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.994    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.086 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.086    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.178 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.178    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.401 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[1]
                         net (fo=1, routed)           0.428    14.829    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.216    15.045 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.824    15.868    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.097    15.965 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.660    16.625    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.097    16.722 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.812    17.534    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I4_O)        0.097    17.631 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40/O
                         net (fo=1, routed)           0.477    18.108    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I3_O)        0.097    18.205 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35/O
                         net (fo=1, routed)           0.421    18.626    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.723 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28/O
                         net (fo=2, routed)           0.945    19.668    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I2_O)        0.097    19.765 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=3, routed)           1.146    20.911    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.097    21.008 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4/O
                         net (fo=3, routed)           0.460    21.469    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I3_O)        0.097    21.566 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1/O
                         net (fo=1, routed)           0.000    21.566    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1_n_0
    SLICE_X53Y4          FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.521ns  (logic 6.860ns (31.876%)  route 14.661ns (68.124%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         3.881     4.222    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X60Y30         LUT4 (Prop_lut4_I1_O)        0.097     4.319 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_102/O
                         net (fo=26, routed)          1.559     5.878    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_102_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.097     5.975 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.495     6.470    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.097     6.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.170     7.736    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.111     7.847 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.499     8.346    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.112    11.458 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.460    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.927    13.495    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y28         LUT2 (Prop_lut2_I0_O)        0.097    13.592 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.592    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.994 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.994    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.086 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.086    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.178 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.178    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.401 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[1]
                         net (fo=1, routed)           0.428    14.829    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.216    15.045 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.824    15.868    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.097    15.965 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.660    16.625    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.097    16.722 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.812    17.534    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I4_O)        0.097    17.631 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40/O
                         net (fo=1, routed)           0.477    18.108    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I3_O)        0.097    18.205 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35/O
                         net (fo=1, routed)           0.421    18.626    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.723 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28/O
                         net (fo=2, routed)           0.945    19.668    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I2_O)        0.097    19.765 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=3, routed)           1.018    20.783    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.097    20.880 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5/O
                         net (fo=1, routed)           0.543    21.424    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I3_O)        0.097    21.521 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    21.521    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X54Y4          FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.738ns  (logic 6.860ns (33.080%)  route 13.878ns (66.920%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         3.881     4.222    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X60Y30         LUT4 (Prop_lut4_I1_O)        0.097     4.319 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_102/O
                         net (fo=26, routed)          1.559     5.878    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_102_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.097     5.975 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.495     6.470    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.097     6.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.170     7.736    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X53Y29         LUT2 (Prop_lut2_I1_O)        0.111     7.847 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.499     8.346    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.112    11.458 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.460    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.927    13.495    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y28         LUT2 (Prop_lut2_I0_O)        0.097    13.592 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    13.592    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.994 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.994    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.086 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.086    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.178 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.178    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    14.401 f  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[1]
                         net (fo=1, routed)           0.428    14.829    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.216    15.045 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.824    15.868    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.097    15.965 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.660    16.625    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I5_O)        0.097    16.722 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.812    17.534    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I4_O)        0.097    17.631 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40/O
                         net (fo=1, routed)           0.477    18.108    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I3_O)        0.097    18.205 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35/O
                         net (fo=1, routed)           0.421    18.626    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.723 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28/O
                         net (fo=2, routed)           0.818    19.541    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28_n_0
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.097    19.638 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=1, routed)           0.559    20.198    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X45Y19         LUT4 (Prop_lut4_I0_O)        0.097    20.295 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_2/O
                         net (fo=1, routed)           0.346    20.641    u_CORTEXM0INTEGRATION/u_logic_n_92
    SLICE_X44Y19         LUT6 (Prop_lut6_I3_O)        0.097    20.738 r  u_CORTEXM0INTEGRATION/Bfjpw6_i_1/O
                         net (fo=1, routed)           0.000    20.738    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_1
    SLICE_X44Y19         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Uqqax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.610ns  (logic 2.190ns (11.168%)  route 17.420ns (88.832%))
  Logic Levels:           14  (FDRE=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/Q
                         net (fo=178, routed)         3.611     3.952    u_CORTEXM0INTEGRATION/u_logic/Vmipw6
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.097     4.049 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=12, routed)          1.882     5.931    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I1_O)        0.097     6.028 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100/O
                         net (fo=1, routed)           0.642     6.670    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.097     6.767 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           1.237     8.004    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.101     8.105 f  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_37/O
                         net (fo=4, routed)           0.890     8.995    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_37_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.239     9.234 f  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_56/O
                         net (fo=32, routed)          1.483    10.718    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_56_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.247    10.965 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_36/O
                         net (fo=1, routed)           0.272    11.237    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_36_n_0
    SLICE_X43Y23         LUT3 (Prop_lut3_I2_O)        0.105    11.342 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_24/O
                         net (fo=3, routed)           0.698    12.040    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_24_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I4_O)        0.239    12.279 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_20/O
                         net (fo=4, routed)           1.082    13.361    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_20_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.097    13.458 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_9/O
                         net (fo=1, routed)           0.761    14.219    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_9_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.239    14.458 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_3/O
                         net (fo=8, routed)           0.817    15.275    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_3_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.097    15.372 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20/O
                         net (fo=5, routed)           0.937    16.309    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.097    16.406 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3/O
                         net (fo=27, routed)          1.248    17.654    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3_n_0
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.097    17.751 r  u_CORTEXM0INTEGRATION/u_logic/Oxopw6_i_1/O
                         net (fo=16, routed)          1.859    19.610    u_CORTEXM0INTEGRATION/u_logic/Fyliu6
    SLICE_X62Y26         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Uqqax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Zp8bx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.544ns  (logic 2.190ns (11.206%)  route 17.354ns (88.794%))
  Logic Levels:           14  (FDRE=1 LUT3=2 LUT4=2 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/Q
                         net (fo=178, routed)         3.611     3.952    u_CORTEXM0INTEGRATION/u_logic/Vmipw6
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.097     4.049 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=12, routed)          1.882     5.931    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I1_O)        0.097     6.028 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100/O
                         net (fo=1, routed)           0.642     6.670    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.097     6.767 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           1.237     8.004    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.101     8.105 f  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_37/O
                         net (fo=4, routed)           0.890     8.995    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_37_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.239     9.234 f  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_56/O
                         net (fo=32, routed)          1.483    10.718    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_56_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.247    10.965 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_36/O
                         net (fo=1, routed)           0.272    11.237    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_36_n_0
    SLICE_X43Y23         LUT3 (Prop_lut3_I2_O)        0.105    11.342 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_24/O
                         net (fo=3, routed)           0.698    12.040    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_24_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I4_O)        0.239    12.279 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_20/O
                         net (fo=4, routed)           1.082    13.361    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_20_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.097    13.458 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_9/O
                         net (fo=1, routed)           0.761    14.219    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_9_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.239    14.458 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_3/O
                         net (fo=8, routed)           0.817    15.275    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_3_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.097    15.372 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20/O
                         net (fo=5, routed)           1.031    16.403    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.097    16.500 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_6/O
                         net (fo=14, routed)          0.858    17.358    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_6_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.097    17.455 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_1/O
                         net (fo=16, routed)          2.088    19.544    u_CORTEXM0INTEGRATION/u_logic/Vrmiu6
    SLICE_X55Y25         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Zp8bx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Zn8bx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.496ns  (logic 2.190ns (11.233%)  route 17.306ns (88.767%))
  Logic Levels:           14  (FDRE=1 LUT3=2 LUT4=2 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/Q
                         net (fo=178, routed)         3.611     3.952    u_CORTEXM0INTEGRATION/u_logic/Vmipw6
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.097     4.049 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=12, routed)          1.882     5.931    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I1_O)        0.097     6.028 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100/O
                         net (fo=1, routed)           0.642     6.670    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.097     6.767 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           1.237     8.004    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.101     8.105 f  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_37/O
                         net (fo=4, routed)           0.890     8.995    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_37_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.239     9.234 f  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_56/O
                         net (fo=32, routed)          1.483    10.718    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_56_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.247    10.965 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_36/O
                         net (fo=1, routed)           0.272    11.237    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_36_n_0
    SLICE_X43Y23         LUT3 (Prop_lut3_I2_O)        0.105    11.342 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_24/O
                         net (fo=3, routed)           0.698    12.040    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_24_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I4_O)        0.239    12.279 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_20/O
                         net (fo=4, routed)           1.082    13.361    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_20_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.097    13.458 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_9/O
                         net (fo=1, routed)           0.761    14.219    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_9_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.239    14.458 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_3/O
                         net (fo=8, routed)           0.817    15.275    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_3_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.097    15.372 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20/O
                         net (fo=5, routed)           1.031    16.403    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.097    16.500 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_6/O
                         net (fo=14, routed)          0.858    17.358    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_6_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.097    17.455 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_1/O
                         net (fo=16, routed)          2.040    19.496    u_CORTEXM0INTEGRATION/u_logic/Vrmiu6
    SLICE_X54Y25         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Zn8bx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Qvvax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.477ns  (logic 2.190ns (11.244%)  route 17.287ns (88.756%))
  Logic Levels:           14  (FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/Q
                         net (fo=178, routed)         3.611     3.952    u_CORTEXM0INTEGRATION/u_logic/Vmipw6
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.097     4.049 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=12, routed)          1.882     5.931    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I1_O)        0.097     6.028 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100/O
                         net (fo=1, routed)           0.642     6.670    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.097     6.767 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           1.237     8.004    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.101     8.105 f  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_37/O
                         net (fo=4, routed)           0.890     8.995    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_37_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.239     9.234 f  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_56/O
                         net (fo=32, routed)          1.483    10.718    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_56_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.247    10.965 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_36/O
                         net (fo=1, routed)           0.272    11.237    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_36_n_0
    SLICE_X43Y23         LUT3 (Prop_lut3_I2_O)        0.105    11.342 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_24/O
                         net (fo=3, routed)           0.698    12.040    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_24_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I4_O)        0.239    12.279 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_20/O
                         net (fo=4, routed)           1.082    13.361    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_20_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.097    13.458 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_9/O
                         net (fo=1, routed)           0.761    14.219    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_9_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.239    14.458 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_3/O
                         net (fo=8, routed)           1.117    15.575    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_3_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.097    15.672 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_16/O
                         net (fo=9, routed)           0.812    16.484    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_16_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I0_O)        0.097    16.581 r  u_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_3/O
                         net (fo=3, routed)           0.618    17.198    u_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_3_n_0
    SLICE_X46Y19         LUT2 (Prop_lut2_I1_O)        0.097    17.295 r  u_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_1/O
                         net (fo=16, routed)          2.181    19.477    u_CORTEXM0INTEGRATION/u_logic/Jgkiu6
    SLICE_X65Y19         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Qvvax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/X1upw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.439ns  (logic 2.198ns (11.307%)  route 17.241ns (88.693%))
  Logic Levels:           14  (FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/Q
                         net (fo=178, routed)         3.611     3.952    u_CORTEXM0INTEGRATION/u_logic/Vmipw6
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.097     4.049 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=12, routed)          1.882     5.931    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I1_O)        0.097     6.028 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100/O
                         net (fo=1, routed)           0.642     6.670    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.097     6.767 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           1.237     8.004    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.101     8.105 f  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_37/O
                         net (fo=4, routed)           0.890     8.995    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_37_n_0
    SLICE_X45Y18         LUT3 (Prop_lut3_I1_O)        0.239     9.234 f  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_56/O
                         net (fo=32, routed)          1.483    10.718    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_56_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.247    10.965 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_36/O
                         net (fo=1, routed)           0.272    11.237    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_36_n_0
    SLICE_X43Y23         LUT3 (Prop_lut3_I2_O)        0.105    11.342 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_24/O
                         net (fo=3, routed)           0.698    12.040    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_24_n_0
    SLICE_X41Y21         LUT5 (Prop_lut5_I4_O)        0.239    12.279 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_20/O
                         net (fo=4, routed)           1.082    13.361    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_20_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I2_O)        0.097    13.458 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_9/O
                         net (fo=1, routed)           0.761    14.219    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_9_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.239    14.458 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_3/O
                         net (fo=8, routed)           0.817    15.275    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_3_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.097    15.372 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20/O
                         net (fo=5, routed)           0.699    16.071    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.097    16.168 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_i_5/O
                         net (fo=18, routed)          1.337    17.505    u_CORTEXM0INTEGRATION/u_logic/Xxupw6_reg_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.105    17.610 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_1/O
                         net (fo=16, routed)          1.829    19.439    u_CORTEXM0INTEGRATION/u_logic/Fzkiu6
    SLICE_X60Y32         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/X1upw6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.492%)  route 0.065ns (31.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.065     0.206    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X37Y30         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reset_sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE                         0.000     0.000 r  reset_sync_reg_reg[0]/C
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  reset_sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     0.241    reset_sync_reg_reg_n_0_[0]
    SLICE_X32Y26         FDCE                                         r  reset_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Thxax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ujxax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.186ns (75.297%)  route 0.061ns (24.703%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Thxax6_reg/C
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Thxax6_reg/Q
                         net (fo=2, routed)           0.061     0.202    u_CORTEXM0INTEGRATION/u_logic/Thxax6
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.045     0.247 r  u_CORTEXM0INTEGRATION/u_logic/Ujxax6_i_1/O
                         net (fo=1, routed)           0.000     0.247    u_CORTEXM0INTEGRATION/u_logic/Aduhu6
    SLICE_X41Y8          FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ujxax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.148ns (54.861%)  route 0.122ns (45.139%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[4]/C
    SLICE_X30Y18         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  uAHBUART/uUART_RX/data_reg_reg[4]/Q
                         net (fo=2, routed)           0.122     0.270    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIC0
    SLICE_X30Y16         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uvga_console/pixel_x2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE                         0.000     0.000 r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uAHBVGA/uvga_console/pixel_x1_reg[2]/Q
                         net (fo=1, routed)           0.107     0.271    uAHBVGA/uvga_console/pixel_x1[2]
    SLICE_X34Y28         FDRE                                         r  uAHBVGA/uvga_console/pixel_x2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.148ns (54.271%)  route 0.125ns (45.729%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[6]/C
    SLICE_X30Y18         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  uAHBUART/uUART_RX/data_reg_reg[6]/Q
                         net (fo=3, routed)           0.125     0.273    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/D
    SLICE_X30Y17         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.063%)  route 0.150ns (53.937%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=1, routed)           0.150     0.278    uAHBVGA/uvga_console/ram_reg_0[0]
    SLICE_X35Y28         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Nxabx6_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Tlebx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.209ns (74.504%)  route 0.072ns (25.496%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDPE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Nxabx6_reg/C
    SLICE_X42Y27         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u_CORTEXM0INTEGRATION/u_logic/Nxabx6_reg/Q
                         net (fo=4, routed)           0.072     0.236    u_CORTEXM0INTEGRATION/u_logic/Nxabx6_reg_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.281 r  u_CORTEXM0INTEGRATION/u_logic/Tlebx6_i_1/O
                         net (fo=1, routed)           0.000     0.281    u_CORTEXM0INTEGRATION/u_logic/Eirhu6
    SLICE_X43Y27         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Tlebx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Y7opw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.106%)  route 0.095ns (33.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/C
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/Q
                         net (fo=2, routed)           0.095     0.236    u_CORTEXM0INTEGRATION/u_logic/X5opw6
    SLICE_X41Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.281 r  u_CORTEXM0INTEGRATION/u_logic/Y7opw6_i_1/O
                         net (fo=1, routed)           0.000     0.281    u_CORTEXM0INTEGRATION/u_logic/Oduhu6
    SLICE_X41Y9          FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Y7opw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Imhbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Johbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.186ns (66.059%)  route 0.096ns (33.941%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Imhbx6_reg/C
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Imhbx6_reg/Q
                         net (fo=2, routed)           0.096     0.237    u_CORTEXM0INTEGRATION/u_logic/Imhbx6
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.045     0.282 r  u_CORTEXM0INTEGRATION/u_logic/Johbx6_i_1/O
                         net (fo=1, routed)           0.000     0.282    u_CORTEXM0INTEGRATION/u_logic/Vduhu6
    SLICE_X41Y8          FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Johbx6_reg/D
  -------------------------------------------------------------------    -------------------





