
d:/Projects/Mplab/NGK.X/out/NGK/default.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003a  00804000  000051dc  00003270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000031dc  00002000  00002000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000289  0080403a  0080403a  000032aa  2**0
                  ALLOC
  3 .noinit       00000001  008042c3  008042c3  000032aa  2**0
                  ALLOC
  4 .comment      00000030  00000000  00000000  000032aa  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000032dc  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000170  00000000  00000000  00003320  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000d13e  00000000  00000000  00003490  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003ebb  00000000  00000000  000105ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000285a  00000000  00000000  00014489  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000004b4  00000000  00000000  00016ce4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000052c9  00000000  00000000  00017198  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002b6d  00000000  00000000  0001c461  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000005c8  00000000  00000000  0001efce  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00002000 <__vectors>:
    2000:	0c 94 14 12 	jmp	0x2428	; 0x2428 <__ctors_end>
    2004:	0c 94 b3 15 	jmp	0x2b66	; 0x2b66 <__vector_1>
    2008:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    200c:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2010:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2014:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2018:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    201c:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2020:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2024:	0c 94 f0 15 	jmp	0x2be0	; 0x2be0 <__vector_9>
    2028:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    202c:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2030:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2034:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2038:	0c 94 f2 12 	jmp	0x25e4	; 0x25e4 <__vector_14>
    203c:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2040:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2044:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2048:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    204c:	0c 94 34 25 	jmp	0x4a68	; 0x4a68 <__vector_19>
    2050:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2054:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2058:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    205c:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2060:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2064:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2068:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    206c:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2070:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2074:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2078:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    207c:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2080:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2084:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2088:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    208c:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2090:	0c 94 6c 15 	jmp	0x2ad8	; 0x2ad8 <__vector_36>
    2094:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    2098:	0c 94 83 12 	jmp	0x2506	; 0x2506 <__vector_38>
    209c:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20a0:	0c 94 b6 12 	jmp	0x256c	; 0x256c <__vector_40>
    20a4:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20a8:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20ac:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20b0:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20b4:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20b8:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20bc:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20c0:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20c4:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20c8:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20cc:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20d0:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20d4:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20d8:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20dc:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20e0:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20e4:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20e8:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20ec:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>
    20f0:	0c 94 49 12 	jmp	0x2492	; 0x2492 <__bad_interrupt>

000020f4 <_ZL8cmetaAll>:
    20f4:	1e 03 01 18 f2 6d 56 00 20 ec e7 00 20 e1 e7 00     .....mV. ... ...
    2104:	20 ed e3 ea 00 b0 00 00 ff 00 01 0b 34 6b 47 4b      ...........4kGK
    2114:	00 93 0a 94 05 01 0d 08 00 64 61 63 00 08 01 c3     .........dac....
    2124:	ca 00 01 18 10 d4 eb e0 e3 5f f1 ec e5 ed fb 5f     ........._....._
    2134:	e1 e0 f2 e0 f0 e5 e8 5f 31 00 02 c8 63 68 61 72     ......._1...char
    2144:	67 65 00 10 73 74 61 74 75 73 00 85 34 c8 e7 f0     ge..status..4...
    2154:	e0 f1 f5 ee e4 ee e2 e0 ed ed e0 ff 5f e5 ec ea     ............_...
    2164:	ee f1 f2 fc 00 b0 ff 00 00 7f f2 41 68 00 93 0a     ...........Ah...
    2174:	94 07 34 ce f1 f2 e0 e2 f8 e0 ff f1 ff 5f e5 ec     ..4.........._..
    2184:	ea ee f1 f2 fc 00 b0 ff 00 00 7f f2 41 68 00 85     ............Ah..
    2194:	93 05 94 02 10 d0 e5 f1 f3 f0 f1 00 85 b0 ff 00     ................
    21a4:	00 7f f2 25 00 20 ce f1 f2 e0 eb ee f1 fc 5f f7     ...%. ........_.
    21b4:	e0 f1 ee e2 00 85 b0 ff 00 00 7f f2 68 00 34 d2     ............h.4.
    21c4:	e5 ec ef e5 f0 e0 f2 f3 f0 e0 00 b0 00 ff 1f 7f     ................
    21d4:	f2 43 00 85 93 05 94 01 34 cd e0 ef f0 ff e6 e5     .C......4.......
    21e4:	ed e8 e5 5f e1 e0 f2 e0 f0 e5 e8 00 85 f2 56 00     ..._..........V.
    21f4:	93 05 94 02 34 d2 ee ea 00 85 f2 6d 41 00 93 05     ....4......mA...
    2204:	94 01 01 49 20 52 65 73 65 74 43 6f 75 6e 74 00     ...I ResetCount.
    2214:	85 10 52 65 73 65 74 46 75 6e 63 74 69 6f 6e 00     ..ResetFunction.
    2224:	85 10 52 65 73 65 74 52 65 67 69 73 74 65 72 00     ..ResetRegister.
    2234:	85 32 e2 ee f1 f1 f2 e0 ed ee e2 eb e5 ed fb e9     .2..............
    2244:	5f ea e0 e4 f0 00 f1 57 54 00 85 01 1f 08 05 52     _......WT......R
    2254:	65 73 65 74 45 72 72 00 32 e2 f0 e5 ec ff 5f 71     esetErr.2....._q
    2264:	7a 45 72 72 00 f1 57 54 00 85 01 1c 34 a8 ec ea     zErr..WT....4...
    2274:	ee f1 f2 fc 5f e1 e0 f2 e0 f0 e5 e8 00 b0 ff 00     ...._...........
    2284:	00 7f f2 41 68 00 01 1c 10 e0 e2 f2 ee ec e0 f2     ...Ah...........
    2294:	00 f1 41 55 00 85 32 e2 f0 e5 ec ff 00 f1 57 54     ..AU..2.......WT
    22a4:	00 85 01 26 08 08 f1 ee f1 f2 ee ff ed e8 e5 5f     ...&..........._
    22b4:	e8 5f ea e0 e4 f0 00 08 04 d0 e0 e7 f0 ff e4 5f     ._............._
    22c4:	e1 e0 f2 e0 f0 e5 e8 00 01 89 08 03 d1 ec e5 ed     ................
    22d4:	e0 5f e1 e0 f2 e0 f0 e5 e8 00 a3 00 00 08 07 ce     ._..............
    22e4:	e1 fa b8 ec 5f e1 e0 f2 e0 f0 e5 e8 00 a3 08 00     ...._...........
    22f4:	f5 42 41 54 00 08 06 65 72 72 6f 72 73 00 a3 10     .BAT...errors...
    2304:	00 f5 72 77 65 6c 67 72 74 67 68 00 08 09 f1 ee     ..rwelgrtgh.....
    2314:	f5 f0 e0 ed e5 ed ed ee e5 5f f1 ee f1 f2 ee ff     ........._......
    2324:	ed e8 e5 00 a3 00 02 f5 52 65 73 65 74 5f 42 41     ........Reset_BA
    2334:	54 5f 65 6e 61 62 6c 65 00 08 02 cd e0 f1 f2 f0     T_enable........
    2344:	ee e9 ea e0 5f 44 41 43 00 a3 00 04 f5 44 41 43     ...._DAC.....DAC
    2354:	00 02 1b cd cd ca 00 f1 4e 47 4b 31 32 38 00 20     ........NGK128. 
    2364:	ec e7 00 20 e1 e7 00 20 ed e3 ea 00 02 17 61 63     ... ... ......ac
    2374:	63 65 6c 00 f1 43 4c 41 31 00 22 58 00 22 59 00     cel..CLA1."X."Y.
    2384:	22 5a 00 01 20 10 e0 e2 f2 ee ec e0 f2 00 f1 41     "Z.. ..........A
    2394:	55 00 32 e2 f0 e5 ec ff 00 f1 57 54 00 09 04 09     U.2.......WT....
    23a4:	0c 09 0b 01 13 32 e2 f0 e5 ec ff 00 f1 57 54 00     .....2.......WT.
    23b4:	09 04 09 0c 09 0b 02 58 4e 67 6b 31 32 38 00 90     .......XNgk128..
    23c4:	05 f0 30 35 2e 30 38 2e 32 30 32 35 20 38 3a 33     ..05.08.2025 8:3
    23d4:	39 3a 31 36 20 20 4e 47 4b 31 32 38 2e 33 2e 31     9:16  NGK128.3.1
    23e4:	20 42 4f 4f 54 45 45 50 20 43 68 61 72 67 65 72      BOOTEEP Charger
    23f4:	20 41 63 63 65 6c 00 91 06 a0 01 00 a2 fa 00 92      Accel..........
    2404:	09 84 07 0d 81 07 0e a1 00 01 82 07 0a 83 77 24     ..............w$
    2414:	7d 24 83 24 88 24 ad 24 ed 24 f0 24 ed 24 f3 24     }$.$.$.$.$.$.$.$

00002424 <__ctors_start>:
    2424:	18 13       	cpse	r17, r24
    2426:	6f 25       	eor	r22, r15

00002428 <__ctors_end>:
    2428:	11 24       	eor	r1, r1
    242a:	1f be       	out	0x3f, r1	; 63
    242c:	cf ef       	ldi	r28, 0xFF	; 255
    242e:	cd bf       	out	0x3d, r28	; 61
    2430:	df e7       	ldi	r29, 0x7F	; 127
    2432:	de bf       	out	0x3e, r29	; 62

00002434 <_Z5init3v>:

using namespace ngk128;

INLN void resetPORTs(void)
{
	PORT_t* p = &PORTA;
    2434:	e0 e0       	ldi	r30, 0x00	; 0
    2436:	f4 e0       	ldi	r31, 0x04	; 4
	for (uint8_t i = 0; i<6; i++)
	{
		p->PINCONFIG = PORT_ISC_INPUT_DISABLE_gc;
    2438:	94 e0       	ldi	r25, 0x04	; 4
		p->PINCTRLUPD = 0xFF;
    243a:	8f ef       	ldi	r24, 0xFF	; 255
INLN void resetPORTs(void)
{
	PORT_t* p = &PORTA;
	for (uint8_t i = 0; i<6; i++)
	{
		p->PINCONFIG = PORT_ISC_INPUT_DISABLE_gc;
    243c:	93 87       	std	Z+11, r25	; 0x0b
		p->PINCTRLUPD = 0xFF;
    243e:	84 87       	std	Z+12, r24	; 0x0c
		p++;
    2440:	b0 96       	adiw	r30, 0x20	; 32
using namespace ngk128;

INLN void resetPORTs(void)
{
	PORT_t* p = &PORTA;
	for (uint8_t i = 0; i<6; i++)
    2442:	e0 3c       	cpi	r30, 0xC0	; 192
    2444:	24 e0       	ldi	r18, 0x04	; 4
    2446:	f2 07       	cpc	r31, r18
    2448:	c9 f7       	brne	.-14     	; 0x243c <_Z5init3v+0x8>

0000244a <__do_copy_data>:
    244a:	10 e4       	ldi	r17, 0x40	; 64
    244c:	a0 e0       	ldi	r26, 0x00	; 0
    244e:	b0 e4       	ldi	r27, 0x40	; 64
    2450:	ec ed       	ldi	r30, 0xDC	; 220
    2452:	f1 e5       	ldi	r31, 0x51	; 81
    2454:	00 e0       	ldi	r16, 0x00	; 0
    2456:	0b bf       	out	0x3b, r16	; 59
    2458:	02 c0       	rjmp	.+4      	; 0x245e <__do_copy_data+0x14>
    245a:	07 90       	elpm	r0, Z+
    245c:	0d 92       	st	X+, r0
    245e:	aa 33       	cpi	r26, 0x3A	; 58
    2460:	b1 07       	cpc	r27, r17
    2462:	d9 f7       	brne	.-10     	; 0x245a <__do_copy_data+0x10>

00002464 <__do_clear_bss>:
    2464:	22 e4       	ldi	r18, 0x42	; 66
    2466:	aa e3       	ldi	r26, 0x3A	; 58
    2468:	b0 e4       	ldi	r27, 0x40	; 64
    246a:	01 c0       	rjmp	.+2      	; 0x246e <.do_clear_bss_start>

0000246c <.do_clear_bss_loop>:
    246c:	1d 92       	st	X+, r1

0000246e <.do_clear_bss_start>:
    246e:	a3 3c       	cpi	r26, 0xC3	; 195
    2470:	b2 07       	cpc	r27, r18
    2472:	e1 f7       	brne	.-8      	; 0x246c <.do_clear_bss_loop>

00002474 <__do_global_ctors>:
    2474:	12 e1       	ldi	r17, 0x12	; 18
    2476:	c4 e1       	ldi	r28, 0x14	; 20
    2478:	d2 e1       	ldi	r29, 0x12	; 18
    247a:	04 c0       	rjmp	.+8      	; 0x2484 <__do_global_ctors+0x10>
    247c:	21 97       	sbiw	r28, 0x01	; 1
    247e:	fe 01       	movw	r30, r28
    2480:	0e 94 5e 26 	call	0x4cbc	; 0x4cbc <__tablejump2__>
    2484:	c2 31       	cpi	r28, 0x12	; 18
    2486:	d1 07       	cpc	r29, r17
    2488:	c9 f7       	brne	.-14     	; 0x247c <__do_global_ctors+0x8>
    248a:	0e 94 2c 18 	call	0x3058	; 0x3058 <main>
    248e:	0c 94 ec 28 	jmp	0x51d8	; 0x51d8 <_exit>

00002492 <__bad_interrupt>:
    2492:	0c 94 00 10 	jmp	0x2000	; 0x2000 <__vectors>

00002496 <crc16Long>:
        .set CRC_POLYNOME,0xA001  
        
.global crc16Long
.type crc16Long,@function
crc16Long:
		movw             XL,r24
    2496:	dc 01       	movw	r26, r24
		add				CntAll,r24
    2498:	68 0f       	add	r22, r24
		adc				CntAllh,r25
    249a:	79 1f       	adc	r23, r25
		ldi				PolyL, lo8(CRC_POLYNOME)
    249c:	41 e0       	ldi	r20, 0x01	; 1
  		ldi				PolyH, hi8(CRC_POLYNOME)
    249e:	30 ea       	ldi	r19, 0xA0	; 160
        ser             ResH
    24a0:	9f ef       	ldi	r25, 0xFF	; 255
        ser             ResL
    24a2:	8f ef       	ldi	r24, 0xFF	; 255

000024a4 <CRCl_Loop1>:
CRCl_Loop1:
        ld              data, X+
    24a4:	5d 91       	ld	r21, X+
        eor             ResL, data
    24a6:	85 27       	eor	r24, r21
		ldi		Cnt8, 0x08
    24a8:	28 e0       	ldi	r18, 0x08	; 8

000024aa <CRCl_Loop2>:
CRCl_Loop2:
		lsr		ResH
    24aa:	96 95       	lsr	r25
		ror		ResL
    24ac:	87 95       	ror	r24
		brcc	CRCl_SkipEor
    24ae:	10 f4       	brcc	.+4      	; 0x24b4 <CRCl_SkipEor>
		eor		ResL, PolyL
    24b0:	84 27       	eor	r24, r20
		eor		ResH, PolyH
    24b2:	93 27       	eor	r25, r19

000024b4 <CRCl_SkipEor>:
CRCl_SkipEor:
		dec		Cnt8
    24b4:	2a 95       	dec	r18
		brne	CRCl_Loop2  
    24b6:	c9 f7       	brne	.-14     	; 0x24aa <CRCl_Loop2>
		cp		XL,CntAll
    24b8:	a6 17       	cp	r26, r22
		cpc		XH,CntAllh
    24ba:	b7 07       	cpc	r27, r23
		brne	CRCl_Loop1  
    24bc:	99 f7       	brne	.-26     	; 0x24a4 <CRCl_Loop1>
		ret
    24be:	08 95       	ret

000024c0 <crc16>:

.global crc16
.type crc16,@function
crc16:
		movw             XL,r24
    24c0:	dc 01       	movw	r26, r24
		ldi				PolyL, lo8(CRC_POLYNOME)
    24c2:	41 e0       	ldi	r20, 0x01	; 1
  		ldi				PolyH, hi8(CRC_POLYNOME)
    24c4:	30 ea       	ldi	r19, 0xA0	; 160
        ser             ResH
    24c6:	9f ef       	ldi	r25, 0xFF	; 255
        ser             ResL
    24c8:	8f ef       	ldi	r24, 0xFF	; 255

000024ca <CRC_Loop1>:
CRC_Loop1:
        ld              data, X+
    24ca:	5d 91       	ld	r21, X+
        eor             ResL, data
    24cc:	85 27       	eor	r24, r21
		ldi		Cnt8, 0x08
    24ce:	28 e0       	ldi	r18, 0x08	; 8

000024d0 <CRC_Loop2>:
CRC_Loop2:
		lsr		ResH
    24d0:	96 95       	lsr	r25
		ror		ResL
    24d2:	87 95       	ror	r24
		brcc	CRC_SkipEor
    24d4:	10 f4       	brcc	.+4      	; 0x24da <CRC_SkipEor>
		eor		ResL, PolyL
    24d6:	84 27       	eor	r24, r20
		eor		ResH, PolyH
    24d8:	93 27       	eor	r25, r19

000024da <CRC_SkipEor>:
CRC_SkipEor:
		dec		Cnt8
    24da:	2a 95       	dec	r18
		brne	CRC_Loop2  
    24dc:	c9 f7       	brne	.-14     	; 0x24d0 <CRC_Loop2>
		dec		CntAll
    24de:	6a 95       	dec	r22
		brne	CRC_Loop1  
    24e0:	a1 f7       	brne	.-24     	; 0x24ca <CRC_Loop1>
		ret
    24e2:	08 95       	ret

000024e4 <crc16next>:

.global crc16next
.type crc16next,@function
crc16next:
		ldi				PolyL, lo8(CRC_POLYNOME)
    24e4:	41 e0       	ldi	r20, 0x01	; 1
  		ldi				PolyH, hi8(CRC_POLYNOME)
    24e6:	30 ea       	ldi	r19, 0xA0	; 160
        eor             ResL, data_next
    24e8:	86 27       	eor	r24, r22
		ldi		Cnt8, 0x08
    24ea:	28 e0       	ldi	r18, 0x08	; 8

000024ec <CRC_Loopnext2>:
CRC_Loopnext2:
		lsr		ResH
    24ec:	96 95       	lsr	r25
		ror		ResL
    24ee:	87 95       	ror	r24
		brcc	CRC_SkipEornext
    24f0:	10 f4       	brcc	.+4      	; 0x24f6 <CRC_SkipEornext>
		eor		ResL, PolyL
    24f2:	84 27       	eor	r24, r20
		eor		ResH, PolyH
    24f4:	93 27       	eor	r25, r19

000024f6 <CRC_SkipEornext>:
CRC_SkipEornext:
		dec		Cnt8
    24f6:	2a 95       	dec	r18
		brne	CRC_Loopnext2  
    24f8:	c9 f7       	brne	.-14     	; 0x24ec <CRC_Loopnext2>
		ret
    24fa:	08 95       	ret

000024fc <protected_write_io>:
	PUBLIC_FUNCTION(protected_write_io)

#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
    24fc:	1b be       	out	0x3b, r1	; 59
#endif
	movw    r30, r24                // Load addr into Z
    24fe:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
    2500:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
    2502:	40 83       	st	Z, r20
	ret                             // Return to caller
    2504:	08 95       	ret

00002506 <__vector_38>:
	#endif
	
	#ifdef USEUSART2
		#define TMR2 GETARG_3(USEUSART2)
		#if   (TMR2 == TB0)
		INIT_USART_INT(2,0)
    2506:	1f 92       	push	r1
    2508:	0f 92       	push	r0
    250a:	0f b6       	in	r0, 0x3f	; 63
    250c:	0f 92       	push	r0
    250e:	11 24       	eor	r1, r1
    2510:	0b b6       	in	r0, 0x3b	; 59
    2512:	0f 92       	push	r0
    2514:	8f 93       	push	r24
    2516:	9f 93       	push	r25
    2518:	ef 93       	push	r30
    251a:	ff 93       	push	r31
	{
		UART.CTRLB |= USART_SFDEN_bm;
	}
	INLN void nowaitSF(void)
	{
		UART.CTRLB &= ~USART_SFDEN_bm;
    251c:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2520:	8f 7e       	andi	r24, 0xEF	; 239
    2522:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>

	INLN void _rxc(void)
	{	
		nowaitSF();
		//stop timer
		TB.CTRLA = 0;
    2526:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		// update buffer		
		uint8_t d = UART.RXDATAL;
    252a:	80 91 40 08 	lds	r24, 0x0840	; 0x800840 <__TEXT_REGION_LENGTH__+0x7e0840>
		if (cnt < buffLen) buf[cnt++] = d;
    252e:	e0 91 39 41 	lds	r30, 0x4139	; 0x804139 <__data_end+0xff>
    2532:	ef 3f       	cpi	r30, 0xFF	; 255
    2534:	41 f0       	breq	.+16     	; 0x2546 <__vector_38+0x40>
    2536:	91 e0       	ldi	r25, 0x01	; 1
    2538:	9e 0f       	add	r25, r30
    253a:	90 93 39 41 	sts	0x4139, r25	; 0x804139 <__data_end+0xff>
    253e:	f0 e0       	ldi	r31, 0x00	; 0
    2540:	e6 5c       	subi	r30, 0xC6	; 198
    2542:	ff 4b       	sbci	r31, 0xBF	; 191
    2544:	80 83       	st	Z, r24
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    2546:	ea 9a       	sbi	0x1d, 2	; 29
		ctrlpin += PINS;
		return ctrlpin;
	}
	INLN void startTimout(void)
	{
		TB.CNT = 0x0; /* Count: 0x0 */
    2548:	10 92 0a 0b 	sts	0x0B0A, r1	; 0x800b0a <__TEXT_REGION_LENGTH__+0x7e0b0a>
    254c:	10 92 0b 0b 	sts	0x0B0B, r1	; 0x800b0b <__TEXT_REGION_LENGTH__+0x7e0b0b>
		TB.CTRLA = TCB_CLKSEL_DIV1_gc     /* CLK_PER */
    2550:	81 e4       	ldi	r24, 0x41	; 65
    2552:	80 93 00 0b 	sts	0x0B00, r24	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
    2556:	ff 91       	pop	r31
    2558:	ef 91       	pop	r30
    255a:	9f 91       	pop	r25
    255c:	8f 91       	pop	r24
    255e:	0f 90       	pop	r0
    2560:	0b be       	out	0x3b, r0	; 59
    2562:	0f 90       	pop	r0
    2564:	0f be       	out	0x3f, r0	; 63
    2566:	0f 90       	pop	r0
    2568:	1f 90       	pop	r1
    256a:	18 95       	reti

0000256c <__vector_40>:
    256c:	1f 92       	push	r1
    256e:	0f 92       	push	r0
    2570:	0f b6       	in	r0, 0x3f	; 63
    2572:	0f 92       	push	r0
    2574:	11 24       	eor	r1, r1
    2576:	0b b6       	in	r0, 0x3b	; 59
    2578:	0f 92       	push	r0
    257a:	8f 93       	push	r24
    257c:	ef 93       	push	r30
    257e:	ff 93       	push	r31
			setReadyRxD();
		}
	}	
	INLN void _txc(void)
	{
		UART.STATUS = USART_TXCIE_bm;
    2580:	80 e4       	ldi	r24, 0x40	; 64
    2582:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		if (cnt < Count)
    2586:	e0 91 39 41 	lds	r30, 0x4139	; 0x804139 <__data_end+0xff>
    258a:	80 91 3a 41 	lds	r24, 0x413A	; 0x80413a <__data_end+0x100>
    258e:	e8 17       	cp	r30, r24
    2590:	58 f4       	brcc	.+22     	; 0x25a8 <__vector_40+0x3c>
		{
			UART.TXDATAL = buf[cnt++];
    2592:	81 e0       	ldi	r24, 0x01	; 1
    2594:	8e 0f       	add	r24, r30
    2596:	80 93 39 41 	sts	0x4139, r24	; 0x804139 <__data_end+0xff>
    259a:	f0 e0       	ldi	r31, 0x00	; 0
    259c:	e6 5c       	subi	r30, 0xC6	; 198
    259e:	ff 4b       	sbci	r31, 0xBF	; 191
    25a0:	80 81       	ld	r24, Z
    25a2:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
    25a6:	14 c0       	rjmp	.+40     	; 0x25d0 <__vector_40+0x64>
		}
		else
		{
			cnt = 0;
    25a8:	10 92 39 41 	sts	0x4139, r1	; 0x804139 <__data_end+0xff>
			//p->DIRSET = 1 << PINS;			
		//}
	}
	INLN void disableTxD(void)
	{
		UART.CTRLB &= ~USART_TXEN_bm;
    25ac:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    25b0:	8f 7b       	andi	r24, 0xBF	; 191
    25b2:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		if (!(UART.CTRLA & USART_LBME_bm))
    25b6:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    25ba:	83 fd       	sbrc	r24, 3
    25bc:	03 c0       	rjmp	.+6      	; 0x25c4 <__vector_40+0x58>
		{
			PORT_t* p = getUsartPort();
			p->DIRCLR = 1 << PINS;
    25be:	81 e0       	ldi	r24, 0x01	; 1
    25c0:	80 93 a2 04 	sts	0x04A2, r24	; 0x8004a2 <__TEXT_REGION_LENGTH__+0x7e04a2>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    25c4:	ea 98       	cbi	0x1d, 2	; 29
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    25c6:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    25ca:	80 69       	ori	r24, 0x90	; 144
    25cc:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    25d0:	ff 91       	pop	r31
    25d2:	ef 91       	pop	r30
    25d4:	8f 91       	pop	r24
    25d6:	0f 90       	pop	r0
    25d8:	0b be       	out	0x3b, r0	; 59
    25da:	0f 90       	pop	r0
    25dc:	0f be       	out	0x3f, r0	; 63
    25de:	0f 90       	pop	r0
    25e0:	1f 90       	pop	r1
    25e2:	18 95       	reti

000025e4 <__vector_14>:
    25e4:	1f 92       	push	r1
    25e6:	0f 92       	push	r0
    25e8:	0f b6       	in	r0, 0x3f	; 63
    25ea:	0f 92       	push	r0
    25ec:	11 24       	eor	r1, r1
    25ee:	0b b6       	in	r0, 0x3b	; 59
    25f0:	0f 92       	push	r0
    25f2:	8f 93       	push	r24
    25f4:	ef 93       	push	r30
    25f6:	ff 93       	push	r31
		startTimout();
	}
	INLN void _timOut(void)
	{
		//stop timer
		TB.INTFLAGS = TCB_CAPT_bm;
    25f8:	e0 e0       	ldi	r30, 0x00	; 0
    25fa:	fb e0       	ldi	r31, 0x0B	; 11
    25fc:	81 e0       	ldi	r24, 0x01	; 1
    25fe:	86 83       	std	Z+6, r24	; 0x06
		TB.CTRLA = 0;
    2600:	10 82       	st	Z, r1
		// update counts
		Count = cnt;
    2602:	e9 e3       	ldi	r30, 0x39	; 57
    2604:	f1 e4       	ldi	r31, 0x41	; 65
    2606:	80 81       	ld	r24, Z
    2608:	80 93 3a 41 	sts	0x413A, r24	; 0x80413a <__data_end+0x100>
		cnt = 0;	
    260c:	10 82       	st	Z, r1
		| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
		| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */
	}
	INLN void waitSF(void)
	{
		UART.CTRLB |= USART_SFDEN_bm;
    260e:	e0 e4       	ldi	r30, 0x40	; 64
    2610:	f8 e0       	ldi	r31, 0x08	; 8
    2612:	86 81       	ldd	r24, Z+6	; 0x06
    2614:	80 61       	ori	r24, 0x10	; 16
    2616:	86 83       	std	Z+6, r24	; 0x06
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    2618:	ea 98       	cbi	0x1d, 2	; 29
	}
	INLN void setReadyRxD(void)
	{
		GPR.GPR0 |= (1 << usartNo);
    261a:	e2 9a       	sbi	0x1c, 2	; 28
    261c:	ff 91       	pop	r31
    261e:	ef 91       	pop	r30
    2620:	8f 91       	pop	r24
    2622:	0f 90       	pop	r0
    2624:	0b be       	out	0x3b, r0	; 59
    2626:	0f 90       	pop	r0
    2628:	0f be       	out	0x3f, r0	; 63
    262a:	0f 90       	pop	r0
    262c:	1f 90       	pop	r1
    262e:	18 95       	reti

00002630 <_GLOBAL__sub_I_serial2>:
	{   
		// port mux
		register8_t* mux = (usartNo < 4) ? &PORTMUX.USARTROUTEA : &PORTMUX.USARTROUTEB;
		uint8_t alt = 1 << ((usartNo % 4)*2);				
		if (pmuxAlt) *mux |= alt;
		else *mux &= ~alt;
    2630:	e2 ee       	ldi	r30, 0xE2	; 226
    2632:	f5 e0       	ldi	r31, 0x05	; 5
    2634:	80 81       	ld	r24, Z
    2636:	8f 7e       	andi	r24, 0xEF	; 239
    2638:	80 83       	st	Z, r24
		
		if(timerNo != SPI_MODE)
		{
			register8_t* ctrlpin = getPinCtl();
			*ctrlpin = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    263a:	88 e0       	ldi	r24, 0x08	; 8
    263c:	80 93 b0 04 	sts	0x04B0, r24	; 0x8004b0 <__TEXT_REGION_LENGTH__+0x7e04b0>
			ctrlpin++;
			*ctrlpin = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    2640:	80 93 b1 04 	sts	0x04B1, r24	; 0x8004b1 <__TEXT_REGION_LENGTH__+0x7e04b1>

			UART.CTRLA = USART_LBME_bm;
    2644:	e0 e4       	ldi	r30, 0x40	; 64
    2646:	f8 e0       	ldi	r31, 0x08	; 8
    2648:	85 83       	std	Z+5, r24	; 0x05
			// async 8 bit 1 stop P none
			//UART.CTRLC = USART_CMODE_ASYNCHRONOUS_gc | USART_CHSIZE_8BIT_gc | USART_PMODE_DISABLED_gc | USART_SBMODE_1BIT_gc;
			#ifndef NOINT_UART
			UART.CTRLB = USART_ODME_bm | USART_SFDEN_bm;
    264a:	88 e1       	ldi	r24, 0x18	; 24
    264c:	86 83       	std	Z+6, r24	; 0x06
			TB.INTCTRL = TCB_CAPT_bm;
    264e:	e0 e0       	ldi	r30, 0x00	; 0
    2650:	fb e0       	ldi	r31, 0x0B	; 11
    2652:	81 e0       	ldi	r24, 0x01	; 1
    2654:	85 83       	std	Z+5, r24	; 0x05
			#else
			UART.CTRLB = USART_ODME_bm;
			#endif
			TB.CNT = 0;
    2656:	12 86       	std	Z+10, r1	; 0x0a
    2658:	13 86       	std	Z+11, r1	; 0x0b
    265a:	08 95       	ret

0000265c <ccp_write_io>:
 * \note Using IAR Embedded workbench, the choice of memory model has an impact
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
    265c:	46 2f       	mov	r20, r22
	protected_write_io(addr, CCP_IOREG_gc, value);
    265e:	68 ed       	ldi	r22, 0xD8	; 216
    2660:	0c 94 7e 12 	jmp	0x24fc	; 0x24fc <protected_write_io>

00002664 <_ZN8twi_im_tILh0ELh2EE10InitializeEv.isra.2>:
		}
void Initialize(void)
{
	
	// Disable the peripheral
	TWI.MCTRLA &= ~(1 << TWI_ENABLE_bp);
    2664:	e0 e0       	ldi	r30, 0x00	; 0
    2666:	f9 e0       	ldi	r31, 0x09	; 9
    2668:	83 81       	ldd	r24, Z+3	; 0x03
    266a:	8e 7f       	andi	r24, 0xFE	; 254
    266c:	83 83       	std	Z+3, r24	; 0x03

	// FMPEN OFF; INPUTLVL I2C; SDAHOLD OFF; SDASETUP 4CYC;
	TWI.CTRLA = 0x0;
    266e:	10 82       	st	Z, r1

	// Debug Run
	TWI.DBGCTRL = 0x0;
    2670:	12 82       	std	Z+2, r1	; 0x02

	// Host Baud Rate Control
	TWI.MBAUD = (uint8_t)TWI_BAUD(101522, 0.1);
    2672:	82 e2       	ldi	r24, 0x22	; 34
    2674:	86 83       	std	Z+6, r24	; 0x06

	// Host Address
	TWI.MADDR = 0x0;
    2676:	17 82       	std	Z+7, r1	; 0x07

	// Host Data
	TWI.MDATA = 0x0;
    2678:	10 86       	std	Z+8, r1	; 0x08
	
	// ARBLOST disabled; BUSERR disabled; BUSSTATE UNKNOWN; CLKHOLD disabled; RIF disabled; WIF disabled;
	TWI.MSTATUS = 0x0;
    267a:	15 82       	std	Z+5, r1	; 0x05

	// ACKACT ACK; FLUSH disabled; MCMD NOACT;
	TWI.MCTRLB = 0x0;
    267c:	14 82       	std	Z+4, r1	; 0x04
	
	// ENABLE enabled; QCEN disabled; RIEN enabled; SMEN disabled; TIMEOUT DISABLED; WIEN enabled;
	TWI.MCTRLA = 0xC1;
    267e:	81 ec       	ldi	r24, 0xC1	; 193
    2680:	83 83       	std	Z+3, r24	; 0x03

	// Force bus to go in idle state
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;
    2682:	81 e0       	ldi	r24, 0x01	; 1
    2684:	85 83       	std	Z+5, r24	; 0x05
    2686:	08 95       	ret

00002688 <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>:
}

void Deinitialize(void)
{
	// FMPEN OFF; INPUTLVL I2C; SDAHOLD OFF; SDASETUP 4CYC;
	TWI.CTRLA = 0x00;
    2688:	e0 e0       	ldi	r30, 0x00	; 0
    268a:	f9 e0       	ldi	r31, 0x09	; 9
    268c:	10 82       	st	Z, r1
	
	// Debug Run
	TWI.DBGCTRL = 0x00;
    268e:	12 82       	std	Z+2, r1	; 0x02
	
	// Host Baud Rate Control
	TWI.MBAUD = (uint8_t)TWI_BAUD(101522, 0.1);
    2690:	82 e2       	ldi	r24, 0x22	; 34
    2692:	86 83       	std	Z+6, r24	; 0x06
	
	// ENABLE enabled; QCEN disabled; RIEN enabled; SMEN disabled; TIMEOUT DISABLED; WIEN enabled;
	TWI.MCTRLA = 0x00;
    2694:	13 82       	std	Z+3, r1	; 0x03
	
	// ARBLOST disabled; BUSERR disabled; BUSSTATE UNKNOWN; CLKHOLD disabled; RIF disabled; WIF disabled;
	TWI.MSTATUS = 0x00;
    2696:	15 82       	std	Z+5, r1	; 0x05

	// Host Address
	TWI.MADDR = 0x00;
    2698:	17 82       	std	Z+7, r1	; 0x07
	
	// ACKACT ACK; FLUSH disabled; MCMD NOACT;
	TWI.MCTRLB = 0x00;
    269a:	14 82       	std	Z+4, r1	; 0x04
	
	// Host Data
	TWI.MDATA = 0x00;
    269c:	10 86       	std	Z+8, r1	; 0x08

	TWI.MCTRLA &= ~(1 << TWI_ENABLE_bp);
    269e:	83 81       	ldd	r24, Z+3	; 0x03
    26a0:	8e 7f       	andi	r24, 0xFE	; 254
    26a2:	83 83       	std	Z+3, r24	; 0x03
	// Force bus to go in idle state
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;	
    26a4:	81 e0       	ldi	r24, 0x01	; 1
    26a6:	85 83       	std	Z+5, r24	; 0x05
    26a8:	08 95       	ret

000026aa <_ZN8ltc2942c6I2CErrEv>:
	return retStatus;
}

i2c_host_error_t ErrorGet(void)
{
	i2c_host_error_t retErrorState = errorState;
    26aa:	ef e8       	ldi	r30, 0x8F	; 143
    26ac:	f2 e4       	ldi	r31, 0x42	; 66
    26ae:	81 85       	ldd	r24, Z+9	; 0x09
	errorState = I2C_ERROR_NONE;
    26b0:	11 86       	std	Z+9, r1	; 0x09
	}
	
	static void I2CErr(void)
	{
		i2c_host_error_t e = twi.ErrorGet();
		pdata.status = e;		
    26b2:	80 93 6b 42 	sts	0x426B, r24	; 0x80426b <_ZN8ltc2942c5pdataE>
		StateSetC = 0;
    26b6:	10 92 88 42 	sts	0x4288, r1	; 0x804288 <_ZN8ltc2942c9StateSetCE>
		StateGetC = 0;
    26ba:	10 92 87 42 	sts	0x4287, r1	; 0x804287 <_ZN8ltc2942c9StateGetCE>
		twi.Deinitialize();
    26be:	0c 94 44 13 	jmp	0x2688	; 0x2688 <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>

000026c2 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5>:
			UART.BAUD = baud;
		}
		return true;
	}
	
	bool setBaud(uint16_t fbaudDiv1000)
    26c2:	cf 92       	push	r12
    26c4:	df 92       	push	r13
    26c6:	ef 92       	push	r14
    26c8:	ff 92       	push	r15
    26ca:	cf 93       	push	r28
    26cc:	df 93       	push	r29
    26ce:	ec 01       	movw	r28, r24
	{
		if(timerNo != SPI_MODE)
		{
			uint16_t baud = (F_CPU/1e3)*4/fbaudDiv1000;
    26d0:	bc 01       	movw	r22, r24
    26d2:	80 e0       	ldi	r24, 0x00	; 0
    26d4:	90 e0       	ldi	r25, 0x00	; 0
    26d6:	0e 94 b6 27 	call	0x4f6c	; 0x4f6c <__floatunsisf>
    26da:	6b 01       	movw	r12, r22
    26dc:	7c 01       	movw	r14, r24
    26de:	9b 01       	movw	r18, r22
    26e0:	ac 01       	movw	r20, r24
    26e2:	60 e0       	ldi	r22, 0x00	; 0
    26e4:	70 e0       	ldi	r23, 0x00	; 0
    26e6:	8a ef       	ldi	r24, 0xFA	; 250
    26e8:	96 e4       	ldi	r25, 0x46	; 70
    26ea:	0e 94 15 27 	call	0x4e2a	; 0x4e2a <__divsf3>
    26ee:	0e 94 87 27 	call	0x4f0e	; 0x4f0e <__fixunssfsi>
			uint8_t X2 = 0;
		
			if (baud < 64)
    26f2:	60 34       	cpi	r22, 0x40	; 64
    26f4:	71 05       	cpc	r23, r1
    26f6:	78 f4       	brcc	.+30     	; 0x2716 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0x54>
			{
				baud = (F_CPU/1e3)*8/fbaudDiv1000;
    26f8:	a7 01       	movw	r20, r14
    26fa:	96 01       	movw	r18, r12
    26fc:	60 e0       	ldi	r22, 0x00	; 0
    26fe:	70 e0       	ldi	r23, 0x00	; 0
    2700:	8a e7       	ldi	r24, 0x7A	; 122
    2702:	97 e4       	ldi	r25, 0x47	; 71
    2704:	0e 94 15 27 	call	0x4e2a	; 0x4e2a <__divsf3>
    2708:	0e 94 87 27 	call	0x4f0e	; 0x4f0e <__fixunssfsi>

				if (baud < 64) return false;
    270c:	60 34       	cpi	r22, 0x40	; 64
    270e:	71 05       	cpc	r23, r1
    2710:	60 f1       	brcs	.+88     	; 0x276a <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0xa8>
			
				X2=1;
    2712:	81 e0       	ldi	r24, 0x01	; 1
    2714:	01 c0       	rjmp	.+2      	; 0x2718 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0x56>
	bool setBaud(uint16_t fbaudDiv1000)
	{
		if(timerNo != SPI_MODE)
		{
			uint16_t baud = (F_CPU/1e3)*4/fbaudDiv1000;
			uint8_t X2 = 0;
    2716:	80 e0       	ldi	r24, 0x00	; 0
				if (baud < 64) return false;
			
				X2=1;
			}
		
			UART.BAUD = baud;
    2718:	60 93 48 08 	sts	0x0848, r22	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    271c:	70 93 49 08 	sts	0x0849, r23	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
    2720:	88 23       	and	r24, r24
    2722:	21 f0       	breq	.+8      	; 0x272c <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0x6a>
    2724:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2728:	82 60       	ori	r24, 0x02	; 2
    272a:	03 c0       	rjmp	.+6      	; 0x2732 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0x70>
			else UART.CTRLB &= ~(0x03<<1);
    272c:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2730:	89 7f       	andi	r24, 0xF9	; 249
    2732:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>

			//#ifndef NOINT_UART            //1024  
			TB.CCMP = (fbaudDiv1000 >= 500) ? 1024 : 35*(F_CPU/1e3)/fbaudDiv1000;
    2736:	c4 3f       	cpi	r28, 0xF4	; 244
    2738:	d1 40       	sbci	r29, 0x01	; 1
    273a:	58 f4       	brcc	.+22     	; 0x2752 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0x90>
    273c:	a7 01       	movw	r20, r14
    273e:	96 01       	movw	r18, r12
    2740:	60 e0       	ldi	r22, 0x00	; 0
    2742:	78 eb       	ldi	r23, 0xB8	; 184
    2744:	88 e8       	ldi	r24, 0x88	; 136
    2746:	98 e4       	ldi	r25, 0x48	; 72
    2748:	0e 94 15 27 	call	0x4e2a	; 0x4e2a <__divsf3>
    274c:	0e 94 87 27 	call	0x4f0e	; 0x4f0e <__fixunssfsi>
    2750:	02 c0       	rjmp	.+4      	; 0x2756 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0x94>
    2752:	60 e0       	ldi	r22, 0x00	; 0
    2754:	74 e0       	ldi	r23, 0x04	; 4
    2756:	60 93 0c 0b 	sts	0x0B0C, r22	; 0x800b0c <__TEXT_REGION_LENGTH__+0x7e0b0c>
    275a:	70 93 0d 0b 	sts	0x0B0D, r23	; 0x800b0d <__TEXT_REGION_LENGTH__+0x7e0b0d>
			TB.CNT = 0;
    275e:	10 92 0a 0b 	sts	0x0B0A, r1	; 0x800b0a <__TEXT_REGION_LENGTH__+0x7e0b0a>
    2762:	10 92 0b 0b 	sts	0x0B0B, r1	; 0x800b0b <__TEXT_REGION_LENGTH__+0x7e0b0b>
			
			if (baud < 64) return false;
			
			UART.BAUD = baud;			
		}			
		return true;
    2766:	81 e0       	ldi	r24, 0x01	; 1
    2768:	01 c0       	rjmp	.+2      	; 0x276c <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5+0xaa>
		
			if (baud < 64)
			{
				baud = (F_CPU/1e3)*8/fbaudDiv1000;

				if (baud < 64) return false;
    276a:	80 e0       	ldi	r24, 0x00	; 0
			if (baud < 64) return false;
			
			UART.BAUD = baud;			
		}			
		return true;
	}
    276c:	df 91       	pop	r29
    276e:	cf 91       	pop	r28
    2770:	ff 90       	pop	r15
    2772:	ef 90       	pop	r14
    2774:	df 90       	pop	r13
    2776:	cf 90       	pop	r12
    2778:	08 95       	ret

0000277a <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.7>:
	return retErrorState;
}

bool IsBusy(void)
{
	return (_busy() || ((TWI.MSTATUS & TWI_BUSSTATE_gm) != TWI_BUSSTATE_IDLE_gc));
    277a:	ed 99       	sbic	0x1d, 5	; 29
    277c:	08 c0       	rjmp	.+16     	; 0x278e <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.7+0x14>
    277e:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    2782:	93 70       	andi	r25, 0x03	; 3
    2784:	81 e0       	ldi	r24, 0x01	; 1
    2786:	91 30       	cpi	r25, 0x01	; 1
    2788:	19 f4       	brne	.+6      	; 0x2790 <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.7+0x16>
    278a:	80 e0       	ldi	r24, 0x00	; 0
    278c:	08 95       	ret
    278e:	81 e0       	ldi	r24, 0x01	; 1
}
    2790:	08 95       	ret

00002792 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>:
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
	void write8(uint8_t bt)
    2792:	98 e0       	ldi	r25, 0x08	; 8
	{
		for (uint8_t i = 0; i < 8; i++)
		{
			clk.OUTCLR = clkm;
    2794:	24 e0       	ldi	r18, 0x04	; 4
			if (bt & 0x80) mosi.OUTSET = mosim;
			else mosi.OUTCLR = mosim;
    2796:	31 e0       	ldi	r19, 0x01	; 1
	INLN void cs_hi(void){cs.OUTSET = csm;}
	void write8(uint8_t bt)
	{
		for (uint8_t i = 0; i < 8; i++)
		{
			clk.OUTCLR = clkm;
    2798:	20 93 26 04 	sts	0x0426, r18	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
			if (bt & 0x80) mosi.OUTSET = mosim;
    279c:	87 ff       	sbrs	r24, 7
    279e:	03 c0       	rjmp	.+6      	; 0x27a6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17+0x14>
    27a0:	30 93 25 04 	sts	0x0425, r19	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
    27a4:	02 c0       	rjmp	.+4      	; 0x27aa <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17+0x18>
			else mosi.OUTCLR = mosim;
    27a6:	30 93 26 04 	sts	0x0426, r19	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
			clk.OUTSET = clkm;
    27aa:	20 93 25 04 	sts	0x0425, r18	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
			bt <<= 1;
    27ae:	88 0f       	add	r24, r24
    27b0:	91 50       	subi	r25, 0x01	; 1
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
	void write8(uint8_t bt)
	{
		for (uint8_t i = 0; i < 8; i++)
    27b2:	91 f7       	brne	.-28     	; 0x2798 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17+0x6>
			if (bt & 0x80) mosi.OUTSET = mosim;
			else mosi.OUTCLR = mosim;
			clk.OUTSET = clkm;
			bt <<= 1;
		}
	}
    27b4:	08 95       	ret

000027b6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6read16Ev.isra.20>:
	uint16_t read16(void)
    27b6:	20 e1       	ldi	r18, 0x10	; 16
	{
		uint16_t acc16 = 0;
    27b8:	80 e0       	ldi	r24, 0x00	; 0
    27ba:	90 e0       	ldi	r25, 0x00	; 0
		for (uint8_t i = 0; i < 16; i++)
		{
			clk.OUTCLR = clkm;
    27bc:	34 e0       	ldi	r19, 0x04	; 4
    27be:	30 93 26 04 	sts	0x0426, r19	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
			acc16 <<= 1;         //000000x0
    27c2:	88 0f       	add	r24, r24
    27c4:	99 1f       	adc	r25, r25
			clk.OUTSET = clkm;
    27c6:	30 93 25 04 	sts	0x0425, r19	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
			if (miso.IN & misom) acc16 |=1;
    27ca:	40 91 28 04 	lds	r20, 0x0428	; 0x800428 <__TEXT_REGION_LENGTH__+0x7e0428>
    27ce:	41 fd       	sbrc	r20, 1
    27d0:	81 60       	ori	r24, 0x01	; 1
    27d2:	21 50       	subi	r18, 0x01	; 1
		}
	}
	uint16_t read16(void)
	{
		uint16_t acc16 = 0;
		for (uint8_t i = 0; i < 16; i++)
    27d4:	a1 f7       	brne	.-24     	; 0x27be <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6read16Ev.isra.20+0x8>
			acc16 <<= 1;         //000000x0
			clk.OUTSET = clkm;
			if (miso.IN & misom) acc16 |=1;
		}
		return acc16;
	}
    27d6:	08 95       	ret

000027d8 <_ZN8twi_im_tILh0ELh2EE15I2C_EVENT_RESETEv.isra.24>:
}

 i2c_event_states_t I2C_EVENT_RESET(void)
{
	// Reset the bus
	TWI.MCTRLA &= ~(1 << TWI_ENABLE_bp);
    27d8:	e0 e0       	ldi	r30, 0x00	; 0
    27da:	f9 e0       	ldi	r31, 0x09	; 9
    27dc:	83 81       	ldd	r24, Z+3	; 0x03
    27de:	8e 7f       	andi	r24, 0xFE	; 254
    27e0:	83 83       	std	Z+3, r24	; 0x03
	TWI.MCTRLA |= 1 << TWI_ENABLE_bp;
    27e2:	83 81       	ldd	r24, Z+3	; 0x03
    27e4:	81 60       	ori	r24, 0x01	; 1
    27e6:	83 83       	std	Z+3, r24	; 0x03
	{
		GPR.GPR1 |= (1 << (twiNo+5));
	}
	INLN void _busy_off(void)
	{
		GPR.GPR1 &= ~ (1 << (twiNo+5));
    27e8:	ed 98       	cbi	0x1d, 5	; 29
	TWI.MCTRLA |= 1 << TWI_ENABLE_bp;

	_busy_off(); //busy = false;
	
	return I2C_STATE_IDLE;
}
    27ea:	80 e0       	ldi	r24, 0x00	; 0
    27ec:	08 95       	ret

000027ee <ccp_write_spm.constprop.28>:
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_spm(void *addr, uint8_t value)
{
	protected_write_io(addr, CCP_SPM_gc, value);
    27ee:	48 2f       	mov	r20, r24
    27f0:	6d e9       	ldi	r22, 0x9D	; 157
    27f2:	80 e0       	ldi	r24, 0x00	; 0
    27f4:	90 e1       	ldi	r25, 0x10	; 16
    27f6:	0c 94 7e 12 	jmp	0x24fc	; 0x24fc <protected_write_io>

000027fa <_ZL29SaveChargeAndStateToEEP_Asyncv>:
	eep.Save(EEP_OFFSET_ERR, &r, 4);
}

static void SaveChargeAndStateToEEP_Async(void)
{
	LastKadrEEPChargeUpdate = workData.time;	
    27fa:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    27fe:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    2802:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    2806:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    280a:	80 93 3d 41 	sts	0x413D, r24	; 0x80413d <_ZL23LastKadrEEPChargeUpdate>
    280e:	90 93 3e 41 	sts	0x413E, r25	; 0x80413e <_ZL23LastKadrEEPChargeUpdate+0x1>
    2812:	a0 93 3f 41 	sts	0x413F, r26	; 0x80413f <_ZL23LastKadrEEPChargeUpdate+0x2>
    2816:	b0 93 40 41 	sts	0x4140, r27	; 0x804140 <_ZL23LastKadrEEPChargeUpdate+0x3>
    }
    
	INLN bool Save_Async(uint16_t adr, void* data, uint8_t cnt)
	{
		
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    281a:	ef 99       	sbic	0x1d, 7	; 29
    281c:	4e c0       	rjmp	.+156    	; 0x28ba <_ZL29SaveChargeAndStateToEEP_Asyncv+0xc0>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    281e:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    2820:	8d e1       	ldi	r24, 0x1D	; 29
    2822:	e0 e0       	ldi	r30, 0x00	; 0
    2824:	f0 e4       	ldi	r31, 0x40	; 64
    2826:	af e9       	ldi	r26, 0x9F	; 159
    2828:	b2 e4       	ldi	r27, 0x42	; 66
    282a:	01 90       	ld	r0, Z+
    282c:	0d 92       	st	X+, r0
    282e:	8a 95       	dec	r24
    2830:	e1 f7       	brne	.-8      	; 0x282a <_ZL29SaveChargeAndStateToEEP_Asyncv+0x30>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    2832:	80 e2       	ldi	r24, 0x20	; 32
    2834:	94 e1       	ldi	r25, 0x14	; 20
    2836:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <eep+0x22>
    283a:	90 93 c2 42 	sts	0x42C2, r25	; 0x8042c2 <eep+0x23>
		writeN = cnt;
    283e:	8d e1       	ldi	r24, 0x1D	; 29
    2840:	80 93 bf 42 	sts	0x42BF, r24	; 0x8042bf <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    2844:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    2848:	83 70       	andi	r24, 0x03	; 3
    284a:	e1 f7       	brne	.-8      	; 0x2844 <_ZL29SaveChargeAndStateToEEP_Asyncv+0x4a>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    284c:	8d e1       	ldi	r24, 0x1D	; 29
    284e:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
		GPR.GPR1 |= BUSY_GPR1_BIT;

		_beginSave(adr,data,cnt);		
		
		timout = 2;		
    2852:	82 e0       	ldi	r24, 0x02	; 2
    2854:	80 93 c0 42 	sts	0x42C0, r24	; 0x8042c0 <eep+0x21>
		// критическая секция кода
		cli();
    2858:	f8 94       	cli
		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    285a:	e0 91 c1 42 	lds	r30, 0x42C1	; 0x8042c1 <eep+0x22>
    285e:	f0 91 c2 42 	lds	r31, 0x42C2	; 0x8042c2 <eep+0x23>
    2862:	10 82       	st	Z, r1
		// clear eeprom ready flag
		NVMCTRL.INTFLAGS = 1;
    2864:	81 e0       	ldi	r24, 0x01	; 1
    2866:	80 93 04 10 	sts	0x1004, r24	; 0x801004 <__TEXT_REGION_LENGTH__+0x7e1004>
		// erase irq Oh 
		NVMCTRL.INTCTRL = 1;
    286a:	80 93 03 10 	sts	0x1003, r24	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		// check if eeprom not busy run erase end irq Now
		if (NVMCTRL.INTFLAGS) _isr();
    286e:	80 91 04 10 	lds	r24, 0x1004	; 0x801004 <__TEXT_REGION_LENGTH__+0x7e1004>
    2872:	88 23       	and	r24, r24
    2874:	09 f1       	breq	.+66     	; 0x28b8 <_ZL29SaveChargeAndStateToEEP_Asyncv+0xbe>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    2876:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    287a:	82 e1       	ldi	r24, 0x12	; 18
    287c:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    2880:	80 e0       	ldi	r24, 0x00	; 0
    2882:	90 91 bf 42 	lds	r25, 0x42BF	; 0x8042bf <eep+0x20>
    2886:	89 17       	cp	r24, r25
    2888:	98 f4       	brcc	.+38     	; 0x28b0 <_ZL29SaveChargeAndStateToEEP_Asyncv+0xb6>
    288a:	a0 91 c1 42 	lds	r26, 0x42C1	; 0x8042c1 <eep+0x22>
    288e:	b0 91 c2 42 	lds	r27, 0x42C2	; 0x8042c2 <eep+0x23>
    2892:	9d 01       	movw	r18, r26
    2894:	2f 5f       	subi	r18, 0xFF	; 255
    2896:	3f 4f       	sbci	r19, 0xFF	; 255
    2898:	20 93 c1 42 	sts	0x42C1, r18	; 0x8042c1 <eep+0x22>
    289c:	30 93 c2 42 	sts	0x42C2, r19	; 0x8042c2 <eep+0x23>
    28a0:	e8 2f       	mov	r30, r24
    28a2:	f0 e0       	ldi	r31, 0x00	; 0
    28a4:	e1 56       	subi	r30, 0x61	; 97
    28a6:	fd 4b       	sbci	r31, 0xBD	; 189
    28a8:	90 81       	ld	r25, Z
    28aa:	9c 93       	st	X, r25
    28ac:	8f 5f       	subi	r24, 0xFF	; 255
    28ae:	e9 cf       	rjmp	.-46     	; 0x2882 <_ZL29SaveChargeAndStateToEEP_Asyncv+0x88>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    28b0:	80 e0       	ldi	r24, 0x00	; 0
    28b2:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    28b6:	ef 98       	cbi	0x1d, 7	; 29
		NVMCTRL.INTFLAGS = 1;
		// erase irq Oh 
		NVMCTRL.INTCTRL = 1;
		// check if eeprom not busy run erase end irq Now
		if (NVMCTRL.INTFLAGS) _isr();
		sei();
    28b8:	78 94       	sei
    28ba:	08 95       	ret

000028bc <_Z20FLASH_spm_write_wordmj>:
	                     "sts %0, r0\n\t"    /* restore RAMPZ*/
	                     "pop r0 \n\t"       /* restore R0*/
	                     :
	                     : "i"(_SFR_MEM_ADDR(RAMPZ)), "r"((uint32_t)(address)), "r"((uint16_t)(word))
	                     : "r30", "r31" /* Clobber R30, R31 to indicate they are used here*/
	); 
    28bc:	0f 92       	push	r0
    28be:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x7e003b>
    28c2:	0f 92       	push	r0
    28c4:	0a 01       	movw	r0, r20
    28c6:	fb 01       	movw	r30, r22
    28c8:	80 93 3b 00 	sts	0x003B, r24	; 0x80003b <__TEXT_REGION_LENGTH__+0x7e003b>
    28cc:	e8 95       	spm
    28ce:	11 24       	eor	r1, r1
    28d0:	0f 90       	pop	r0
    28d2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x7e003b>
    28d6:	0f 90       	pop	r0
    28d8:	08 95       	ret

000028da <_Z19FLASH_write_flash_njPhhb>:
}

inline nvmctrl_status_t FLASH_write_flash_n(uint16_t from,  uint8_t *data, uint8_t n, bool erase=true)
{
    28da:	6f 92       	push	r6
    28dc:	7f 92       	push	r7
    28de:	8f 92       	push	r8
    28e0:	9f 92       	push	r9
    28e2:	af 92       	push	r10
    28e4:	bf 92       	push	r11
    28e6:	cf 92       	push	r12
    28e8:	df 92       	push	r13
    28ea:	ef 92       	push	r14
    28ec:	ff 92       	push	r15
    28ee:	0f 93       	push	r16
    28f0:	1f 93       	push	r17
    28f2:	cf 93       	push	r28
    28f4:	df 93       	push	r29
    28f6:	6c 01       	movw	r12, r24
    28f8:	16 2f       	mov	r17, r22
    28fa:	07 2f       	mov	r16, r23
    28fc:	c4 2f       	mov	r28, r20
	uint16_t *word_buffer = (uint16_t *)data;

	/* Wait for completion of previous operation */
	while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm))
    28fe:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    2902:	83 70       	andi	r24, 0x03	; 3
    2904:	e1 f7       	brne	.-8      	; 0x28fe <_Z19FLASH_write_flash_njPhhb+0x24>
	;
	if (erase)
    2906:	21 11       	cpse	r18, r1
    2908:	14 c0       	rjmp	.+40     	; 0x2932 <_Z19FLASH_write_flash_njPhhb+0x58>
		while (NVMCTRL.STATUS & NVMCTRL_FBUSY_bm)
		;
	}

	/*A change from one command to another must always go through NOCMD or NOOP*/
	ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
    290a:	80 e0       	ldi	r24, 0x00	; 0
    290c:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>

	/* Write the flash page */
	ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_FLWR_gc);
    2910:	82 e0       	ldi	r24, 0x02	; 2
    2912:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>

	/* Write data to the page buffer */
	for (uint16_t i = 0; i < n / 2; i++) {
    2916:	c6 95       	lsr	r28
    2918:	d0 e0       	ldi	r29, 0x00	; 0
    291a:	a1 2e       	mov	r10, r17
    291c:	b0 2e       	mov	r11, r16
    291e:	00 e0       	ldi	r16, 0x00	; 0
    2920:	10 e0       	ldi	r17, 0x00	; 0
		FLASH_spm_write_word(0x18000 + from + (i * 2), word_buffer[i]);
    2922:	e1 2c       	mov	r14, r1
    2924:	f1 2c       	mov	r15, r1
    2926:	80 e8       	ldi	r24, 0x80	; 128
    2928:	d8 0e       	add	r13, r24
    292a:	81 e0       	ldi	r24, 0x01	; 1
    292c:	e8 1e       	adc	r14, r24
    292e:	f1 1c       	adc	r15, r1
    2930:	14 c0       	rjmp	.+40     	; 0x295a <_Z19FLASH_write_flash_njPhhb+0x80>
	while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm))
	;
	if (erase)
	{
		/* Erase the flash page */
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_FLPER_gc);
    2932:	88 e0       	ldi	r24, 0x08	; 8
    2934:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>

		/* Perform a dummy write to this address to update the address register in NVMCTL */
		FLASH_spm_write_word(0x18000 + from, 0);
    2938:	c6 01       	movw	r24, r12
    293a:	a0 e0       	ldi	r26, 0x00	; 0
    293c:	b0 e0       	ldi	r27, 0x00	; 0
    293e:	bc 01       	movw	r22, r24
    2940:	cd 01       	movw	r24, r26
    2942:	70 58       	subi	r23, 0x80	; 128
    2944:	8e 4f       	sbci	r24, 0xFE	; 254
    2946:	9f 4f       	sbci	r25, 0xFF	; 255
    2948:	40 e0       	ldi	r20, 0x00	; 0
    294a:	50 e0       	ldi	r21, 0x00	; 0
    294c:	0e 94 5e 14 	call	0x28bc	; 0x28bc <_Z20FLASH_spm_write_wordmj>

		/* Wait for completion of previous operation */
		while (NVMCTRL.STATUS & NVMCTRL_FBUSY_bm)
    2950:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    2954:	80 fd       	sbrc	r24, 0
    2956:	fc cf       	rjmp	.-8      	; 0x2950 <_Z19FLASH_write_flash_njPhhb+0x76>
    2958:	d8 cf       	rjmp	.-80     	; 0x290a <_Z19FLASH_write_flash_njPhhb+0x30>

	/* Write the flash page */
	ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_FLWR_gc);

	/* Write data to the page buffer */
	for (uint16_t i = 0; i < n / 2; i++) {
    295a:	0c 17       	cp	r16, r28
    295c:	1d 07       	cpc	r17, r29
    295e:	a0 f4       	brcc	.+40     	; 0x2988 <_Z19FLASH_write_flash_njPhhb+0xae>
		FLASH_spm_write_word(0x18000 + from + (i * 2), word_buffer[i]);
    2960:	f5 01       	movw	r30, r10
    2962:	41 91       	ld	r20, Z+
    2964:	51 91       	ld	r21, Z+
    2966:	5f 01       	movw	r10, r30
    2968:	c8 01       	movw	r24, r16
    296a:	88 0f       	add	r24, r24
    296c:	99 1f       	adc	r25, r25
    296e:	36 01       	movw	r6, r12
    2970:	47 01       	movw	r8, r14
    2972:	68 0e       	add	r6, r24
    2974:	79 1e       	adc	r7, r25
    2976:	81 1c       	adc	r8, r1
    2978:	91 1c       	adc	r9, r1
    297a:	c4 01       	movw	r24, r8
    297c:	b3 01       	movw	r22, r6
    297e:	0e 94 5e 14 	call	0x28bc	; 0x28bc <_Z20FLASH_spm_write_wordmj>

	/* Write the flash page */
	ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_FLWR_gc);

	/* Write data to the page buffer */
	for (uint16_t i = 0; i < n / 2; i++) {
    2982:	0f 5f       	subi	r16, 0xFF	; 255
    2984:	1f 4f       	sbci	r17, 0xFF	; 255
    2986:	e9 cf       	rjmp	.-46     	; 0x295a <_Z19FLASH_write_flash_njPhhb+0x80>
		FLASH_spm_write_word(0x18000 + from + (i * 2), word_buffer[i]);
	}

	/* Clear the current command */
	ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
    2988:	80 e0       	ldi	r24, 0x00	; 0
    298a:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>

	if (NVMCTRL.STATUS & NVMCTRL_ERROR_gm)
    298e:	90 91 02 10 	lds	r25, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    2992:	90 77       	andi	r25, 0x70	; 112
    2994:	81 e0       	ldi	r24, 0x01	; 1
    2996:	09 f4       	brne	.+2      	; 0x299a <_Z19FLASH_write_flash_njPhhb+0xc0>
    2998:	80 e0       	ldi	r24, 0x00	; 0
	return NVM_ERROR;
	else
	return NVM_OK;
}
    299a:	df 91       	pop	r29
    299c:	cf 91       	pop	r28
    299e:	1f 91       	pop	r17
    29a0:	0f 91       	pop	r16
    29a2:	ff 90       	pop	r15
    29a4:	ef 90       	pop	r14
    29a6:	df 90       	pop	r13
    29a8:	cf 90       	pop	r12
    29aa:	bf 90       	pop	r11
    29ac:	af 90       	pop	r10
    29ae:	9f 90       	pop	r9
    29b0:	8f 90       	pop	r8
    29b2:	7f 90       	pop	r7
    29b4:	6f 90       	pop	r6
    29b6:	08 95       	ret

000029b8 <_ZN8ltc2942c7StopGetEv>:
	}
	
	private:
	
	static void StopGet(void)
    29b8:	8f 92       	push	r8
    29ba:	9f 92       	push	r9
    29bc:	af 92       	push	r10
    29be:	bf 92       	push	r11
    29c0:	cf 92       	push	r12
    29c2:	df 92       	push	r13
    29c4:	ef 92       	push	r14
    29c6:	ff 92       	push	r15
    29c8:	cf 93       	push	r28
    29ca:	df 93       	push	r29
{
	return 6.0/0xFFFF*rowV;
}
INLN static float ScaleCharge(uint32_t rowC)
{
	return 0.085/128 * rowC / 1000.0;
    29cc:	60 91 89 42 	lds	r22, 0x4289	; 0x804289 <_ZN8ltc2942c5CargeE>
    29d0:	70 91 8a 42 	lds	r23, 0x428A	; 0x80428a <_ZN8ltc2942c5CargeE+0x1>
    29d4:	80 91 8b 42 	lds	r24, 0x428B	; 0x80428b <_ZN8ltc2942c5CargeE+0x2>
    29d8:	90 91 8c 42 	lds	r25, 0x428C	; 0x80428c <_ZN8ltc2942c5CargeE+0x3>
    29dc:	0e 94 b6 27 	call	0x4f6c	; 0x4f6c <__floatunsisf>
    29e0:	2b e7       	ldi	r18, 0x7B	; 123
    29e2:	34 e1       	ldi	r19, 0x14	; 20
    29e4:	4e e2       	ldi	r20, 0x2E	; 46
    29e6:	5a e3       	ldi	r21, 0x3A	; 58
    29e8:	0e 94 6d 28 	call	0x50da	; 0x50da <__mulsf3>
    29ec:	20 e0       	ldi	r18, 0x00	; 0
    29ee:	30 e0       	ldi	r19, 0x00	; 0
    29f0:	4a e7       	ldi	r20, 0x7A	; 122
    29f2:	54 e4       	ldi	r21, 0x44	; 68
    29f4:	0e 94 15 27 	call	0x4e2a	; 0x4e2a <__divsf3>
    29f8:	9b 01       	movw	r18, r22
    29fa:	ac 01       	movw	r20, r24
	
	private:
	
	static void StopGet(void)
	{
		pdata.AccCharge = ScaleCharge(Carge.qz);
    29fc:	60 93 6c 42 	sts	0x426C, r22	; 0x80426c <_ZN8ltc2942c5pdataE+0x1>
    2a00:	70 93 6d 42 	sts	0x426D, r23	; 0x80426d <_ZN8ltc2942c5pdataE+0x2>
    2a04:	80 93 6e 42 	sts	0x426E, r24	; 0x80426e <_ZN8ltc2942c5pdataE+0x3>
    2a08:	90 93 6f 42 	sts	0x426F, r25	; 0x80426f <_ZN8ltc2942c5pdataE+0x4>
		pdata.remainCharge = *BatVolum - pdata.AccCharge;
    2a0c:	c0 91 69 42 	lds	r28, 0x4269	; 0x804269 <_ZN8ltc2942c8BatVolumE>
    2a10:	d0 91 6a 42 	lds	r29, 0x426A	; 0x80426a <_ZN8ltc2942c8BatVolumE+0x1>
    2a14:	68 81       	ld	r22, Y
    2a16:	79 81       	ldd	r23, Y+1	; 0x01
    2a18:	8a 81       	ldd	r24, Y+2	; 0x02
    2a1a:	9b 81       	ldd	r25, Y+3	; 0x03
    2a1c:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <__subsf3>
    2a20:	6b 01       	movw	r12, r22
    2a22:	7c 01       	movw	r14, r24
    2a24:	60 93 70 42 	sts	0x4270, r22	; 0x804270 <_ZN8ltc2942c5pdataE+0x5>
    2a28:	70 93 71 42 	sts	0x4271, r23	; 0x804271 <_ZN8ltc2942c5pdataE+0x6>
    2a2c:	80 93 72 42 	sts	0x4272, r24	; 0x804272 <_ZN8ltc2942c5pdataE+0x7>
    2a30:	90 93 73 42 	sts	0x4273, r25	; 0x804273 <_ZN8ltc2942c5pdataE+0x8>
		
		if (pdata.remainCharge < 0) pdata.proc = 0;
    2a34:	20 e0       	ldi	r18, 0x00	; 0
    2a36:	30 e0       	ldi	r19, 0x00	; 0
    2a38:	a9 01       	movw	r20, r18
    2a3a:	0e 94 10 27 	call	0x4e20	; 0x4e20 <__cmpsf2>
    2a3e:	87 ff       	sbrs	r24, 7
    2a40:	07 c0       	rjmp	.+14     	; 0x2a50 <_ZN8ltc2942c7StopGetEv+0x98>
    2a42:	10 92 74 42 	sts	0x4274, r1	; 0x804274 <_ZN8ltc2942c5pdataE+0x9>
		else pdata.proc = pdata.remainCharge/ *BatVolum*100;
		if (pdata.remainCharge < 0) pdata.HoursLleft = 0;
    2a46:	10 92 75 42 	sts	0x4275, r1	; 0x804275 <_ZN8ltc2942c5pdataE+0xa>
    2a4a:	10 92 76 42 	sts	0x4276, r1	; 0x804276 <_ZN8ltc2942c5pdataE+0xb>
    2a4e:	36 c0       	rjmp	.+108    	; 0x2abc <_ZN8ltc2942c7StopGetEv+0x104>
	{
		pdata.AccCharge = ScaleCharge(Carge.qz);
		pdata.remainCharge = *BatVolum - pdata.AccCharge;
		
		if (pdata.remainCharge < 0) pdata.proc = 0;
		else pdata.proc = pdata.remainCharge/ *BatVolum*100;
    2a50:	28 81       	ld	r18, Y
    2a52:	39 81       	ldd	r19, Y+1	; 0x01
    2a54:	4a 81       	ldd	r20, Y+2	; 0x02
    2a56:	5b 81       	ldd	r21, Y+3	; 0x03
    2a58:	c7 01       	movw	r24, r14
    2a5a:	b6 01       	movw	r22, r12
    2a5c:	0e 94 15 27 	call	0x4e2a	; 0x4e2a <__divsf3>
    2a60:	20 e0       	ldi	r18, 0x00	; 0
    2a62:	30 e0       	ldi	r19, 0x00	; 0
    2a64:	48 ec       	ldi	r20, 0xC8	; 200
    2a66:	52 e4       	ldi	r21, 0x42	; 66
    2a68:	0e 94 6d 28 	call	0x50da	; 0x50da <__mulsf3>
    2a6c:	0e 94 87 27 	call	0x4f0e	; 0x4f0e <__fixunssfsi>
    2a70:	60 93 74 42 	sts	0x4274, r22	; 0x804274 <_ZN8ltc2942c5pdataE+0x9>
		if (pdata.remainCharge < 0) pdata.HoursLleft = 0;
		else if (expfltI > 1) pdata.HoursLleft =  pdata.remainCharge*1000/expfltI;
    2a74:	80 90 29 40 	lds	r8, 0x4029	; 0x804029 <_ZN8ltc2942c7expfltIE>
    2a78:	90 90 2a 40 	lds	r9, 0x402A	; 0x80402a <_ZN8ltc2942c7expfltIE+0x1>
    2a7c:	a0 90 2b 40 	lds	r10, 0x402B	; 0x80402b <_ZN8ltc2942c7expfltIE+0x2>
    2a80:	b0 90 2c 40 	lds	r11, 0x402C	; 0x80402c <_ZN8ltc2942c7expfltIE+0x3>
    2a84:	20 e0       	ldi	r18, 0x00	; 0
    2a86:	30 e0       	ldi	r19, 0x00	; 0
    2a88:	40 e8       	ldi	r20, 0x80	; 128
    2a8a:	5f e3       	ldi	r21, 0x3F	; 63
    2a8c:	c5 01       	movw	r24, r10
    2a8e:	b4 01       	movw	r22, r8
    2a90:	0e 94 68 28 	call	0x50d0	; 0x50d0 <__gesf2>
    2a94:	18 16       	cp	r1, r24
    2a96:	94 f4       	brge	.+36     	; 0x2abc <_ZN8ltc2942c7StopGetEv+0x104>
    2a98:	20 e0       	ldi	r18, 0x00	; 0
    2a9a:	30 e0       	ldi	r19, 0x00	; 0
    2a9c:	4a e7       	ldi	r20, 0x7A	; 122
    2a9e:	54 e4       	ldi	r21, 0x44	; 68
    2aa0:	c7 01       	movw	r24, r14
    2aa2:	b6 01       	movw	r22, r12
    2aa4:	0e 94 6d 28 	call	0x50da	; 0x50da <__mulsf3>
    2aa8:	a5 01       	movw	r20, r10
    2aaa:	94 01       	movw	r18, r8
    2aac:	0e 94 15 27 	call	0x4e2a	; 0x4e2a <__divsf3>
    2ab0:	0e 94 87 27 	call	0x4f0e	; 0x4f0e <__fixunssfsi>
    2ab4:	60 93 75 42 	sts	0x4275, r22	; 0x804275 <_ZN8ltc2942c5pdataE+0xa>
    2ab8:	70 93 76 42 	sts	0x4276, r23	; 0x804276 <_ZN8ltc2942c5pdataE+0xb>
		
		StateGetC = 0;
    2abc:	10 92 87 42 	sts	0x4287, r1	; 0x804287 <_ZN8ltc2942c9StateGetCE>
		twi.Deinitialize();
	}
    2ac0:	df 91       	pop	r29
    2ac2:	cf 91       	pop	r28
    2ac4:	ff 90       	pop	r15
    2ac6:	ef 90       	pop	r14
    2ac8:	df 90       	pop	r13
    2aca:	cf 90       	pop	r12
    2acc:	bf 90       	pop	r11
    2ace:	af 90       	pop	r10
    2ad0:	9f 90       	pop	r9
    2ad2:	8f 90       	pop	r8
		else pdata.proc = pdata.remainCharge/ *BatVolum*100;
		if (pdata.remainCharge < 0) pdata.HoursLleft = 0;
		else if (expfltI > 1) pdata.HoursLleft =  pdata.remainCharge*1000/expfltI;
		
		StateGetC = 0;
		twi.Deinitialize();
    2ad4:	0c 94 44 13 	jmp	0x2688	; 0x2688 <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>

00002ad8 <__vector_36>:
#define NO_POWER_LEN (sizeof(uint32_t)+sizeof(uint8_t)+sizeof(charge_t))
#define EEP_UPDATE_KADRS 900 //30min
#define DEFAULT_KADR -100000000
#define WDTO_N WDTO_250MS

EEPROM_T(eep);
    2ad8:	1f 92       	push	r1
    2ada:	0f 92       	push	r0
    2adc:	0f b6       	in	r0, 0x3f	; 63
    2ade:	0f 92       	push	r0
    2ae0:	11 24       	eor	r1, r1
    2ae2:	0b b6       	in	r0, 0x3b	; 59
    2ae4:	0f 92       	push	r0
    2ae6:	2f 93       	push	r18
    2ae8:	3f 93       	push	r19
    2aea:	4f 93       	push	r20
    2aec:	5f 93       	push	r21
    2aee:	6f 93       	push	r22
    2af0:	7f 93       	push	r23
    2af2:	8f 93       	push	r24
    2af4:	9f 93       	push	r25
    2af6:	af 93       	push	r26
    2af8:	bf 93       	push	r27
    2afa:	ef 93       	push	r30
    2afc:	ff 93       	push	r31
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    2afe:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    2b02:	82 e1       	ldi	r24, 0x12	; 18
    2b04:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    2b08:	80 e0       	ldi	r24, 0x00	; 0
    2b0a:	90 91 bf 42 	lds	r25, 0x42BF	; 0x8042bf <eep+0x20>
    2b0e:	89 17       	cp	r24, r25
    2b10:	98 f4       	brcc	.+38     	; 0x2b38 <__vector_36+0x60>
    2b12:	a0 91 c1 42 	lds	r26, 0x42C1	; 0x8042c1 <eep+0x22>
    2b16:	b0 91 c2 42 	lds	r27, 0x42C2	; 0x8042c2 <eep+0x23>
    2b1a:	9d 01       	movw	r18, r26
    2b1c:	2f 5f       	subi	r18, 0xFF	; 255
    2b1e:	3f 4f       	sbci	r19, 0xFF	; 255
    2b20:	20 93 c1 42 	sts	0x42C1, r18	; 0x8042c1 <eep+0x22>
    2b24:	30 93 c2 42 	sts	0x42C2, r19	; 0x8042c2 <eep+0x23>
    2b28:	e8 2f       	mov	r30, r24
    2b2a:	f0 e0       	ldi	r31, 0x00	; 0
    2b2c:	e1 56       	subi	r30, 0x61	; 97
    2b2e:	fd 4b       	sbci	r31, 0xBD	; 189
    2b30:	90 81       	ld	r25, Z
    2b32:	9c 93       	st	X, r25
    2b34:	8f 5f       	subi	r24, 0xFF	; 255
    2b36:	e9 cf       	rjmp	.-46     	; 0x2b0a <__vector_36+0x32>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    2b38:	80 e0       	ldi	r24, 0x00	; 0
    2b3a:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    2b3e:	ef 98       	cbi	0x1d, 7	; 29
    2b40:	ff 91       	pop	r31
    2b42:	ef 91       	pop	r30
    2b44:	bf 91       	pop	r27
    2b46:	af 91       	pop	r26
    2b48:	9f 91       	pop	r25
    2b4a:	8f 91       	pop	r24
    2b4c:	7f 91       	pop	r23
    2b4e:	6f 91       	pop	r22
    2b50:	5f 91       	pop	r21
    2b52:	4f 91       	pop	r20
    2b54:	3f 91       	pop	r19
    2b56:	2f 91       	pop	r18
    2b58:	0f 90       	pop	r0
    2b5a:	0b be       	out	0x3b, r0	; 59
    2b5c:	0f 90       	pop	r0
    2b5e:	0f be       	out	0x3f, r0	; 63
    2b60:	0f 90       	pop	r0
    2b62:	1f 90       	pop	r1
    2b64:	18 95       	reti

00002b66 <__vector_1>:
INSTATCE_LTC2942C(LTC2942);
INST_CLOCK;
    2b66:	1f 92       	push	r1
    2b68:	0f 92       	push	r0
    2b6a:	0f b6       	in	r0, 0x3f	; 63
    2b6c:	0f 92       	push	r0
    2b6e:	11 24       	eor	r1, r1
    2b70:	0b b6       	in	r0, 0x3b	; 59
    2b72:	0f 92       	push	r0
    2b74:	2f 93       	push	r18
    2b76:	3f 93       	push	r19
    2b78:	4f 93       	push	r20
    2b7a:	5f 93       	push	r21
    2b7c:	6f 93       	push	r22
    2b7e:	7f 93       	push	r23
    2b80:	8f 93       	push	r24
    2b82:	9f 93       	push	r25
    2b84:	af 93       	push	r26
    2b86:	bf 93       	push	r27
    2b88:	ef 93       	push	r30
    2b8a:	ff 93       	push	r31
    2b8c:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
    2b90:	80 ff       	sbrs	r24, 0
    2b92:	13 c0       	rjmp	.+38     	; 0x2bba <__vector_1+0x54>
		GPR.GPR0 |= 0x80;
	}
  }
	INLN void _nmi(void)
	{
		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    2b94:	64 e1       	ldi	r22, 0x14	; 20
    2b96:	88 e6       	ldi	r24, 0x68	; 104
    2b98:	90 e0       	ldi	r25, 0x00	; 0
    2b9a:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc       /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    2b9e:	60 e0       	ldi	r22, 0x00	; 0
    2ba0:	80 e6       	ldi	r24, 0x60	; 96
    2ba2:	90 e0       	ldi	r25, 0x00	; 0
    2ba4:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_CLKSEL_OSCHF_gc /* Internal clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);
		
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    2ba8:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    2bac:	80 fd       	sbrc	r24, 0
    2bae:	fc cf       	rjmp	.-8      	; 0x2ba8 <__vector_1+0x42>
		
		/* Clear the CFD interrupt flag */
		CLKCTRL.MCLKINTFLAGS = CLKCTRL_CFD_bm;		
    2bb0:	81 e0       	ldi	r24, 0x01	; 1
    2bb2:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
					
		QzError = true;
    2bb6:	80 93 67 42 	sts	0x4267, r24	; 0x804267 <Clock+0x1>
    2bba:	ff 91       	pop	r31
    2bbc:	ef 91       	pop	r30
    2bbe:	bf 91       	pop	r27
    2bc0:	af 91       	pop	r26
    2bc2:	9f 91       	pop	r25
    2bc4:	8f 91       	pop	r24
    2bc6:	7f 91       	pop	r23
    2bc8:	6f 91       	pop	r22
    2bca:	5f 91       	pop	r21
    2bcc:	4f 91       	pop	r20
    2bce:	3f 91       	pop	r19
    2bd0:	2f 91       	pop	r18
    2bd2:	0f 90       	pop	r0
    2bd4:	0b be       	out	0x3b, r0	; 59
    2bd6:	0f 90       	pop	r0
    2bd8:	0f be       	out	0x3f, r0	; 63
    2bda:	0f 90       	pop	r0
    2bdc:	1f 90       	pop	r1
    2bde:	18 95       	reti

00002be0 <__vector_9>:
    2be0:	1f 92       	push	r1
    2be2:	0f 92       	push	r0
    2be4:	0f b6       	in	r0, 0x3f	; 63
    2be6:	0f 92       	push	r0
    2be8:	11 24       	eor	r1, r1
    2bea:	8f 93       	push	r24
		else return false;
	}
   
  INLN void _ovf(void)
  {
	TCA.SINGLE.INTFLAGS = TCA_SINGLE_OVF_bm;
    2bec:	81 e0       	ldi	r24, 0x01	; 1
    2bee:	80 93 0b 0a 	sts	0x0A0B, r24	; 0x800a0b <__TEXT_REGION_LENGTH__+0x7e0a0b>
	GPR.GPR0 |= 0x40;
    2bf2:	e6 9a       	sbi	0x1c, 6	; 28
	if (--s2cnt == 0)
    2bf4:	80 91 66 42 	lds	r24, 0x4266	; 0x804266 <Clock>
    2bf8:	81 50       	subi	r24, 0x01	; 1
    2bfa:	19 f0       	breq	.+6      	; 0x2c02 <__vector_9+0x22>
    2bfc:	80 93 66 42 	sts	0x4266, r24	; 0x804266 <Clock>
    2c00:	04 c0       	rjmp	.+8      	; 0x2c0a <__vector_9+0x2a>
	{
		s2cnt = (clkSel == CLKRTC)? 69 : 64;
    2c02:	80 e4       	ldi	r24, 0x40	; 64
    2c04:	80 93 66 42 	sts	0x4266, r24	; 0x804266 <Clock>
		GPR.GPR0 |= 0x80;
    2c08:	e7 9a       	sbi	0x1c, 7	; 28
    2c0a:	8f 91       	pop	r24
    2c0c:	0f 90       	pop	r0
    2c0e:	0f be       	out	0x3f, r0	; 63
    2c10:	0f 90       	pop	r0
    2c12:	1f 90       	pop	r1
    2c14:	18 95       	reti

00002c16 <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>:
	TWI.MCTRLA &= ~(1 << TWI_ENABLE_bp);
	// Force bus to go in idle state
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;	
}

bool Write(uint16_t addr, uint8_t *data, uint8_t dataLength)
    2c16:	df 92       	push	r13
    2c18:	ef 92       	push	r14
    2c1a:	ff 92       	push	r15
    2c1c:	0f 93       	push	r16
    2c1e:	1f 93       	push	r17
    2c20:	cf 93       	push	r28
    2c22:	df 93       	push	r29
    2c24:	ec 01       	movw	r28, r24
    2c26:	16 2f       	mov	r17, r22
    2c28:	d7 2e       	mov	r13, r23
    2c2a:	7a 01       	movw	r14, r20
    2c2c:	02 2f       	mov	r16, r18
{
	bool retStatus = false;
	
	if (!IsBusy())
    2c2e:	0e 94 bd 13 	call	0x277a	; 0x277a <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.7>
    2c32:	81 11       	cpse	r24, r1
    2c34:	12 c0       	rjmp	.+36     	; 0x2c5a <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh+0x44>
	{
		return GPR.GPR1 & (1 << (twiNo+5));
	}
	INLN void _busy_on(void)
	{
		GPR.GPR1 |= (1 << (twiNo+5));
    2c36:	ed 9a       	sbi	0x1d, 5	; 29
	bool retStatus = false;
	
	if (!IsBusy())
	{
		_busy_on(); //busy = true;
		address = addr;
    2c38:	18 83       	st	Y, r17
    2c3a:	d9 82       	std	Y+1, r13	; 0x01
		switchToRead = false;
    2c3c:	18 86       	std	Y+8, r1	; 0x08
		writePtr = data;
    2c3e:	ea 82       	std	Y+2, r14	; 0x02
    2c40:	fb 82       	std	Y+3, r15	; 0x03
		writeLength = dataLength;
    2c42:	0c 83       	std	Y+4, r16	; 0x04
		readPtr = NULL;
    2c44:	1d 82       	std	Y+5, r1	; 0x05
    2c46:	1e 82       	std	Y+6, r1	; 0x06
		readLength = 0;
    2c48:	1f 82       	std	Y+7, r1	; 0x07
		errorState = I2C_ERROR_NONE;
    2c4a:	19 86       	std	Y+9, r1	; 0x09
	return I2C_STATE_RX;
}

 i2c_event_states_t I2C_EVENT_SEND_WR_ADDR(void)
{
	TWI.MADDR = (uint8_t) (address << 1);
    2c4c:	11 0f       	add	r17, r17
    2c4e:	10 93 07 09 	sts	0x0907, r17	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	state = I2C_EVENT_SEND_RD_ADDR();
}

 void WriteStart(void)
{
	state = I2C_EVENT_SEND_WR_ADDR();
    2c52:	83 e0       	ldi	r24, 0x03	; 3
    2c54:	8a 87       	std	Y+10, r24	; 0x0a
    2c56:	81 e0       	ldi	r24, 0x01	; 1
    2c58:	01 c0       	rjmp	.+2      	; 0x2c5c <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh+0x46>
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;	
}

bool Write(uint16_t addr, uint8_t *data, uint8_t dataLength)
{
	bool retStatus = false;
    2c5a:	80 e0       	ldi	r24, 0x00	; 0
		WriteStart();
		retStatus = true;
	}
	
	return retStatus;
}
    2c5c:	df 91       	pop	r29
    2c5e:	cf 91       	pop	r28
    2c60:	1f 91       	pop	r17
    2c62:	0f 91       	pop	r16
    2c64:	ff 90       	pop	r15
    2c66:	ef 90       	pop	r14
    2c68:	df 90       	pop	r13
    2c6a:	08 95       	ret

00002c6c <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>:
	}
	
	return retStatus;
}

bool WriteRead(uint16_t addr, uint8_t *writeData, uint8_t wl, uint8_t *readData, uint8_t rl)
    2c6c:	af 92       	push	r10
    2c6e:	bf 92       	push	r11
    2c70:	cf 92       	push	r12
    2c72:	df 92       	push	r13
    2c74:	ef 92       	push	r14
    2c76:	ff 92       	push	r15
    2c78:	0f 93       	push	r16
    2c7a:	1f 93       	push	r17
    2c7c:	cf 93       	push	r28
    2c7e:	df 93       	push	r29
    2c80:	ec 01       	movw	r28, r24
    2c82:	f6 2e       	mov	r15, r22
    2c84:	c7 2e       	mov	r12, r23
    2c86:	5a 01       	movw	r10, r20
    2c88:	d2 2e       	mov	r13, r18
{
	bool retStatus = false;
	
	if (!IsBusy())
    2c8a:	0e 94 bd 13 	call	0x277a	; 0x277a <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.7>
    2c8e:	81 11       	cpse	r24, r1
    2c90:	13 c0       	rjmp	.+38     	; 0x2cb8 <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h+0x4c>
	{
		return GPR.GPR1 & (1 << (twiNo+5));
	}
	INLN void _busy_on(void)
	{
		GPR.GPR1 |= (1 << (twiNo+5));
    2c92:	ed 9a       	sbi	0x1d, 5	; 29
	bool retStatus = false;
	
	if (!IsBusy())
	{
		_busy_on(); //busy = true;
		address = addr;
    2c94:	f8 82       	st	Y, r15
    2c96:	c9 82       	std	Y+1, r12	; 0x01
		switchToRead = true;
    2c98:	81 e0       	ldi	r24, 0x01	; 1
    2c9a:	88 87       	std	Y+8, r24	; 0x08
		writePtr = writeData;
    2c9c:	aa 82       	std	Y+2, r10	; 0x02
    2c9e:	bb 82       	std	Y+3, r11	; 0x03
		writeLength = wl;
    2ca0:	dc 82       	std	Y+4, r13	; 0x04
		readPtr = readData;
    2ca2:	0d 83       	std	Y+5, r16	; 0x05
    2ca4:	1e 83       	std	Y+6, r17	; 0x06
		readLength = rl;
    2ca6:	ef 82       	std	Y+7, r14	; 0x07
		errorState = I2C_ERROR_NONE;
    2ca8:	19 86       	std	Y+9, r1	; 0x09
	return I2C_STATE_RX;
}

 i2c_event_states_t I2C_EVENT_SEND_WR_ADDR(void)
{
	TWI.MADDR = (uint8_t) (address << 1);
    2caa:	ff 0c       	add	r15, r15
    2cac:	f0 92 07 09 	sts	0x0907, r15	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	state = I2C_EVENT_SEND_RD_ADDR();
}

 void WriteStart(void)
{
	state = I2C_EVENT_SEND_WR_ADDR();
    2cb0:	83 e0       	ldi	r24, 0x03	; 3
    2cb2:	8a 87       	std	Y+10, r24	; 0x0a
    2cb4:	81 e0       	ldi	r24, 0x01	; 1
    2cb6:	01 c0       	rjmp	.+2      	; 0x2cba <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h+0x4e>
	return retStatus;
}

bool WriteRead(uint16_t addr, uint8_t *writeData, uint8_t wl, uint8_t *readData, uint8_t rl)
{
	bool retStatus = false;
    2cb8:	80 e0       	ldi	r24, 0x00	; 0
		WriteStart();
		retStatus = true;
	}
	
	return retStatus;
}
    2cba:	df 91       	pop	r29
    2cbc:	cf 91       	pop	r28
    2cbe:	1f 91       	pop	r17
    2cc0:	0f 91       	pop	r16
    2cc2:	ff 90       	pop	r15
    2cc4:	ef 90       	pop	r14
    2cc6:	df 90       	pop	r13
    2cc8:	cf 90       	pop	r12
    2cca:	bf 90       	pop	r11
    2ccc:	af 90       	pop	r10
    2cce:	08 95       	ret

00002cd0 <_ZN8ltc2942c10TWIHandlerEv>:
		T_L= 0x0D,					// N Temperature LSB  R XXh
		THRESHOLD_T_HI=0x0E,		// O Temperature Threshold High R/W FFh
		THRESHOLD_T_LO=0x0F,		// P Temperature Threshold Low  R/W 00h
	};
	
	static void TWIHandler(void)
    2cd0:	8f 92       	push	r8
    2cd2:	9f 92       	push	r9
    2cd4:	af 92       	push	r10
    2cd6:	bf 92       	push	r11
    2cd8:	cf 92       	push	r12
    2cda:	df 92       	push	r13
    2cdc:	ef 92       	push	r14
    2cde:	ff 92       	push	r15
    2ce0:	0f 93       	push	r16
    2ce2:	1f 93       	push	r17
    2ce4:	cf 93       	push	r28
    2ce6:	df 93       	push	r29
	{
		if (!twi.IsBusy())
    2ce8:	0e 94 bd 13 	call	0x277a	; 0x277a <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.7>
    2cec:	81 11       	cpse	r24, r1
    2cee:	64 c1       	rjmp	.+712    	; 0x2fb8 <_ZN8ltc2942c10TWIHandlerEv+0x2e8>
		{
			if (StateGetC)
    2cf0:	80 91 87 42 	lds	r24, 0x4287	; 0x804287 <_ZN8ltc2942c9StateGetCE>
    2cf4:	88 23       	and	r24, r24
    2cf6:	09 f4       	brne	.+2      	; 0x2cfa <_ZN8ltc2942c10TWIHandlerEv+0x2a>
    2cf8:	18 c1       	rjmp	.+560    	; 0x2f2a <_ZN8ltc2942c10TWIHandlerEv+0x25a>
			{
				switch (StateGetC)
    2cfa:	c0 91 87 42 	lds	r28, 0x4287	; 0x804287 <_ZN8ltc2942c9StateGetCE>
    2cfe:	c5 30       	cpi	r28, 0x05	; 5
    2d00:	09 f4       	brne	.+2      	; 0x2d04 <_ZN8ltc2942c10TWIHandlerEv+0x34>
    2d02:	a8 c0       	rjmp	.+336    	; 0x2e54 <_ZN8ltc2942c10TWIHandlerEv+0x184>
    2d04:	80 f5       	brcc	.+96     	; 0x2d66 <_ZN8ltc2942c10TWIHandlerEv+0x96>
    2d06:	c1 30       	cpi	r28, 0x01	; 1
    2d08:	09 f4       	brne	.+2      	; 0x2d0c <_ZN8ltc2942c10TWIHandlerEv+0x3c>
    2d0a:	8e c0       	rjmp	.+284    	; 0x2e28 <_ZN8ltc2942c10TWIHandlerEv+0x158>
    2d0c:	c3 30       	cpi	r28, 0x03	; 3
    2d0e:	09 f0       	breq	.+2      	; 0x2d12 <_ZN8ltc2942c10TWIHandlerEv+0x42>
    2d10:	0c c1       	rjmp	.+536    	; 0x2f2a <_ZN8ltc2942c10TWIHandlerEv+0x25a>
						StateGetC = 2;
					}
					break;
					
					case 3:
					pdata.V = ScaleV((uint16_t) read[0]<<8 | read[1]);
    2d12:	60 91 8d 42 	lds	r22, 0x428D	; 0x80428d <_ZN8ltc2942c4readE>
    2d16:	70 91 8e 42 	lds	r23, 0x428E	; 0x80428e <_ZN8ltc2942c4readE+0x1>
    2d1a:	76 27       	eor	r23, r22
    2d1c:	67 27       	eor	r22, r23
    2d1e:	76 27       	eor	r23, r22
    2d20:	80 e0       	ldi	r24, 0x00	; 0
    2d22:	90 e0       	ldi	r25, 0x00	; 0
    2d24:	0e 94 b6 27 	call	0x4f6c	; 0x4f6c <__floatunsisf>
    2d28:	20 ec       	ldi	r18, 0xC0	; 192
    2d2a:	30 e0       	ldi	r19, 0x00	; 0
    2d2c:	40 ec       	ldi	r20, 0xC0	; 192
    2d2e:	58 e3       	ldi	r21, 0x38	; 56
    2d30:	0e 94 6d 28 	call	0x50da	; 0x50da <__mulsf3>
    2d34:	60 93 7b 42 	sts	0x427B, r22	; 0x80427b <_ZN8ltc2942c5pdataE+0x10>
    2d38:	70 93 7c 42 	sts	0x427C, r23	; 0x80427c <_ZN8ltc2942c5pdataE+0x11>
    2d3c:	80 93 7d 42 	sts	0x427D, r24	; 0x80427d <_ZN8ltc2942c5pdataE+0x12>
    2d40:	90 93 7e 42 	sts	0x427E, r25	; 0x80427e <_ZN8ltc2942c5pdataE+0x13>
					send[0] = CONTROL; send[1] = CONTT;
    2d44:	81 e0       	ldi	r24, 0x01	; 1
    2d46:	80 93 9c 42 	sts	0x429C, r24	; 0x80429c <_ZN8ltc2942c4sendE>
    2d4a:	80 e4       	ldi	r24, 0x40	; 64
    2d4c:	80 93 9d 42 	sts	0x429D, r24	; 0x80429d <_ZN8ltc2942c4sendE+0x1>
					twi.Write(LTCADR, send, 2);
    2d50:	22 e0       	ldi	r18, 0x02	; 2
    2d52:	4c e9       	ldi	r20, 0x9C	; 156
    2d54:	52 e4       	ldi	r21, 0x42	; 66
    2d56:	64 e6       	ldi	r22, 0x64	; 100
    2d58:	70 e0       	ldi	r23, 0x00	; 0
    2d5a:	8f e8       	ldi	r24, 0x8F	; 143
    2d5c:	92 e4       	ldi	r25, 0x42	; 66
    2d5e:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>
					StateGetC = 4;
    2d62:	84 e0       	ldi	r24, 0x04	; 4
    2d64:	d0 c0       	rjmp	.+416    	; 0x2f06 <_ZN8ltc2942c10TWIHandlerEv+0x236>
	{
		if (!twi.IsBusy())
		{
			if (StateGetC)
			{
				switch (StateGetC)
    2d66:	c7 30       	cpi	r28, 0x07	; 7
    2d68:	09 f4       	brne	.+2      	; 0x2d6c <_ZN8ltc2942c10TWIHandlerEv+0x9c>
    2d6a:	d0 c0       	rjmp	.+416    	; 0x2f0c <_ZN8ltc2942c10TWIHandlerEv+0x23c>
    2d6c:	08 f4       	brcc	.+2      	; 0x2d70 <_ZN8ltc2942c10TWIHandlerEv+0xa0>
    2d6e:	a2 c0       	rjmp	.+324    	; 0x2eb4 <_ZN8ltc2942c10TWIHandlerEv+0x1e4>
    2d70:	c8 30       	cpi	r28, 0x08	; 8
    2d72:	09 f0       	breq	.+2      	; 0x2d76 <_ZN8ltc2942c10TWIHandlerEv+0xa6>
    2d74:	da c0       	rjmp	.+436    	; 0x2f2a <_ZN8ltc2942c10TWIHandlerEv+0x25a>
    2d76:	c0 91 8d 42 	lds	r28, 0x428D	; 0x80428d <_ZN8ltc2942c4readE>
    2d7a:	d0 91 8e 42 	lds	r29, 0x428E	; 0x80428e <_ZN8ltc2942c4readE+0x1>
    2d7e:	dc 27       	eor	r29, r28
    2d80:	cd 27       	eor	r28, r29
    2d82:	dc 27       	eor	r29, r28
		StateGetC = 0;
		twi.Deinitialize();
	}
INLN static float ScaleI(int32_t dC)
{
	return dC * 0.085/128/ (2.097152/3600);
    2d84:	80 91 89 42 	lds	r24, 0x4289	; 0x804289 <_ZN8ltc2942c5CargeE>
    2d88:	90 91 8a 42 	lds	r25, 0x428A	; 0x80428a <_ZN8ltc2942c5CargeE+0x1>
    2d8c:	be 01       	movw	r22, r28
    2d8e:	68 1b       	sub	r22, r24
    2d90:	79 0b       	sbc	r23, r25
    2d92:	80 e0       	ldi	r24, 0x00	; 0
    2d94:	90 e0       	ldi	r25, 0x00	; 0
    2d96:	0e 94 b8 27 	call	0x4f70	; 0x4f70 <__floatsisf>
    2d9a:	2b e7       	ldi	r18, 0x7B	; 123
    2d9c:	34 e1       	ldi	r19, 0x14	; 20
    2d9e:	4e ea       	ldi	r20, 0xAE	; 174
    2da0:	5d e3       	ldi	r21, 0x3D	; 61
    2da2:	0e 94 6d 28 	call	0x50da	; 0x50da <__mulsf3>
    2da6:	20 e0       	ldi	r18, 0x00	; 0
    2da8:	30 e0       	ldi	r19, 0x00	; 0
    2daa:	40 e0       	ldi	r20, 0x00	; 0
    2dac:	5c e3       	ldi	r21, 0x3C	; 60
    2dae:	0e 94 6d 28 	call	0x50da	; 0x50da <__mulsf3>
    2db2:	2f eb       	ldi	r18, 0xBF	; 191
    2db4:	35 eb       	ldi	r19, 0xB5	; 181
    2db6:	48 e1       	ldi	r20, 0x18	; 24
    2db8:	5a e3       	ldi	r21, 0x3A	; 58
    2dba:	0e 94 15 27 	call	0x4e2a	; 0x4e2a <__divsf3>
    2dbe:	6b 01       	movw	r12, r22
    2dc0:	7c 01       	movw	r14, r24
					StopGet();
					break;
					
					case 8:
					uint16_t tmpC =  (uint16_t) read[0]<<8 | read[1];
					pdata.I = ScaleI(tmpC-Carge.qzLH[0]);
    2dc2:	60 93 7f 42 	sts	0x427F, r22	; 0x80427f <_ZN8ltc2942c5pdataE+0x14>
    2dc6:	70 93 80 42 	sts	0x4280, r23	; 0x804280 <_ZN8ltc2942c5pdataE+0x15>
    2dca:	80 93 81 42 	sts	0x4281, r24	; 0x804281 <_ZN8ltc2942c5pdataE+0x16>
    2dce:	90 93 82 42 	sts	0x4282, r25	; 0x804282 <_ZN8ltc2942c5pdataE+0x17>
					expfltI = expfltI * (1 - 0.1) + pdata.I * 0.1;
    2dd2:	26 e6       	ldi	r18, 0x66	; 102
    2dd4:	36 e6       	ldi	r19, 0x66	; 102
    2dd6:	46 e6       	ldi	r20, 0x66	; 102
    2dd8:	5f e3       	ldi	r21, 0x3F	; 63
    2dda:	60 91 29 40 	lds	r22, 0x4029	; 0x804029 <_ZN8ltc2942c7expfltIE>
    2dde:	70 91 2a 40 	lds	r23, 0x402A	; 0x80402a <_ZN8ltc2942c7expfltIE+0x1>
    2de2:	80 91 2b 40 	lds	r24, 0x402B	; 0x80402b <_ZN8ltc2942c7expfltIE+0x2>
    2de6:	90 91 2c 40 	lds	r25, 0x402C	; 0x80402c <_ZN8ltc2942c7expfltIE+0x3>
    2dea:	0e 94 6d 28 	call	0x50da	; 0x50da <__mulsf3>
    2dee:	4b 01       	movw	r8, r22
    2df0:	5c 01       	movw	r10, r24
    2df2:	2d ec       	ldi	r18, 0xCD	; 205
    2df4:	3c ec       	ldi	r19, 0xCC	; 204
    2df6:	4c ec       	ldi	r20, 0xCC	; 204
    2df8:	5d e3       	ldi	r21, 0x3D	; 61
    2dfa:	c7 01       	movw	r24, r14
    2dfc:	b6 01       	movw	r22, r12
    2dfe:	0e 94 6d 28 	call	0x50da	; 0x50da <__mulsf3>
    2e02:	9b 01       	movw	r18, r22
    2e04:	ac 01       	movw	r20, r24
    2e06:	c5 01       	movw	r24, r10
    2e08:	b4 01       	movw	r22, r8
    2e0a:	0e 94 a4 26 	call	0x4d48	; 0x4d48 <__addsf3>
    2e0e:	60 93 29 40 	sts	0x4029, r22	; 0x804029 <_ZN8ltc2942c7expfltIE>
    2e12:	70 93 2a 40 	sts	0x402A, r23	; 0x80402a <_ZN8ltc2942c7expfltIE+0x1>
    2e16:	80 93 2b 40 	sts	0x402B, r24	; 0x80402b <_ZN8ltc2942c7expfltIE+0x2>
    2e1a:	90 93 2c 40 	sts	0x402C, r25	; 0x80402c <_ZN8ltc2942c7expfltIE+0x3>
					Carge.qzLH[0] = tmpC;
    2e1e:	c0 93 89 42 	sts	0x4289, r28	; 0x804289 <_ZN8ltc2942c5CargeE>
    2e22:	d0 93 8a 42 	sts	0x428A, r29	; 0x80428a <_ZN8ltc2942c5CargeE+0x1>
    2e26:	7f c0       	rjmp	.+254    	; 0x2f26 <_ZN8ltc2942c10TWIHandlerEv+0x256>
			if (StateGetC)
			{
				switch (StateGetC)
				{
					case 1:
					if (!StateSetC)
    2e28:	80 91 88 42 	lds	r24, 0x4288	; 0x804288 <_ZN8ltc2942c9StateSetCE>
    2e2c:	81 11       	cpse	r24, r1
    2e2e:	7d c0       	rjmp	.+250    	; 0x2f2a <_ZN8ltc2942c10TWIHandlerEv+0x25a>
					{
						twi.Initialize();
    2e30:	0e 94 32 13 	call	0x2664	; 0x2664 <_ZN8twi_im_tILh0ELh2EE10InitializeEv.isra.2>
						send[0] = CONTROL; send[1] = CONTV;
    2e34:	c0 93 9c 42 	sts	0x429C, r28	; 0x80429c <_ZN8ltc2942c4sendE>
    2e38:	80 e8       	ldi	r24, 0x80	; 128
    2e3a:	80 93 9d 42 	sts	0x429D, r24	; 0x80429d <_ZN8ltc2942c4sendE+0x1>
						twi.Write(LTCADR, send, 2);
    2e3e:	22 e0       	ldi	r18, 0x02	; 2
    2e40:	4c e9       	ldi	r20, 0x9C	; 156
    2e42:	52 e4       	ldi	r21, 0x42	; 66
    2e44:	64 e6       	ldi	r22, 0x64	; 100
    2e46:	70 e0       	ldi	r23, 0x00	; 0
    2e48:	8f e8       	ldi	r24, 0x8F	; 143
    2e4a:	92 e4       	ldi	r25, 0x42	; 66
    2e4c:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>
						StateGetC = 2;
    2e50:	82 e0       	ldi	r24, 0x02	; 2
    2e52:	59 c0       	rjmp	.+178    	; 0x2f06 <_ZN8ltc2942c10TWIHandlerEv+0x236>
					twi.Write(LTCADR, send, 2);
					StateGetC = 4;
					break;
					
					case 5:
					pdata.T = ScaleT((uint16_t) read[0]<<8 | read[1]);
    2e54:	60 91 8d 42 	lds	r22, 0x428D	; 0x80428d <_ZN8ltc2942c4readE>
    2e58:	70 91 8e 42 	lds	r23, 0x428E	; 0x80428e <_ZN8ltc2942c4readE+0x1>
    2e5c:	76 27       	eor	r23, r22
    2e5e:	67 27       	eor	r22, r23
    2e60:	76 27       	eor	r23, r22
    2e62:	80 e0       	ldi	r24, 0x00	; 0
    2e64:	90 e0       	ldi	r25, 0x00	; 0
    2e66:	0e 94 b6 27 	call	0x4f6c	; 0x4f6c <__floatunsisf>
    2e6a:	26 e9       	ldi	r18, 0x96	; 150
    2e6c:	30 e0       	ldi	r19, 0x00	; 0
    2e6e:	46 e1       	ldi	r20, 0x16	; 22
    2e70:	5c e3       	ldi	r21, 0x3C	; 60
    2e72:	0e 94 6d 28 	call	0x50da	; 0x50da <__mulsf3>
    2e76:	20 e0       	ldi	r18, 0x00	; 0
    2e78:	30 e8       	ldi	r19, 0x80	; 128
    2e7a:	48 e8       	ldi	r20, 0x88	; 136
    2e7c:	53 e4       	ldi	r21, 0x43	; 67
    2e7e:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <__subsf3>
    2e82:	60 93 77 42 	sts	0x4277, r22	; 0x804277 <_ZN8ltc2942c5pdataE+0xc>
    2e86:	70 93 78 42 	sts	0x4278, r23	; 0x804278 <_ZN8ltc2942c5pdataE+0xd>
    2e8a:	80 93 79 42 	sts	0x4279, r24	; 0x804279 <_ZN8ltc2942c5pdataE+0xe>
    2e8e:	90 93 7a 42 	sts	0x427A, r25	; 0x80427a <_ZN8ltc2942c5pdataE+0xf>
					send[0] = STASTUS;
    2e92:	10 92 9c 42 	sts	0x429C, r1	; 0x80429c <_ZN8ltc2942c4sendE>
					twi.WriteRead(LTCADR, send, 1, read, 1);
    2e96:	ee 24       	eor	r14, r14
    2e98:	e3 94       	inc	r14
    2e9a:	0d e8       	ldi	r16, 0x8D	; 141
    2e9c:	12 e4       	ldi	r17, 0x42	; 66
    2e9e:	21 e0       	ldi	r18, 0x01	; 1
    2ea0:	4c e9       	ldi	r20, 0x9C	; 156
    2ea2:	52 e4       	ldi	r21, 0x42	; 66
    2ea4:	64 e6       	ldi	r22, 0x64	; 100
    2ea6:	70 e0       	ldi	r23, 0x00	; 0
    2ea8:	8f e8       	ldi	r24, 0x8F	; 143
    2eaa:	92 e4       	ldi	r25, 0x42	; 66
    2eac:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>
					StateGetC = 6;
    2eb0:	86 e0       	ldi	r24, 0x06	; 6
    2eb2:	29 c0       	rjmp	.+82     	; 0x2f06 <_ZN8ltc2942c10TWIHandlerEv+0x236>
					break;
					
					case 6:
					pdata.status = read[0];
    2eb4:	80 91 8d 42 	lds	r24, 0x428D	; 0x80428d <_ZN8ltc2942c4readE>
    2eb8:	80 93 6b 42 	sts	0x426B, r24	; 0x80426b <_ZN8ltc2942c5pdataE>
					if (pdata.status & ACOVF)
    2ebc:	85 ff       	sbrs	r24, 5
    2ebe:	12 c0       	rjmp	.+36     	; 0x2ee4 <_ZN8ltc2942c10TWIHandlerEv+0x214>
					{
						send[0] = ACC_CHARGE_H; send[1] = 0; send[2] = 0;
    2ec0:	82 e0       	ldi	r24, 0x02	; 2
    2ec2:	80 93 9c 42 	sts	0x429C, r24	; 0x80429c <_ZN8ltc2942c4sendE>
    2ec6:	10 92 9d 42 	sts	0x429D, r1	; 0x80429d <_ZN8ltc2942c4sendE+0x1>
    2eca:	10 92 9e 42 	sts	0x429E, r1	; 0x80429e <_ZN8ltc2942c4sendE+0x2>
						twi.Write(LTCADR, send, 3);
    2ece:	23 e0       	ldi	r18, 0x03	; 3
    2ed0:	4c e9       	ldi	r20, 0x9C	; 156
    2ed2:	52 e4       	ldi	r21, 0x42	; 66
    2ed4:	64 e6       	ldi	r22, 0x64	; 100
    2ed6:	70 e0       	ldi	r23, 0x00	; 0
    2ed8:	8f e8       	ldi	r24, 0x8F	; 143
    2eda:	92 e4       	ldi	r25, 0x42	; 66
    2edc:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>
						StateGetC = 7;
    2ee0:	87 e0       	ldi	r24, 0x07	; 7
    2ee2:	11 c0       	rjmp	.+34     	; 0x2f06 <_ZN8ltc2942c10TWIHandlerEv+0x236>
					}
					else
					{
						send[0] = ACC_CHARGE_H;
    2ee4:	82 e0       	ldi	r24, 0x02	; 2
    2ee6:	80 93 9c 42 	sts	0x429C, r24	; 0x80429c <_ZN8ltc2942c4sendE>
						twi.WriteRead(LTCADR, send, 1, read, 2);
    2eea:	82 e0       	ldi	r24, 0x02	; 2
    2eec:	e8 2e       	mov	r14, r24
    2eee:	0d e8       	ldi	r16, 0x8D	; 141
    2ef0:	12 e4       	ldi	r17, 0x42	; 66
    2ef2:	21 e0       	ldi	r18, 0x01	; 1
    2ef4:	4c e9       	ldi	r20, 0x9C	; 156
    2ef6:	52 e4       	ldi	r21, 0x42	; 66
    2ef8:	64 e6       	ldi	r22, 0x64	; 100
    2efa:	70 e0       	ldi	r23, 0x00	; 0
    2efc:	8f e8       	ldi	r24, 0x8F	; 143
    2efe:	92 e4       	ldi	r25, 0x42	; 66
    2f00:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>
						StateGetC = 8;
    2f04:	88 e0       	ldi	r24, 0x08	; 8
    2f06:	80 93 87 42 	sts	0x4287, r24	; 0x804287 <_ZN8ltc2942c9StateGetCE>
    2f0a:	0f c0       	rjmp	.+30     	; 0x2f2a <_ZN8ltc2942c10TWIHandlerEv+0x25a>
					}
					break;
					
					case 7:
					Carge.qzLH[1]++;
    2f0c:	80 91 8b 42 	lds	r24, 0x428B	; 0x80428b <_ZN8ltc2942c5CargeE+0x2>
    2f10:	90 91 8c 42 	lds	r25, 0x428C	; 0x80428c <_ZN8ltc2942c5CargeE+0x3>
    2f14:	01 96       	adiw	r24, 0x01	; 1
    2f16:	80 93 8b 42 	sts	0x428B, r24	; 0x80428b <_ZN8ltc2942c5CargeE+0x2>
    2f1a:	90 93 8c 42 	sts	0x428C, r25	; 0x80428c <_ZN8ltc2942c5CargeE+0x3>
					Carge.qzLH[0] = 0;
    2f1e:	10 92 89 42 	sts	0x4289, r1	; 0x804289 <_ZN8ltc2942c5CargeE>
    2f22:	10 92 8a 42 	sts	0x428A, r1	; 0x80428a <_ZN8ltc2942c5CargeE+0x1>
					case 8:
					uint16_t tmpC =  (uint16_t) read[0]<<8 | read[1];
					pdata.I = ScaleI(tmpC-Carge.qzLH[0]);
					expfltI = expfltI * (1 - 0.1) + pdata.I * 0.1;
					Carge.qzLH[0] = tmpC;
					StopGet();
    2f26:	0e 94 dc 14 	call	0x29b8	; 0x29b8 <_ZN8ltc2942c7StopGetEv>
					break;					
				};				
			}
			if (StateSetC)
    2f2a:	80 91 88 42 	lds	r24, 0x4288	; 0x804288 <_ZN8ltc2942c9StateSetCE>
    2f2e:	88 23       	and	r24, r24
    2f30:	09 f4       	brne	.+2      	; 0x2f34 <_ZN8ltc2942c10TWIHandlerEv+0x264>
    2f32:	42 c0       	rjmp	.+132    	; 0x2fb8 <_ZN8ltc2942c10TWIHandlerEv+0x2e8>
			{
				switch(StateSetC)
    2f34:	80 91 88 42 	lds	r24, 0x4288	; 0x804288 <_ZN8ltc2942c9StateSetCE>
    2f38:	81 30       	cpi	r24, 0x01	; 1
    2f3a:	11 f1       	breq	.+68     	; 0x2f80 <_ZN8ltc2942c10TWIHandlerEv+0x2b0>
    2f3c:	82 30       	cpi	r24, 0x02	; 2
    2f3e:	e1 f5       	brne	.+120    	; 0x2fb8 <_ZN8ltc2942c10TWIHandlerEv+0x2e8>
						StateSetC = 2;
					}					
					break;
					
					case 2:
					  Carge.qz = SetCarge.qz;
    2f40:	80 91 83 42 	lds	r24, 0x4283	; 0x804283 <_ZN8ltc2942c8SetCargeE>
    2f44:	90 91 84 42 	lds	r25, 0x4284	; 0x804284 <_ZN8ltc2942c8SetCargeE+0x1>
    2f48:	a0 91 85 42 	lds	r26, 0x4285	; 0x804285 <_ZN8ltc2942c8SetCargeE+0x2>
    2f4c:	b0 91 86 42 	lds	r27, 0x4286	; 0x804286 <_ZN8ltc2942c8SetCargeE+0x3>
    2f50:	80 93 89 42 	sts	0x4289, r24	; 0x804289 <_ZN8ltc2942c5CargeE>
    2f54:	90 93 8a 42 	sts	0x428A, r25	; 0x80428a <_ZN8ltc2942c5CargeE+0x1>
    2f58:	a0 93 8b 42 	sts	0x428B, r26	; 0x80428b <_ZN8ltc2942c5CargeE+0x2>
    2f5c:	b0 93 8c 42 	sts	0x428C, r27	; 0x80428c <_ZN8ltc2942c5CargeE+0x3>
					  StateSetC = 0;
    2f60:	10 92 88 42 	sts	0x4288, r1	; 0x804288 <_ZN8ltc2942c9StateSetCE>
					  twi.Deinitialize();
					break;
				}
			}
		}
	}
    2f64:	df 91       	pop	r29
    2f66:	cf 91       	pop	r28
    2f68:	1f 91       	pop	r17
    2f6a:	0f 91       	pop	r16
    2f6c:	ff 90       	pop	r15
    2f6e:	ef 90       	pop	r14
    2f70:	df 90       	pop	r13
    2f72:	cf 90       	pop	r12
    2f74:	bf 90       	pop	r11
    2f76:	af 90       	pop	r10
    2f78:	9f 90       	pop	r9
    2f7a:	8f 90       	pop	r8
					break;
					
					case 2:
					  Carge.qz = SetCarge.qz;
					  StateSetC = 0;
					  twi.Deinitialize();
    2f7c:	0c 94 44 13 	jmp	0x2688	; 0x2688 <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>
			if (StateSetC)
			{
				switch(StateSetC)
				{
					case 1:
					if (!StateGetC)
    2f80:	80 91 87 42 	lds	r24, 0x4287	; 0x804287 <_ZN8ltc2942c9StateGetCE>
    2f84:	81 11       	cpse	r24, r1
    2f86:	18 c0       	rjmp	.+48     	; 0x2fb8 <_ZN8ltc2942c10TWIHandlerEv+0x2e8>
					{
						send[0] = ACC_CHARGE_H; send[1] = (uint8_t)(SetCarge.qzLH[0]>>8); send[2] = (uint8_t) SetCarge.qzLH[0];
    2f88:	c2 e0       	ldi	r28, 0x02	; 2
    2f8a:	c0 93 9c 42 	sts	0x429C, r28	; 0x80429c <_ZN8ltc2942c4sendE>
    2f8e:	80 91 83 42 	lds	r24, 0x4283	; 0x804283 <_ZN8ltc2942c8SetCargeE>
    2f92:	90 91 84 42 	lds	r25, 0x4284	; 0x804284 <_ZN8ltc2942c8SetCargeE+0x1>
    2f96:	90 93 9d 42 	sts	0x429D, r25	; 0x80429d <_ZN8ltc2942c4sendE+0x1>
    2f9a:	80 93 9e 42 	sts	0x429E, r24	; 0x80429e <_ZN8ltc2942c4sendE+0x2>
						twi.Initialize();
    2f9e:	0e 94 32 13 	call	0x2664	; 0x2664 <_ZN8twi_im_tILh0ELh2EE10InitializeEv.isra.2>
						twi.Write(LTCADR,send,3);						
    2fa2:	23 e0       	ldi	r18, 0x03	; 3
    2fa4:	4c e9       	ldi	r20, 0x9C	; 156
    2fa6:	52 e4       	ldi	r21, 0x42	; 66
    2fa8:	64 e6       	ldi	r22, 0x64	; 100
    2faa:	70 e0       	ldi	r23, 0x00	; 0
    2fac:	8f e8       	ldi	r24, 0x8F	; 143
    2fae:	92 e4       	ldi	r25, 0x42	; 66
    2fb0:	0e 94 0b 16 	call	0x2c16	; 0x2c16 <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>
						StateSetC = 2;
    2fb4:	c0 93 88 42 	sts	0x4288, r28	; 0x804288 <_ZN8ltc2942c9StateSetCE>
					  twi.Deinitialize();
					break;
				}
			}
		}
	}
    2fb8:	df 91       	pop	r29
    2fba:	cf 91       	pop	r28
    2fbc:	1f 91       	pop	r17
    2fbe:	0f 91       	pop	r16
    2fc0:	ff 90       	pop	r15
    2fc2:	ef 90       	pop	r14
    2fc4:	df 90       	pop	r13
    2fc6:	cf 90       	pop	r12
    2fc8:	bf 90       	pop	r11
    2fca:	af 90       	pop	r10
    2fcc:	9f 90       	pop	r9
    2fce:	8f 90       	pop	r8
    2fd0:	08 95       	ret

00002fd2 <_ZL13UpdateFromEEPv>:
	}
		
		
	INLN void updateDACREF(uint16_t* Vmv)
	{
		ngkAC1.DACREF = *Vmv/4;
    2fd2:	e0 e0       	ldi	r30, 0x00	; 0
    2fd4:	f2 e8       	ldi	r31, 0x82	; 130
    2fd6:	80 81       	ld	r24, Z
    2fd8:	91 81       	ldd	r25, Z+1	; 0x01
    2fda:	96 95       	lsr	r25
    2fdc:	87 95       	ror	r24
    2fde:	96 95       	lsr	r25
    2fe0:	87 95       	ror	r24
    2fe2:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x7e0685>
		Vmv++;
		ngkAC2.DACREF = *Vmv/4;
    2fe6:	82 81       	ldd	r24, Z+2	; 0x02
    2fe8:	93 81       	ldd	r25, Z+3	; 0x03
    2fea:	96 95       	lsr	r25
    2fec:	87 95       	ror	r24
    2fee:	96 95       	lsr	r25
    2ff0:	87 95       	ror	r24
    2ff2:	80 93 95 06 	sts	0x0695, r24	; 0x800695 <__TEXT_REGION_LENGTH__+0x7e0695>
		Vmv++;
		ngkAC3.DACREF = *Vmv/4;
    2ff6:	84 81       	ldd	r24, Z+4	; 0x04
    2ff8:	95 81       	ldd	r25, Z+5	; 0x05
    2ffa:	96 95       	lsr	r25
    2ffc:	87 95       	ror	r24
    2ffe:	96 95       	lsr	r25
    3000:	87 95       	ror	r24
    3002:	80 93 8d 06 	sts	0x068D, r24	; 0x80068d <__TEXT_REGION_LENGTH__+0x7e068d>
			TWIHandler();
		}
	}
    static void Set(float* ch)
    {
		SetCarge.qz = ReScaleCharge(*ch);		
    3006:	20 e0       	ldi	r18, 0x00	; 0
    3008:	30 e0       	ldi	r19, 0x00	; 0
    300a:	4a e7       	ldi	r20, 0x7A	; 122
    300c:	54 e4       	ldi	r21, 0x44	; 68
    300e:	60 91 26 14 	lds	r22, 0x1426	; 0x801426 <__TEXT_REGION_LENGTH__+0x7e1426>
    3012:	70 91 27 14 	lds	r23, 0x1427	; 0x801427 <__TEXT_REGION_LENGTH__+0x7e1427>
    3016:	80 91 28 14 	lds	r24, 0x1428	; 0x801428 <__TEXT_REGION_LENGTH__+0x7e1428>
    301a:	90 91 29 14 	lds	r25, 0x1429	; 0x801429 <__TEXT_REGION_LENGTH__+0x7e1429>
    301e:	0e 94 6d 28 	call	0x50da	; 0x50da <__mulsf3>
    3022:	2b e7       	ldi	r18, 0x7B	; 123
    3024:	34 e1       	ldi	r19, 0x14	; 20
    3026:	4e ea       	ldi	r20, 0xAE	; 174
    3028:	5d e3       	ldi	r21, 0x3D	; 61
    302a:	0e 94 15 27 	call	0x4e2a	; 0x4e2a <__divsf3>
    302e:	20 e0       	ldi	r18, 0x00	; 0
    3030:	30 e0       	ldi	r19, 0x00	; 0
    3032:	40 e0       	ldi	r20, 0x00	; 0
    3034:	53 e4       	ldi	r21, 0x43	; 67
    3036:	0e 94 6d 28 	call	0x50da	; 0x50da <__mulsf3>
    303a:	0e 94 87 27 	call	0x4f0e	; 0x4f0e <__fixunssfsi>
    303e:	60 93 83 42 	sts	0x4283, r22	; 0x804283 <_ZN8ltc2942c8SetCargeE>
    3042:	70 93 84 42 	sts	0x4284, r23	; 0x804284 <_ZN8ltc2942c8SetCargeE+0x1>
    3046:	80 93 85 42 	sts	0x4285, r24	; 0x804285 <_ZN8ltc2942c8SetCargeE+0x2>
    304a:	90 93 86 42 	sts	0x4286, r25	; 0x804286 <_ZN8ltc2942c8SetCargeE+0x3>
		StateSetC = 1;
    304e:	81 e0       	ldi	r24, 0x01	; 1
    3050:	80 93 88 42 	sts	0x4288, r24	; 0x804288 <_ZN8ltc2942c9StateSetCE>
		TWIHandler();		
    3054:	0c 94 68 16 	jmp	0x2cd0	; 0x2cd0 <_ZN8ltc2942c10TWIHandlerEv>

00003058 <main>:
		break;
	}
}

int main(void)
{
    3058:	cf 93       	push	r28
    305a:	df 93       	push	r29
    305c:	cd b7       	in	r28, 0x3d	; 61
    305e:	de b7       	in	r29, 0x3e	; 62
    3060:	2c 97       	sbiw	r28, 0x0c	; 12
    3062:	cd bf       	out	0x3d, r28	; 61
    3064:	de bf       	out	0x3e, r29	; 62
		ctrl1_reg.ay_en = 1;
		ctrl1_reg.az_en = 1;
		ctrl1_reg.pwr_mod = 1;
		ctrl1_reg.data_rate = 1;

		ctrl4_reg.FS = 0;
    3066:	00 e0       	ldi	r16, 0x00	; 0
		ctrl4_reg.BDU = 1;
    3068:	00 68       	ori	r16, 0x80	; 128
		ctrl4_reg.BLE = 1;
    306a:	00 64       	ori	r16, 0x40	; 64
			int32_t arr[3];
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
    306c:	10 e1       	ldi	r17, 0x10	; 16
    306e:	10 93 26 04 	sts	0x0426, r17	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
		return acc16;
	}
	void write(uint8_t adr, uint8_t data)  //функция записи данных
	{
		cs_lo();
		write8(adr);
    3072:	81 e2       	ldi	r24, 0x21	; 33
    3074:	0e 94 c9 13 	call	0x2792	; 0x2792 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		write8(data);
    3078:	80 e0       	ldi	r24, 0x00	; 0
    307a:	0e 94 c9 13 	call	0x2792	; 0x2792 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    307e:	10 93 25 04 	sts	0x0425, r17	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
			int32_t arr[3];
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
    3082:	10 93 26 04 	sts	0x0426, r17	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
		return acc16;
	}
	void write(uint8_t adr, uint8_t data)  //функция записи данных
	{
		cs_lo();
		write8(adr);
    3086:	83 e2       	ldi	r24, 0x23	; 35
    3088:	0e 94 c9 13 	call	0x2792	; 0x2792 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		write8(data);
    308c:	80 2f       	mov	r24, r16
    308e:	0e 94 c9 13 	call	0x2792	; 0x2792 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    3092:	10 93 25 04 	sts	0x0425, r17	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
			int32_t arr[3];
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
    3096:	10 93 26 04 	sts	0x0426, r17	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
		return acc16;
	}
	void write(uint8_t adr, uint8_t data)  //функция записи данных
	{
		cs_lo();
		write8(adr);
    309a:	80 e2       	ldi	r24, 0x20	; 32
    309c:	0e 94 c9 13 	call	0x2792	; 0x2792 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		write8(data);
    30a0:	8f e2       	ldi	r24, 0x2F	; 47
    30a2:	0e 94 c9 13 	call	0x2792	; 0x2792 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    30a6:	10 93 25 04 	sts	0x0425, r17	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
    
	ais328.norm_mode_2g_50hz();
	
	if (eep_kadr_charge.kadr.AppState != APP_IDLE) // жопа	
    30aa:	80 91 20 14 	lds	r24, 0x1420	; 0x801420 <__TEXT_REGION_LENGTH__+0x7e1420>
    30ae:	84 30       	cpi	r24, 0x04	; 4
    30b0:	09 f4       	brne	.+2      	; 0x30b4 <main+0x5c>
    30b2:	69 c1       	rjmp	.+722    	; 0x3386 <main+0x32e>
	{		
		int32_t lastKadr = eep_kadr_charge.kadr.kadr;
    30b4:	80 90 21 14 	lds	r8, 0x1421	; 0x801421 <__TEXT_REGION_LENGTH__+0x7e1421>
    30b8:	90 90 22 14 	lds	r9, 0x1422	; 0x801422 <__TEXT_REGION_LENGTH__+0x7e1422>
    30bc:	a0 90 23 14 	lds	r10, 0x1423	; 0x801423 <__TEXT_REGION_LENGTH__+0x7e1423>
    30c0:	b0 90 24 14 	lds	r11, 0x1424	; 0x801424 <__TEXT_REGION_LENGTH__+0x7e1424>
		
		if (eep_kadr_charge.kadr.AppState == APP_DELAY)
    30c4:	82 30       	cpi	r24, 0x02	; 2
    30c6:	29 f4       	brne	.+10     	; 0x30d2 <main+0x7a>
		{
			workData.AppState = APP_DELAY;
    30c8:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
	{
		PINOUTDEF.OUTSET = 1 << bit;
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    30cc:	10 93 66 04 	sts	0x0466, r17	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    30d0:	e3 c0       	rjmp	.+454    	; 0x3298 <main+0x240>
			StandBy(false);
		}
		else if(eep_kadr_charge.kadr.AppState == APP_WORK)
    30d2:	83 30       	cpi	r24, 0x03	; 3
    30d4:	09 f0       	breq	.+2      	; 0x30d8 <main+0x80>
    30d6:	e3 c0       	rjmp	.+454    	; 0x329e <main+0x246>
		{
			workData.AppState = APP_WORK;
    30d8:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
		deinit();
		
	}
	bool INLN Restore(uint16_t len, uint32_t* lastKadr)
	{
		uint32_t address = *lastKadr * len;
    30dc:	a8 e2       	ldi	r26, 0x28	; 40
    30de:	b0 e0       	ldi	r27, 0x00	; 0
    30e0:	a5 01       	movw	r20, r10
    30e2:	94 01       	movw	r18, r8
    30e4:	0e 94 67 26 	call	0x4cce	; 0x4cce <__muluhisi3>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    30e8:	51 e3       	ldi	r21, 0x31	; 49
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    30ea:	40 e1       	ldi	r20, 0x10	; 16

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    30ec:	a3 e1       	ldi	r26, 0x13	; 19
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    30ee:	9e 01       	movw	r18, r28
    30f0:	2b 5f       	subi	r18, 0xFB	; 251
    30f2:	3f 4f       	sbci	r19, 0xFF	; 255
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    30f4:	50 93 60 09 	sts	0x0960, r21	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    30f8:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    30fc:	40 93 a6 04 	sts	0x04A6, r20	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3100:	a0 93 64 09 	sts	0x0964, r26	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3104:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3108:	e7 ff       	sbrs	r30, 7
    310a:	fc cf       	rjmp	.-8      	; 0x3104 <main+0xac>
		return SPI.DATA;
    310c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3110:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3114:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3118:	e7 ff       	sbrs	r30, 7
    311a:	fc cf       	rjmp	.-8      	; 0x3114 <main+0xbc>
		return SPI.DATA;
    311c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3120:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3124:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3128:	e7 ff       	sbrs	r30, 7
    312a:	fc cf       	rjmp	.-8      	; 0x3124 <main+0xcc>
		return SPI.DATA;
    312c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3130:	70 93 64 09 	sts	0x0964, r23	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3134:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3138:	e7 ff       	sbrs	r30, 7
    313a:	fc cf       	rjmp	.-8      	; 0x3134 <main+0xdc>
		return SPI.DATA;
    313c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3140:	60 93 64 09 	sts	0x0964, r22	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3144:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3148:	e7 ff       	sbrs	r30, 7
    314a:	fc cf       	rjmp	.-8      	; 0x3144 <main+0xec>
		return SPI.DATA;
    314c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3150:	fe 01       	movw	r30, r28
    3152:	31 96       	adiw	r30, 0x01	; 1
    3154:	be 2f       	mov	r27, r30
    3156:	1f 2f       	mov	r17, r31
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    3158:	00 81       	ld	r16, Z

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    315a:	00 93 64 09 	sts	0x0964, r16	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    315e:	00 91 63 09 	lds	r16, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3162:	07 ff       	sbrs	r16, 7
    3164:	fc cf       	rjmp	.-8      	; 0x315e <main+0x106>
		return SPI.DATA;
    3166:	00 91 64 09 	lds	r16, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    316a:	01 93       	st	Z+, r16
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    316c:	e2 17       	cp	r30, r18
    316e:	f3 07       	cpc	r31, r19
    3170:	99 f7       	brne	.-26     	; 0x3158 <main+0x100>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3172:	40 93 a5 04 	sts	0x04A5, r20	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3176:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    317a:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		uint32_t x;
		while (true) 
		{			
			read((uint8_t*)&address, (uint8_t*)&x, 4);
			
			if (x != *lastKadr+1) break;
    317e:	c9 80       	ldd	r12, Y+1	; 0x01
    3180:	da 80       	ldd	r13, Y+2	; 0x02
    3182:	eb 80       	ldd	r14, Y+3	; 0x03
    3184:	fc 80       	ldd	r15, Y+4	; 0x04
    3186:	24 01       	movw	r4, r8
    3188:	35 01       	movw	r6, r10
    318a:	ef ef       	ldi	r30, 0xFF	; 255
    318c:	4e 1a       	sub	r4, r30
    318e:	5e 0a       	sbc	r5, r30
    3190:	6e 0a       	sbc	r6, r30
    3192:	7e 0a       	sbc	r7, r30
    3194:	c4 14       	cp	r12, r4
    3196:	d5 04       	cpc	r13, r5
    3198:	e6 04       	cpc	r14, r6
    319a:	f7 04       	cpc	r15, r7
    319c:	39 f4       	brne	.+14     	; 0x31ac <main+0x154>
    319e:	46 01       	movw	r8, r12
    31a0:	57 01       	movw	r10, r14
			*lastKadr += 1;
			address += len;			
    31a2:	68 5d       	subi	r22, 0xD8	; 216
    31a4:	7f 4f       	sbci	r23, 0xFF	; 255
    31a6:	8f 4f       	sbci	r24, 0xFF	; 255
    31a8:	9f 4f       	sbci	r25, 0xFF	; 255
    31aa:	a4 cf       	rjmp	.-184    	; 0x30f4 <main+0x9c>
		}
		bool res = x == 0xFFFFFFFF;
		if (!res)
    31ac:	cf 20       	and	r12, r15
    31ae:	ce 20       	and	r12, r14
    31b0:	cd 20       	and	r12, r13
    31b2:	c0 94       	com	r12
    31b4:	09 f4       	brne	.+2      	; 0x31b8 <main+0x160>
    31b6:	60 c0       	rjmp	.+192    	; 0x3278 <main+0x220>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    31b8:	51 e3       	ldi	r21, 0x31	; 49
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    31ba:	40 e1       	ldi	r20, 0x10	; 16

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    31bc:	a3 e1       	ldi	r26, 0x13	; 19
			address += len;			
		}
		bool res = x == 0xFFFFFFFF;
		if (!res)
		{
			while (address < 0x02000000)
    31be:	61 15       	cp	r22, r1
    31c0:	71 05       	cpc	r23, r1
    31c2:	81 05       	cpc	r24, r1
    31c4:	e2 e0       	ldi	r30, 0x02	; 2
    31c6:	9e 07       	cpc	r25, r30
    31c8:	08 f0       	brcs	.+2      	; 0x31cc <main+0x174>
    31ca:	56 c0       	rjmp	.+172    	; 0x3278 <main+0x220>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    31cc:	50 93 60 09 	sts	0x0960, r21	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    31d0:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    31d4:	40 93 a6 04 	sts	0x04A6, r20	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    31d8:	a0 93 64 09 	sts	0x0964, r26	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    31dc:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    31e0:	e7 ff       	sbrs	r30, 7
    31e2:	fc cf       	rjmp	.-8      	; 0x31dc <main+0x184>
		return SPI.DATA;
    31e4:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    31e8:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    31ec:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    31f0:	e7 ff       	sbrs	r30, 7
    31f2:	fc cf       	rjmp	.-8      	; 0x31ec <main+0x194>
		return SPI.DATA;
    31f4:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    31f8:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    31fc:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3200:	e7 ff       	sbrs	r30, 7
    3202:	fc cf       	rjmp	.-8      	; 0x31fc <main+0x1a4>
		return SPI.DATA;
    3204:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3208:	70 93 64 09 	sts	0x0964, r23	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    320c:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3210:	e7 ff       	sbrs	r30, 7
    3212:	fc cf       	rjmp	.-8      	; 0x320c <main+0x1b4>
		return SPI.DATA;
    3214:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3218:	60 93 64 09 	sts	0x0964, r22	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    321c:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3220:	e7 ff       	sbrs	r30, 7
    3222:	fc cf       	rjmp	.-8      	; 0x321c <main+0x1c4>
		return SPI.DATA;
    3224:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3228:	eb 2f       	mov	r30, r27
    322a:	f1 2f       	mov	r31, r17
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    322c:	00 81       	ld	r16, Z

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    322e:	00 93 64 09 	sts	0x0964, r16	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3232:	00 91 63 09 	lds	r16, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3236:	07 ff       	sbrs	r16, 7
    3238:	fc cf       	rjmp	.-8      	; 0x3232 <main+0x1da>
		return SPI.DATA;
    323a:	00 91 64 09 	lds	r16, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    323e:	01 93       	st	Z+, r16
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    3240:	e2 17       	cp	r30, r18
    3242:	f3 07       	cpc	r31, r19
    3244:	99 f7       	brne	.-26     	; 0x322c <main+0x1d4>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3246:	40 93 a5 04 	sts	0x04A5, r20	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    324a:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    324e:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		{
			while (address < 0x02000000)
			{
                read((uint8_t*)&address, (uint8_t*)&x, 4);
                
				if (x == 0xFFFFFFFF) break;
    3252:	c9 80       	ldd	r12, Y+1	; 0x01
    3254:	da 80       	ldd	r13, Y+2	; 0x02
    3256:	eb 80       	ldd	r14, Y+3	; 0x03
    3258:	fc 80       	ldd	r15, Y+4	; 0x04
    325a:	cf 20       	and	r12, r15
    325c:	ce 20       	and	r12, r14
    325e:	cd 20       	and	r12, r13
    3260:	c0 94       	com	r12
    3262:	51 f0       	breq	.+20     	; 0x3278 <main+0x220>
    3264:	ef ef       	ldi	r30, 0xFF	; 255
    3266:	8e 1a       	sub	r8, r30
    3268:	9e 0a       	sbc	r9, r30
    326a:	ae 0a       	sbc	r10, r30
    326c:	be 0a       	sbc	r11, r30
				*lastKadr += 1;
				address += len;
    326e:	68 5d       	subi	r22, 0xD8	; 216
    3270:	7f 4f       	sbci	r23, 0xFF	; 255
    3272:	8f 4f       	sbci	r24, 0xFF	; 255
    3274:	9f 4f       	sbci	r25, 0xFF	; 255
    3276:	a3 cf       	rjmp	.-186    	; 0x31be <main+0x166>
			}
		} 		
		waddr.u32 = address;		
    3278:	60 93 50 41 	sts	0x4150, r22	; 0x804150 <_ZL3Ram>
    327c:	70 93 51 41 	sts	0x4151, r23	; 0x804151 <_ZL3Ram+0x1>
    3280:	80 93 52 41 	sts	0x4152, r24	; 0x804152 <_ZL3Ram+0x2>
    3284:	90 93 53 41 	sts	0x4153, r25	; 0x804153 <_ZL3Ram+0x3>
		pageCnt = waddr.B[0];
    3288:	70 e0       	ldi	r23, 0x00	; 0
    328a:	60 93 54 42 	sts	0x4254, r22	; 0x804254 <_ZL3Ram+0x104>
    328e:	70 93 55 42 	sts	0x4255, r23	; 0x804255 <_ZL3Ram+0x105>
    3292:	80 e1       	ldi	r24, 0x10	; 16
    3294:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    3298:	80 e8       	ldi	r24, 0x80	; 128
    329a:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		}
		else
		{
			 // жопа полная				
		}
		workData.time = lastKadr;
    329e:	80 92 01 40 	sts	0x4001, r8	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    32a2:	90 92 02 40 	sts	0x4002, r9	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    32a6:	a0 92 03 40 	sts	0x4003, r10	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    32aa:	b0 92 04 40 	sts	0x4004, r11	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>

// СОБЫТИЕ: аномальный ресет
static void SaveResetInEEP(int32_t* restored_kadr)
{
	reset_t r;
	r.ResetCount = eep_errors.reset.ResetCount+1;
    32ae:	80 91 10 14 	lds	r24, 0x1410	; 0x801410 <__TEXT_REGION_LENGTH__+0x7e1410>
    32b2:	90 91 11 14 	lds	r25, 0x1411	; 0x801411 <__TEXT_REGION_LENGTH__+0x7e1411>
    32b6:	01 96       	adiw	r24, 0x01	; 1
    32b8:	89 83       	std	Y+1, r24	; 0x01
    32ba:	9a 83       	std	Y+2, r25	; 0x02
	r.ResetFunction = ResetFunction;
    32bc:	80 91 c3 42 	lds	r24, 0x42C3	; 0x8042c3 <__bss_end>
    32c0:	8b 83       	std	Y+3, r24	; 0x03
	r.kadr_Reset = *restored_kadr;
    32c2:	8d 82       	std	Y+5, r8	; 0x05
    32c4:	9e 82       	std	Y+6, r9	; 0x06
    32c6:	af 82       	std	Y+7, r10	; 0x07
    32c8:	b8 86       	std	Y+8, r11	; 0x08
	r.ResetRegister = RSTCTRL.RSTFR;
    32ca:	80 91 40 00 	lds	r24, 0x0040	; 0x800040 <__TEXT_REGION_LENGTH__+0x7e0040>
    32ce:	8c 83       	std	Y+4, r24	; 0x04
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    32d0:	ef 9b       	sbis	0x1d, 7	; 29
    32d2:	10 c0       	rjmp	.+32     	; 0x32f4 <main+0x29c>
			 // жопа полная				
		}
		workData.time = lastKadr;
		
		SaveResetInEEP(&lastKadr);		
		ResetFunction = 77;
    32d4:	8d e4       	ldi	r24, 0x4D	; 77
    32d6:	80 93 c3 42 	sts	0x42C3, r24	; 0x8042c3 <__bss_end>
		
		wdt_enable(WDTO_N);		
    32da:	88 ed       	ldi	r24, 0xD8	; 216
    32dc:	a8 95       	wdr
    32de:	84 bf       	out	0x34, r24	; 52
    32e0:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    32e4:	84 60       	ori	r24, 0x04	; 4
    32e6:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    32ea:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <__TEXT_REGION_LENGTH__+0x7e0101>
    32ee:	81 fd       	sbrc	r24, 1
    32f0:	fc cf       	rjmp	.-8      	; 0x32ea <main+0x292>
    32f2:	4e c0       	rjmp	.+156    	; 0x3390 <main+0x338>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    32f4:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    32f6:	84 e0       	ldi	r24, 0x04	; 4
    32f8:	fe 01       	movw	r30, r28
    32fa:	31 96       	adiw	r30, 0x01	; 1
    32fc:	af e9       	ldi	r26, 0x9F	; 159
    32fe:	b2 e4       	ldi	r27, 0x42	; 66
    3300:	01 90       	ld	r0, Z+
    3302:	0d 92       	st	X+, r0
    3304:	8a 95       	dec	r24
    3306:	e1 f7       	brne	.-8      	; 0x3300 <main+0x2a8>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    3308:	80 e1       	ldi	r24, 0x10	; 16
    330a:	94 e1       	ldi	r25, 0x14	; 20
    330c:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <eep+0x22>
    3310:	90 93 c2 42 	sts	0x42C2, r25	; 0x8042c2 <eep+0x23>
		writeN = cnt;
    3314:	84 e0       	ldi	r24, 0x04	; 4
    3316:	80 93 bf 42 	sts	0x42BF, r24	; 0x8042bf <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    331a:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    331e:	83 70       	andi	r24, 0x03	; 3
    3320:	e1 f7       	brne	.-8      	; 0x331a <main+0x2c2>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    3322:	8a e1       	ldi	r24, 0x1A	; 26
    3324:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    3328:	e0 91 c1 42 	lds	r30, 0x42C1	; 0x8042c1 <eep+0x22>
    332c:	f0 91 c2 42 	lds	r31, 0x42C2	; 0x8042c2 <eep+0x23>
    3330:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    3332:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3336:	83 70       	andi	r24, 0x03	; 3
    3338:	e1 f7       	brne	.-8      	; 0x3332 <main+0x2da>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    333a:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    333e:	82 e1       	ldi	r24, 0x12	; 18
    3340:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    3344:	80 e0       	ldi	r24, 0x00	; 0
    3346:	90 91 bf 42 	lds	r25, 0x42BF	; 0x8042bf <eep+0x20>
    334a:	89 17       	cp	r24, r25
    334c:	98 f4       	brcc	.+38     	; 0x3374 <main+0x31c>
    334e:	a0 91 c1 42 	lds	r26, 0x42C1	; 0x8042c1 <eep+0x22>
    3352:	b0 91 c2 42 	lds	r27, 0x42C2	; 0x8042c2 <eep+0x23>
    3356:	9d 01       	movw	r18, r26
    3358:	2f 5f       	subi	r18, 0xFF	; 255
    335a:	3f 4f       	sbci	r19, 0xFF	; 255
    335c:	20 93 c1 42 	sts	0x42C1, r18	; 0x8042c1 <eep+0x22>
    3360:	30 93 c2 42 	sts	0x42C2, r19	; 0x8042c2 <eep+0x23>
    3364:	e8 2f       	mov	r30, r24
    3366:	f0 e0       	ldi	r31, 0x00	; 0
    3368:	e1 56       	subi	r30, 0x61	; 97
    336a:	fd 4b       	sbci	r31, 0xBD	; 189
    336c:	90 81       	ld	r25, Z
    336e:	9c 93       	st	X, r25
    3370:	8f 5f       	subi	r24, 0xFF	; 255
    3372:	e9 cf       	rjmp	.-46     	; 0x3346 <main+0x2ee>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    3374:	80 e0       	ldi	r24, 0x00	; 0
    3376:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    337a:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    337c:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3380:	83 70       	andi	r24, 0x03	; 3
    3382:	e1 f7       	brne	.-8      	; 0x337c <main+0x324>
    3384:	a7 cf       	rjmp	.-178    	; 0x32d4 <main+0x27c>
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    3386:	10 93 66 04 	sts	0x0466, r17	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    338a:	80 e8       	ldi	r24, 0x80	; 128
    338c:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	}
	else StandBy(true);	
	
	LastKadrEEPChargeUpdate = workData.time;
    3390:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3394:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3398:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    339c:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    33a0:	80 93 3d 41 	sts	0x413D, r24	; 0x80413d <_ZL23LastKadrEEPChargeUpdate>
    33a4:	90 93 3e 41 	sts	0x413E, r25	; 0x80413e <_ZL23LastKadrEEPChargeUpdate+0x1>
    33a8:	a0 93 3f 41 	sts	0x413F, r26	; 0x80413f <_ZL23LastKadrEEPChargeUpdate+0x2>
    33ac:	b0 93 40 41 	sts	0x4140, r27	; 0x804140 <_ZL23LastKadrEEPChargeUpdate+0x3>
		p->DIRSET = 1 << PINS;
		p->OUTSET = 1 << PINS;		
	}
	INLN void setRS485mode(void)
	{
		UART.CTRLA |= USART_RS485_bm;
    33b0:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    33b4:	81 60       	ori	r24, 0x01	; 1
    33b6:	80 93 45 08 	sts	0x0845, r24	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
		PORT_t* p = getUsartPort();
		p->DIRSET = 1 << (PINS + 3);
    33ba:	88 e0       	ldi	r24, 0x08	; 8
    33bc:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
			
	Com.setRS485mode();
	Com.setBaud(DEF_SPEED);
    33c0:	8d e7       	ldi	r24, 0x7D	; 125
    33c2:	90 e0       	ldi	r25, 0x00	; 0
    33c4:	0e 94 61 13 	call	0x26c2	; 0x26c2 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5>
		| USART_TXCIE_bm   /* Transmit Complete Interrupt Enable: disabled */
		);
	}
	INLN void intMode(void)
	{
		UART.STATUS = USART_RXSIE_bm | USART_RXCIE_bm | USART_TXCIE_bm;
    33c8:	80 ed       	ldi	r24, 0xD0	; 208
    33ca:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		UART.CTRLA |= USART_RXCIE_bm | USART_TXCIE_bm;
    33ce:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    33d2:	80 6c       	ori	r24, 0xC0	; 192
    33d4:	80 93 45 08 	sts	0x0845, r24	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    33d8:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    33dc:	80 69       	ori	r24, 0x90	; 144
    33de:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	return (_busy() || ((TWI.MSTATUS & TWI_BUSSTATE_gm) != TWI_BUSSTATE_IDLE_gc));
}

void CallbackRegister(void (*callbackHandler)(void))
{
	if (callbackHandler != NULL)
    33e2:	85 e5       	ldi	r24, 0x55	; 85
    33e4:	93 e1       	ldi	r25, 0x13	; 19
    33e6:	00 97       	sbiw	r24, 0x00	; 0
    33e8:	21 f0       	breq	.+8      	; 0x33f2 <main+0x39a>
	{
		Callback = callbackHandler;
    33ea:	80 93 9a 42 	sts	0x429A, r24	; 0x80429a <_ZN8ltc2942c3twiE+0xb>
    33ee:	90 93 9b 42 	sts	0x429B, r25	; 0x80429b <_ZN8ltc2942c3twiE+0xc>
	Com.intMode();
	Com.enableRxD();	
	
	ltc2942c::twi.CallbackRegister(ltc2942c::I2CErr);
	
	sei();
    33f2:	78 94       	sei
	
	UpdateFromEEP();
    33f4:	0e 94 e9 17 	call	0x2fd2	; 0x2fd2 <_ZL13UpdateFromEEPv>

	// включаем питание
	if (workData.AppState == APP_WORK) WakeUp();
    33f8:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    33fc:	83 30       	cpi	r24, 0x03	; 3
    33fe:	31 f4       	brne	.+12     	; 0x340c <main+0x3b4>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    3400:	80 e8       	ldi	r24, 0x80	; 128
    3402:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    3406:	80 e1       	ldi	r24, 0x10	; 16
    3408:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    340c:	4e 01       	movw	r8, r28
    340e:	f5 e0       	ldi	r31, 0x05	; 5
    3410:	8f 0e       	add	r8, r31
    3412:	91 1c       	adc	r9, r1
	    {
		    /// GPR.GPR1 - uarts lock если какой-то порт занят, то спать в режиме IDLE
		    if (GPR.GPR1) SLPCTRL.CTRLA = SLPCTRL_SMODE_IDLE_gc | 1;
		    else SLPCTRL.CTRLA = SLPCTRL_SMODE_STDBY_gc | 1;		    
		    // спать
			ResetFunction = 1;
    3414:	bb 24       	eor	r11, r11
    3416:	b3 94       	inc	r11
	    /// если нет данных GPR.GPR0 == 0 то спать
	    if (GPR.GPR0 == 0)
	    {
		    /// GPR.GPR1 - uarts lock если какой-то порт занят, то спать в режиме IDLE
		    if (GPR.GPR1) SLPCTRL.CTRLA = SLPCTRL_SMODE_IDLE_gc | 1;
		    else SLPCTRL.CTRLA = SLPCTRL_SMODE_STDBY_gc | 1;		    
    3418:	e3 e0       	ldi	r30, 0x03	; 3
    341a:	ae 2e       	mov	r10, r30
		#endif

		memcpy(buf, data, cnt);		

		wptr =  (uint8_t*) (EEPROM_START + adr);
		writeN = cnt;
    341c:	f4 e0       	ldi	r31, 0x04	; 4
    341e:	7f 2e       	mov	r7, r31
			
			ltc2942c::DelayHandler();
			
			if (Powered())
			{
				ResetFunction = 2;
    3420:	a2 e0       	ldi	r26, 0x02	; 2
    3422:	6a 2e       	mov	r6, r26
			int32_t arr[3];
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
    3424:	b0 e1       	ldi	r27, 0x10	; 16
    3426:	fb 2e       	mov	r15, r27
	{
	    ///           70ms ticks
	    ///           2s ticks
    	/// GPR.GPR0: uarts data ready
	    /// если нет данных GPR.GPR0 == 0 то спать
	    if (GPR.GPR0 == 0)
    3428:	8c b3       	in	r24, 0x1c	; 28
    342a:	81 11       	cpse	r24, r1
    342c:	0d c0       	rjmp	.+26     	; 0x3448 <main+0x3f0>
	    {
		    /// GPR.GPR1 - uarts lock если какой-то порт занят, то спать в режиме IDLE
		    if (GPR.GPR1) SLPCTRL.CTRLA = SLPCTRL_SMODE_IDLE_gc | 1;
    342e:	8d b3       	in	r24, 0x1d	; 29
    3430:	88 23       	and	r24, r24
    3432:	19 f0       	breq	.+6      	; 0x343a <main+0x3e2>
    3434:	b0 92 50 00 	sts	0x0050, r11	; 0x800050 <__TEXT_REGION_LENGTH__+0x7e0050>
    3438:	02 c0       	rjmp	.+4      	; 0x343e <main+0x3e6>
		    else SLPCTRL.CTRLA = SLPCTRL_SMODE_STDBY_gc | 1;		    
    343a:	a0 92 50 00 	sts	0x0050, r10	; 0x800050 <__TEXT_REGION_LENGTH__+0x7e0050>
		    // спать
			ResetFunction = 1;
    343e:	b0 92 c3 42 	sts	0x42C3, r11	; 0x8042c3 <__bss_end>
		    sleep_cpu();
    3442:	88 95       	sleep
			ResetFunction = 0;
    3444:	10 92 c3 42 	sts	0x42C3, r1	; 0x8042c3 <__bss_end>
	    }
		
		wdt_reset();
    3448:	a8 95       	wdr
		
		ResetFunction = 55;
    344a:	27 e3       	ldi	r18, 0x37	; 55
    344c:	20 93 c3 42 	sts	0x42C3, r18	; 0x8042c3 <__bss_end>
		ltc2942c::TWIHandler();
    3450:	0e 94 68 16 	call	0x2cd0	; 0x2cd0 <_ZN8ltc2942c10TWIHandlerEv>
		ResetFunction = 0;
    3454:	10 92 c3 42 	sts	0x42C3, r1	; 0x8042c3 <__bss_end>
		
		if (!eep.Busy() && Clock.IsQzErr())
    3458:	ef 9b       	sbis	0x1d, 7	; 29
    345a:	03 c0       	rjmp	.+6      	; 0x3462 <main+0x40a>
	{
		return (clkSel == CLKRTC)? 69 : 64;
	}
	INLN bool checkReadyTik(void)
	{
		if (GPR.GPR0 & 0x40)
    345c:	e6 99       	sbic	0x1c, 6	; 28
    345e:	58 c0       	rjmp	.+176    	; 0x3510 <main+0x4b8>
    3460:	80 c1       	rjmp	.+768    	; 0x3762 <main+0x70a>
	}	
  }
  
   INLN bool IsQzErr(void)
   {
	  if (QzError) 
    3462:	80 91 67 42 	lds	r24, 0x4267	; 0x804267 <Clock+0x1>
    3466:	88 23       	and	r24, r24
    3468:	c9 f3       	breq	.-14     	; 0x345c <main+0x404>
	  {
		  QzError = false;
    346a:	10 92 67 42 	sts	0x4267, r1	; 0x804267 <Clock+0x1>
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    346e:	ef 99       	sbic	0x1d, 7	; 29
    3470:	f5 cf       	rjmp	.-22     	; 0x345c <main+0x404>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    3472:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    3474:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3478:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    347c:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3480:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    3484:	80 93 9f 42 	sts	0x429F, r24	; 0x80429f <eep>
    3488:	90 93 a0 42 	sts	0x42A0, r25	; 0x8042a0 <eep+0x1>
    348c:	a0 93 a1 42 	sts	0x42A1, r26	; 0x8042a1 <eep+0x2>
    3490:	b0 93 a2 42 	sts	0x42A2, r27	; 0x8042a2 <eep+0x3>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    3494:	88 e1       	ldi	r24, 0x18	; 24
    3496:	94 e1       	ldi	r25, 0x14	; 20
    3498:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <eep+0x22>
    349c:	90 93 c2 42 	sts	0x42C2, r25	; 0x8042c2 <eep+0x23>
		writeN = cnt;
    34a0:	70 92 bf 42 	sts	0x42BF, r7	; 0x8042bf <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    34a4:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    34a8:	83 70       	andi	r24, 0x03	; 3
    34aa:	e1 f7       	brne	.-8      	; 0x34a4 <main+0x44c>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    34ac:	8a e1       	ldi	r24, 0x1A	; 26
    34ae:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    34b2:	e0 91 c1 42 	lds	r30, 0x42C1	; 0x8042c1 <eep+0x22>
    34b6:	f0 91 c2 42 	lds	r31, 0x42C2	; 0x8042c2 <eep+0x23>
    34ba:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    34bc:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    34c0:	83 70       	andi	r24, 0x03	; 3
    34c2:	e1 f7       	brne	.-8      	; 0x34bc <main+0x464>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    34c4:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    34c8:	82 e1       	ldi	r24, 0x12	; 18
    34ca:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    34ce:	80 e0       	ldi	r24, 0x00	; 0
    34d0:	90 91 bf 42 	lds	r25, 0x42BF	; 0x8042bf <eep+0x20>
    34d4:	89 17       	cp	r24, r25
    34d6:	98 f4       	brcc	.+38     	; 0x34fe <main+0x4a6>
    34d8:	a0 91 c1 42 	lds	r26, 0x42C1	; 0x8042c1 <eep+0x22>
    34dc:	b0 91 c2 42 	lds	r27, 0x42C2	; 0x8042c2 <eep+0x23>
    34e0:	9d 01       	movw	r18, r26
    34e2:	2f 5f       	subi	r18, 0xFF	; 255
    34e4:	3f 4f       	sbci	r19, 0xFF	; 255
    34e6:	20 93 c1 42 	sts	0x42C1, r18	; 0x8042c1 <eep+0x22>
    34ea:	30 93 c2 42 	sts	0x42C2, r19	; 0x8042c2 <eep+0x23>
    34ee:	e8 2f       	mov	r30, r24
    34f0:	f0 e0       	ldi	r31, 0x00	; 0
    34f2:	e1 56       	subi	r30, 0x61	; 97
    34f4:	fd 4b       	sbci	r31, 0xBD	; 189
    34f6:	90 81       	ld	r25, Z
    34f8:	9c 93       	st	X, r25
    34fa:	8f 5f       	subi	r24, 0xFF	; 255
    34fc:	e9 cf       	rjmp	.-46     	; 0x34d0 <main+0x478>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    34fe:	80 e0       	ldi	r24, 0x00	; 0
    3500:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    3504:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    3506:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    350a:	83 70       	andi	r24, 0x03	; 3
    350c:	e1 f7       	brne	.-8      	; 0x3506 <main+0x4ae>
    350e:	a6 cf       	rjmp	.-180    	; 0x345c <main+0x404>
	}
	INLN bool checkReadyTik(void)
	{
		if (GPR.GPR0 & 0x40)
		{
			GPR.GPR0 &= ~0x40;
    3510:	e6 98       	cbi	0x1c, 6	; 28
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
	}
	
	INLN void Handler(void)
	{
		if (Busy())
    3512:	ef 9b       	sbis	0x1d, 7	; 29
    3514:	09 c0       	rjmp	.+18     	; 0x3528 <main+0x4d0>
		{
			if (timout-- == 0)
    3516:	80 91 c0 42 	lds	r24, 0x42C0	; 0x8042c0 <eep+0x21>
    351a:	9f ef       	ldi	r25, 0xFF	; 255
    351c:	98 0f       	add	r25, r24
    351e:	90 93 c0 42 	sts	0x42C0, r25	; 0x8042c0 <eep+0x21>
    3522:	81 11       	cpse	r24, r1
    3524:	01 c0       	rjmp	.+2      	; 0x3528 <main+0x4d0>
			{
				GPR.GPR1 &= ~BUSY_GPR1_BIT;
    3526:	ef 98       	cbi	0x1d, 7	; 29
		if (inv) PINDIC.OUTSET = 1 << pin;
		else PINDIC.OUTCLR = 1 << pin;		
	}
	void Handler64(uint8_t status)
	{
		if (User) return;
    3528:	80 91 62 42 	lds	r24, 0x4262	; 0x804262 <Indicator+0xc>
    352c:	81 11       	cpse	r24, r1
    352e:	79 c0       	rjmp	.+242    	; 0x3622 <main+0x5ca>
		uint8_t st = status & 0x3F;
		if (Error3 ||Error2 || Error1)
    3530:	80 91 63 42 	lds	r24, 0x4263	; 0x804263 <Indicator+0xd>
    3534:	81 11       	cpse	r24, r1
    3536:	4c c0       	rjmp	.+152    	; 0x35d0 <main+0x578>
    3538:	80 91 64 42 	lds	r24, 0x4264	; 0x804264 <Indicator+0xe>
    353c:	81 11       	cpse	r24, r1
    353e:	48 c0       	rjmp	.+144    	; 0x35d0 <main+0x578>
    3540:	80 91 65 42 	lds	r24, 0x4265	; 0x804265 <Indicator+0xf>
    3544:	81 11       	cpse	r24, r1
    3546:	44 c0       	rjmp	.+136    	; 0x35d0 <main+0x578>
		else PINDIC.OUTCLR = 1 << pin;		
	}
	void Handler64(uint8_t status)
	{
		if (User) return;
		uint8_t st = status & 0x3F;
    3548:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    354c:	8f 73       	andi	r24, 0x3F	; 63
		//{
			//appTurbo = turbo;
			//if (turbo) data.u64 = IND_ERROR;
			//else appSatate = 0; 
		//}
		else if (appSatate != st)
    354e:	90 91 61 42 	lds	r25, 0x4261	; 0x804261 <Indicator+0xb>
    3552:	89 17       	cp	r24, r25
    3554:	e9 f1       	breq	.+122    	; 0x35d0 <main+0x578>
		{
			//data.u64 = IND_ERROR;
			switch(st)
    3556:	82 30       	cpi	r24, 0x02	; 2
    3558:	e1 f0       	breq	.+56     	; 0x3592 <main+0x53a>
    355a:	28 f4       	brcc	.+10     	; 0x3566 <main+0x50e>
    355c:	81 30       	cpi	r24, 0x01	; 1
    355e:	89 f5       	brne	.+98     	; 0x35c2 <main+0x56a>
			{
			case  APP_CLEAR_RAM:
			 data.u64 = 0;
    3560:	10 92 56 42 	sts	0x4256, r1	; 0x804256 <Indicator>
    3564:	19 c0       	rjmp	.+50     	; 0x3598 <main+0x540>
			//else appSatate = 0; 
		//}
		else if (appSatate != st)
		{
			//data.u64 = IND_ERROR;
			switch(st)
    3566:	83 30       	cpi	r24, 0x03	; 3
    3568:	31 f1       	breq	.+76     	; 0x35b6 <main+0x55e>
    356a:	84 30       	cpi	r24, 0x04	; 4
    356c:	51 f5       	brne	.+84     	; 0x35c2 <main+0x56a>
			break;
			case  APP_WORK:
			 data.u64 = IND_2;			
			break;
			case  APP_IDLE:
			 data.u64 = IND_BEGIN;
    356e:	9f ef       	ldi	r25, 0xFF	; 255
    3570:	90 93 56 42 	sts	0x4256, r25	; 0x804256 <Indicator>
    3574:	90 93 57 42 	sts	0x4257, r25	; 0x804257 <Indicator+0x1>
    3578:	90 93 58 42 	sts	0x4258, r25	; 0x804258 <Indicator+0x2>
    357c:	90 93 59 42 	sts	0x4259, r25	; 0x804259 <Indicator+0x3>
    3580:	90 93 5a 42 	sts	0x425A, r25	; 0x80425a <Indicator+0x4>
    3584:	90 93 5b 42 	sts	0x425B, r25	; 0x80425b <Indicator+0x5>
    3588:	90 93 5c 42 	sts	0x425C, r25	; 0x80425c <Indicator+0x6>
    358c:	90 93 5d 42 	sts	0x425D, r25	; 0x80425d <Indicator+0x7>
    3590:	18 c0       	rjmp	.+48     	; 0x35c2 <main+0x56a>
			{
			case  APP_CLEAR_RAM:
			 data.u64 = 0;
			break;
			case  APP_DELAY:
              data.u64 = IND_1;
    3592:	90 ef       	ldi	r25, 0xF0	; 240
    3594:	90 93 56 42 	sts	0x4256, r25	; 0x804256 <Indicator>
    3598:	10 92 57 42 	sts	0x4257, r1	; 0x804257 <Indicator+0x1>
    359c:	10 92 58 42 	sts	0x4258, r1	; 0x804258 <Indicator+0x2>
    35a0:	10 92 59 42 	sts	0x4259, r1	; 0x804259 <Indicator+0x3>
    35a4:	10 92 5a 42 	sts	0x425A, r1	; 0x80425a <Indicator+0x4>
    35a8:	10 92 5b 42 	sts	0x425B, r1	; 0x80425b <Indicator+0x5>
    35ac:	10 92 5c 42 	sts	0x425C, r1	; 0x80425c <Indicator+0x6>
    35b0:	10 92 5d 42 	sts	0x425D, r1	; 0x80425d <Indicator+0x7>
    35b4:	06 c0       	rjmp	.+12     	; 0x35c2 <main+0x56a>
			break;
			case  APP_WORK:
			 data.u64 = IND_2;			
    35b6:	90 ef       	ldi	r25, 0xF0	; 240
    35b8:	90 93 56 42 	sts	0x4256, r25	; 0x804256 <Indicator>
    35bc:	90 93 57 42 	sts	0x4257, r25	; 0x804257 <Indicator+0x1>
    35c0:	ed cf       	rjmp	.-38     	; 0x359c <main+0x544>
			break;
			case  APP_IDLE:
			 data.u64 = IND_BEGIN;
			break;				
			}
			cntCurrent = 7;
    35c2:	97 e0       	ldi	r25, 0x07	; 7
    35c4:	90 93 5e 42 	sts	0x425E, r25	; 0x80425e <Indicator+0x8>
			indexCurrent = 7;
    35c8:	90 93 5f 42 	sts	0x425F, r25	; 0x80425f <Indicator+0x9>
			appSatate = st;
    35cc:	80 93 61 42 	sts	0x4261, r24	; 0x804261 <Indicator+0xb>
		}
		(current &  1)? On(): Off(); 
    35d0:	80 91 60 42 	lds	r24, 0x4260	; 0x804260 <Indicator+0xa>
    35d4:	80 ff       	sbrs	r24, 0
    35d6:	03 c0       	rjmp	.+6      	; 0x35de <main+0x586>
	{
		PINDIC.OUTTGL = 1 << pin;		
	}
	INLN void On(void)
	{
		if (inv) PINDIC.OUTCLR = 1 << pin;
    35d8:	70 92 a6 04 	sts	0x04A6, r7	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    35dc:	02 c0       	rjmp	.+4      	; 0x35e2 <main+0x58a>
		else PINDIC.OUTSET = 1 << pin;
		
	}
	INLN void Off(void)
	{
		if (inv) PINDIC.OUTSET = 1 << pin;
    35de:	70 92 a5 04 	sts	0x04A5, r7	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			cntCurrent = 7;
			indexCurrent = 7;
			appSatate = st;
		}
		(current &  1)? On(): Off(); 
		current >>= 1;
    35e2:	90 e0       	ldi	r25, 0x00	; 0
    35e4:	95 95       	asr	r25
    35e6:	87 95       	ror	r24
    35e8:	80 93 60 42 	sts	0x4260, r24	; 0x804260 <Indicator+0xa>
		if (++cntCurrent == 8)
    35ec:	80 91 5e 42 	lds	r24, 0x425E	; 0x80425e <Indicator+0x8>
    35f0:	8f 5f       	subi	r24, 0xFF	; 255
    35f2:	88 30       	cpi	r24, 0x08	; 8
    35f4:	19 f0       	breq	.+6      	; 0x35fc <main+0x5a4>
    35f6:	80 93 5e 42 	sts	0x425E, r24	; 0x80425e <Indicator+0x8>
    35fa:	13 c0       	rjmp	.+38     	; 0x3622 <main+0x5ca>
		{
			cntCurrent = 0;
    35fc:	10 92 5e 42 	sts	0x425E, r1	; 0x80425e <Indicator+0x8>
			current = data.B[indexCurrent];
    3600:	80 91 5f 42 	lds	r24, 0x425F	; 0x80425f <Indicator+0x9>
    3604:	e8 2f       	mov	r30, r24
    3606:	f0 e0       	ldi	r31, 0x00	; 0
    3608:	ea 5a       	subi	r30, 0xAA	; 170
    360a:	fd 4b       	sbci	r31, 0xBD	; 189
    360c:	90 81       	ld	r25, Z
    360e:	90 93 60 42 	sts	0x4260, r25	; 0x804260 <Indicator+0xa>
			if (++indexCurrent == 8) indexCurrent = 0;
    3612:	8f 5f       	subi	r24, 0xFF	; 255
    3614:	88 30       	cpi	r24, 0x08	; 8
    3616:	19 f0       	breq	.+6      	; 0x361e <main+0x5c6>
    3618:	80 93 5f 42 	sts	0x425F, r24	; 0x80425f <Indicator+0x9>
    361c:	02 c0       	rjmp	.+4      	; 0x3622 <main+0x5ca>
    361e:	10 92 5f 42 	sts	0x425F, r1	; 0x80425f <Indicator+0x9>
	}
	static void DelayHandler(void)
	{
		//if (!twi.IsBusy())
		{
			switch (StateGetC)
    3622:	80 91 87 42 	lds	r24, 0x4287	; 0x804287 <_ZN8ltc2942c9StateGetCE>
    3626:	82 30       	cpi	r24, 0x02	; 2
    3628:	b1 f0       	breq	.+44     	; 0x3656 <main+0x5fe>
    362a:	84 30       	cpi	r24, 0x04	; 4
    362c:	31 f5       	brne	.+76     	; 0x367a <main+0x622>
					twi.WriteRead(LTCADR, send, 1, read, 2);
					StateGetC = 3;
				break;
				
				case 4:
					send[0] = T_H;
    362e:	8c e0       	ldi	r24, 0x0C	; 12
    3630:	80 93 9c 42 	sts	0x429C, r24	; 0x80429c <_ZN8ltc2942c4sendE>
					twi.WriteRead(LTCADR, send, 1, read, 2);
    3634:	52 e0       	ldi	r21, 0x02	; 2
    3636:	e5 2e       	mov	r14, r21
    3638:	0d e8       	ldi	r16, 0x8D	; 141
    363a:	12 e4       	ldi	r17, 0x42	; 66
    363c:	21 e0       	ldi	r18, 0x01	; 1
    363e:	4c e9       	ldi	r20, 0x9C	; 156
    3640:	52 e4       	ldi	r21, 0x42	; 66
    3642:	64 e6       	ldi	r22, 0x64	; 100
    3644:	70 e0       	ldi	r23, 0x00	; 0
    3646:	8f e8       	ldi	r24, 0x8F	; 143
    3648:	92 e4       	ldi	r25, 0x42	; 66
    364a:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>
					StateGetC = 5;
    364e:	85 e0       	ldi	r24, 0x05	; 5
    3650:	80 93 87 42 	sts	0x4287, r24	; 0x804287 <_ZN8ltc2942c9StateGetCE>
    3654:	12 c0       	rjmp	.+36     	; 0x367a <main+0x622>
		//if (!twi.IsBusy())
		{
			switch (StateGetC)
			{
				case 2:
					send[0] = V_H;
    3656:	88 e0       	ldi	r24, 0x08	; 8
    3658:	80 93 9c 42 	sts	0x429C, r24	; 0x80429c <_ZN8ltc2942c4sendE>
					twi.WriteRead(LTCADR, send, 1, read, 2);
    365c:	62 e0       	ldi	r22, 0x02	; 2
    365e:	e6 2e       	mov	r14, r22
    3660:	0d e8       	ldi	r16, 0x8D	; 141
    3662:	12 e4       	ldi	r17, 0x42	; 66
    3664:	21 e0       	ldi	r18, 0x01	; 1
    3666:	4c e9       	ldi	r20, 0x9C	; 156
    3668:	52 e4       	ldi	r21, 0x42	; 66
    366a:	64 e6       	ldi	r22, 0x64	; 100
    366c:	70 e0       	ldi	r23, 0x00	; 0
    366e:	8f e8       	ldi	r24, 0x8F	; 143
    3670:	92 e4       	ldi	r25, 0x42	; 66
    3672:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>
					StateGetC = 3;
    3676:	a0 92 87 42 	sts	0x4287, r10	; 0x804287 <_ZN8ltc2942c9StateGetCE>
	{
		PINOUTDEF.OUTCLR = 1 << bit;
	}
	INLN bool IsOn(void)
	{
		return PINOUTDEF.OUT & (1 << bit);
    367a:	80 91 64 04 	lds	r24, 0x0464	; 0x800464 <__TEXT_REGION_LENGTH__+0x7e0464>
			
			Indicator.Handler64(workData.AppState); 				
			
			ltc2942c::DelayHandler();
			
			if (Powered())
    367e:	84 ff       	sbrs	r24, 4
    3680:	70 c0       	rjmp	.+224    	; 0x3762 <main+0x70a>
			{
				ResetFunction = 2;
    3682:	60 92 c3 42 	sts	0x42C3, r6	; 0x8042c3 <__bss_end>
    3686:	f0 92 26 04 	sts	0x0426, r15	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
	}
	//функция считывания данных с акселерометра
	int16_t read(uint8_t axis)
	{
		cs_lo();
		write8(axis | 0xc0);
    368a:	88 ee       	ldi	r24, 0xE8	; 232
    368c:	0e 94 c9 13 	call	0x2792	; 0x2792 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		int16_t out = read16();
    3690:	0e 94 db 13 	call	0x27b6	; 0x27b6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6read16Ev.isra.20>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    3694:	f0 92 25 04 	sts	0x0425, r15	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
		*port_pin_ctrl = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;					
	}
	
	void sample(void)
	{
		x += read(A_X);
    3698:	09 2e       	mov	r0, r25
    369a:	00 0c       	add	r0, r0
    369c:	aa 0b       	sbc	r26, r26
    369e:	bb 0b       	sbc	r27, r27
    36a0:	40 91 42 41 	lds	r20, 0x4142	; 0x804142 <_ZL6ais328>
    36a4:	50 91 43 41 	lds	r21, 0x4143	; 0x804143 <_ZL6ais328+0x1>
    36a8:	60 91 44 41 	lds	r22, 0x4144	; 0x804144 <_ZL6ais328+0x2>
    36ac:	70 91 45 41 	lds	r23, 0x4145	; 0x804145 <_ZL6ais328+0x3>
    36b0:	84 0f       	add	r24, r20
    36b2:	95 1f       	adc	r25, r21
    36b4:	a6 1f       	adc	r26, r22
    36b6:	b7 1f       	adc	r27, r23
    36b8:	80 93 42 41 	sts	0x4142, r24	; 0x804142 <_ZL6ais328>
    36bc:	90 93 43 41 	sts	0x4143, r25	; 0x804143 <_ZL6ais328+0x1>
    36c0:	a0 93 44 41 	sts	0x4144, r26	; 0x804144 <_ZL6ais328+0x2>
    36c4:	b0 93 45 41 	sts	0x4145, r27	; 0x804145 <_ZL6ais328+0x3>
			int32_t arr[3];
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
    36c8:	f0 92 26 04 	sts	0x0426, r15	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
	}
	//функция считывания данных с акселерометра
	int16_t read(uint8_t axis)
	{
		cs_lo();
		write8(axis | 0xc0);
    36cc:	8a ee       	ldi	r24, 0xEA	; 234
    36ce:	0e 94 c9 13 	call	0x2792	; 0x2792 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		int16_t out = read16();
    36d2:	0e 94 db 13 	call	0x27b6	; 0x27b6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6read16Ev.isra.20>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    36d6:	f0 92 25 04 	sts	0x0425, r15	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
	}
	
	void sample(void)
	{
		x += read(A_X);
		z += read(A_Y);
    36da:	09 2e       	mov	r0, r25
    36dc:	00 0c       	add	r0, r0
    36de:	aa 0b       	sbc	r26, r26
    36e0:	bb 0b       	sbc	r27, r27
    36e2:	40 91 4a 41 	lds	r20, 0x414A	; 0x80414a <_ZL6ais328+0x8>
    36e6:	50 91 4b 41 	lds	r21, 0x414B	; 0x80414b <_ZL6ais328+0x9>
    36ea:	60 91 4c 41 	lds	r22, 0x414C	; 0x80414c <_ZL6ais328+0xa>
    36ee:	70 91 4d 41 	lds	r23, 0x414D	; 0x80414d <_ZL6ais328+0xb>
    36f2:	84 0f       	add	r24, r20
    36f4:	95 1f       	adc	r25, r21
    36f6:	a6 1f       	adc	r26, r22
    36f8:	b7 1f       	adc	r27, r23
    36fa:	80 93 4a 41 	sts	0x414A, r24	; 0x80414a <_ZL6ais328+0x8>
    36fe:	90 93 4b 41 	sts	0x414B, r25	; 0x80414b <_ZL6ais328+0x9>
    3702:	a0 93 4c 41 	sts	0x414C, r26	; 0x80414c <_ZL6ais328+0xa>
    3706:	b0 93 4d 41 	sts	0x414D, r27	; 0x80414d <_ZL6ais328+0xb>
			int32_t arr[3];
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
    370a:	f0 92 26 04 	sts	0x0426, r15	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
	}
	//функция считывания данных с акселерометра
	int16_t read(uint8_t axis)
	{
		cs_lo();
		write8(axis | 0xc0);
    370e:	8c ee       	ldi	r24, 0xEC	; 236
    3710:	0e 94 c9 13 	call	0x2792	; 0x2792 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6write8Eh.isra.17>
		int16_t out = read16();
    3714:	0e 94 db 13 	call	0x27b6	; 0x27b6 <_ZN8ais328_tILh1ELh0ELh1ELh1ELh1ELh2ELh1ELh4EE6read16Ev.isra.20>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    3718:	f0 92 25 04 	sts	0x0425, r15	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
	
	void sample(void)
	{
		x += read(A_X);
		z += read(A_Y);
		y += read(A_Z);
    371c:	09 2e       	mov	r0, r25
    371e:	00 0c       	add	r0, r0
    3720:	aa 0b       	sbc	r26, r26
    3722:	bb 0b       	sbc	r27, r27
    3724:	40 91 46 41 	lds	r20, 0x4146	; 0x804146 <_ZL6ais328+0x4>
    3728:	50 91 47 41 	lds	r21, 0x4147	; 0x804147 <_ZL6ais328+0x5>
    372c:	60 91 48 41 	lds	r22, 0x4148	; 0x804148 <_ZL6ais328+0x6>
    3730:	70 91 49 41 	lds	r23, 0x4149	; 0x804149 <_ZL6ais328+0x7>
    3734:	84 0f       	add	r24, r20
    3736:	95 1f       	adc	r25, r21
    3738:	a6 1f       	adc	r26, r22
    373a:	b7 1f       	adc	r27, r23
    373c:	80 93 46 41 	sts	0x4146, r24	; 0x804146 <_ZL6ais328+0x4>
    3740:	90 93 47 41 	sts	0x4147, r25	; 0x804147 <_ZL6ais328+0x5>
    3744:	a0 93 48 41 	sts	0x4148, r26	; 0x804148 <_ZL6ais328+0x6>
    3748:	b0 93 49 41 	sts	0x4149, r27	; 0x804149 <_ZL6ais328+0x7>
		cnt++;
    374c:	80 91 4e 41 	lds	r24, 0x414E	; 0x80414e <_ZL6ais328+0xc>
    3750:	90 91 4f 41 	lds	r25, 0x414F	; 0x80414f <_ZL6ais328+0xd>
    3754:	01 96       	adiw	r24, 0x01	; 1
    3756:	80 93 4e 41 	sts	0x414E, r24	; 0x80414e <_ZL6ais328+0xc>
    375a:	90 93 4f 41 	sts	0x414F, r25	; 0x80414f <_ZL6ais328+0xd>
				ais328.sample();
				ResetFunction = 0;
    375e:	10 92 c3 42 	sts	0x42C3, r1	; 0x8042c3 <__bss_end>
		
	}

	INLN bool checkReady2Sec(void)
	{
		if (GPR.GPR0 & 0x80)
    3762:	e7 9b       	sbis	0x1c, 7	; 28
    3764:	4c c3       	rjmp	.+1688   	; 0x3dfe <main+0xda6>
		{
			GPR.GPR0 &= ~0x80;
    3766:	e7 98       	cbi	0x1c, 7	; 28
			}			
		};
		///           2s ticks
		if (Clock.checkReady2Sec())
		{
			if (TestModeTimer > 0)
    3768:	80 91 41 41 	lds	r24, 0x4141	; 0x804141 <_ZL13TestModeTimer>
    376c:	88 23       	and	r24, r24
    376e:	a9 f0       	breq	.+42     	; 0x379a <main+0x742>
			{
				if(--TestModeTimer == 0)
    3770:	81 50       	subi	r24, 0x01	; 1
    3772:	80 93 41 41 	sts	0x4141, r24	; 0x804141 <_ZL13TestModeTimer>
    3776:	81 11       	cpse	r24, r1
    3778:	13 c0       	rjmp	.+38     	; 0x37a0 <main+0x748>
				{
					if (workData.AppState != APP_WORK)
    377a:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    377e:	83 30       	cpi	r24, 0x03	; 3
    3780:	79 f0       	breq	.+30     	; 0x37a0 <main+0x748>
	{
		PINOUTDEF.OUTSET = 1 << bit;
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    3782:	f0 92 66 04 	sts	0x0466, r15	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
	return power.IsOn();
}
static void StandBy(bool fullStop)
{
	power.Off();
	if(fullStop) batOn.Off();
    3786:	84 30       	cpi	r24, 0x04	; 4
    3788:	21 f4       	brne	.+8      	; 0x3792 <main+0x73a>
    378a:	80 e8       	ldi	r24, 0x80	; 128
    378c:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    3790:	07 c0       	rjmp	.+14     	; 0x37a0 <main+0x748>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    3792:	80 e8       	ldi	r24, 0x80	; 128
    3794:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    3798:	03 c0       	rjmp	.+6      	; 0x37a0 <main+0x748>
		
	}
	INLN void errRS485DirReset(void)
	{
		PORT_t* p = getUsartPort();
		p->OUTCLR = 1 << (PINS + 3);		
    379a:	88 e0       	ldi	r24, 0x08	; 8
    379c:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    {
         if (TurboTimer > 0) TurboTimer = 4;
    }
    INLN void Handler2sec(void)
    {
        if (TurboTimer > 0)
    37a0:	80 91 3c 41 	lds	r24, 0x413C	; 0x80413c <_ZL5Turbo+0x1>
    37a4:	88 23       	and	r24, r24
    37a6:	49 f1       	breq	.+82     	; 0x37fa <main+0x7a2>
        {
            if(--TurboTimer == 0) 
    37a8:	81 50       	subi	r24, 0x01	; 1
    37aa:	80 93 3c 41 	sts	0x413C, r24	; 0x80413c <_ZL5Turbo+0x1>
    37ae:	81 11       	cpse	r24, r1
    37b0:	24 c0       	rjmp	.+72     	; 0x37fa <main+0x7a2>
private:
    uint8_t curTurbo;
    uint8_t TurboTimer;
    INLN void RestoreTurbo(void)
    {
        if(curTurbo >= 3)
    37b2:	80 91 3b 41 	lds	r24, 0x413B	; 0x80413b <_ZL5Turbo>
    37b6:	83 30       	cpi	r24, 0x03	; 3
    37b8:	b0 f0       	brcs	.+44     	; 0x37e6 <main+0x78e>
		//ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
		//CLKCTRL_FRQSEL_24M_gc          /* 8 */
		//| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		//| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);

		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    37ba:	64 e1       	ldi	r22, 0x14	; 20
    37bc:	88 e6       	ldi	r24, 0x68	; 104
    37be:	90 e0       	ldi	r25, 0x00	; 0
    37c0:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);
		

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    37c4:	63 e0       	ldi	r22, 0x03	; 3
    37c6:	80 e6       	ldi	r24, 0x60	; 96
    37c8:	90 e0       	ldi	r25, 0x00	; 0
    37ca:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_CLKSEL_EXTCLK_gc /* ext clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK-1; /* Period: 0x100 */
    37ce:	ef ef       	ldi	r30, 0xFF	; 255
    37d0:	f0 e0       	ldi	r31, 0x00	; 0
    37d2:	e0 93 26 0a 	sts	0x0A26, r30	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    37d6:	f0 93 27 0a 	sts	0x0A27, r31	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    37da:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    37de:	80 fd       	sbrc	r24, 0
    37e0:	fc cf       	rjmp	.-8      	; 0x37da <main+0x782>
        {
            Clock.RestoreExternalClock();
            Clock.HiSpeedReady = false;
    37e2:	10 92 68 42 	sts	0x4268, r1	; 0x804268 <Clock+0x2>
        }
        curTurbo = 0;
    37e6:	10 92 3b 41 	sts	0x413B, r1	; 0x80413b <_ZL5Turbo>
        
        #if USE_INDIC == 1
        Indicator.User = false;
    37ea:	10 92 62 42 	sts	0x4262, r1	; 0x804262 <Indicator+0xc>
        #endif

        TurboTimer = 0;
    37ee:	10 92 3c 41 	sts	0x413C, r1	; 0x80413c <_ZL5Turbo+0x1>
        {
            if(--TurboTimer == 0) 
            {
                RestoreTurbo();

                TuUart.setBaud(DEFSpeed);
    37f2:	8d e7       	ldi	r24, 0x7D	; 125
    37f4:	90 e0       	ldi	r25, 0x00	; 0
    37f6:	0e 94 61 13 	call	0x26c2	; 0x26c2 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5>
			}
			else Com.errRS485DirReset();
			
            Turbo.Handler2sec();

			workData.time++;
    37fa:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    37fe:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3802:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3806:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    380a:	01 96       	adiw	r24, 0x01	; 1
    380c:	a1 1d       	adc	r26, r1
    380e:	b1 1d       	adc	r27, r1
    3810:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3814:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3818:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    381c:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
			
			ResetFunction = 3;
    3820:	a0 92 c3 42 	sts	0x42C3, r10	; 0x8042c3 <__bss_end>
			};
		}
	}
    static void Get(void* data, float* bat)
	{
		memcpy(data, &pdata, sizeof(ltc2942data_t));
    3824:	88 e1       	ldi	r24, 0x18	; 24
    3826:	eb e6       	ldi	r30, 0x6B	; 107
    3828:	f2 e4       	ldi	r31, 0x42	; 66
    382a:	a5 e0       	ldi	r26, 0x05	; 5
    382c:	b0 e4       	ldi	r27, 0x40	; 64
    382e:	01 90       	ld	r0, Z+
    3830:	0d 92       	st	X+, r0
    3832:	8a 95       	dec	r24
    3834:	e1 f7       	brne	.-8      	; 0x382e <main+0x7d6>
		BatVolum = bat;
    3836:	88 e0       	ldi	r24, 0x08	; 8
    3838:	94 e1       	ldi	r25, 0x14	; 20
    383a:	80 93 69 42 	sts	0x4269, r24	; 0x804269 <_ZN8ltc2942c8BatVolumE>
    383e:	90 93 6a 42 	sts	0x426A, r25	; 0x80426a <_ZN8ltc2942c8BatVolumE+0x1>
		if (!StateGetC) 
    3842:	80 91 87 42 	lds	r24, 0x4287	; 0x804287 <_ZN8ltc2942c9StateGetCE>
    3846:	81 11       	cpse	r24, r1
    3848:	04 c0       	rjmp	.+8      	; 0x3852 <main+0x7fa>
		{
			StateGetC = 1;
    384a:	b0 92 87 42 	sts	0x4287, r11	; 0x804287 <_ZN8ltc2942c9StateGetCE>
			TWIHandler();
    384e:	0e 94 68 16 	call	0x2cd0	; 0x2cd0 <_ZN8ltc2942c10TWIHandlerEv>
			ltc2942c::Get(&workData.charge, &eep_batt_volum.volum);
			ResetFunction = 30;
    3852:	8e e1       	ldi	r24, 0x1E	; 30
    3854:	80 93 c3 42 	sts	0x42C3, r24	; 0x8042c3 <__bss_end>
	{
		PINOUTDEF.OUTCLR = 1 << bit;
	}
	INLN bool IsOn(void)
	{
		return PINOUTDEF.OUT & (1 << bit);
    3858:	80 91 64 04 	lds	r24, 0x0464	; 0x800464 <__TEXT_REGION_LENGTH__+0x7e0464>
			
			if (Powered()) 
    385c:	84 ff       	sbrs	r24, 4
    385e:	62 c0       	rjmp	.+196    	; 0x3924 <main+0x8cc>
	
	void get_data(void* buff)
	{
		int16_t* ptr = reinterpret_cast<int16_t*>(buff);
		
		for (uint8_t i = 0; i < 3; i++) *ptr++ = arr[i]/cnt;
    3860:	80 91 4e 41 	lds	r24, 0x414E	; 0x80414e <_ZL6ais328+0xc>
    3864:	90 91 4f 41 	lds	r25, 0x414F	; 0x80414f <_ZL6ais328+0xd>
    3868:	1c 01       	movw	r2, r24
    386a:	99 0f       	add	r25, r25
    386c:	44 08       	sbc	r4, r4
    386e:	55 08       	sbc	r5, r5
    3870:	60 91 42 41 	lds	r22, 0x4142	; 0x804142 <_ZL6ais328>
    3874:	70 91 43 41 	lds	r23, 0x4143	; 0x804143 <_ZL6ais328+0x1>
    3878:	80 91 44 41 	lds	r24, 0x4144	; 0x804144 <_ZL6ais328+0x2>
    387c:	90 91 45 41 	lds	r25, 0x4145	; 0x804145 <_ZL6ais328+0x3>
    3880:	a2 01       	movw	r20, r4
    3882:	91 01       	movw	r18, r2
    3884:	0e 94 3f 26 	call	0x4c7e	; 0x4c7e <__divmodsi4>
    3888:	20 93 1d 40 	sts	0x401D, r18	; 0x80401d <__DATA_REGION_ORIGIN__+0x1d>
    388c:	30 93 1e 40 	sts	0x401E, r19	; 0x80401e <__DATA_REGION_ORIGIN__+0x1e>
    3890:	60 91 46 41 	lds	r22, 0x4146	; 0x804146 <_ZL6ais328+0x4>
    3894:	70 91 47 41 	lds	r23, 0x4147	; 0x804147 <_ZL6ais328+0x5>
    3898:	80 91 48 41 	lds	r24, 0x4148	; 0x804148 <_ZL6ais328+0x6>
    389c:	90 91 49 41 	lds	r25, 0x4149	; 0x804149 <_ZL6ais328+0x7>
    38a0:	a2 01       	movw	r20, r4
    38a2:	91 01       	movw	r18, r2
    38a4:	0e 94 3f 26 	call	0x4c7e	; 0x4c7e <__divmodsi4>
    38a8:	20 93 1f 40 	sts	0x401F, r18	; 0x80401f <__DATA_REGION_ORIGIN__+0x1f>
    38ac:	30 93 20 40 	sts	0x4020, r19	; 0x804020 <__DATA_REGION_ORIGIN__+0x20>
    38b0:	60 91 4a 41 	lds	r22, 0x414A	; 0x80414a <_ZL6ais328+0x8>
    38b4:	70 91 4b 41 	lds	r23, 0x414B	; 0x80414b <_ZL6ais328+0x9>
    38b8:	80 91 4c 41 	lds	r24, 0x414C	; 0x80414c <_ZL6ais328+0xa>
    38bc:	90 91 4d 41 	lds	r25, 0x414D	; 0x80414d <_ZL6ais328+0xb>
    38c0:	a2 01       	movw	r20, r4
    38c2:	91 01       	movw	r18, r2
    38c4:	0e 94 3f 26 	call	0x4c7e	; 0x4c7e <__divmodsi4>
    38c8:	20 93 21 40 	sts	0x4021, r18	; 0x804021 <__DATA_REGION_ORIGIN__+0x21>
    38cc:	30 93 22 40 	sts	0x4022, r19	; 0x804022 <__DATA_REGION_ORIGIN__+0x22>
		memset(&x, 0, sizeof(arr) + sizeof(cnt));
    38d0:	8e e0       	ldi	r24, 0x0E	; 14
    38d2:	e2 e4       	ldi	r30, 0x42	; 66
    38d4:	f1 e4       	ldi	r31, 0x41	; 65
    38d6:	11 92       	st	Z+, r1
    38d8:	8a 95       	dec	r24
    38da:	e9 f7       	brne	.-6      	; 0x38d6 <main+0x87e>
		ngkTB2.CNT = 0;
		ngkTB3.CNT = 0;
	}		
	INLN void get(uint16_t* data)
	{
		*data++ = ngkTB1.CNT;
    38dc:	80 91 1a 0b 	lds	r24, 0x0B1A	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    38e0:	90 91 1b 0b 	lds	r25, 0x0B1B	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
    38e4:	80 93 23 40 	sts	0x4023, r24	; 0x804023 <__DATA_REGION_ORIGIN__+0x23>
    38e8:	90 93 24 40 	sts	0x4024, r25	; 0x804024 <__DATA_REGION_ORIGIN__+0x24>
		*data++ = ngkTB2.CNT;
    38ec:	80 91 2a 0b 	lds	r24, 0x0B2A	; 0x800b2a <__TEXT_REGION_LENGTH__+0x7e0b2a>
    38f0:	90 91 2b 0b 	lds	r25, 0x0B2B	; 0x800b2b <__TEXT_REGION_LENGTH__+0x7e0b2b>
    38f4:	80 93 25 40 	sts	0x4025, r24	; 0x804025 <__DATA_REGION_ORIGIN__+0x25>
    38f8:	90 93 26 40 	sts	0x4026, r25	; 0x804026 <__DATA_REGION_ORIGIN__+0x26>
		*data = ngkTB3.CNT;
    38fc:	80 91 3a 0b 	lds	r24, 0x0B3A	; 0x800b3a <__TEXT_REGION_LENGTH__+0x7e0b3a>
    3900:	90 91 3b 0b 	lds	r25, 0x0B3B	; 0x800b3b <__TEXT_REGION_LENGTH__+0x7e0b3b>
    3904:	80 93 27 40 	sts	0x4027, r24	; 0x804027 <__DATA_REGION_ORIGIN__+0x27>
    3908:	90 93 28 40 	sts	0x4028, r25	; 0x804028 <__DATA_REGION_ORIGIN__+0x28>
		Vmv++;
		ngkAC3.DACREF = *Vmv/4;
	}
	INLN void ClearCounts(void)
	{
		ngkTB1.CNT = 0;
    390c:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    3910:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
		ngkTB2.CNT = 0;
    3914:	10 92 2a 0b 	sts	0x0B2A, r1	; 0x800b2a <__TEXT_REGION_LENGTH__+0x7e0b2a>
    3918:	10 92 2b 0b 	sts	0x0B2B, r1	; 0x800b2b <__TEXT_REGION_LENGTH__+0x7e0b2b>
		ngkTB3.CNT = 0;
    391c:	10 92 3a 0b 	sts	0x0B3A, r1	; 0x800b3a <__TEXT_REGION_LENGTH__+0x7e0b3a>
    3920:	10 92 3b 0b 	sts	0x0B3B, r1	; 0x800b3b <__TEXT_REGION_LENGTH__+0x7e0b3b>
			{
				UpdateWorkData();
			}
			ResetFunction = 31;
    3924:	8f e1       	ldi	r24, 0x1F	; 31
    3926:	80 93 c3 42 	sts	0x42C3, r24	; 0x8042c3 <__bss_end>
			//Indicator.On();
			if ((workData.time - LastKadrEEPChargeUpdate >= EEP_UPDATE_KADRS) && (workData.AppState != APP_IDLE)) SaveChargeAndStateToEEP_Async();			
    392a:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    392e:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3932:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3936:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    393a:	40 91 3d 41 	lds	r20, 0x413D	; 0x80413d <_ZL23LastKadrEEPChargeUpdate>
    393e:	50 91 3e 41 	lds	r21, 0x413E	; 0x80413e <_ZL23LastKadrEEPChargeUpdate+0x1>
    3942:	60 91 3f 41 	lds	r22, 0x413F	; 0x80413f <_ZL23LastKadrEEPChargeUpdate+0x2>
    3946:	70 91 40 41 	lds	r23, 0x4140	; 0x804140 <_ZL23LastKadrEEPChargeUpdate+0x3>
    394a:	84 1b       	sub	r24, r20
    394c:	95 0b       	sbc	r25, r21
    394e:	a6 0b       	sbc	r26, r22
    3950:	b7 0b       	sbc	r27, r23
    3952:	84 38       	cpi	r24, 0x84	; 132
    3954:	93 40       	sbci	r25, 0x03	; 3
    3956:	a1 05       	cpc	r26, r1
    3958:	b1 05       	cpc	r27, r1
    395a:	34 f0       	brlt	.+12     	; 0x3968 <main+0x910>
    395c:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    3960:	84 30       	cpi	r24, 0x04	; 4
    3962:	11 f0       	breq	.+4      	; 0x3968 <main+0x910>
    3964:	0e 94 fd 13 	call	0x27fa	; 0x27fa <_ZL29SaveChargeAndStateToEEP_Asyncv>
			//Indicator.Off	();
			ResetFunction = 32;
    3968:	80 e2       	ldi	r24, 0x20	; 32
    396a:	80 93 c3 42 	sts	0x42C3, r24	; 0x8042c3 <__bss_end>
			
			switch (workData.AppState & 0b00111111)
    396e:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    3972:	8f 73       	andi	r24, 0x3F	; 63
    3974:	81 30       	cpi	r24, 0x01	; 1
    3976:	09 f4       	brne	.+2      	; 0x397a <main+0x922>
    3978:	dc c0       	rjmp	.+440    	; 0x3b32 <main+0xada>
    397a:	38 f0       	brcs	.+14     	; 0x398a <main+0x932>
    397c:	82 30       	cpi	r24, 0x02	; 2
    397e:	09 f4       	brne	.+2      	; 0x3982 <main+0x92a>
    3980:	19 c1       	rjmp	.+562    	; 0x3bb4 <main+0xb5c>
    3982:	83 30       	cpi	r24, 0x03	; 3
    3984:	09 f4       	brne	.+2      	; 0x3988 <main+0x930>
    3986:	4f c1       	rjmp	.+670    	; 0x3c26 <main+0xbce>
    3988:	3a c2       	rjmp	.+1140   	; 0x3dfe <main+0xda6>
	{
		PINOUTDEF.OUTSET = 1 << bit;
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    398a:	f0 92 66 04 	sts	0x0466, r15	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    398e:	80 e8       	ldi	r24, 0x80	; 128
    3990:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    3994:	81 e3       	ldi	r24, 0x31	; 49
    3996:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    399a:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    399e:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    39a2:	82 e0       	ldi	r24, 0x02	; 2

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    39a4:	95 e0       	ldi	r25, 0x05	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    39a6:	e7 ee       	ldi	r30, 0xE7	; 231
    39a8:	f3 e0       	ldi	r31, 0x03	; 3
    39aa:	31 97       	sbiw	r30, 0x01	; 1
    39ac:	f1 f7       	brne	.-4      	; 0x39aa <main+0x952>
    39ae:	00 c0       	rjmp	.+0      	; 0x39b0 <main+0x958>
    39b0:	00 00       	nop
    39b2:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    39b6:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    39ba:	27 ff       	sbrs	r18, 7
    39bc:	fc cf       	rjmp	.-8      	; 0x39b6 <main+0x95e>
		return SPI.DATA;
    39be:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    39c2:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    39c6:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    39ca:	27 ff       	sbrs	r18, 7
    39cc:	fc cf       	rjmp	.-8      	; 0x39c6 <main+0x96e>
		return SPI.DATA;
    39ce:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    39d2:	21 11       	cpse	r18, r1
    39d4:	04 c0       	rjmp	.+8      	; 0x39de <main+0x986>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    39d6:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			
			if (spi(0) == status)
			{				
				CS_off();				
				//PORTD.OUTCLR = 1<< 1;
				return true;
    39da:	81 e0       	ldi	r24, 0x01	; 1
    39dc:	04 c0       	rjmp	.+8      	; 0x39e6 <main+0x98e>
    39de:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    39e0:	11 f7       	brne	.-60     	; 0x39a6 <main+0x94e>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    39e2:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    39e6:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    39ea:	90 91 63 09 	lds	r25, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		return res;				
	}	
	
	INLN bool cleared(void)
	{	
		if (checkReadReady())
    39ee:	81 11       	cpse	r24, r1
    39f0:	0b c0       	rjmp	.+22     	; 0x3a08 <main+0x9b0>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    39f2:	81 e3       	ldi	r24, 0x31	; 49
    39f4:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    39f8:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    39fc:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3a00:	86 e0       	ldi	r24, 0x06	; 6
    3a02:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3a06:	57 c0       	rjmp	.+174    	; 0x3ab6 <main+0xa5e>
	
	INLN bool cleared(void)
	{	
		if (checkReadReady())
		{
			uint32_t x = 0;
    3a08:	19 82       	std	Y+1, r1	; 0x01
    3a0a:	1a 82       	std	Y+2, r1	; 0x02
    3a0c:	1b 82       	std	Y+3, r1	; 0x03
    3a0e:	1c 82       	std	Y+4, r1	; 0x04
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    3a10:	81 e3       	ldi	r24, 0x31	; 49
    3a12:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    3a16:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3a1a:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3a1e:	83 e1       	ldi	r24, 0x13	; 19
    3a20:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3a24:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3a28:	87 ff       	sbrs	r24, 7
    3a2a:	fc cf       	rjmp	.-8      	; 0x3a24 <main+0x9cc>
		return SPI.DATA;
    3a2c:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		init();		
		CS_on();
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
    3a30:	8c 81       	ldd	r24, Y+4	; 0x04

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3a32:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3a36:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3a3a:	87 ff       	sbrs	r24, 7
    3a3c:	fc cf       	rjmp	.-8      	; 0x3a36 <main+0x9de>
		return SPI.DATA;
    3a3e:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		CS_on();
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
    3a42:	8b 81       	ldd	r24, Y+3	; 0x03

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3a44:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3a48:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3a4c:	87 ff       	sbrs	r24, 7
    3a4e:	fc cf       	rjmp	.-8      	; 0x3a48 <main+0x9f0>
		return SPI.DATA;
    3a50:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
		spi(((unio32_t*) addr)->B[1]);
    3a54:	8a 81       	ldd	r24, Y+2	; 0x02

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3a56:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3a5a:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3a5e:	87 ff       	sbrs	r24, 7
    3a60:	fc cf       	rjmp	.-8      	; 0x3a5a <main+0xa02>
		return SPI.DATA;
    3a62:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
		spi(((unio32_t*) addr)->B[1]);
		spi(((unio32_t*) addr)->B[0]);		
    3a66:	89 81       	ldd	r24, Y+1	; 0x01

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3a68:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3a6c:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3a70:	87 ff       	sbrs	r24, 7
    3a72:	fc cf       	rjmp	.-8      	; 0x3a6c <main+0xa14>
		return SPI.DATA;
    3a74:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3a78:	fe 01       	movw	r30, r28
    3a7a:	31 96       	adiw	r30, 0x01	; 1
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    3a7c:	80 81       	ld	r24, Z

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3a7e:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3a82:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3a86:	87 ff       	sbrs	r24, 7
    3a88:	fc cf       	rjmp	.-8      	; 0x3a82 <main+0xa2a>
		return SPI.DATA;
    3a8a:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    3a8e:	81 93       	st	Z+, r24
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    3a90:	e8 15       	cp	r30, r8
    3a92:	f9 05       	cpc	r31, r9
    3a94:	99 f7       	brne	.-26     	; 0x3a7c <main+0xa24>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3a96:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3a9a:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    3a9e:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
	{	
		if (checkReadReady())
		{
			uint32_t x = 0;
			read((uint8_t*)&x,(uint8_t*)&x,4);
			return x == 0xFFFFFFFF;
    3aa2:	89 81       	ldd	r24, Y+1	; 0x01
    3aa4:	9a 81       	ldd	r25, Y+2	; 0x02
    3aa6:	ab 81       	ldd	r26, Y+3	; 0x03
    3aa8:	bc 81       	ldd	r27, Y+4	; 0x04
				
				case APP_SET_TIME:
				
				StandBy(false);
				
				if (!Ram.cleared())
    3aaa:	8f 3f       	cpi	r24, 0xFF	; 255
    3aac:	9f 4f       	sbci	r25, 0xFF	; 255
    3aae:	af 4f       	sbci	r26, 0xFF	; 255
    3ab0:	bf 4f       	sbci	r27, 0xFF	; 255
    3ab2:	e1 f1       	breq	.+120    	; 0x3b2c <main+0xad4>
    3ab4:	9e cf       	rjmp	.-196    	; 0x39f2 <main+0x99a>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3ab6:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3aba:	87 ff       	sbrs	r24, 7
    3abc:	fc cf       	rjmp	.-8      	; 0x3ab6 <main+0xa5e>
		return SPI.DATA;
    3abe:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3ac2:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3ac6:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    3aca:	82 e0       	ldi	r24, 0x02	; 2

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3acc:	95 e0       	ldi	r25, 0x05	; 5
    3ace:	e7 ee       	ldi	r30, 0xE7	; 231
    3ad0:	f3 e0       	ldi	r31, 0x03	; 3
    3ad2:	31 97       	sbiw	r30, 0x01	; 1
    3ad4:	f1 f7       	brne	.-4      	; 0x3ad2 <main+0xa7a>
    3ad6:	00 c0       	rjmp	.+0      	; 0x3ad8 <main+0xa80>
    3ad8:	00 00       	nop
    3ada:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3ade:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3ae2:	27 ff       	sbrs	r18, 7
    3ae4:	fc cf       	rjmp	.-8      	; 0x3ade <main+0xa86>
		return SPI.DATA;
    3ae6:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3aea:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3aee:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3af2:	27 ff       	sbrs	r18, 7
    3af4:	fc cf       	rjmp	.-8      	; 0x3aee <main+0xa96>
		return SPI.DATA;
    3af6:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    3afa:	22 30       	cpi	r18, 0x02	; 2
    3afc:	41 f4       	brne	.+16     	; 0x3b0e <main+0xab6>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3afe:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3b02:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3b06:	80 e6       	ldi	r24, 0x60	; 96
    3b08:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3b0c:	03 c0       	rjmp	.+6      	; 0x3b14 <main+0xabc>
    3b0e:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    3b10:	39 f0       	breq	.+14     	; 0x3b20 <main+0xac8>
    3b12:	dd cf       	rjmp	.-70     	; 0x3ace <main+0xa76>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3b14:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3b18:	87 ff       	sbrs	r24, 7
    3b1a:	fc cf       	rjmp	.-8      	; 0x3b14 <main+0xabc>
		return SPI.DATA;
    3b1c:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3b20:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3b24:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    3b28:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				{
					Ram.startClear();
				}
				workData.AppState = APP_CLEAR_RAM;
    3b2c:	b0 92 00 40 	sts	0x4000, r11	; 0x804000 <__DATA_REGION_ORIGIN__>
				break;
    3b30:	66 c1       	rjmp	.+716    	; 0x3dfe <main+0xda6>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    3b32:	81 e3       	ldi	r24, 0x31	; 49
    3b34:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    3b38:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3b3c:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    3b40:	82 e0       	ldi	r24, 0x02	; 2

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3b42:	95 e0       	ldi	r25, 0x05	; 5
    3b44:	e7 ee       	ldi	r30, 0xE7	; 231
    3b46:	f3 e0       	ldi	r31, 0x03	; 3
    3b48:	31 97       	sbiw	r30, 0x01	; 1
    3b4a:	f1 f7       	brne	.-4      	; 0x3b48 <main+0xaf0>
    3b4c:	00 c0       	rjmp	.+0      	; 0x3b4e <main+0xaf6>
    3b4e:	00 00       	nop
    3b50:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3b54:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3b58:	27 ff       	sbrs	r18, 7
    3b5a:	fc cf       	rjmp	.-8      	; 0x3b54 <main+0xafc>
		return SPI.DATA;
    3b5c:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3b60:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3b64:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3b68:	27 ff       	sbrs	r18, 7
    3b6a:	fc cf       	rjmp	.-8      	; 0x3b64 <main+0xb0c>
		return SPI.DATA;
    3b6c:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    3b70:	21 11       	cpse	r18, r1
    3b72:	04 c0       	rjmp	.+8      	; 0x3b7c <main+0xb24>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3b74:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			
			if (spi(0) == status)
			{				
				CS_off();				
				//PORTD.OUTCLR = 1<< 1;
				return true;
    3b78:	81 e0       	ldi	r24, 0x01	; 1
    3b7a:	04 c0       	rjmp	.+8      	; 0x3b84 <main+0xb2c>
    3b7c:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    3b7e:	11 f7       	brne	.-60     	; 0x3b44 <main+0xaec>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3b80:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3b84:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    3b88:	90 91 63 09 	lds	r25, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				
				case APP_CLEAR_RAM:					
					if (Ram.checkReadReady()) 
    3b8c:	88 23       	and	r24, r24
    3b8e:	09 f4       	brne	.+2      	; 0x3b92 <main+0xb3a>
    3b90:	36 c1       	rjmp	.+620    	; 0x3dfe <main+0xda6>
					{
						workData.AppState = APP_DELAY;
    3b92:	60 92 00 40 	sts	0x4000, r6	; 0x804000 <__DATA_REGION_ORIGIN__>
						 SaveChargeAndStateToEEP_Async();					
    3b96:	0e 94 fd 13 	call	0x27fa	; 0x27fa <_ZL29SaveChargeAndStateToEEP_Asyncv>
						wdt_enable(WDTO_N);
    3b9a:	88 ed       	ldi	r24, 0xD8	; 216
    3b9c:	a8 95       	wdr
    3b9e:	84 bf       	out	0x34, r24	; 52
    3ba0:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    3ba4:	84 60       	ori	r24, 0x04	; 4
    3ba6:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    3baa:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <__TEXT_REGION_LENGTH__+0x7e0101>
    3bae:	81 fd       	sbrc	r24, 1
    3bb0:	fc cf       	rjmp	.-8      	; 0x3baa <main+0xb52>
    3bb2:	25 c1       	rjmp	.+586    	; 0x3dfe <main+0xda6>
					}
				break;
				case APP_DELAY:					
					if (workData.time >= 0)
    3bb4:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3bb8:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3bbc:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3bc0:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    3bc4:	b7 fd       	sbrc	r27, 7
    3bc6:	1b c1       	rjmp	.+566    	; 0x3dfe <main+0xda6>
					{						
						workData.AppState = APP_WORK;	
    3bc8:	a0 92 00 40 	sts	0x4000, r10	; 0x804000 <__DATA_REGION_ORIGIN__>
												
			ResetFunction = 33;
    3bcc:	81 e2       	ldi	r24, 0x21	; 33
    3bce:	80 93 c3 42 	sts	0x42C3, r24	; 0x8042c3 <__bss_end>
						SaveChargeAndStateToEEP_Async();					
    3bd2:	0e 94 fd 13 	call	0x27fa	; 0x27fa <_ZL29SaveChargeAndStateToEEP_Asyncv>
			ResetFunction = 34;
    3bd6:	82 e2       	ldi	r24, 0x22	; 34
    3bd8:	80 93 c3 42 	sts	0x42C3, r24	; 0x8042c3 <__bss_end>
    3bdc:	80 e8       	ldi	r24, 0x80	; 128
    3bde:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    3be2:	f0 92 65 04 	sts	0x0465, r15	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
												
						WakeUp();
			ResetFunction = 35;
    3be6:	83 e2       	ldi	r24, 0x23	; 35
    3be8:	80 93 c3 42 	sts	0x42C3, r24	; 0x8042c3 <__bss_end>
			//| 0 << SPI_BUFWR_bp /* Buffer Write Mode: disabled */
			//| SPI_MODE_3_gc     /* SPI Mode 3 */
			| 1 << SPI_SSD_bp;  /* Slave Select Disable: disabled */		
	}
	INLN void SetWritePage(uint8_t* page) {waddr.u32 = * (uint32_t*) page;}	
	INLN void ResetPageBase(void) {waddr.u32=0; pageCnt=0;}		
    3bec:	10 92 50 41 	sts	0x4150, r1	; 0x804150 <_ZL3Ram>
    3bf0:	10 92 51 41 	sts	0x4151, r1	; 0x804151 <_ZL3Ram+0x1>
    3bf4:	10 92 52 41 	sts	0x4152, r1	; 0x804152 <_ZL3Ram+0x2>
    3bf8:	10 92 53 41 	sts	0x4153, r1	; 0x804153 <_ZL3Ram+0x3>
    3bfc:	10 92 54 42 	sts	0x4254, r1	; 0x804254 <_ZL3Ram+0x104>
    3c00:	10 92 55 42 	sts	0x4255, r1	; 0x804255 <_ZL3Ram+0x105>
						Ram.ResetPageBase();
			ResetFunction = 36;
    3c04:	84 e2       	ldi	r24, 0x24	; 36
    3c06:	80 93 c3 42 	sts	0x42C3, r24	; 0x8042c3 <__bss_end>
		Vmv++;
		ngkAC3.DACREF = *Vmv/4;
	}
	INLN void ClearCounts(void)
	{
		ngkTB1.CNT = 0;
    3c0a:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    3c0e:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
		ngkTB2.CNT = 0;
    3c12:	10 92 2a 0b 	sts	0x0B2A, r1	; 0x800b2a <__TEXT_REGION_LENGTH__+0x7e0b2a>
    3c16:	10 92 2b 0b 	sts	0x0B2B, r1	; 0x800b2b <__TEXT_REGION_LENGTH__+0x7e0b2b>
		ngkTB3.CNT = 0;
    3c1a:	10 92 3a 0b 	sts	0x0B3A, r1	; 0x800b3a <__TEXT_REGION_LENGTH__+0x7e0b3a>
    3c1e:	10 92 3b 0b 	sts	0x0B3B, r1	; 0x800b3b <__TEXT_REGION_LENGTH__+0x7e0b3b>
						ngk.ClearCounts();
			ResetFunction = 37;
    3c22:	85 e2       	ldi	r24, 0x25	; 37
    3c24:	ea c0       	rjmp	.+468    	; 0x3dfa <main+0xda2>
					} 					
				break;					
				case APP_WORK:
				    ResetFunction = 4;												
    3c26:	70 92 c3 42 	sts	0x42C3, r7	; 0x8042c3 <__bss_end>
	}

	INLN bool write(uint8_t *buf, uint8_t cnt)
	{
		bool res = true;
		if (pageCnt + cnt >= 0x100)
    3c2a:	00 91 54 42 	lds	r16, 0x4254	; 0x804254 <_ZL3Ram+0x104>
    3c2e:	10 91 55 42 	lds	r17, 0x4255	; 0x804255 <_ZL3Ram+0x105>
    3c32:	c8 01       	movw	r24, r16
    3c34:	88 96       	adiw	r24, 0x28	; 40
    3c36:	8f 3f       	cpi	r24, 0xFF	; 255
    3c38:	91 05       	cpc	r25, r1
    3c3a:	09 f0       	breq	.+2      	; 0x3c3e <main+0xbe6>
    3c3c:	08 f4       	brcc	.+2      	; 0x3c40 <main+0xbe8>
    3c3e:	c5 c0       	rjmp	.+394    	; 0x3dca <main+0xd72>
		{
			uint8_t pc = 0x100 - pageCnt;
			memcpy( &page[pageCnt], buf, pc);
    3c40:	c0 2e       	mov	r12, r16
    3c42:	c1 94       	neg	r12
    3c44:	d1 2c       	mov	r13, r1
    3c46:	a6 01       	movw	r20, r12
    3c48:	61 e0       	ldi	r22, 0x01	; 1
    3c4a:	70 e4       	ldi	r23, 0x40	; 64
    3c4c:	c8 01       	movw	r24, r16
    3c4e:	8c 5a       	subi	r24, 0xAC	; 172
    3c50:	9e 4b       	sbci	r25, 0xBE	; 190
    3c52:	0e 94 e3 28 	call	0x51c6	; 0x51c6 <memcpy>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    3c56:	81 e3       	ldi	r24, 0x31	; 49
    3c58:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    3c5c:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3c60:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    3c64:	80 ea       	ldi	r24, 0xA0	; 160

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3c66:	95 e0       	ldi	r25, 0x05	; 5
    3c68:	e7 ee       	ldi	r30, 0xE7	; 231
    3c6a:	f3 e0       	ldi	r31, 0x03	; 3
    3c6c:	31 97       	sbiw	r30, 0x01	; 1
    3c6e:	f1 f7       	brne	.-4      	; 0x3c6c <main+0xc14>
    3c70:	00 c0       	rjmp	.+0      	; 0x3c72 <main+0xc1a>
    3c72:	00 00       	nop
    3c74:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3c78:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3c7c:	27 ff       	sbrs	r18, 7
    3c7e:	fc cf       	rjmp	.-8      	; 0x3c78 <main+0xc20>
		return SPI.DATA;
    3c80:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3c84:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3c88:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3c8c:	27 ff       	sbrs	r18, 7
    3c8e:	fc cf       	rjmp	.-8      	; 0x3c88 <main+0xc30>
		return SPI.DATA;
    3c90:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    3c94:	21 11       	cpse	r18, r1
    3c96:	08 c0       	rjmp	.+16     	; 0x3ca8 <main+0xc50>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3c98:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3c9c:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3ca0:	86 e0       	ldi	r24, 0x06	; 6
    3ca2:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3ca6:	03 c0       	rjmp	.+6      	; 0x3cae <main+0xc56>
    3ca8:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    3caa:	f1 f6       	brne	.-68     	; 0x3c68 <main+0xc10>
    3cac:	2e c0       	rjmp	.+92     	; 0x3d0a <main+0xcb2>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3cae:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3cb2:	87 ff       	sbrs	r24, 7
    3cb4:	fc cf       	rjmp	.-8      	; 0x3cae <main+0xc56>
		return SPI.DATA;
    3cb6:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3cba:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3cbe:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    3cc2:	80 ea       	ldi	r24, 0xA0	; 160

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3cc4:	95 e0       	ldi	r25, 0x05	; 5
    3cc6:	e7 ee       	ldi	r30, 0xE7	; 231
    3cc8:	f3 e0       	ldi	r31, 0x03	; 3
    3cca:	31 97       	sbiw	r30, 0x01	; 1
    3ccc:	f1 f7       	brne	.-4      	; 0x3cca <main+0xc72>
    3cce:	00 c0       	rjmp	.+0      	; 0x3cd0 <main+0xc78>
    3cd0:	00 00       	nop
    3cd2:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3cd6:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3cda:	27 ff       	sbrs	r18, 7
    3cdc:	fc cf       	rjmp	.-8      	; 0x3cd6 <main+0xc7e>
		return SPI.DATA;
    3cde:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3ce2:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3ce6:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3cea:	27 ff       	sbrs	r18, 7
    3cec:	fc cf       	rjmp	.-8      	; 0x3ce6 <main+0xc8e>
		return SPI.DATA;
    3cee:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    3cf2:	22 30       	cpi	r18, 0x02	; 2
    3cf4:	41 f4       	brne	.+16     	; 0x3d06 <main+0xcae>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3cf6:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3cfa:	f0 92 a6 04 	sts	0x04A6, r15	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3cfe:	82 e1       	ldi	r24, 0x12	; 18
    3d00:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3d04:	05 c0       	rjmp	.+10     	; 0x3d10 <main+0xcb8>
    3d06:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    3d08:	f1 f6       	brne	.-68     	; 0x3cc6 <main+0xc6e>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3d0a:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
    3d0e:	50 c0       	rjmp	.+160    	; 0x3db0 <main+0xd58>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3d10:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3d14:	87 ff       	sbrs	r24, 7
    3d16:	fc cf       	rjmp	.-8      	; 0x3d10 <main+0xcb8>
		return SPI.DATA;
    3d18:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			{
				CS_on();
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
    3d1c:	80 91 53 41 	lds	r24, 0x4153	; 0x804153 <_ZL3Ram+0x3>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3d20:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3d24:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3d28:	87 ff       	sbrs	r24, 7
    3d2a:	fc cf       	rjmp	.-8      	; 0x3d24 <main+0xccc>
		return SPI.DATA;
    3d2c:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				CS_on();
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
				spi(waddr.B[2]);
    3d30:	80 91 52 41 	lds	r24, 0x4152	; 0x804152 <_ZL3Ram+0x2>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3d34:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3d38:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3d3c:	87 ff       	sbrs	r24, 7
    3d3e:	fc cf       	rjmp	.-8      	; 0x3d38 <main+0xce0>
		return SPI.DATA;
    3d40:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
				spi(waddr.B[2]);
				spi(waddr.B[1]);
    3d44:	80 91 51 41 	lds	r24, 0x4151	; 0x804151 <_ZL3Ram+0x1>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3d48:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3d4c:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3d50:	87 ff       	sbrs	r24, 7
    3d52:	fc cf       	rjmp	.-8      	; 0x3d4c <main+0xcf4>
		return SPI.DATA;
    3d54:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3d58:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3d5c:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3d60:	87 ff       	sbrs	r24, 7
    3d62:	fc cf       	rjmp	.-8      	; 0x3d5c <main+0xd04>
		return SPI.DATA;
    3d64:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3d68:	e4 e5       	ldi	r30, 0x54	; 84
    3d6a:	f1 e4       	ldi	r31, 0x41	; 65
	}
	INLN void SPI_write(const uint8_t *buff, uint8_t cnt)
	{
		do
		{
			spi(*buff++);
    3d6c:	81 91       	ld	r24, Z+

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3d6e:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3d72:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3d76:	87 ff       	sbrs	r24, 7
    3d78:	fc cf       	rjmp	.-8      	; 0x3d72 <main+0xd1a>
		return SPI.DATA;
    3d7a:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			
		} while (--cnt > 0);
	}
	INLN void SPI_write(const uint8_t *buff, uint8_t cnt)
	{
		do
    3d7e:	22 e4       	ldi	r18, 0x42	; 66
    3d80:	e4 35       	cpi	r30, 0x54	; 84
    3d82:	f2 07       	cpc	r31, r18
    3d84:	99 f7       	brne	.-26     	; 0x3d6c <main+0xd14>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3d86:	f0 92 a5 04 	sts	0x04A5, r15	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				
				SPI_write(page, 0);
				
				CS_off();
				
				waddr.u32 += 0x100;
    3d8a:	80 91 50 41 	lds	r24, 0x4150	; 0x804150 <_ZL3Ram>
    3d8e:	90 91 51 41 	lds	r25, 0x4151	; 0x804151 <_ZL3Ram+0x1>
    3d92:	a0 91 52 41 	lds	r26, 0x4152	; 0x804152 <_ZL3Ram+0x2>
    3d96:	b0 91 53 41 	lds	r27, 0x4153	; 0x804153 <_ZL3Ram+0x3>
    3d9a:	9f 5f       	subi	r25, 0xFF	; 255
    3d9c:	af 4f       	sbci	r26, 0xFF	; 255
    3d9e:	bf 4f       	sbci	r27, 0xFF	; 255
    3da0:	80 93 50 41 	sts	0x4150, r24	; 0x804150 <_ZL3Ram>
    3da4:	90 93 51 41 	sts	0x4151, r25	; 0x804151 <_ZL3Ram+0x1>
    3da8:	a0 93 52 41 	sts	0x4152, r26	; 0x804152 <_ZL3Ram+0x2>
    3dac:	b0 93 53 41 	sts	0x4153, r27	; 0x804153 <_ZL3Ram+0x3>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3db0:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    3db4:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		if (pageCnt + cnt >= 0x100)
		{
			uint8_t pc = 0x100 - pageCnt;
			memcpy( &page[pageCnt], buf, pc);
			res = writePage();
			pageCnt = 0;
    3db8:	10 92 54 42 	sts	0x4254, r1	; 0x804254 <_ZL3Ram+0x104>
    3dbc:	10 92 55 42 	sts	0x4255, r1	; 0x804255 <_ZL3Ram+0x105>
			cnt -= pc;
    3dc0:	08 5d       	subi	r16, 0xD8	; 216
			buf += pc;					
    3dc2:	b6 01       	movw	r22, r12
    3dc4:	6f 5f       	subi	r22, 0xFF	; 255
    3dc6:	7f 4b       	sbci	r23, 0xBF	; 191
    3dc8:	03 c0       	rjmp	.+6      	; 0x3dd0 <main+0xd78>
	}

	INLN bool write(uint8_t *buf, uint8_t cnt)
	{
		bool res = true;
		if (pageCnt + cnt >= 0x100)
    3dca:	08 e2       	ldi	r16, 0x28	; 40
    3dcc:	61 e0       	ldi	r22, 0x01	; 1
    3dce:	70 e4       	ldi	r23, 0x40	; 64
			res = writePage();
			pageCnt = 0;
			cnt -= pc;
			buf += pc;					
		}
		memcpy( &page[pageCnt], buf,cnt);
    3dd0:	10 e0       	ldi	r17, 0x00	; 0
    3dd2:	80 91 54 42 	lds	r24, 0x4254	; 0x804254 <_ZL3Ram+0x104>
    3dd6:	90 91 55 42 	lds	r25, 0x4255	; 0x804255 <_ZL3Ram+0x105>
    3dda:	a8 01       	movw	r20, r16
    3ddc:	8c 5a       	subi	r24, 0xAC	; 172
    3dde:	9e 4b       	sbci	r25, 0xBE	; 190
    3de0:	0e 94 e3 28 	call	0x51c6	; 0x51c6 <memcpy>
		pageCnt += cnt;
    3de4:	80 91 54 42 	lds	r24, 0x4254	; 0x804254 <_ZL3Ram+0x104>
    3de8:	90 91 55 42 	lds	r25, 0x4255	; 0x804255 <_ZL3Ram+0x105>
    3dec:	08 0f       	add	r16, r24
    3dee:	19 1f       	adc	r17, r25
    3df0:	00 93 54 42 	sts	0x4254, r16	; 0x804254 <_ZL3Ram+0x104>
    3df4:	10 93 55 42 	sts	0x4255, r17	; 0x804255 <_ZL3Ram+0x105>
				    Ram.write(reinterpret_cast<uint8_t*>(&workData.time), sizeof(RamData_t));				
					ResetFunction = 40;
    3df8:	88 e2       	ldi	r24, 0x28	; 40
    3dfa:	80 93 c3 42 	sts	0x42C3, r24	; 0x8042c3 <__bss_end>
	}
	
	INLN bool checkReadyRxD(void)
	{
		
		if (GPR.GPR0 & (1 << usartNo))
    3dfe:	e2 9b       	sbis	0x1c, 2	; 28
    3e00:	13 cb       	rjmp	.-2522   	; 0x3428 <main+0x3d0>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    3e02:	e2 98       	cbi	0x1c, 2	; 28
			}
		} // ~if (SysTick.Is2SecTick())
		if (Com.checkReadyRxD())
		{
			uint8_t tmp = Com.buf[0] & 0xF0;
			if ((Com.Count > 2) && ((tmp == ADDRESS) || (tmp == 0xF0)) && (crc16(Com.buf, Com.Count) == 0))
    3e04:	60 91 3a 41 	lds	r22, 0x413A	; 0x80413a <__data_end+0x100>
    3e08:	63 30       	cpi	r22, 0x03	; 3
    3e0a:	08 f4       	brcc	.+2      	; 0x3e0e <main+0xdb6>
    3e0c:	05 cb       	rjmp	.-2550   	; 0x3418 <main+0x3c0>
				break;
			}
		} // ~if (SysTick.Is2SecTick())
		if (Com.checkReadyRxD())
		{
			uint8_t tmp = Com.buf[0] & 0xF0;
    3e0e:	80 91 3a 40 	lds	r24, 0x403A	; 0x80403a <__data_end>
    3e12:	80 7f       	andi	r24, 0xF0	; 240
			if ((Com.Count > 2) && ((tmp == ADDRESS) || (tmp == 0xF0)) && (crc16(Com.buf, Com.Count) == 0))
    3e14:	80 35       	cpi	r24, 0x50	; 80
    3e16:	19 f0       	breq	.+6      	; 0x3e1e <main+0xdc6>
    3e18:	80 3f       	cpi	r24, 0xF0	; 240
    3e1a:	09 f0       	breq	.+2      	; 0x3e1e <main+0xdc6>
    3e1c:	fd ca       	rjmp	.-2566   	; 0x3418 <main+0x3c0>
    3e1e:	8a e3       	ldi	r24, 0x3A	; 58
    3e20:	90 e4       	ldi	r25, 0x40	; 64
    3e22:	0e 94 60 12 	call	0x24c0	; 0x24c0 <crc16>
    3e26:	bc 01       	movw	r22, r24
    3e28:	89 2b       	or	r24, r25
    3e2a:	09 f0       	breq	.+2      	; 0x3e2e <main+0xdd6>
    3e2c:	f5 ca       	rjmp	.-2582   	; 0x3418 <main+0x3c0>
            break;
        }                    
    }
    INLN void RestartTimer(void)
    {
         if (TurboTimer > 0) TurboTimer = 4;
    3e2e:	80 91 3c 41 	lds	r24, 0x413C	; 0x80413c <_ZL5Turbo+0x1>
    3e32:	88 23       	and	r24, r24
    3e34:	19 f0       	breq	.+6      	; 0x3e3c <main+0xde4>
    3e36:	84 e0       	ldi	r24, 0x04	; 4
    3e38:	80 93 3c 41 	sts	0x413C, r24	; 0x80413c <_ZL5Turbo+0x1>
			{
                Turbo.RestartTimer();
                
				ResetFunction = 5;												
    3e3c:	85 e0       	ldi	r24, 0x05	; 5
    3e3e:	80 93 c3 42 	sts	0x42C3, r24	; 0x8042c3 <__bss_end>
	ais328.get_data(&workData.accel);
	ngk.get(&workData.nnk.nk1);
}
static void RunCmd(void)
{
	switch (Com.buf[CMD_POS])
    3e42:	90 91 3a 40 	lds	r25, 0x403A	; 0x80403a <__data_end>
    3e46:	97 35       	cpi	r25, 0x57	; 87
    3e48:	09 f4       	brne	.+2      	; 0x3e4c <main+0xdf4>
    3e4a:	1c c4       	rjmp	.+2104   	; 0x4684 <__DATA_REGION_LENGTH__+0x684>
    3e4c:	d0 f4       	brcc	.+52     	; 0x3e82 <main+0xe2a>
    3e4e:	92 35       	cpi	r25, 0x52	; 82
    3e50:	09 f4       	brne	.+2      	; 0x3e54 <main+0xdfc>
    3e52:	ce c4       	rjmp	.+2460   	; 0x47f0 <__DATA_REGION_LENGTH__+0x7f0>
    3e54:	78 f4       	brcc	.+30     	; 0x3e74 <main+0xe1c>
    3e56:	91 35       	cpi	r25, 0x51	; 81
    3e58:	09 f0       	breq	.+2      	; 0x3e5c <main+0xe04>
    3e5a:	15 c5       	rjmp	.+2602   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    3e5c:	81 e3       	ldi	r24, 0x31	; 49
    3e5e:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    3e62:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3e66:	80 e1       	ldi	r24, 0x10	; 16
    3e68:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3e6c:	83 e1       	ldi	r24, 0x13	; 19
    3e6e:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3e72:	db c1       	rjmp	.+950    	; 0x422a <__DATA_REGION_LENGTH__+0x22a>
    3e74:	95 35       	cpi	r25, 0x55	; 85
    3e76:	09 f4       	brne	.+2      	; 0x3e7a <main+0xe22>
    3e78:	d5 c2       	rjmp	.+1450   	; 0x4424 <__DATA_REGION_LENGTH__+0x424>
    3e7a:	96 35       	cpi	r25, 0x56	; 86
    3e7c:	09 f4       	brne	.+2      	; 0x3e80 <main+0xe28>
    3e7e:	41 c3       	rjmp	.+1666   	; 0x4502 <__DATA_REGION_LENGTH__+0x502>
    3e80:	02 c5       	rjmp	.+2564   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
    3e82:	95 3f       	cpi	r25, 0xF5	; 245
    3e84:	61 f0       	breq	.+24     	; 0x3e9e <main+0xe46>
    3e86:	20 f4       	brcc	.+8      	; 0x3e90 <main+0xe38>
    3e88:	98 35       	cpi	r25, 0x58	; 88
    3e8a:	09 f4       	brne	.+2      	; 0x3e8e <main+0xe36>
    3e8c:	75 c1       	rjmp	.+746    	; 0x4178 <__DATA_REGION_LENGTH__+0x178>
    3e8e:	fb c4       	rjmp	.+2550   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
    3e90:	9a 3f       	cpi	r25, 0xFA	; 250
    3e92:	09 f4       	brne	.+2      	; 0x3e96 <main+0xe3e>
    3e94:	a5 c0       	rjmp	.+330    	; 0x3fe0 <main+0xf88>
    3e96:	9d 3f       	cpi	r25, 0xFD	; 253
    3e98:	09 f4       	brne	.+2      	; 0x3e9c <main+0xe44>
    3e9a:	ea c0       	rjmp	.+468    	; 0x4070 <__DATA_REGION_LENGTH__+0x70>
    3e9c:	f4 c4       	rjmp	.+2536   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
	{
		case CMD_TIME_SYNC:
		if (Com.Count == HEADER_LEN + 4 + CRC_LEN)
    3e9e:	80 91 3a 41 	lds	r24, 0x413A	; 0x80413a <__data_end+0x100>
    3ea2:	87 30       	cpi	r24, 0x07	; 7
    3ea4:	09 f0       	breq	.+2      	; 0x3ea8 <main+0xe50>
    3ea6:	ef c4       	rjmp	.+2526   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
		{
			int32_t* wait_time = (int32_t*) &Com.buf[DATA_POS];
			wdt_disable();
    3ea8:	88 ed       	ldi	r24, 0xD8	; 216
    3eaa:	a8 95       	wdr
    3eac:	84 bf       	out	0x34, r24	; 52
    3eae:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    3eb2:	80 7f       	andi	r24, 0xF0	; 240
    3eb4:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
			//setup sleep timer, stop all peripheral work, goto idle mode
			if (*wait_time == 0)
    3eb8:	80 91 3b 40 	lds	r24, 0x403B	; 0x80403b <__data_end+0x1>
    3ebc:	90 91 3c 40 	lds	r25, 0x403C	; 0x80403c <__data_end+0x2>
    3ec0:	a0 91 3d 40 	lds	r26, 0x403D	; 0x80403d <__data_end+0x3>
    3ec4:	b0 91 3e 40 	lds	r27, 0x403E	; 0x80403e <__data_end+0x4>
    3ec8:	89 2b       	or	r24, r25
    3eca:	8a 2b       	or	r24, r26
    3ecc:	8b 2b       	or	r24, r27
    3ece:	51 f4       	brne	.+20     	; 0x3ee4 <main+0xe8c>
			{
				workData.AppState = APP_IDLE;  
    3ed0:	84 e0       	ldi	r24, 0x04	; 4
    3ed2:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    3ed6:	80 e1       	ldi	r24, 0x10	; 16
    3ed8:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    3edc:	80 e8       	ldi	r24, 0x80	; 128
    3ede:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    3ee2:	7b c0       	rjmp	.+246    	; 0x3fda <main+0xf82>
   }
   
  
	INLN void resetTik(void)
	{
		TCA.SINGLE.CTRLA = 0;
    3ee4:	10 92 00 0a 	sts	0x0A00, r1	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
		TCA.SINGLE.CNT = 0;
    3ee8:	10 92 20 0a 	sts	0x0A20, r1	; 0x800a20 <__TEXT_REGION_LENGTH__+0x7e0a20>
    3eec:	10 92 21 0a 	sts	0x0A21, r1	; 0x800a21 <__TEXT_REGION_LENGTH__+0x7e0a21>
		s2cnt = (clkSel == CLKRTC)? 69 : 64;
    3ef0:	80 e4       	ldi	r24, 0x40	; 64
    3ef2:	80 93 66 42 	sts	0x4266, r24	; 0x804266 <Clock>
		TCA.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1024_gc   /* System Clock / 1024 */
    3ef6:	8f e8       	ldi	r24, 0x8F	; 143
    3ef8:	80 93 00 0a 	sts	0x0A00, r24	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
				StandBy(true);
			}
			else
			{
				Clock.resetTik();
				workData.time = *wait_time;
    3efc:	80 91 3b 40 	lds	r24, 0x403B	; 0x80403b <__data_end+0x1>
    3f00:	90 91 3c 40 	lds	r25, 0x403C	; 0x80403c <__data_end+0x2>
    3f04:	a0 91 3d 40 	lds	r26, 0x403D	; 0x80403d <__data_end+0x3>
    3f08:	b0 91 3e 40 	lds	r27, 0x403E	; 0x80403e <__data_end+0x4>
    3f0c:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3f10:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3f14:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3f18:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
				if (workData.AppState > APP_DELAY)
    3f1c:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    3f20:	83 30       	cpi	r24, 0x03	; 3
    3f22:	40 f0       	brcs	.+16     	; 0x3f34 <main+0xedc>
				{
					workData.AppState = APP_SET_TIME;
    3f24:	10 92 00 40 	sts	0x4000, r1	; 0x804000 <__DATA_REGION_ORIGIN__>
    3f28:	80 e1       	ldi	r24, 0x10	; 16
    3f2a:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    3f2e:	80 e8       	ldi	r24, 0x80	; 128
    3f30:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
}

// СОБЫТИЕ: постановка на задержку пользователем
static void ResetErrorsInEEP(void)
{
	eep_errors_t e = {0,0,0,DEFAULT_KADR,DEFAULT_KADR};
    3f34:	8c e0       	ldi	r24, 0x0C	; 12
    3f36:	ed e2       	ldi	r30, 0x2D	; 45
    3f38:	f0 e4       	ldi	r31, 0x40	; 64
    3f3a:	de 01       	movw	r26, r28
    3f3c:	11 96       	adiw	r26, 0x01	; 1
    3f3e:	01 90       	ld	r0, Z+
    3f40:	0d 92       	st	X+, r0
    3f42:	8a 95       	dec	r24
    3f44:	e1 f7       	brne	.-8      	; 0x3f3e <main+0xee6>
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    3f46:	ef 99       	sbic	0x1d, 7	; 29
    3f48:	48 c0       	rjmp	.+144    	; 0x3fda <main+0xf82>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    3f4a:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    3f4c:	8c e0       	ldi	r24, 0x0C	; 12
    3f4e:	fe 01       	movw	r30, r28
    3f50:	31 96       	adiw	r30, 0x01	; 1
    3f52:	af e9       	ldi	r26, 0x9F	; 159
    3f54:	b2 e4       	ldi	r27, 0x42	; 66
    3f56:	01 90       	ld	r0, Z+
    3f58:	0d 92       	st	X+, r0
    3f5a:	8a 95       	dec	r24
    3f5c:	e1 f7       	brne	.-8      	; 0x3f56 <main+0xefe>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    3f5e:	80 e1       	ldi	r24, 0x10	; 16
    3f60:	94 e1       	ldi	r25, 0x14	; 20
    3f62:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <eep+0x22>
    3f66:	90 93 c2 42 	sts	0x42C2, r25	; 0x8042c2 <eep+0x23>
		writeN = cnt;
    3f6a:	8c e0       	ldi	r24, 0x0C	; 12
    3f6c:	80 93 bf 42 	sts	0x42BF, r24	; 0x8042bf <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    3f70:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3f74:	83 70       	andi	r24, 0x03	; 3
    3f76:	e1 f7       	brne	.-8      	; 0x3f70 <main+0xf18>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    3f78:	8c e1       	ldi	r24, 0x1C	; 28
    3f7a:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    3f7e:	e0 91 c1 42 	lds	r30, 0x42C1	; 0x8042c1 <eep+0x22>
    3f82:	f0 91 c2 42 	lds	r31, 0x42C2	; 0x8042c2 <eep+0x23>
    3f86:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    3f88:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3f8c:	83 70       	andi	r24, 0x03	; 3
    3f8e:	e1 f7       	brne	.-8      	; 0x3f88 <main+0xf30>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    3f90:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    3f94:	82 e1       	ldi	r24, 0x12	; 18
    3f96:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    3f9a:	80 e0       	ldi	r24, 0x00	; 0
    3f9c:	90 91 bf 42 	lds	r25, 0x42BF	; 0x8042bf <eep+0x20>
    3fa0:	89 17       	cp	r24, r25
    3fa2:	98 f4       	brcc	.+38     	; 0x3fca <main+0xf72>
    3fa4:	a0 91 c1 42 	lds	r26, 0x42C1	; 0x8042c1 <eep+0x22>
    3fa8:	b0 91 c2 42 	lds	r27, 0x42C2	; 0x8042c2 <eep+0x23>
    3fac:	9d 01       	movw	r18, r26
    3fae:	2f 5f       	subi	r18, 0xFF	; 255
    3fb0:	3f 4f       	sbci	r19, 0xFF	; 255
    3fb2:	20 93 c1 42 	sts	0x42C1, r18	; 0x8042c1 <eep+0x22>
    3fb6:	30 93 c2 42 	sts	0x42C2, r19	; 0x8042c2 <eep+0x23>
    3fba:	e8 2f       	mov	r30, r24
    3fbc:	f0 e0       	ldi	r31, 0x00	; 0
    3fbe:	e1 56       	subi	r30, 0x61	; 97
    3fc0:	fd 4b       	sbci	r31, 0xBD	; 189
    3fc2:	90 81       	ld	r25, Z
    3fc4:	9c 93       	st	X, r25
    3fc6:	8f 5f       	subi	r24, 0xFF	; 255
    3fc8:	e9 cf       	rjmp	.-46     	; 0x3f9c <main+0xf44>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    3fca:	80 e0       	ldi	r24, 0x00	; 0
    3fcc:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    3fd0:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    3fd2:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3fd6:	83 70       	andi	r24, 0x03	; 3
    3fd8:	e1 f7       	brne	.-8      	; 0x3fd2 <main+0xf7a>
					StandBy(false);
				}
				ResetErrorsInEEP();
			}
			//update eeprom charge
			SaveChargeAndStateToEEP_Async();		
    3fda:	0e 94 fd 13 	call	0x27fa	; 0x27fa <_ZL29SaveChargeAndStateToEEP_Asyncv>
    3fde:	53 c4       	rjmp	.+2214   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
		}
		break;
		case CMD_BEACON:
		if (Com.Count == HEADER_LEN + 4 + CRC_LEN)
    3fe0:	80 91 3a 41 	lds	r24, 0x413A	; 0x80413a <__data_end+0x100>
    3fe4:	87 30       	cpi	r24, 0x07	; 7
    3fe6:	09 f0       	breq	.+2      	; 0x3fea <main+0xf92>
    3fe8:	4e c4       	rjmp	.+2204   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
   }
   
  
	INLN void resetTik(void)
	{
		TCA.SINGLE.CTRLA = 0;
    3fea:	10 92 00 0a 	sts	0x0A00, r1	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
		TCA.SINGLE.CNT = 0;
    3fee:	10 92 20 0a 	sts	0x0A20, r1	; 0x800a20 <__TEXT_REGION_LENGTH__+0x7e0a20>
    3ff2:	10 92 21 0a 	sts	0x0A21, r1	; 0x800a21 <__TEXT_REGION_LENGTH__+0x7e0a21>
		s2cnt = (clkSel == CLKRTC)? 69 : 64;
    3ff6:	80 e4       	ldi	r24, 0x40	; 64
    3ff8:	80 93 66 42 	sts	0x4266, r24	; 0x804266 <Clock>
		TCA.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1024_gc   /* System Clock / 1024 */
    3ffc:	8f e8       	ldi	r24, 0x8F	; 143
    3ffe:	80 93 00 0a 	sts	0x0A00, r24	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
		{
			Clock.resetTik();
			workData.time = *(int32_t*)(&Com.buf[DATA_POS]);
    4002:	80 91 3b 40 	lds	r24, 0x403B	; 0x80403b <__data_end+0x1>
    4006:	90 91 3c 40 	lds	r25, 0x403C	; 0x80403c <__data_end+0x2>
    400a:	a0 91 3d 40 	lds	r26, 0x403D	; 0x80403d <__data_end+0x3>
    400e:	b0 91 3e 40 	lds	r27, 0x403E	; 0x80403e <__data_end+0x4>
    4012:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    4016:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    401a:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    401e:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
			// ведущий модуль уже заработал если данный модуль еще спит то нужно также переходить в работу
			if (workData.AppState != APP_WORK)
    4022:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    4026:	83 30       	cpi	r24, 0x03	; 3
    4028:	09 f4       	brne	.+2      	; 0x402c <__DATA_REGION_LENGTH__+0x2c>
    402a:	2d c4       	rjmp	.+2138   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
			{
				workData.AppState = APP_WORK;
    402c:	83 e0       	ldi	r24, 0x03	; 3
    402e:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
    4032:	80 e8       	ldi	r24, 0x80	; 128
    4034:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    4038:	80 e1       	ldi	r24, 0x10	; 16
    403a:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
			//| 0 << SPI_BUFWR_bp /* Buffer Write Mode: disabled */
			//| SPI_MODE_3_gc     /* SPI Mode 3 */
			| 1 << SPI_SSD_bp;  /* Slave Select Disable: disabled */		
	}
	INLN void SetWritePage(uint8_t* page) {waddr.u32 = * (uint32_t*) page;}	
	INLN void ResetPageBase(void) {waddr.u32=0; pageCnt=0;}		
    403e:	10 92 50 41 	sts	0x4150, r1	; 0x804150 <_ZL3Ram>
    4042:	10 92 51 41 	sts	0x4151, r1	; 0x804151 <_ZL3Ram+0x1>
    4046:	10 92 52 41 	sts	0x4152, r1	; 0x804152 <_ZL3Ram+0x2>
    404a:	10 92 53 41 	sts	0x4153, r1	; 0x804153 <_ZL3Ram+0x3>
    404e:	10 92 54 42 	sts	0x4254, r1	; 0x804254 <_ZL3Ram+0x104>
    4052:	10 92 55 42 	sts	0x4255, r1	; 0x804255 <_ZL3Ram+0x105>
		Vmv++;
		ngkAC3.DACREF = *Vmv/4;
	}
	INLN void ClearCounts(void)
	{
		ngkTB1.CNT = 0;
    4056:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    405a:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
		ngkTB2.CNT = 0;
    405e:	10 92 2a 0b 	sts	0x0B2A, r1	; 0x800b2a <__TEXT_REGION_LENGTH__+0x7e0b2a>
    4062:	10 92 2b 0b 	sts	0x0B2B, r1	; 0x800b2b <__TEXT_REGION_LENGTH__+0x7e0b2b>
		ngkTB3.CNT = 0;
    4066:	10 92 3a 0b 	sts	0x0B3A, r1	; 0x800b3a <__TEXT_REGION_LENGTH__+0x7e0b3a>
    406a:	10 92 3b 0b 	sts	0x0B3B, r1	; 0x800b3b <__TEXT_REGION_LENGTH__+0x7e0b3b>
    406e:	0b c4       	rjmp	.+2070   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
				ngk.ClearCounts();
			}
		}
		break;
		case CMD_TURBO:
            Turbo.Set(Com.buf[DATA_POS]);
    4070:	10 91 3b 40 	lds	r17, 0x403B	; 0x80403b <__data_end+0x1>
    }
public: 
        
    INLN void Set(uint8_t turbo)
    {
        if (turbo)
    4074:	11 23       	and	r17, r17
    4076:	b9 f1       	breq	.+110    	; 0x40e6 <__DATA_REGION_LENGTH__+0xe6>
        {
            curTurbo = turbo;
    4078:	10 93 3b 41 	sts	0x413B, r17	; 0x80413b <_ZL5Turbo>
            TurboTimer =  4;
    407c:	84 e0       	ldi	r24, 0x04	; 4
    407e:	80 93 3c 41 	sts	0x413C, r24	; 0x80413c <_ZL5Turbo+0x1>
            if (turbo >= 3)
    4082:	13 30       	cpi	r17, 0x03	; 3
    4084:	b8 f0       	brcs	.+46     	; 0x40b4 <__DATA_REGION_LENGTH__+0xb4>
	
	INLN void MAXInternalClock(void)
	{
	if (clkSel == CLKHT)
	{
		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    4086:	64 ea       	ldi	r22, 0xA4	; 164
    4088:	88 e6       	ldi	r24, 0x68	; 104
    408a:	90 e0       	ldi	r25, 0x00	; 0
    408c:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_FRQSEL_24M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		| 1 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);
		
		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    4090:	60 e0       	ldi	r22, 0x00	; 0
    4092:	80 e6       	ldi	r24, 0x60	; 96
    4094:	90 e0       	ldi	r25, 0x00	; 0
    4096:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_CLKSEL_OSCHF_gc /* Internal clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK_MAX-1; /* Period: 0x100 */
    409a:	8f ef       	ldi	r24, 0xFF	; 255
    409c:	92 e0       	ldi	r25, 0x02	; 2
    409e:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    40a2:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);		
    40a6:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    40aa:	80 fd       	sbrc	r24, 0
    40ac:	fc cf       	rjmp	.-8      	; 0x40a6 <__DATA_REGION_LENGTH__+0xa6>
            {
                Clock.MAXInternalClock();
                Clock.HiSpeedReady = true;
    40ae:	81 e0       	ldi	r24, 0x01	; 1
    40b0:	80 93 68 42 	sts	0x4268, r24	; 0x804268 <Clock+0x2>
            }
            #if USE_INDIC == 1
            Indicator.User = true;
    40b4:	81 e0       	ldi	r24, 0x01	; 1
    40b6:	80 93 62 42 	sts	0x4262, r24	; 0x804262 <Indicator+0xc>
		else PINDIC.OUTSET = 1 << pin;
		
	}
	INLN void Off(void)
	{
		if (inv) PINDIC.OUTSET = 1 << pin;
    40ba:	84 e0       	ldi	r24, 0x04	; 4
    40bc:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
            Indicator.Off();
            #endif
        }
        else RestoreTurbo();

        switch (turbo)
    40c0:	13 30       	cpi	r17, 0x03	; 3
    40c2:	a9 f1       	breq	.+106    	; 0x412e <__DATA_REGION_LENGTH__+0x12e>
    40c4:	40 f4       	brcc	.+16     	; 0x40d6 <__DATA_REGION_LENGTH__+0xd6>
    40c6:	11 30       	cpi	r17, 0x01	; 1
    40c8:	79 f1       	breq	.+94     	; 0x4128 <__DATA_REGION_LENGTH__+0x128>
    40ca:	12 30       	cpi	r17, 0x02	; 2
    40cc:	09 f0       	breq	.+2      	; 0x40d0 <__DATA_REGION_LENGTH__+0xd0>
    40ce:	4f c0       	rjmp	.+158    	; 0x416e <__DATA_REGION_LENGTH__+0x16e>
        {
            case 1:
            TuUart.setBaud(500);
            break;
            case 2:
            TuUart.setBaud(1000);
    40d0:	88 ee       	ldi	r24, 0xE8	; 232
    40d2:	93 e0       	ldi	r25, 0x03	; 3
    40d4:	4e c0       	rjmp	.+156    	; 0x4172 <__DATA_REGION_LENGTH__+0x172>
            Indicator.Off();
            #endif
        }
        else RestoreTurbo();

        switch (turbo)
    40d6:	14 30       	cpi	r17, 0x04	; 4
    40d8:	a1 f1       	breq	.+104    	; 0x4142 <__DATA_REGION_LENGTH__+0x142>
    40da:	16 30       	cpi	r17, 0x06	; 6
    40dc:	09 f0       	breq	.+2      	; 0x40e0 <__DATA_REGION_LENGTH__+0xe0>
    40de:	47 c0       	rjmp	.+142    	; 0x416e <__DATA_REGION_LENGTH__+0x16e>
				if (baud < 64) return false;
				
				X2=1;
			}
			
			UART.BAUD = baud;
    40e0:	80 e4       	ldi	r24, 0x40	; 64
    40e2:	90 e0       	ldi	r25, 0x00	; 0
    40e4:	30 c0       	rjmp	.+96     	; 0x4146 <__DATA_REGION_LENGTH__+0x146>
private:
    uint8_t curTurbo;
    uint8_t TurboTimer;
    INLN void RestoreTurbo(void)
    {
        if(curTurbo >= 3)
    40e6:	80 91 3b 41 	lds	r24, 0x413B	; 0x80413b <_ZL5Turbo>
    40ea:	83 30       	cpi	r24, 0x03	; 3
    40ec:	b0 f0       	brcs	.+44     	; 0x411a <__DATA_REGION_LENGTH__+0x11a>
		//ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
		//CLKCTRL_FRQSEL_24M_gc          /* 8 */
		//| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		//| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);

		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    40ee:	64 e1       	ldi	r22, 0x14	; 20
    40f0:	88 e6       	ldi	r24, 0x68	; 104
    40f2:	90 e0       	ldi	r25, 0x00	; 0
    40f4:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);
		

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    40f8:	63 e0       	ldi	r22, 0x03	; 3
    40fa:	80 e6       	ldi	r24, 0x60	; 96
    40fc:	90 e0       	ldi	r25, 0x00	; 0
    40fe:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_CLKSEL_EXTCLK_gc /* ext clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK-1; /* Period: 0x100 */
    4102:	8f ef       	ldi	r24, 0xFF	; 255
    4104:	90 e0       	ldi	r25, 0x00	; 0
    4106:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    410a:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    410e:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    4112:	80 fd       	sbrc	r24, 0
    4114:	fc cf       	rjmp	.-8      	; 0x410e <__DATA_REGION_LENGTH__+0x10e>
        {
            Clock.RestoreExternalClock();
            Clock.HiSpeedReady = false;
    4116:	10 92 68 42 	sts	0x4268, r1	; 0x804268 <Clock+0x2>
        }
        curTurbo = 0;
    411a:	10 92 3b 41 	sts	0x413B, r1	; 0x80413b <_ZL5Turbo>
        
        #if USE_INDIC == 1
        Indicator.User = false;
    411e:	10 92 62 42 	sts	0x4262, r1	; 0x804262 <Indicator+0xc>
        #endif

        TurboTimer = 0;
    4122:	10 92 3c 41 	sts	0x413C, r1	; 0x80413c <_ZL5Turbo+0x1>
    4126:	23 c0       	rjmp	.+70     	; 0x416e <__DATA_REGION_LENGTH__+0x16e>
        else RestoreTurbo();

        switch (turbo)
        {
            case 1:
            TuUart.setBaud(500);
    4128:	84 ef       	ldi	r24, 0xF4	; 244
    412a:	91 e0       	ldi	r25, 0x01	; 1
    412c:	22 c0       	rjmp	.+68     	; 0x4172 <__DATA_REGION_LENGTH__+0x172>
    412e:	80 e4       	ldi	r24, 0x40	; 64
    4130:	90 e0       	ldi	r25, 0x00	; 0
    4132:	80 93 48 08 	sts	0x0848, r24	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    4136:	90 93 49 08 	sts	0x0849, r25	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
			else UART.CTRLB &= ~(0x03<<1);
    413a:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    413e:	89 7f       	andi	r24, 0xF9	; 249
    4140:	09 c0       	rjmp	.+18     	; 0x4154 <__DATA_REGION_LENGTH__+0x154>
				if (baud < 64) return false;
				
				X2=1;
			}
			
			UART.BAUD = baud;
    4142:	80 e6       	ldi	r24, 0x60	; 96
    4144:	90 e0       	ldi	r25, 0x00	; 0
    4146:	80 93 48 08 	sts	0x0848, r24	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    414a:	90 93 49 08 	sts	0x0849, r25	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
    414e:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4152:	82 60       	ori	r24, 0x02	; 2
    4154:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
			else UART.CTRLB &= ~(0x03<<1);

			//#ifndef NOINT_UART            //1024
			TB.CCMP = (fbaudDiv1000 >= 500) ? 3*1024 : 35*(24000000/1e3)/fbaudDiv1000;
    4158:	80 e0       	ldi	r24, 0x00	; 0
    415a:	9c e0       	ldi	r25, 0x0C	; 12
    415c:	80 93 0c 0b 	sts	0x0B0C, r24	; 0x800b0c <__TEXT_REGION_LENGTH__+0x7e0b0c>
    4160:	90 93 0d 0b 	sts	0x0B0D, r25	; 0x800b0d <__TEXT_REGION_LENGTH__+0x7e0b0d>
			TB.CNT = 0;
    4164:	10 92 0a 0b 	sts	0x0B0A, r1	; 0x800b0a <__TEXT_REGION_LENGTH__+0x7e0b0a>
    4168:	10 92 0b 0b 	sts	0x0B0B, r1	; 0x800b0b <__TEXT_REGION_LENGTH__+0x7e0b0b>
    416c:	8c c3       	rjmp	.+1816   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
            break;
            case 6:
            TuUart.setBaudMaxClock(3000);
            break;
            default:
            TuUart.setBaud(DEFSpeed);
    416e:	8d e7       	ldi	r24, 0x7D	; 125
    4170:	90 e0       	ldi	r25, 0x00	; 0
    4172:	0e 94 61 13 	call	0x26c2	; 0x26c2 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.5>
    4176:	87 c3       	rjmp	.+1806   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
		break;
		case CMD_BOOT:
		if (*(uint32_t*)(&Com.buf[DATA_POS]) == 0x12345678)
    4178:	80 91 3b 40 	lds	r24, 0x403B	; 0x80403b <__data_end+0x1>
    417c:	90 91 3c 40 	lds	r25, 0x403C	; 0x80403c <__data_end+0x2>
    4180:	a0 91 3d 40 	lds	r26, 0x403D	; 0x80403d <__data_end+0x3>
    4184:	b0 91 3e 40 	lds	r27, 0x403E	; 0x80403e <__data_end+0x4>
    4188:	88 37       	cpi	r24, 0x78	; 120
    418a:	96 45       	sbci	r25, 0x56	; 86
    418c:	a4 43       	sbci	r26, 0x34	; 52
    418e:	b2 41       	sbci	r27, 0x12	; 18
    4190:	09 f0       	breq	.+2      	; 0x4194 <__DATA_REGION_LENGTH__+0x194>
    4192:	79 c3       	rjmp	.+1778   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
		{
			cli();
    4194:	f8 94       	cli
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    4196:	ef 9b       	sbis	0x1d, 7	; 29
    4198:	06 c0       	rjmp	.+12     	; 0x41a6 <__DATA_REGION_LENGTH__+0x1a6>
            eep.Save(0, (uint8_t*)"\0",1);
			ccp_write_io((void *)&RSTCTRL.SWRR, 1);
    419a:	61 e0       	ldi	r22, 0x01	; 1
    419c:	81 e4       	ldi	r24, 0x41	; 65
    419e:	90 e0       	ldi	r25, 0x00	; 0
    41a0:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
    41a4:	70 c3       	rjmp	.+1760   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    41a6:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    41a8:	10 92 9f 42 	sts	0x429F, r1	; 0x80429f <eep>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    41ac:	80 e0       	ldi	r24, 0x00	; 0
    41ae:	94 e1       	ldi	r25, 0x14	; 20
    41b0:	80 93 c1 42 	sts	0x42C1, r24	; 0x8042c1 <eep+0x22>
    41b4:	90 93 c2 42 	sts	0x42C2, r25	; 0x8042c2 <eep+0x23>
		writeN = cnt;
    41b8:	81 e0       	ldi	r24, 0x01	; 1
    41ba:	80 93 bf 42 	sts	0x42BF, r24	; 0x8042bf <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    41be:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    41c2:	83 70       	andi	r24, 0x03	; 3
    41c4:	e1 f7       	brne	.-8      	; 0x41be <__DATA_REGION_LENGTH__+0x1be>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    41c6:	89 e1       	ldi	r24, 0x19	; 25
    41c8:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    41cc:	e0 91 c1 42 	lds	r30, 0x42C1	; 0x8042c1 <eep+0x22>
    41d0:	f0 91 c2 42 	lds	r31, 0x42C2	; 0x8042c2 <eep+0x23>
    41d4:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    41d6:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    41da:	83 70       	andi	r24, 0x03	; 3
    41dc:	e1 f7       	brne	.-8      	; 0x41d6 <__DATA_REGION_LENGTH__+0x1d6>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    41de:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    41e2:	82 e1       	ldi	r24, 0x12	; 18
    41e4:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    41e8:	80 e0       	ldi	r24, 0x00	; 0
    41ea:	90 91 bf 42 	lds	r25, 0x42BF	; 0x8042bf <eep+0x20>
    41ee:	89 17       	cp	r24, r25
    41f0:	98 f4       	brcc	.+38     	; 0x4218 <__DATA_REGION_LENGTH__+0x218>
    41f2:	a0 91 c1 42 	lds	r26, 0x42C1	; 0x8042c1 <eep+0x22>
    41f6:	b0 91 c2 42 	lds	r27, 0x42C2	; 0x8042c2 <eep+0x23>
    41fa:	9d 01       	movw	r18, r26
    41fc:	2f 5f       	subi	r18, 0xFF	; 255
    41fe:	3f 4f       	sbci	r19, 0xFF	; 255
    4200:	20 93 c1 42 	sts	0x42C1, r18	; 0x8042c1 <eep+0x22>
    4204:	30 93 c2 42 	sts	0x42C2, r19	; 0x8042c2 <eep+0x23>
    4208:	e8 2f       	mov	r30, r24
    420a:	f0 e0       	ldi	r31, 0x00	; 0
    420c:	e1 56       	subi	r30, 0x61	; 97
    420e:	fd 4b       	sbci	r31, 0xBD	; 189
    4210:	90 81       	ld	r25, Z
    4212:	9c 93       	st	X, r25
    4214:	8f 5f       	subi	r24, 0xFF	; 255
    4216:	e9 cf       	rjmp	.-46     	; 0x41ea <__DATA_REGION_LENGTH__+0x1ea>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    4218:	80 e0       	ldi	r24, 0x00	; 0
    421a:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    421e:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    4220:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4224:	83 70       	andi	r24, 0x03	; 3
    4226:	e1 f7       	brne	.-8      	; 0x4220 <__DATA_REGION_LENGTH__+0x220>
    4228:	b8 cf       	rjmp	.-144    	; 0x419a <__DATA_REGION_LENGTH__+0x19a>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    422a:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    422e:	87 ff       	sbrs	r24, 7
    4230:	fc cf       	rjmp	.-8      	; 0x422a <__DATA_REGION_LENGTH__+0x22a>
		return SPI.DATA;
    4232:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		init();		
		CS_on();
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
    4236:	80 91 3e 40 	lds	r24, 0x403E	; 0x80403e <__data_end+0x4>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    423a:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    423e:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    4242:	87 ff       	sbrs	r24, 7
    4244:	fc cf       	rjmp	.-8      	; 0x423e <__DATA_REGION_LENGTH__+0x23e>
		return SPI.DATA;
    4246:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		CS_on();
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
    424a:	80 91 3d 40 	lds	r24, 0x403D	; 0x80403d <__data_end+0x3>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    424e:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    4252:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    4256:	87 ff       	sbrs	r24, 7
    4258:	fc cf       	rjmp	.-8      	; 0x4252 <__DATA_REGION_LENGTH__+0x252>
		return SPI.DATA;
    425a:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
		spi(((unio32_t*) addr)->B[1]);
    425e:	80 91 3c 40 	lds	r24, 0x403C	; 0x80403c <__data_end+0x2>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    4262:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    4266:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    426a:	87 ff       	sbrs	r24, 7
    426c:	fc cf       	rjmp	.-8      	; 0x4266 <__DATA_REGION_LENGTH__+0x266>
		return SPI.DATA;
    426e:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
		spi(((unio32_t*) addr)->B[1]);
		spi(((unio32_t*) addr)->B[0]);		
    4272:	80 91 3b 40 	lds	r24, 0x403B	; 0x80403b <__data_end+0x1>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    4276:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    427a:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    427e:	87 ff       	sbrs	r24, 7
    4280:	fc cf       	rjmp	.-8      	; 0x427a <__DATA_REGION_LENGTH__+0x27a>
		return SPI.DATA;
    4282:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	}
	INLN void readAndSendUart(uint8_t* rd)
	{
		if (startRead(rd))
		{
			uint32_t n = ((ram_read_t*)rd)->len;
    4286:	c0 90 3f 40 	lds	r12, 0x403F	; 0x80403f <__data_end+0x5>
    428a:	d0 90 40 40 	lds	r13, 0x4040	; 0x804040 <__data_end+0x6>
    428e:	e0 90 41 40 	lds	r14, 0x4041	; 0x804041 <__data_end+0x7>
    4292:	f0 90 42 40 	lds	r15, 0x4042	; 0x804042 <__data_end+0x8>
			uint16_t crc = 0xFFFF;
			
			if (!Clock.HiSpeedReady)
    4296:	80 91 68 42 	lds	r24, 0x4268	; 0x804268 <Clock+0x2>
    429a:	81 11       	cpse	r24, r1
    429c:	21 c0       	rjmp	.+66     	; 0x42e0 <__DATA_REGION_LENGTH__+0x2e0>
	
	INLN void MAXInternalClock(void)
	{
	if (clkSel == CLKHT)
	{
		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    429e:	64 ea       	ldi	r22, 0xA4	; 164
    42a0:	88 e6       	ldi	r24, 0x68	; 104
    42a2:	90 e0       	ldi	r25, 0x00	; 0
    42a4:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_FRQSEL_24M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		| 1 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);
		
		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    42a8:	60 e0       	ldi	r22, 0x00	; 0
    42aa:	80 e6       	ldi	r24, 0x60	; 96
    42ac:	90 e0       	ldi	r25, 0x00	; 0
    42ae:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_CLKSEL_OSCHF_gc /* Internal clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK_MAX-1; /* Period: 0x100 */
    42b2:	8f ef       	ldi	r24, 0xFF	; 255
    42b4:	92 e0       	ldi	r25, 0x02	; 2
    42b6:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    42ba:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);		
    42be:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    42c2:	80 fd       	sbrc	r24, 0
    42c4:	fc cf       	rjmp	.-8      	; 0x42be <__DATA_REGION_LENGTH__+0x2be>
		PORT_t* p = getUsartPort();
		p->DIRSET = 1 << (PINS + 3);
	}
	INLN bool setBaud_MAXFSPU(void)
	{
		UART.BAUD = UART.BAUD * (24000000/F_CPU);
    42c6:	80 91 48 08 	lds	r24, 0x0848	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    42ca:	90 91 49 08 	lds	r25, 0x0849	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>
    42ce:	9c 01       	movw	r18, r24
    42d0:	22 0f       	add	r18, r18
    42d2:	33 1f       	adc	r19, r19
    42d4:	82 0f       	add	r24, r18
    42d6:	93 1f       	adc	r25, r19
    42d8:	80 93 48 08 	sts	0x0848, r24	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    42dc:	90 93 49 08 	sts	0x0849, r25	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>
	    memcpy(&buf[DATA_POS], src, n);
	    CRCSend(n+HEADER_LEN);
	}//*/
	INLN void noIntMode(void)
	{
		UART.CTRLA &= ~(
    42e0:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    42e4:	8f 71       	andi	r24, 0x1F	; 31
    42e6:	80 93 45 08 	sts	0x0845, r24	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    42ea:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    42ee:	8f 76       	andi	r24, 0x6F	; 111
    42f0:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    42f4:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    42f6:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    42fa:	81 e0       	ldi	r24, 0x01	; 1
    42fc:	80 93 06 0b 	sts	0x0B06, r24	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    4300:	90 91 45 08 	lds	r25, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    4304:	93 ff       	sbrs	r25, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    4306:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    430a:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    430e:	80 64       	ori	r24, 0x40	; 64
    4310:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
			//Clock.MAXInternalClock();
			//MX25L256_Uart.setBaud_MAXFSPU();
			MX25L256_Uart.noIntMode();
			MX25L256_Uart.disableRxD();
			MX25L256_Uart.enableTxD();			
			MX25L256_Uart.write(MX25L256_Uart.buf[0]);
    4314:	60 91 3a 40 	lds	r22, 0x403A	; 0x80403a <__data_end>
		while (!(UART.STATUS & USART_TXCIF_bm));
		//UART.STATUS = USART_TXCIF_bm;
	}
	INLN void write(const uint8_t data)
	{
		UART.TXDATAL = data;
    4318:	60 93 42 08 	sts	0x0842, r22	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
		UART.STATUS = USART_TXCIF_bm;
    431c:	80 e4       	ldi	r24, 0x40	; 64
    431e:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		while (!(UART.STATUS & USART_DREIF_bm));
    4322:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    4326:	85 ff       	sbrs	r24, 5
    4328:	fc cf       	rjmp	.-8      	; 0x4322 <__DATA_REGION_LENGTH__+0x322>
			SPI.DATA = 0;
    432a:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			crc = crc16next(crc, MX25L256_Uart.buf[0]);
    432e:	8f ef       	ldi	r24, 0xFF	; 255
    4330:	9f ef       	ldi	r25, 0xFF	; 255
    4332:	0e 94 72 12 	call	0x24e4	; 0x24e4 <crc16next>
	}
	INLN void writeFast(const uint8_t data)
	{
		UART.TXDATAL = data;
		UART.STATUS = USART_TXCIF_bm;
    4336:	10 e4       	ldi	r17, 0x40	; 64
			#ifdef BT2
			MX25L256_Uart.write(MX25L256_Uart.buf[1]);
			crc = crc16next(crc, MX25L256_Uart.buf[1]);
			#endif
			do{
				while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    4338:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    433c:	27 ff       	sbrs	r18, 7
    433e:	fc cf       	rjmp	.-8      	; 0x4338 <__DATA_REGION_LENGTH__+0x338>
				uint8_t d = SPI.DATA;
    4340:	60 91 64 09 	lds	r22, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				SPI.DATA = 0;
    4344:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		UART.STATUS = USART_TXCIF_bm;
		while (!(UART.STATUS & USART_DREIF_bm));
	}
	INLN void writeFast(const uint8_t data)
	{
		UART.TXDATAL = data;
    4348:	60 93 42 08 	sts	0x0842, r22	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
		UART.STATUS = USART_TXCIF_bm;
    434c:	10 93 44 08 	sts	0x0844, r17	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
				MX25L256_Uart.writeFast(d);
				crc = crc16next(crc, d);
    4350:	0e 94 72 12 	call	0x24e4	; 0x24e4 <crc16next>
	}
	INLN void writeWait(void)
	{
//		UART.STATUS = USART_TXCIF_bm;
		while (!(UART.STATUS & USART_DREIF_bm));
    4354:	20 91 44 08 	lds	r18, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    4358:	25 ff       	sbrs	r18, 5
    435a:	fc cf       	rjmp	.-8      	; 0x4354 <__DATA_REGION_LENGTH__+0x354>
			crc = crc16next(crc, MX25L256_Uart.buf[0]);
			#ifdef BT2
			MX25L256_Uart.write(MX25L256_Uart.buf[1]);
			crc = crc16next(crc, MX25L256_Uart.buf[1]);
			#endif
			do{
    435c:	e1 e0       	ldi	r30, 0x01	; 1
    435e:	ce 1a       	sub	r12, r30
    4360:	d1 08       	sbc	r13, r1
    4362:	e1 08       	sbc	r14, r1
    4364:	f1 08       	sbc	r15, r1
    4366:	41 f7       	brne	.-48     	; 0x4338 <__DATA_REGION_LENGTH__+0x338>
		while (!(UART.STATUS & USART_TXCIF_bm));
		//UART.STATUS = USART_TXCIF_bm;
	}
	INLN void write(const uint8_t data)
	{
		UART.TXDATAL = data;
    4368:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
		UART.STATUS = USART_TXCIF_bm;
    436c:	80 e4       	ldi	r24, 0x40	; 64
    436e:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		while (!(UART.STATUS & USART_DREIF_bm));
    4372:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    4376:	85 ff       	sbrs	r24, 5
    4378:	fc cf       	rjmp	.-8      	; 0x4372 <__DATA_REGION_LENGTH__+0x372>
		UART.TXDATAL = data;
		UART.STATUS = USART_TXCIF_bm;
	}
	INLN void writeTxC2(const uint8_t data)
	{
		while (!(UART.STATUS & USART_TXCIF_bm));
    437a:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    437e:	86 ff       	sbrs	r24, 6
    4380:	fc cf       	rjmp	.-8      	; 0x437a <__DATA_REGION_LENGTH__+0x37a>
		UART.STATUS = USART_TXCIF_bm;
    4382:	80 e4       	ldi	r24, 0x40	; 64
    4384:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		UART.TXDATAL = data;
    4388:	90 93 42 08 	sts	0x0842, r25	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
		while (!(UART.STATUS & USART_TXCIF_bm));
    438c:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    4390:	86 ff       	sbrs	r24, 6
    4392:	fc cf       	rjmp	.-8      	; 0x438c <__DATA_REGION_LENGTH__+0x38c>
		UART.STATUS = USART_TXCIF_bm;
    4394:	80 e4       	ldi	r24, 0x40	; 64
    4396:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
			//p->DIRSET = 1 << PINS;			
		//}
	}
	INLN void disableTxD(void)
	{
		UART.CTRLB &= ~USART_TXEN_bm;
    439a:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    439e:	8f 7b       	andi	r24, 0xBF	; 191
    43a0:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		if (!(UART.CTRLA & USART_LBME_bm))
    43a4:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    43a8:	83 fd       	sbrc	r24, 3
    43aa:	03 c0       	rjmp	.+6      	; 0x43b2 <__DATA_REGION_LENGTH__+0x3b2>
		{
			PORT_t* p = getUsartPort();
			p->DIRCLR = 1 << PINS;
    43ac:	81 e0       	ldi	r24, 0x01	; 1
    43ae:	80 93 a2 04 	sts	0x04A2, r24	; 0x8004a2 <__TEXT_REGION_LENGTH__+0x7e04a2>
		| USART_TXCIE_bm   /* Transmit Complete Interrupt Enable: disabled */
		);
	}
	INLN void intMode(void)
	{
		UART.STATUS = USART_RXSIE_bm | USART_RXCIE_bm | USART_TXCIE_bm;
    43b2:	80 ed       	ldi	r24, 0xD0	; 208
    43b4:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		UART.CTRLA |= USART_RXCIE_bm | USART_TXCIE_bm;
    43b8:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    43bc:	80 6c       	ori	r24, 0xC0	; 192
    43be:	80 93 45 08 	sts	0x0845, r24	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    43c2:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    43c6:	80 69       	ori	r24, 0x90	; 144
    43c8:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
			MX25L256_Uart.write(crc);
			MX25L256_Uart.writeTxC2(crc >> 8);			
			MX25L256_Uart.disableTxD();
			MX25L256_Uart.intMode();
			MX25L256_Uart.enableRxD();
			if (!Clock.HiSpeedReady)
    43cc:	80 91 68 42 	lds	r24, 0x4268	; 0x804268 <Clock+0x2>
    43d0:	81 11       	cpse	r24, r1
    43d2:	20 c0       	rjmp	.+64     	; 0x4414 <__DATA_REGION_LENGTH__+0x414>
		//ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
		//CLKCTRL_FRQSEL_24M_gc          /* 8 */
		//| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		//| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);

		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    43d4:	64 e1       	ldi	r22, 0x14	; 20
    43d6:	88 e6       	ldi	r24, 0x68	; 104
    43d8:	90 e0       	ldi	r25, 0x00	; 0
    43da:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);
		

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    43de:	63 e0       	ldi	r22, 0x03	; 3
    43e0:	80 e6       	ldi	r24, 0x60	; 96
    43e2:	90 e0       	ldi	r25, 0x00	; 0
    43e4:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_CLKSEL_EXTCLK_gc /* ext clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK-1; /* Period: 0x100 */
    43e8:	8f ef       	ldi	r24, 0xFF	; 255
    43ea:	90 e0       	ldi	r25, 0x00	; 0
    43ec:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    43f0:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    43f4:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    43f8:	80 fd       	sbrc	r24, 0
    43fa:	fc cf       	rjmp	.-8      	; 0x43f4 <__DATA_REGION_LENGTH__+0x3f4>
		UART.BAUD = b;
	}
	
	INLN bool resetBaud_MAXFSPU(void)
	{
		UART.BAUD = UART.BAUD / (24000000/F_CPU);
    43fc:	80 91 48 08 	lds	r24, 0x0848	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    4400:	90 91 49 08 	lds	r25, 0x0849	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>
    4404:	63 e0       	ldi	r22, 0x03	; 3
    4406:	70 e0       	ldi	r23, 0x00	; 0
    4408:	0e 94 2b 26 	call	0x4c56	; 0x4c56 <__udivmodhi4>
    440c:	60 93 48 08 	sts	0x0848, r22	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    4410:	70 93 49 08 	sts	0x0849, r23	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    4414:	80 e1       	ldi	r24, 0x10	; 16
    4416:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    441a:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    441e:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    4422:	31 c2       	rjmp	.+1122   	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
//		Com.CRCSend(HEADER_LEN);
//		break;

		case CMD_READ_EE:
		{
			uint8_t n = Com.buf[DATA_POS+2];
    4424:	10 91 3d 40 	lds	r17, 0x403D	; 0x80403d <__data_end+0x3>
			uint16_t from = *(uint16_t*)(&Com.buf[DATA_POS]);
    4428:	80 91 3b 40 	lds	r24, 0x403B	; 0x80403b <__data_end+0x1>
    442c:	90 91 3c 40 	lds	r25, 0x403C	; 0x80403c <__data_end+0x2>
			uint8_t* dptr = &Com.buf[DATA_POS];
			
			if (from == 0) // newbat flash 0x8000
    4430:	00 97       	sbiw	r24, 0x00	; 0
    4432:	29 f4       	brne	.+10     	; 0x443e <__DATA_REGION_LENGTH__+0x43e>
			{
				memcpy(dptr, (const void*) 0x8000, n);
    4434:	41 2f       	mov	r20, r17
    4436:	50 e0       	ldi	r21, 0x00	; 0
    4438:	60 e0       	ldi	r22, 0x00	; 0
    443a:	70 e8       	ldi	r23, 0x80	; 128
    443c:	51 c0       	rjmp	.+162    	; 0x44e0 <__DATA_REGION_LENGTH__+0x4e0>
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 8)// vat_vol 
    443e:	88 30       	cpi	r24, 0x08	; 8
    4440:	91 05       	cpc	r25, r1
    4442:	29 f4       	brne	.+10     	; 0x444e <__DATA_REGION_LENGTH__+0x44e>
		return true;
	}
    INLN void Read(uint16_t eeprom_adr, uint8_t *data, uint8_t size)
    {
        // Read operation will be stalled by hardware if any write is in progress
        memcpy(data, (uint8_t *)(EEPROM_START + eeprom_adr), size);
    4444:	41 2f       	mov	r20, r17
    4446:	50 e0       	ldi	r21, 0x00	; 0
    4448:	68 e0       	ldi	r22, 0x08	; 8
    444a:	74 e1       	ldi	r23, 0x14	; 20
    444c:	49 c0       	rjmp	.+146    	; 0x44e0 <__DATA_REGION_LENGTH__+0x4e0>
			{
				eep.Read(EEP_OFFSET_VOLUME, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 16)// eep_errors_t
    444e:	80 31       	cpi	r24, 0x10	; 16
    4450:	91 05       	cpc	r25, r1
    4452:	29 f4       	brne	.+10     	; 0x445e <__DATA_REGION_LENGTH__+0x45e>
    4454:	41 2f       	mov	r20, r17
    4456:	50 e0       	ldi	r21, 0x00	; 0
    4458:	60 e1       	ldi	r22, 0x10	; 16
    445a:	74 e1       	ldi	r23, 0x14	; 20
    445c:	41 c0       	rjmp	.+130    	; 0x44e0 <__DATA_REGION_LENGTH__+0x4e0>
			{
				eep.Read(EEP_OFFSET_ERR, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 512) // eep_save_state_t + charge_t
    445e:	81 15       	cp	r24, r1
    4460:	f2 e0       	ldi	r31, 0x02	; 2
    4462:	9f 07       	cpc	r25, r31
    4464:	a9 f5       	brne	.+106    	; 0x44d0 <__DATA_REGION_LENGTH__+0x4d0>
    4466:	41 2f       	mov	r20, r17
    4468:	50 e0       	ldi	r21, 0x00	; 0
    446a:	60 e2       	ldi	r22, 0x20	; 32
    446c:	74 e1       	ldi	r23, 0x14	; 20
    446e:	8b e3       	ldi	r24, 0x3B	; 59
    4470:	90 e4       	ldi	r25, 0x40	; 64
    4472:	0e 94 e3 28 	call	0x51c6	; 0x51c6 <memcpy>
			{
				eep.Read(EEP_OFFSET_KADR_CHARGE, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
    4476:	01 e0       	ldi	r16, 0x01	; 1
    4478:	01 0f       	add	r16, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    447a:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    447e:	8f 76       	andi	r24, 0x6F	; 111
    4480:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4484:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4486:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    448a:	ff 24       	eor	r15, r15
    448c:	f3 94       	inc	r15
    448e:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    4492:	60 2f       	mov	r22, r16
    4494:	8a e3       	ldi	r24, 0x3A	; 58
    4496:	90 e4       	ldi	r25, 0x40	; 64
    4498:	0e 94 60 12 	call	0x24c0	; 0x24c0 <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    449c:	e0 2f       	mov	r30, r16
    449e:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    44a0:	e6 5c       	subi	r30, 0xC6	; 198
    44a2:	ff 4b       	sbci	r31, 0xBF	; 191
    44a4:	80 83       	st	Z, r24
    44a6:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    44a8:	1d 5f       	subi	r17, 0xFD	; 253
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    44aa:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    44ae:	8f 76       	andi	r24, 0x6F	; 111
    44b0:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    44b4:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    44b6:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    44ba:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    44be:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    44c0:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    44c4:	83 fd       	sbrc	r24, 3
    44c6:	88 c1       	rjmp	.+784    	; 0x47d8 <__DATA_REGION_LENGTH__+0x7d8>
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    44c8:	81 e0       	ldi	r24, 0x01	; 1
    44ca:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
    44ce:	84 c1       	rjmp	.+776    	; 0x47d8 <__DATA_REGION_LENGTH__+0x7d8>
			}
			else if (from == 1024) // daclevel (*(eep_nnk_dac_t*)0x8200) 
    44d0:	81 15       	cp	r24, r1
    44d2:	94 40       	sbci	r25, 0x04	; 4
    44d4:	09 f0       	breq	.+2      	; 0x44d8 <__DATA_REGION_LENGTH__+0x4d8>
    44d6:	d7 c1       	rjmp	.+942    	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
			{
				memcpy(dptr, (const void*) 0x8200, n);
    44d8:	41 2f       	mov	r20, r17
    44da:	50 e0       	ldi	r21, 0x00	; 0
    44dc:	60 e0       	ldi	r22, 0x00	; 0
    44de:	72 e8       	ldi	r23, 0x82	; 130
    44e0:	8b e3       	ldi	r24, 0x3B	; 59
    44e2:	90 e4       	ldi	r25, 0x40	; 64
    44e4:	0e 94 e3 28 	call	0x51c6	; 0x51c6 <memcpy>
				Com.CRCSend(n+HEADER_LEN);
    44e8:	01 e0       	ldi	r16, 0x01	; 1
    44ea:	01 0f       	add	r16, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    44ec:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    44f0:	8f 76       	andi	r24, 0x6F	; 111
    44f2:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    44f6:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    44f8:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    44fc:	ff 24       	eor	r15, r15
    44fe:	f3 94       	inc	r15
    4500:	4d c1       	rjmp	.+666    	; 0x479c <__DATA_REGION_LENGTH__+0x79c>
		}
		break;

		case CMD_WRITE_EE:
		{
			uint16_t from = *(uint16_t*)(&Com.buf[DATA_POS]);
    4502:	80 91 3b 40 	lds	r24, 0x403B	; 0x80403b <__data_end+0x1>
    4506:	90 91 3c 40 	lds	r25, 0x403C	; 0x80403c <__data_end+0x2>
			uint8_t n = Com.Count-(HEADER_LEN+2+CRC_LEN);
    450a:	00 91 3a 41 	lds	r16, 0x413A	; 0x80413a <__data_end+0x100>
    450e:	1b ef       	ldi	r17, 0xFB	; 251
    4510:	10 0f       	add	r17, r16
			uint8_t* dptr = &Com.buf[DATA_POS+2];
			
			wdt_disable();
    4512:	28 ed       	ldi	r18, 0xD8	; 216
    4514:	a8 95       	wdr
    4516:	24 bf       	out	0x34, r18	; 52
    4518:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    451c:	20 7f       	andi	r18, 0xF0	; 240
    451e:	20 93 00 01 	sts	0x0100, r18	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
			
			if (from == 0) // newbat flash 0x8000
    4522:	00 97       	sbiw	r24, 0x00	; 0
    4524:	89 f5       	brne	.+98     	; 0x4588 <__DATA_REGION_LENGTH__+0x588>
			{
				eep_new_bat_t* b = (eep_new_bat_t*) dptr;
				if (b->ResetFlag == 1)
    4526:	80 91 3d 40 	lds	r24, 0x403D	; 0x80403d <__data_end+0x3>
    452a:	81 30       	cpi	r24, 0x01	; 1
    452c:	09 f0       	breq	.+2      	; 0x4530 <__DATA_REGION_LENGTH__+0x530>
    452e:	73 c0       	rjmp	.+230    	; 0x4616 <__DATA_REGION_LENGTH__+0x616>
				{
				//	ltc2942.ResetCharge();
					float data = 0;					
    4530:	19 82       	std	Y+1, r1	; 0x01
    4532:	1a 82       	std	Y+2, r1	; 0x02
    4534:	1b 82       	std	Y+3, r1	; 0x03
    4536:	1c 82       	std	Y+4, r1	; 0x04
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    }	
    INLN bool SaveBytes(uint16_t adr, void* vdata, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    4538:	ef 99       	sbic	0x1d, 7	; 29
    453a:	1c c0       	rjmp	.+56     	; 0x4574 <__DATA_REGION_LENGTH__+0x574>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    453c:	ef 9a       	sbi	0x1d, 7	; 29
        
        uint8_t* write = (uint8_t *) (EEPROM_START + adr);
        uint8_t* data = (uint8_t*) vdata;

        /* Wait for completion of previous operation */
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    453e:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4542:	83 70       	andi	r24, 0x03	; 3
    4544:	e1 f7       	brne	.-8      	; 0x453e <__DATA_REGION_LENGTH__+0x53e>

        /* Program the EEPROM with desired value(s) */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEERWR_gc);
    4546:	83 e1       	ldi	r24, 0x13	; 19
    4548:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>

        do {
            /* Write byte to EEPROM */
            *write++ = *data++;
    454c:	89 81       	ldd	r24, Y+1	; 0x01
    454e:	80 93 26 14 	sts	0x1426, r24	; 0x801426 <__TEXT_REGION_LENGTH__+0x7e1426>
    4552:	8a 81       	ldd	r24, Y+2	; 0x02
    4554:	80 93 27 14 	sts	0x1427, r24	; 0x801427 <__TEXT_REGION_LENGTH__+0x7e1427>
    4558:	8b 81       	ldd	r24, Y+3	; 0x03
    455a:	80 93 28 14 	sts	0x1428, r24	; 0x801428 <__TEXT_REGION_LENGTH__+0x7e1428>
    455e:	8c 81       	ldd	r24, Y+4	; 0x04
    4560:	80 93 29 14 	sts	0x1429, r24	; 0x801429 <__TEXT_REGION_LENGTH__+0x7e1429>
            cnt--;
        } while (cnt != 0);

        /* Clear the current command */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
    4564:	80 e0       	ldi	r24, 0x00	; 0
    4566:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>

        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    456a:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    456e:	83 70       	andi	r24, 0x03	; 3
    4570:	e1 f7       	brne	.-8      	; 0x456a <__DATA_REGION_LENGTH__+0x56a>

        GPR.GPR1 &= ~BUSY_GPR1_BIT;
    4572:	ef 98       	cbi	0x1d, 7	; 29
					eep.SaveBytes(EEP_OFFSET_KADR_CHARGE + sizeof(save_state_t)
					 + offsetof(charge_t,AccCharge) , &data, sizeof(float));					
					b->ResetFlag = 0;
    4574:	10 92 3d 40 	sts	0x403D, r1	; 0x80403d <__data_end+0x3>
					FLASH_write_flash_n(0, dptr, n+2);					
    4578:	4d ef       	ldi	r20, 0xFD	; 253
    457a:	40 0f       	add	r20, r16
    457c:	21 e0       	ldi	r18, 0x01	; 1
    457e:	6d e3       	ldi	r22, 0x3D	; 61
    4580:	70 e4       	ldi	r23, 0x40	; 64
    4582:	80 e0       	ldi	r24, 0x00	; 0
    4584:	90 e0       	ldi	r25, 0x00	; 0
    4586:	45 c0       	rjmp	.+138    	; 0x4612 <__DATA_REGION_LENGTH__+0x612>
				}
			}
			else if (from == 8) // vat_vol 
    4588:	88 30       	cpi	r24, 0x08	; 8
    458a:	91 05       	cpc	r25, r1
    458c:	d1 f4       	brne	.+52     	; 0x45c2 <__DATA_REGION_LENGTH__+0x5c2>
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    }	
    INLN bool SaveBytes(uint16_t adr, void* vdata, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    458e:	ef 99       	sbic	0x1d, 7	; 29
    4590:	42 c0       	rjmp	.+132    	; 0x4616 <__DATA_REGION_LENGTH__+0x616>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    4592:	ef 9a       	sbi	0x1d, 7	; 29
        
        uint8_t* write = (uint8_t *) (EEPROM_START + adr);
        uint8_t* data = (uint8_t*) vdata;

        /* Wait for completion of previous operation */
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    4594:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4598:	83 70       	andi	r24, 0x03	; 3
    459a:	e1 f7       	brne	.-8      	; 0x4594 <__DATA_REGION_LENGTH__+0x594>

        /* Program the EEPROM with desired value(s) */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEERWR_gc);
    459c:	83 e1       	ldi	r24, 0x13	; 19
    459e:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
    45a2:	ad e3       	ldi	r26, 0x3D	; 61
    45a4:	b0 e4       	ldi	r27, 0x40	; 64
    45a6:	e8 e0       	ldi	r30, 0x08	; 8
    45a8:	f4 e1       	ldi	r31, 0x14	; 20

        do {
            /* Write byte to EEPROM */
            *write++ = *data++;
    45aa:	8d 91       	ld	r24, X+
    45ac:	81 93       	st	Z+, r24
            cnt--;
    45ae:	11 50       	subi	r17, 0x01	; 1
        } while (cnt != 0);
    45b0:	e1 f7       	brne	.-8      	; 0x45aa <__DATA_REGION_LENGTH__+0x5aa>

        /* Clear the current command */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
    45b2:	80 e0       	ldi	r24, 0x00	; 0
    45b4:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>

        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    45b8:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    45bc:	83 70       	andi	r24, 0x03	; 3
    45be:	e1 f7       	brne	.-8      	; 0x45b8 <__DATA_REGION_LENGTH__+0x5b8>
    45c0:	1d c0       	rjmp	.+58     	; 0x45fc <__DATA_REGION_LENGTH__+0x5fc>
			{
				eep.SaveBytes(EEP_OFFSET_VOLUME, dptr, n);
			}
			else if (from == 512) // charge_t
    45c2:	81 15       	cp	r24, r1
    45c4:	42 e0       	ldi	r20, 0x02	; 2
    45c6:	94 07       	cpc	r25, r20
    45c8:	d9 f4       	brne	.+54     	; 0x4600 <__DATA_REGION_LENGTH__+0x600>
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    }	
    INLN bool SaveBytes(uint16_t adr, void* vdata, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    45ca:	ef 99       	sbic	0x1d, 7	; 29
    45cc:	24 c0       	rjmp	.+72     	; 0x4616 <__DATA_REGION_LENGTH__+0x616>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    45ce:	ef 9a       	sbi	0x1d, 7	; 29
        
        uint8_t* write = (uint8_t *) (EEPROM_START + adr);
        uint8_t* data = (uint8_t*) vdata;

        /* Wait for completion of previous operation */
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    45d0:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    45d4:	83 70       	andi	r24, 0x03	; 3
    45d6:	e1 f7       	brne	.-8      	; 0x45d0 <__DATA_REGION_LENGTH__+0x5d0>

        /* Program the EEPROM with desired value(s) */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEERWR_gc);
    45d8:	83 e1       	ldi	r24, 0x13	; 19
    45da:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>
    45de:	ad e3       	ldi	r26, 0x3D	; 61
    45e0:	b0 e4       	ldi	r27, 0x40	; 64
    45e2:	e0 e2       	ldi	r30, 0x20	; 32
    45e4:	f4 e1       	ldi	r31, 0x14	; 20

        do {
            /* Write byte to EEPROM */
            *write++ = *data++;
    45e6:	8d 91       	ld	r24, X+
    45e8:	81 93       	st	Z+, r24
            cnt--;
    45ea:	11 50       	subi	r17, 0x01	; 1
        } while (cnt != 0);
    45ec:	e1 f7       	brne	.-8      	; 0x45e6 <__DATA_REGION_LENGTH__+0x5e6>

        /* Clear the current command */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
    45ee:	80 e0       	ldi	r24, 0x00	; 0
    45f0:	0e 94 f7 13 	call	0x27ee	; 0x27ee <ccp_write_spm.constprop.28>

        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    45f4:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    45f8:	83 70       	andi	r24, 0x03	; 3
    45fa:	e1 f7       	brne	.-8      	; 0x45f4 <__DATA_REGION_LENGTH__+0x5f4>

        GPR.GPR1 &= ~BUSY_GPR1_BIT;
    45fc:	ef 98       	cbi	0x1d, 7	; 29
    45fe:	0b c0       	rjmp	.+22     	; 0x4616 <__DATA_REGION_LENGTH__+0x616>
			{
				eep.SaveBytes(EEP_OFFSET_KADR_CHARGE, dptr, n);
			}
			else if (from == 1024) // daclevel (*(eep_nnk_dac_t*)0x8200) 
    4600:	81 15       	cp	r24, r1
    4602:	94 40       	sbci	r25, 0x04	; 4
    4604:	41 f4       	brne	.+16     	; 0x4616 <__DATA_REGION_LENGTH__+0x616>
			{
				FLASH_write_flash_n(0x200, dptr, n);
    4606:	21 e0       	ldi	r18, 0x01	; 1
    4608:	41 2f       	mov	r20, r17
    460a:	6d e3       	ldi	r22, 0x3D	; 61
    460c:	70 e4       	ldi	r23, 0x40	; 64
    460e:	80 e0       	ldi	r24, 0x00	; 0
    4610:	92 e0       	ldi	r25, 0x02	; 2
    4612:	0e 94 6d 14 	call	0x28da	; 0x28da <_Z19FLASH_write_flash_njPhhb>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4616:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    461a:	8f 76       	andi	r24, 0x6F	; 111
    461c:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4620:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4622:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4626:	11 e0       	ldi	r17, 0x01	; 1
    4628:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    462c:	61 e0       	ldi	r22, 0x01	; 1
    462e:	8a e3       	ldi	r24, 0x3A	; 58
    4630:	90 e4       	ldi	r25, 0x40	; 64
    4632:	0e 94 60 12 	call	0x24c0	; 0x24c0 <crc16>
    4636:	80 93 3b 40 	sts	0x403B, r24	; 0x80403b <__data_end+0x1>
    463a:	90 93 3c 40 	sts	0x403C, r25	; 0x80403c <__data_end+0x2>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    463e:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4642:	8f 76       	andi	r24, 0x6F	; 111
    4644:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4648:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    464a:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    464e:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    4652:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    4654:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    4658:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    465a:	10 93 a1 04 	sts	0x04A1, r17	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    465e:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4662:	80 64       	ori	r24, 0x40	; 64
    4664:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    4668:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    466a:	81 e0       	ldi	r24, 0x01	; 1
    466c:	80 93 39 41 	sts	0x4139, r24	; 0x804139 <__data_end+0xff>
			Count = count;
    4670:	83 e0       	ldi	r24, 0x03	; 3
    4672:	80 93 3a 41 	sts	0x413A, r24	; 0x80413a <__data_end+0x100>
			UART.TXDATAL = buf[0];
    4676:	80 91 3a 40 	lds	r24, 0x403A	; 0x80403a <__data_end>
    467a:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
			}
			Com.CRCSend(HEADER_LEN);
			
			UpdateFromEEP();
    467e:	0e 94 e9 17 	call	0x2fd2	; 0x2fd2 <_ZL13UpdateFromEEPv>
    4682:	01 c1       	rjmp	.+514    	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
		}
		break;
		
		case CMD_WORK:
		{
			uint8_t saveLen = Com.buf[DATA_POS];
    4684:	10 91 3b 40 	lds	r17, 0x403B	; 0x80403b <__data_end+0x1>
			TestModeTimer = 5;
    4688:	80 93 41 41 	sts	0x4141, r24	; 0x804141 <_ZL13TestModeTimer>
	{
		PINOUTDEF.OUTCLR = 1 << bit;
	}
	INLN bool IsOn(void)
	{
		return PINOUTDEF.OUT & (1 << bit);
    468c:	80 91 64 04 	lds	r24, 0x0464	; 0x800464 <__TEXT_REGION_LENGTH__+0x7e0464>
			if (saveLen > NO_POWER_LEN)
    4690:	1e 31       	cpi	r17, 0x1E	; 30
    4692:	08 f4       	brcc	.+2      	; 0x4696 <__DATA_REGION_LENGTH__+0x696>
    4694:	5e c0       	rjmp	.+188    	; 0x4752 <__DATA_REGION_LENGTH__+0x752>
			{
				if (!Powered())
    4696:	84 fd       	sbrc	r24, 4
    4698:	06 c0       	rjmp	.+12     	; 0x46a6 <__DATA_REGION_LENGTH__+0x6a6>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    469a:	80 e8       	ldi	r24, 0x80	; 128
    469c:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    46a0:	80 e1       	ldi	r24, 0x10	; 16
    46a2:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
				{
					WakeUp();
				}
				workData.AppState |= 0x80;
    46a6:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    46aa:	80 68       	ori	r24, 0x80	; 128
    46ac:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    46b0:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    46b4:	8f 76       	andi	r24, 0x6F	; 111
    46b6:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    46ba:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    46bc:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    46c0:	ff 24       	eor	r15, r15
    46c2:	f3 94       	inc	r15
    46c4:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	    startTxD(n+2);
    }
    INLN void CRCSend(void* src, uint8_t n)
    {
		disableRxD();
	    memcpy(&buf[DATA_POS], src, n);
    46c8:	41 2f       	mov	r20, r17
    46ca:	50 e0       	ldi	r21, 0x00	; 0
    46cc:	60 e0       	ldi	r22, 0x00	; 0
    46ce:	70 e4       	ldi	r23, 0x40	; 64
    46d0:	8b e3       	ldi	r24, 0x3B	; 59
    46d2:	90 e4       	ldi	r25, 0x40	; 64
    46d4:	0e 94 e3 28 	call	0x51c6	; 0x51c6 <memcpy>
	    CRCSend(n+HEADER_LEN);
    46d8:	01 e0       	ldi	r16, 0x01	; 1
    46da:	01 0f       	add	r16, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    46dc:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    46e0:	8f 76       	andi	r24, 0x6F	; 111
    46e2:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    46e6:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    46e8:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    46ec:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    46f0:	60 2f       	mov	r22, r16
    46f2:	8a e3       	ldi	r24, 0x3A	; 58
    46f4:	90 e4       	ldi	r25, 0x40	; 64
    46f6:	0e 94 60 12 	call	0x24c0	; 0x24c0 <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    46fa:	e0 2f       	mov	r30, r16
    46fc:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    46fe:	e6 5c       	subi	r30, 0xC6	; 198
    4700:	ff 4b       	sbci	r31, 0xBF	; 191
    4702:	80 83       	st	Z, r24
    4704:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    4706:	1d 5f       	subi	r17, 0xFD	; 253
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4708:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    470c:	8f 76       	andi	r24, 0x6F	; 111
    470e:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4712:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4714:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4718:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    471c:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    471e:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    4722:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    4724:	f0 92 a1 04 	sts	0x04A1, r15	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    4728:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    472c:	80 64       	ori	r24, 0x40	; 64
    472e:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    4732:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    4734:	81 e0       	ldi	r24, 0x01	; 1
    4736:	80 93 39 41 	sts	0x4139, r24	; 0x804139 <__data_end+0xff>
			Count = count;
    473a:	10 93 3a 41 	sts	0x413A, r17	; 0x80413a <__data_end+0x100>
			UART.TXDATAL = buf[0];
    473e:	80 91 3a 40 	lds	r24, 0x403A	; 0x80403a <__data_end>
    4742:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
				Com.CRCSend(&workData, saveLen);
				workData.AppState &= ~0x80;
    4746:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    474a:	8f 77       	andi	r24, 0x7F	; 127
    474c:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
    4750:	9a c0       	rjmp	.+308    	; 0x4886 <__DATA_REGION_LENGTH__+0x886>
			}
			else
			{
				if (Powered() && (workData.AppState != APP_WORK))
    4752:	84 ff       	sbrs	r24, 4
    4754:	05 c0       	rjmp	.+10     	; 0x4760 <__DATA_REGION_LENGTH__+0x760>
    4756:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    475a:	83 30       	cpi	r24, 0x03	; 3
    475c:	09 f0       	breq	.+2      	; 0x4760 <__DATA_REGION_LENGTH__+0x760>
    475e:	98 c0       	rjmp	.+304    	; 0x4890 <__DATA_REGION_LENGTH__+0x890>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4760:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4764:	8f 76       	andi	r24, 0x6F	; 111
    4766:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    476a:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    476c:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4770:	ff 24       	eor	r15, r15
    4772:	f3 94       	inc	r15
    4774:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	    startTxD(n+2);
    }
    INLN void CRCSend(void* src, uint8_t n)
    {
		disableRxD();
	    memcpy(&buf[DATA_POS], src, n);
    4778:	41 2f       	mov	r20, r17
    477a:	50 e0       	ldi	r21, 0x00	; 0
    477c:	60 e0       	ldi	r22, 0x00	; 0
    477e:	70 e4       	ldi	r23, 0x40	; 64
    4780:	8b e3       	ldi	r24, 0x3B	; 59
    4782:	90 e4       	ldi	r25, 0x40	; 64
    4784:	0e 94 e3 28 	call	0x51c6	; 0x51c6 <memcpy>
	    CRCSend(n+HEADER_LEN);
    4788:	01 e0       	ldi	r16, 0x01	; 1
    478a:	01 0f       	add	r16, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    478c:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    4790:	8f 76       	andi	r24, 0x6F	; 111
    4792:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4796:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4798:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    479c:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    47a0:	60 2f       	mov	r22, r16
    47a2:	8a e3       	ldi	r24, 0x3A	; 58
    47a4:	90 e4       	ldi	r25, 0x40	; 64
    47a6:	0e 94 60 12 	call	0x24c0	; 0x24c0 <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    47aa:	e0 2f       	mov	r30, r16
    47ac:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    47ae:	e6 5c       	subi	r30, 0xC6	; 198
    47b0:	ff 4b       	sbci	r31, 0xBF	; 191
    47b2:	80 83       	st	Z, r24
    47b4:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    47b6:	1d 5f       	subi	r17, 0xFD	; 253
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    47b8:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    47bc:	8f 76       	andi	r24, 0x6F	; 111
    47be:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    47c2:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    47c4:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    47c8:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    47cc:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    47ce:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    47d2:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    47d4:	f0 92 a1 04 	sts	0x04A1, r15	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    47d8:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    47dc:	80 64       	ori	r24, 0x40	; 64
    47de:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    47e2:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    47e4:	81 e0       	ldi	r24, 0x01	; 1
    47e6:	80 93 39 41 	sts	0x4139, r24	; 0x804139 <__data_end+0xff>
			Count = count;
    47ea:	10 93 3a 41 	sts	0x413A, r17	; 0x80413a <__data_end+0x100>
    47ee:	47 c0       	rjmp	.+142    	; 0x487e <__DATA_REGION_LENGTH__+0x87e>
				Com.CRCSend(&workData, saveLen);
			}
		}
		break;
		case CMD_INFO:
		Com.CRCSend(ReadMetaData(&Com.buf[DATA_POS], Com.buf[DATA_POS], (Com.Count == HEADER_LEN+1+2+2)? *(uint16_t*)(&Com.buf[DATA_POS+1]): 0)+HEADER_LEN);
    47f0:	80 91 3a 41 	lds	r24, 0x413A	; 0x80413a <__data_end+0x100>
    47f4:	86 30       	cpi	r24, 0x06	; 6
    47f6:	21 f4       	brne	.+8      	; 0x4800 <__DATA_REGION_LENGTH__+0x800>
    47f8:	60 91 3c 40 	lds	r22, 0x403C	; 0x80403c <__data_end+0x2>
    47fc:	70 91 3d 40 	lds	r23, 0x403D	; 0x80403d <__data_end+0x3>
    4800:	00 91 3b 40 	lds	r16, 0x403B	; 0x80403b <__data_end+0x1>
66,79,79,84,69,69,80,32,67,104,97,114,103,101,114,32,65,99,99,101,108,0,145,6,160,
1,0,162,250,0,146,9,132,7,13,129,7,14,161,0,1,130,7,10,131};

inline uint8_t ReadMetaData(uint8_t* p, uint8_t n, uint16_t from)
{
	memcpy_P(p, (uint8_t*) &cmetaAll + from, n);	
    4804:	40 2f       	mov	r20, r16
    4806:	50 e0       	ldi	r21, 0x00	; 0
    4808:	6c 50       	subi	r22, 0x0C	; 12
    480a:	7f 4d       	sbci	r23, 0xDF	; 223
    480c:	8b e3       	ldi	r24, 0x3B	; 59
    480e:	90 e4       	ldi	r25, 0x40	; 64
    4810:	0e 94 da 28 	call	0x51b4	; 0x51b4 <memcpy_P>
    4814:	11 e0       	ldi	r17, 0x01	; 1
    4816:	10 0f       	add	r17, r16
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4818:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    481c:	8f 76       	andi	r24, 0x6F	; 111
    481e:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4822:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4824:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4828:	ff 24       	eor	r15, r15
    482a:	f3 94       	inc	r15
    482c:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    4830:	61 2f       	mov	r22, r17
    4832:	8a e3       	ldi	r24, 0x3A	; 58
    4834:	90 e4       	ldi	r25, 0x40	; 64
    4836:	0e 94 60 12 	call	0x24c0	; 0x24c0 <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    483a:	e1 2f       	mov	r30, r17
    483c:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    483e:	e6 5c       	subi	r30, 0xC6	; 198
    4840:	ff 4b       	sbci	r31, 0xBF	; 191
    4842:	80 83       	st	Z, r24
    4844:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    4846:	0d 5f       	subi	r16, 0xFD	; 253
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    4848:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    484c:	8f 76       	andi	r24, 0x6F	; 111
    484e:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    4852:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    4854:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    4858:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    485c:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    485e:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    4862:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    4864:	f0 92 a1 04 	sts	0x04A1, r15	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    4868:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    486c:	80 64       	ori	r24, 0x40	; 64
    486e:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    4872:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    4874:	81 e0       	ldi	r24, 0x01	; 1
    4876:	80 93 39 41 	sts	0x4139, r24	; 0x804139 <__data_end+0xff>
			Count = count;
    487a:	00 93 3a 41 	sts	0x413A, r16	; 0x80413a <__data_end+0x100>
			UART.TXDATAL = buf[0];
    487e:	80 91 3a 40 	lds	r24, 0x403A	; 0x80403a <__data_end>
    4882:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
			{
                Turbo.RestartTimer();
                
				ResetFunction = 5;												
				RunCmd();
				ResetFunction = 50;
    4886:	82 e3       	ldi	r24, 0x32	; 50
    4888:	80 93 c3 42 	sts	0x42C3, r24	; 0x8042c3 <__bss_end>
    488c:	0c 94 0a 1a 	jmp	0x3414	; 0x3414 <main+0x3bc>
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    4890:	80 e1       	ldi	r24, 0x10	; 16
    4892:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    4896:	80 e8       	ldi	r24, 0x80	; 128
    4898:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    489c:	61 cf       	rjmp	.-318    	; 0x4760 <__DATA_REGION_LENGTH__+0x760>

0000489e <_ZN8twi_im_tILh0ELh2EE14I2C_EVENT_STOPEv>:
	retEventState = I2C_EVENT_RESET();
	
	return retEventState;
}

 i2c_event_states_t I2C_EVENT_STOP(void)
    489e:	dc 01       	movw	r26, r24
	return I2C_STATE_IDLE;
}

INLN void CommandUpdate(TWI_MCMD_t cmd)
{
	TWI.MCTRLB = (TWI.MCTRLB & ~TWI_MCMD_gm) | cmd;
    48a0:	e0 e0       	ldi	r30, 0x00	; 0
    48a2:	f9 e0       	ldi	r31, 0x09	; 9
    48a4:	84 81       	ldd	r24, Z+4	; 0x04
    48a6:	83 60       	ori	r24, 0x03	; 3
    48a8:	84 83       	std	Z+4, r24	; 0x04
	{
		GPR.GPR1 |= (1 << (twiNo+5));
	}
	INLN void _busy_off(void)
	{
		GPR.GPR1 &= ~ (1 << (twiNo+5));
    48aa:	ed 98       	cbi	0x1d, 5	; 29
private:

void Close(void)
{
	_busy_off(); //busy = false;
	address = 0xFF;
    48ac:	8f ef       	ldi	r24, 0xFF	; 255
    48ae:	90 e0       	ldi	r25, 0x00	; 0
    48b0:	8d 93       	st	X+, r24
    48b2:	9c 93       	st	X, r25
    48b4:	11 97       	sbiw	r26, 0x01	; 1
	writePtr = NULL;
    48b6:	12 96       	adiw	r26, 0x02	; 2
    48b8:	1d 92       	st	X+, r1
    48ba:	1c 92       	st	X, r1
    48bc:	13 97       	sbiw	r26, 0x03	; 3
	readPtr = NULL;
    48be:	15 96       	adiw	r26, 0x05	; 5
    48c0:	1d 92       	st	X+, r1
    48c2:	1c 92       	st	X, r1
    48c4:	16 97       	sbiw	r26, 0x06	; 6
	state = I2C_STATE_IDLE;
    48c6:	1a 96       	adiw	r26, 0x0a	; 10
    48c8:	1c 92       	st	X, r1
	// Clear interrupt status
	TWI.MSTATUS = (TWI_RIF_bm | TWI_WIF_bm);
    48ca:	80 ec       	ldi	r24, 0xC0	; 192
    48cc:	85 83       	std	Z+5, r24	; 0x05
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;
    48ce:	81 e0       	ldi	r24, 0x01	; 1
    48d0:	85 83       	std	Z+5, r24	; 0x05
	// Send stop
	CommandUpdate(TWI_MCMD_STOP_gc);
	Close();
	
	return I2C_STATE_IDLE;
}
    48d2:	80 e0       	ldi	r24, 0x00	; 0
    48d4:	08 95       	ret

000048d6 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t>:
 void WriteStart(void)
{
	state = I2C_EVENT_SEND_WR_ADDR();
}

i2c_event_states_t TWI_eventTable(i2c_event_states_t s)
    48d6:	dc 01       	movw	r26, r24
{
	switch (s)
    48d8:	46 2f       	mov	r20, r22
    48da:	50 e0       	ldi	r21, 0x00	; 0
    48dc:	49 30       	cpi	r20, 0x09	; 9
    48de:	51 05       	cpc	r21, r1
    48e0:	08 f0       	brcs	.+2      	; 0x48e4 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0xe>
    48e2:	83 c0       	rjmp	.+262    	; 0x49ea <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x114>
    48e4:	fa 01       	movw	r30, r20
    48e6:	e7 5f       	subi	r30, 0xF7	; 247
    48e8:	fd 4e       	sbci	r31, 0xED	; 237
    48ea:	0c 94 5e 26 	jmp	0x4cbc	; 0x4cbc <__tablejump2__>
	{
		GPR.GPR1 |= (1 << (twiNo+5));
	}
	INLN void _busy_off(void)
	{
		GPR.GPR1 &= ~ (1 << (twiNo+5));
    48ee:	ed 98       	cbi	0x1d, 5	; 29
/* I2C Event interfaces */
 i2c_event_states_t I2C_EVENT_IDLE(void)
{
	_busy_off(); //busy = false;
	// Force bus to go in idle state
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;
    48f0:	81 e0       	ldi	r24, 0x01	; 1
    48f2:	80 93 05 09 	sts	0x0905, r24	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>

i2c_event_states_t TWI_eventTable(i2c_event_states_t s)
{
	switch (s)
	{
     case I2C_STATE_IDLE: return I2C_EVENT_IDLE();
    48f6:	88 e0       	ldi	r24, 0x08	; 8
    48f8:	08 95       	ret
	return I2C_STATE_RESET;
}

 i2c_event_states_t I2C_EVENT_SEND_RD_ADDR(void)
{
	TWI.MADDR = (uint8_t) ((address << 1) | 1U);
    48fa:	8c 91       	ld	r24, X
    48fc:	88 0f       	add	r24, r24
    48fe:	81 60       	ori	r24, 0x01	; 1
    4900:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
    4904:	57 c0       	rjmp	.+174    	; 0x49b4 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0xde>
	return I2C_STATE_RX;
}

 i2c_event_states_t I2C_EVENT_SEND_WR_ADDR(void)
{
	TWI.MADDR = (uint8_t) (address << 1);
    4906:	8c 91       	ld	r24, X
    4908:	88 0f       	add	r24, r24
    490a:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
    490e:	19 c0       	rjmp	.+50     	; 0x4942 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x6c>

 i2c_event_states_t I2C_EVENT_TX(void)
{
	i2c_event_states_t retEventState = I2C_STATE_TX;

	if (0U != writeLength)
    4910:	14 96       	adiw	r26, 0x04	; 4
    4912:	8c 91       	ld	r24, X
    4914:	14 97       	sbiw	r26, 0x04	; 4
    4916:	88 23       	and	r24, r24
    4918:	b1 f0       	breq	.+44     	; 0x4946 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x70>
	{
		writeLength--;
    491a:	81 50       	subi	r24, 0x01	; 1
    491c:	14 96       	adiw	r26, 0x04	; 4
    491e:	8c 93       	st	X, r24
    4920:	14 97       	sbiw	r26, 0x04	; 4
		TWI.MDATA = *writePtr;
    4922:	12 96       	adiw	r26, 0x02	; 2
    4924:	ed 91       	ld	r30, X+
    4926:	fc 91       	ld	r31, X
    4928:	13 97       	sbiw	r26, 0x03	; 3
    492a:	80 81       	ld	r24, Z
    492c:	80 93 08 09 	sts	0x0908, r24	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
		writePtr++;
    4930:	12 96       	adiw	r26, 0x02	; 2
    4932:	8d 91       	ld	r24, X+
    4934:	9c 91       	ld	r25, X
    4936:	13 97       	sbiw	r26, 0x03	; 3
    4938:	01 96       	adiw	r24, 0x01	; 1
    493a:	12 96       	adiw	r26, 0x02	; 2
    493c:	8d 93       	st	X+, r24
    493e:	9c 93       	st	X, r25
    4940:	13 97       	sbiw	r26, 0x03	; 3
		retEventState = I2C_STATE_TX;
    4942:	83 e0       	ldi	r24, 0x03	; 3
    4944:	08 95       	ret
	}
	else
	{
		if (switchToRead)
    4946:	18 96       	adiw	r26, 0x08	; 8
    4948:	8c 91       	ld	r24, X
    494a:	18 97       	sbiw	r26, 0x08	; 8
    494c:	88 23       	and	r24, r24
    494e:	09 f4       	brne	.+2      	; 0x4952 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x7c>
    4950:	44 c0       	rjmp	.+136    	; 0x49da <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x104>
		{
			switchToRead = false;
    4952:	18 96       	adiw	r26, 0x08	; 8
    4954:	1c 92       	st	X, r1
			retEventState = I2C_STATE_SEND_RD_ADDR;
    4956:	81 e0       	ldi	r24, 0x01	; 1
    4958:	08 95       	ret

 i2c_event_states_t I2C_EVENT_RX(void)
{
	i2c_event_states_t retEventState = I2C_STATE_RX;

	if (readLength == 1U)
    495a:	17 96       	adiw	r26, 0x07	; 7
    495c:	8c 91       	ld	r24, X
    495e:	17 97       	sbiw	r26, 0x07	; 7
    4960:	81 30       	cpi	r24, 0x01	; 1
    4962:	21 f4       	brne	.+8      	; 0x496c <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x96>
	{
		// Next byte will be last to be received, setup NACK
		TWI.MCTRLB |= TWI_ACKACT_bm;
    4964:	80 91 04 09 	lds	r24, 0x0904	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
    4968:	84 60       	ori	r24, 0x04	; 4
    496a:	03 c0       	rjmp	.+6      	; 0x4972 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x9c>
	}
	else
	{
		// More bytes to receive, setup ACK
		TWI.MCTRLB &= ~TWI_ACKACT_bm;
    496c:	80 91 04 09 	lds	r24, 0x0904	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
    4970:	8b 7f       	andi	r24, 0xFB	; 251
    4972:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
	}

	if (0U != --readLength)
    4976:	17 96       	adiw	r26, 0x07	; 7
    4978:	8c 91       	ld	r24, X
    497a:	17 97       	sbiw	r26, 0x07	; 7
    497c:	81 50       	subi	r24, 0x01	; 1
    497e:	17 96       	adiw	r26, 0x07	; 7
    4980:	8c 93       	st	X, r24
    4982:	17 97       	sbiw	r26, 0x07	; 7
    4984:	15 96       	adiw	r26, 0x05	; 5
    4986:	ed 91       	ld	r30, X+
    4988:	fc 91       	ld	r31, X
    498a:	16 97       	sbiw	r26, 0x06	; 6
    498c:	88 23       	and	r24, r24
    498e:	a1 f0       	breq	.+40     	; 0x49b8 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0xe2>
	{
		*readPtr = TWI.MDATA;
    4990:	80 91 08 09 	lds	r24, 0x0908	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
    4994:	80 83       	st	Z, r24
		readPtr++;
    4996:	15 96       	adiw	r26, 0x05	; 5
    4998:	8d 91       	ld	r24, X+
    499a:	9c 91       	ld	r25, X
    499c:	16 97       	sbiw	r26, 0x06	; 6
    499e:	01 96       	adiw	r24, 0x01	; 1
    49a0:	15 96       	adiw	r26, 0x05	; 5
    49a2:	8d 93       	st	X+, r24
    49a4:	9c 93       	st	X, r25
    49a6:	16 97       	sbiw	r26, 0x06	; 6
	return I2C_STATE_IDLE;
}

INLN void CommandUpdate(TWI_MCMD_t cmd)
{
	TWI.MCTRLB = (TWI.MCTRLB & ~TWI_MCMD_gm) | cmd;
    49a8:	80 91 04 09 	lds	r24, 0x0904	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
    49ac:	8c 7f       	andi	r24, 0xFC	; 252
    49ae:	82 60       	ori	r24, 0x02	; 2
    49b0:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
	{
		*readPtr = TWI.MDATA;
		readPtr++;
		// Execute Acknowledge Action followed by a byte read operation
		CommandUpdate(TWI_MCMD_RECVTRANS_gc);
		retEventState = I2C_STATE_RX;
    49b4:	84 e0       	ldi	r24, 0x04	; 4
    49b6:	08 95       	ret
	}
	else
	{
		*readPtr = TWI.MDATA;
    49b8:	80 91 08 09 	lds	r24, 0x0908	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
    49bc:	80 83       	st	Z, r24
		readPtr++;
    49be:	15 96       	adiw	r26, 0x05	; 5
    49c0:	8d 91       	ld	r24, X+
    49c2:	9c 91       	ld	r25, X
    49c4:	16 97       	sbiw	r26, 0x06	; 6
    49c6:	01 96       	adiw	r24, 0x01	; 1
    49c8:	15 96       	adiw	r26, 0x05	; 5
    49ca:	8d 93       	st	X+, r24
    49cc:	9c 93       	st	X, r25
    49ce:	16 97       	sbiw	r26, 0x06	; 6
		// Next byte will be last to be received, setup NACK
		TWI.MCTRLB |= TWI_ACKACT_bm;
    49d0:	80 91 04 09 	lds	r24, 0x0904	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
    49d4:	84 60       	ori	r24, 0x04	; 4
    49d6:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
		retEventState = I2C_EVENT_STOP();
    49da:	cd 01       	movw	r24, r26
    49dc:	0c 94 4f 24 	jmp	0x489e	; 0x489e <_ZN8twi_im_tILh0ELh2EE14I2C_EVENT_STOPEv>
 i2c_event_states_t I2C_EVENT_ERROR(void)
{
	// Clear bus collision status flag
	i2c_event_states_t retEventState = I2C_STATE_ERROR;
	// Clear interrupt status
	TWI.MSTATUS = (TWI_RIF_bm | TWI_WIF_bm);
    49e0:	80 ec       	ldi	r24, 0xC0	; 192
    49e2:	80 93 05 09 	sts	0x0905, r24	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
     case I2C_STATE_TX: return I2C_EVENT_TX();
     case I2C_STATE_RX: return I2C_EVENT_RX();
     case I2C_STATE_NACK: return I2C_EVENT_NACK();
     case I2C_STATE_ERROR: return I2C_EVENT_ERROR();
     case I2C_STATE_STOP: return I2C_EVENT_STOP();
     case I2C_STATE_RESET: return I2C_EVENT_RESET();
    49e6:	0c 94 ec 13 	jmp	0x27d8	; 0x27d8 <_ZN8twi_im_tILh0ELh2EE15I2C_EVENT_RESETEv.isra.24>
	 default: return I2C_STATE_IDLE;		
    49ea:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    49ec:	08 95       	ret

000049ee <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv>:
 void EventHandler(void)
{
	state = TWI_eventTable(state);
}

 void ErrorEventHandler(void)
    49ee:	cf 93       	push	r28
    49f0:	df 93       	push	r29
    49f2:	ec 01       	movw	r28, r24
{
	// Check the bus error
	if ((TWI.MSTATUS & TWI_BUSERR_bm) || (TWI.MSTATUS & TWI_ARBLOST_bm))
    49f4:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    49f8:	82 fd       	sbrc	r24, 2
    49fa:	10 c0       	rjmp	.+32     	; 0x4a1c <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x2e>
    49fc:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    4a00:	83 fd       	sbrc	r24, 3
    4a02:	0c c0       	rjmp	.+24     	; 0x4a1c <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x2e>
		
		// Clear the error flags
		TWI.MSTATUS = (TWI_BUSERR_bm | TWI_ARBLOST_bm);
	}
	// Check if address NAK
	else if ((TWI.MADDR) && (TWI.MSTATUS & TWI_RXACK_bm))
    4a04:	80 91 07 09 	lds	r24, 0x0907	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
    4a08:	88 23       	and	r24, r24
    4a0a:	f1 f0       	breq	.+60     	; 0x4a48 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x5a>
    4a0c:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    4a10:	84 ff       	sbrs	r24, 4
    4a12:	1a c0       	rjmp	.+52     	; 0x4a48 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x5a>
	{
		state = I2C_STATE_NACK;
    4a14:	85 e0       	ldi	r24, 0x05	; 5
    4a16:	8a 87       	std	Y+10, r24	; 0x0a
		errorState = I2C_ERROR_ADDR_NACK;
    4a18:	81 e0       	ldi	r24, 0x01	; 1
    4a1a:	21 c0       	rjmp	.+66     	; 0x4a5e <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x70>
 void ErrorEventHandler(void)
{
	// Check the bus error
	if ((TWI.MSTATUS & TWI_BUSERR_bm) || (TWI.MSTATUS & TWI_ARBLOST_bm))
	{
		state = I2C_STATE_ERROR;
    4a1c:	86 e0       	ldi	r24, 0x06	; 6
    4a1e:	8a 87       	std	Y+10, r24	; 0x0a
		errorState = I2C_ERROR_BUS_COLLISION;
    4a20:	83 e0       	ldi	r24, 0x03	; 3
    4a22:	89 87       	std	Y+9, r24	; 0x09
		
		// Clear the error flags
		TWI.MSTATUS = (TWI_BUSERR_bm | TWI_ARBLOST_bm);
    4a24:	8c e0       	ldi	r24, 0x0C	; 12
    4a26:	80 93 05 09 	sts	0x0905, r24	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
	else
	{
		// No action required
	}
	
	state = TWI_eventTable(state);
    4a2a:	6a 85       	ldd	r22, Y+10	; 0x0a
    4a2c:	ce 01       	movw	r24, r28
    4a2e:	0e 94 6b 24 	call	0x48d6	; 0x48d6 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t>
    4a32:	8a 87       	std	Y+10, r24	; 0x0a
	
	if(errorState != I2C_ERROR_NONE)
    4a34:	89 85       	ldd	r24, Y+9	; 0x09
    4a36:	88 23       	and	r24, r24
    4a38:	a1 f0       	breq	.+40     	; 0x4a62 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x74>
	{
		if (Callback != NULL)
    4a3a:	eb 85       	ldd	r30, Y+11	; 0x0b
    4a3c:	fc 85       	ldd	r31, Y+12	; 0x0c
    4a3e:	30 97       	sbiw	r30, 0x00	; 0
    4a40:	81 f0       	breq	.+32     	; 0x4a62 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x74>
		{
			Callback();
		}
	}
}
    4a42:	df 91       	pop	r29
    4a44:	cf 91       	pop	r28
	
	if(errorState != I2C_ERROR_NONE)
	{
		if (Callback != NULL)
		{
			Callback();
    4a46:	09 94       	ijmp
	{
		state = I2C_STATE_NACK;
		errorState = I2C_ERROR_ADDR_NACK;
	}
	// Check if data NAK
	else if ((TWI.MDATA) && (TWI.MSTATUS & TWI_RXACK_bm))
    4a48:	80 91 08 09 	lds	r24, 0x0908	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
    4a4c:	88 23       	and	r24, r24
    4a4e:	69 f3       	breq	.-38     	; 0x4a2a <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x3c>
    4a50:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    4a54:	84 ff       	sbrs	r24, 4
    4a56:	e9 cf       	rjmp	.-46     	; 0x4a2a <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x3c>
	{
		state = I2C_STATE_NACK;
    4a58:	85 e0       	ldi	r24, 0x05	; 5
    4a5a:	8a 87       	std	Y+10, r24	; 0x0a
		errorState = I2C_ERROR_DATA_NACK;
    4a5c:	82 e0       	ldi	r24, 0x02	; 2
    4a5e:	89 87       	std	Y+9, r24	; 0x09
    4a60:	e4 cf       	rjmp	.-56     	; 0x4a2a <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x3c>
		if (Callback != NULL)
		{
			Callback();
		}
	}
}
    4a62:	df 91       	pop	r29
    4a64:	cf 91       	pop	r28
    4a66:	08 95       	ret

00004a68 <__vector_19>:
#define EEP_UPDATE_KADRS 900 //30min
#define DEFAULT_KADR -100000000
#define WDTO_N WDTO_250MS

EEPROM_T(eep);
INSTATCE_LTC2942C(LTC2942);
    4a68:	1f 92       	push	r1
    4a6a:	0f 92       	push	r0
    4a6c:	0f b6       	in	r0, 0x3f	; 63
    4a6e:	0f 92       	push	r0
    4a70:	11 24       	eor	r1, r1
    4a72:	0b b6       	in	r0, 0x3b	; 59
    4a74:	0f 92       	push	r0
    4a76:	2f 93       	push	r18
    4a78:	3f 93       	push	r19
    4a7a:	4f 93       	push	r20
    4a7c:	5f 93       	push	r21
    4a7e:	6f 93       	push	r22
    4a80:	7f 93       	push	r23
    4a82:	8f 93       	push	r24
    4a84:	9f 93       	push	r25
    4a86:	af 93       	push	r26
    4a88:	bf 93       	push	r27
    4a8a:	ef 93       	push	r30
    4a8c:	ff 93       	push	r31
		Callback = callbackHandler;
	}
}
INLN void _isr(void)
{/* cppcheck-suppress misra-c2012-5.5 */
	if (0U != (TWI0.MSTATUS & (TWI_RXACK_bm | TWI_BUSERR_bm | TWI_ARBLOST_bm)))
    4a8e:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    4a92:	8c 71       	andi	r24, 0x1C	; 28
    4a94:	29 f0       	breq	.+10     	; 0x4aa0 <__vector_19+0x38>
	{
		ErrorEventHandler();
    4a96:	8f e8       	ldi	r24, 0x8F	; 143
    4a98:	92 e4       	ldi	r25, 0x42	; 66
    4a9a:	0e 94 f7 24 	call	0x49ee	; 0x49ee <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv>
    4a9e:	0c c0       	rjmp	.+24     	; 0x4ab8 <__vector_19+0x50>
	}
	else if (0U != (TWI0.MSTATUS & (TWI_RIF_bm | TWI_WIF_bm | TWI_CLKHOLD_bm)))
    4aa0:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    4aa4:	80 7e       	andi	r24, 0xE0	; 224
    4aa6:	41 f0       	breq	.+16     	; 0x4ab8 <__vector_19+0x50>
	}
}

 void EventHandler(void)
{
	state = TWI_eventTable(state);
    4aa8:	60 91 99 42 	lds	r22, 0x4299	; 0x804299 <_ZN8ltc2942c3twiE+0xa>
    4aac:	8f e8       	ldi	r24, 0x8F	; 143
    4aae:	92 e4       	ldi	r25, 0x42	; 66
    4ab0:	0e 94 6b 24 	call	0x48d6	; 0x48d6 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t>
    4ab4:	80 93 99 42 	sts	0x4299, r24	; 0x804299 <_ZN8ltc2942c3twiE+0xa>
    4ab8:	ff 91       	pop	r31
    4aba:	ef 91       	pop	r30
    4abc:	bf 91       	pop	r27
    4abe:	af 91       	pop	r26
    4ac0:	9f 91       	pop	r25
    4ac2:	8f 91       	pop	r24
    4ac4:	7f 91       	pop	r23
    4ac6:	6f 91       	pop	r22
    4ac8:	5f 91       	pop	r21
    4aca:	4f 91       	pop	r20
    4acc:	3f 91       	pop	r19
    4ace:	2f 91       	pop	r18
    4ad0:	0f 90       	pop	r0
    4ad2:	0b be       	out	0x3b, r0	; 59
    4ad4:	0f 90       	pop	r0
    4ad6:	0f be       	out	0x3f, r0	; 63
    4ad8:	0f 90       	pop	r0
    4ada:	1f 90       	pop	r1
    4adc:	18 95       	reti

00004ade <_GLOBAL__sub_I__Z5init3v>:
		return (twiNo == 0) ? (altNo == ALT2 ? &PORTC : &PORTA) : (altNo == ALT2 ? &PORTB : &PORTF);
	}
public:
		INLN twi_im_t(void)
		{
			PORTMUX.TWIROUTEA |= altNo << (twiNo*2);	   
    4ade:	80 91 e5 05 	lds	r24, 0x05E5	; 0x8005e5 <__TEXT_REGION_LENGTH__+0x7e05e5>
    4ae2:	82 60       	ori	r24, 0x02	; 2
    4ae4:	80 93 e5 05 	sts	0x05E5, r24	; 0x8005e5 <__TEXT_REGION_LENGTH__+0x7e05e5>
			PORT_t* p = Port();
			p->PIN2CTRL = PORT_ISC_INTDISABLE_gc;
    4ae8:	10 92 52 04 	sts	0x0452, r1	; 0x800452 <__TEXT_REGION_LENGTH__+0x7e0452>
			p->PIN3CTRL = PORT_ISC_INTDISABLE_gc;		
    4aec:	10 92 53 04 	sts	0x0453, r1	; 0x800453 <__TEXT_REGION_LENGTH__+0x7e0453>
			
			Deinitialize();
    4af0:	0e 94 44 13 	call	0x2688	; 0x2688 <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>
public:	
	bool HiSpeedReady;

	INLN clock_t (void)
  {
	s2cnt = (clkSel == CLKRTC)? 69 : 64;
    4af4:	80 e4       	ldi	r24, 0x40	; 64
    4af6:	80 93 66 42 	sts	0x4266, r24	; 0x804266 <Clock>
	  
	if (clkSel == CLKHT)
	{
		ccp_write_io((void *)&(CLKCTRL.XOSCHFCTRLA),
    4afa:	61 ea       	ldi	r22, 0xA1	; 161
    4afc:	80 e8       	ldi	r24, 0x80	; 128
    4afe:	90 e0       	ldi	r25, 0x00	; 0
    4b00:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		| CLKCTRL_CSUTHF_4K_gc  /* 4k XOSCHF cycles */
		| CLKCTRL_FRQRANGE_8M_gc /* Max 8 MHz XTAL Frequency */
		| 0 << CLKCTRL_SEL_bp    /* Source Select: disabled */
		| 1 << CLKCTRL_ENABLE_bp /* External high-frequency Oscillator: enabled */);

		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    4b04:	64 e1       	ldi	r22, 0x14	; 20
    4b06:	88 e6       	ldi	r24, 0x68	; 104
    4b08:	90 e0       	ldi	r25, 0x00	; 0
    4b0a:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc       /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);
		
		/* Clear Main Clock Prescaler */
		ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLB, 0x00);		
    4b0e:	60 e0       	ldi	r22, 0x00	; 0
    4b10:	81 e6       	ldi	r24, 0x61	; 97
    4b12:	90 e0       	ldi	r25, 0x00	; 0
    4b14:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    4b18:	63 e0       	ldi	r22, 0x03	; 3
    4b1a:	80 e6       	ldi	r24, 0x60	; 96
    4b1c:	90 e0       	ldi	r25, 0x00	; 0
    4b1e:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		CLKCTRL_CLKSEL_EXTCLK_gc /* External clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out */);

		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    4b22:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    4b26:	80 fd       	sbrc	r24, 0
    4b28:	fc cf       	rjmp	.-8      	; 0x4b22 <_GLOBAL__sub_I__Z5init3v+0x44>
	
		/* Enable Clock Failure Detection on main clock */
		ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLC, CLKCTRL_CFDSRC_CLKMAIN_gc
    4b2a:	61 e0       	ldi	r22, 0x01	; 1
    4b2c:	82 e6       	ldi	r24, 0x62	; 98
    4b2e:	90 e0       	ldi	r25, 0x00	; 0
    4b30:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		| CLKCTRL_CFDEN_bm);

		/* Enable interrupt for CFD */
		ccp_write_io((uint8_t *) &CLKCTRL.MCLKINTCTRL, CLKCTRL_INTTYPE_bm
    4b34:	61 e8       	ldi	r22, 0x81	; 129
    4b36:	83 e6       	ldi	r24, 0x63	; 99
    4b38:	90 e0       	ldi	r25, 0x00	; 0
    4b3a:	0e 94 2e 13 	call	0x265c	; 0x265c <ccp_write_io>
		| CLKCTRL_CFD_bm);	
		
		if (timerANo <= 1)
		{
			TCA.SINGLE.INTCTRL = 0 << TCA_SINGLE_CMP0_bp   /* Compare 0 Interrupt: disabled */
    4b3e:	21 e0       	ldi	r18, 0x01	; 1
    4b40:	20 93 0a 0a 	sts	0x0A0A, r18	; 0x800a0a <__TEXT_REGION_LENGTH__+0x7e0a0a>
			| 0 << TCA_SINGLE_CMP1_bp /* Compare 1 Interrupt: disabled */
			| 0 << TCA_SINGLE_CMP2_bp /* Compare 2 Interrupt: disabled */
			| 1 << TCA_SINGLE_OVF_bp; /* Overflow Interrupt: enabled */

			TCA.SINGLE.PER = T64_TIK-1; /* Period: 0x100 */
    4b44:	8f ef       	ldi	r24, 0xFF	; 255
    4b46:	90 e0       	ldi	r25, 0x00	; 0
    4b48:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    4b4c:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>

			TCA.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1024_gc   /* System Clock / 1024 */
    4b50:	8f e8       	ldi	r24, 0x8F	; 143
    4b52:	80 93 00 0a 	sts	0x0A00, r24	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
	bool Error2;
	bool Error1;
	
	INLN indicator_t(void)
	{
		data.u64 = IND_BEGIN; 
    4b56:	8f ef       	ldi	r24, 0xFF	; 255
    4b58:	80 93 56 42 	sts	0x4256, r24	; 0x804256 <Indicator>
    4b5c:	80 93 57 42 	sts	0x4257, r24	; 0x804257 <Indicator+0x1>
    4b60:	80 93 58 42 	sts	0x4258, r24	; 0x804258 <Indicator+0x2>
    4b64:	80 93 59 42 	sts	0x4259, r24	; 0x804259 <Indicator+0x3>
    4b68:	80 93 5a 42 	sts	0x425A, r24	; 0x80425a <Indicator+0x4>
    4b6c:	80 93 5b 42 	sts	0x425B, r24	; 0x80425b <Indicator+0x5>
    4b70:	80 93 5c 42 	sts	0x425C, r24	; 0x80425c <Indicator+0x6>
    4b74:	80 93 5d 42 	sts	0x425D, r24	; 0x80425d <Indicator+0x7>
		appSatate = 0xFF;
    4b78:	80 93 61 42 	sts	0x4261, r24	; 0x804261 <Indicator+0xb>
		PINDIC.DIRSET = 1 << pin;
    4b7c:	84 e0       	ldi	r24, 0x04	; 4
    4b7e:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		else PINDIC.OUTSET = 1 << pin;
		
	}
	INLN void Off(void)
	{
		if (inv) PINDIC.OUTSET = 1 << pin;
    4b82:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
	}	
public:
	INLN ram_t(void)
	{
		//CHIP SELECT
	    SPI.CTRLB = 3;
    4b86:	53 e0       	ldi	r21, 0x03	; 3
    4b88:	50 93 61 09 	sts	0x0961, r21	; 0x800961 <__TEXT_REGION_LENGTH__+0x7e0961>
		PCS.DIRSET = 1 << bitCS;
    4b8c:	90 e1       	ldi	r25, 0x10	; 16
    4b8e:	90 93 a1 04 	sts	0x04A1, r25	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    4b92:	90 93 a5 04 	sts	0x04A5, r25	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
		PCS.DIRSET = 1 << bitCS;
		CS_off();
		
		// spi pins
		// mux
		PORTMUX.SPIROUTEA &= ~(3 << (spiNo*2)); //clr mux
    4b96:	30 91 e4 05 	lds	r19, 0x05E4	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
    4b9a:	33 7f       	andi	r19, 0xF3	; 243
    4b9c:	30 93 e4 05 	sts	0x05E4, r19	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
		PORTMUX.SPIROUTEA |= (pmuxAlt << (spiNo*2)); //set mux
    4ba0:	30 91 e4 05 	lds	r19, 0x05E4	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
    4ba4:	34 60       	ori	r19, 0x04	; 4
    4ba6:	30 93 e4 05 	sts	0x05E4, r19	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
		// MOSI MISO SCK
		uint8_t bit = getSPIbit();
		PORT_t* port = getSPIPort();
		volatile uint8_t *port_pin_ctrl = ((uint8_t *) port + 0x10 + bit+1);
		// MISO
		*port_pin_ctrl = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    4baa:	48 e0       	ldi	r20, 0x08	; 8
    4bac:	40 93 55 04 	sts	0x0455, r20	; 0x800455 <__TEXT_REGION_LENGTH__+0x7e0455>
		// MOSI, SCK
		port->DIRSET = 5 << bit;
    4bb0:	30 e5       	ldi	r19, 0x50	; 80
    4bb2:	30 93 41 04 	sts	0x0441, r19	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>

			SPI.CTRLB = 0
    4bb6:	80 93 61 09 	sts	0x0961, r24	; 0x800961 <__TEXT_REGION_LENGTH__+0x7e0961>
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    4bba:	90 93 66 04 	sts	0x0466, r25	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
public:
	
	INLN pinout_t(void)
	{
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
    4bbe:	90 93 61 04 	sts	0x0461, r25	; 0x800461 <__TEXT_REGION_LENGTH__+0x7e0461>
	{
		PINOUTDEF.OUTSET = 1 << bit;
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    4bc2:	30 e8       	ldi	r19, 0x80	; 128
    4bc4:	30 93 66 04 	sts	0x0466, r19	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
public:
	
	INLN pinout_t(void)
	{
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
    4bc8:	30 93 61 04 	sts	0x0461, r19	; 0x800461 <__TEXT_REGION_LENGTH__+0x7e0461>
			#define ngkTB2 (*(TCB_t*) (0x0B00 + 0x10 * timerB2))
			#define ngkTB3 (*(TCB_t*) (0x0B00 + 0x10 * timerB3))
public:			
	INLN ngk_t(void)
	{
		ngkAC1.CTRLA =
    4bcc:	31 e8       	ldi	r19, 0x81	; 129
    4bce:	30 93 80 06 	sts	0x0680, r19	; 0x800680 <__TEXT_REGION_LENGTH__+0x7e0680>
		| AC_HYSMODE_NONE_gc				/* No hysteresis */
		| AC_POWER_PROFILE0_gc				/* Power profile 0, Shortest response time, highest consumption */
		| 0 << AC_OUTEN_bp					/* Output Buffer Enable: disabled */
		| 1 << AC_RUNSTDBY_bp;				/* Run in Standby Mode: enabled */
		
		ngkAC2.CTRLA =
    4bd2:	30 93 90 06 	sts	0x0690, r19	; 0x800690 <__TEXT_REGION_LENGTH__+0x7e0690>
		| AC_HYSMODE_NONE_gc				/* No hysteresis */
		| AC_POWER_PROFILE0_gc				/* Power profile 0, Shortest response time, highest consumption */
		| 0 << AC_OUTEN_bp					/* Output Buffer Enable: disabled */
		| 1 << AC_RUNSTDBY_bp;				/* Run in Standby Mode: enabled */

		ngkAC3.CTRLA =
    4bd6:	30 93 88 06 	sts	0x0688, r19	; 0x800688 <__TEXT_REGION_LENGTH__+0x7e0688>
		| AC_HYSMODE_NONE_gc				/* No hysteresis */
		| AC_POWER_PROFILE0_gc				/* Power profile 0, Shortest response time, highest consumption */
		| 0 << AC_OUTEN_bp					/* Output Buffer Enable: disabled */
		| 1 << AC_RUNSTDBY_bp;				/* Run in Standby Mode: enabled */
		
		ngkAC1.MUXCTRL = (inpPlus1 << 3) | DACREF_bm;
    4bda:	3b e0       	ldi	r19, 0x0B	; 11
    4bdc:	30 93 82 06 	sts	0x0682, r19	; 0x800682 <__TEXT_REGION_LENGTH__+0x7e0682>
		ngkAC2.MUXCTRL = (inpPlus2 << 3) | DACREF_bm;
    4be0:	33 e1       	ldi	r19, 0x13	; 19
    4be2:	30 93 92 06 	sts	0x0692, r19	; 0x800692 <__TEXT_REGION_LENGTH__+0x7e0692>
		ngkAC3.MUXCTRL = (inpPlus3 << 3) | DACREF_bm;
    4be6:	3b e1       	ldi	r19, 0x1B	; 27
    4be8:	30 93 8a 06 	sts	0x068A, r19	; 0x80068a <__TEXT_REGION_LENGTH__+0x7e068a>
		
		EVSYS.CHANNEL0 = EVSYS_CHANNEL0_AC0_OUT_gc+comparator1;
    4bec:	30 e2       	ldi	r19, 0x20	; 32
    4bee:	30 93 10 02 	sts	0x0210, r19	; 0x800210 <__TEXT_REGION_LENGTH__+0x7e0210>
		EVSYS.CHANNEL1 = EVSYS_CHANNEL0_AC0_OUT_gc+comparator2;
    4bf2:	32 e2       	ldi	r19, 0x22	; 34
    4bf4:	30 93 11 02 	sts	0x0211, r19	; 0x800211 <__TEXT_REGION_LENGTH__+0x7e0211>
		EVSYS.CHANNEL2 = EVSYS_CHANNEL0_AC0_OUT_gc+comparator3;
    4bf8:	31 e2       	ldi	r19, 0x21	; 33
    4bfa:	30 93 12 02 	sts	0x0212, r19	; 0x800212 <__TEXT_REGION_LENGTH__+0x7e0212>
		
		register8_t* user=&EVSYS.USERTCB0COUNT;
		user += 2*timerB1;
		*user = EVSYS_USER_CHANNEL0_gc;
    4bfe:	20 93 41 02 	sts	0x0241, r18	; 0x800241 <__TEXT_REGION_LENGTH__+0x7e0241>
		
		user=&EVSYS.USERTCB0COUNT;
		user += 2*timerB2;
		*user = EVSYS_USER_CHANNEL1_gc;
    4c02:	32 e0       	ldi	r19, 0x02	; 2
    4c04:	30 93 43 02 	sts	0x0243, r19	; 0x800243 <__TEXT_REGION_LENGTH__+0x7e0243>

		user=&EVSYS.USERTCB0COUNT;
		user += 2*timerB3;
		*user = EVSYS_USER_CHANNEL2_gc;
    4c08:	50 93 45 02 	sts	0x0245, r21	; 0x800245 <__TEXT_REGION_LENGTH__+0x7e0245>
		
		ngkTB1.CNT = 0x0; /* Count: 0x0 */
    4c0c:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    4c10:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
		ngkTB2.CNT = 0x0; /* Count: 0x0 */
    4c14:	10 92 2a 0b 	sts	0x0B2A, r1	; 0x800b2a <__TEXT_REGION_LENGTH__+0x7e0b2a>
    4c18:	10 92 2b 0b 	sts	0x0B2B, r1	; 0x800b2b <__TEXT_REGION_LENGTH__+0x7e0b2b>
		ngkTB3.CNT = 0x0; /* Count: 0x0 */
    4c1c:	10 92 3a 0b 	sts	0x0B3A, r1	; 0x800b3a <__TEXT_REGION_LENGTH__+0x7e0b3a>
    4c20:	10 92 3b 0b 	sts	0x0B3B, r1	; 0x800b3b <__TEXT_REGION_LENGTH__+0x7e0b3b>
		
		ngkTB1.CTRLA = TCB_CLKSEL_EVENT_gc     /* CLK_PER */
    4c24:	3f e4       	ldi	r19, 0x4F	; 79
    4c26:	30 93 10 0b 	sts	0x0B10, r19	; 0x800b10 <__TEXT_REGION_LENGTH__+0x7e0b10>
		| 1 << TCB_ENABLE_bp   /* Enable: enabled */
		| 1 << TCB_RUNSTDBY_bp /* Run Standby: enabled */
		| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
		| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */
		
		ngkTB2.CTRLA = TCB_CLKSEL_EVENT_gc     /* CLK_PER */
    4c2a:	30 93 20 0b 	sts	0x0B20, r19	; 0x800b20 <__TEXT_REGION_LENGTH__+0x7e0b20>
		| 1 << TCB_ENABLE_bp   /* Enable: enabled */
		| 1 << TCB_RUNSTDBY_bp /* Run Standby: enabled */
		| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
		| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */
		
		ngkTB3.CTRLA = TCB_CLKSEL_EVENT_gc     /* CLK_PER */
    4c2e:	30 93 30 0b 	sts	0x0B30, r19	; 0x800b30 <__TEXT_REGION_LENGTH__+0x7e0b30>

	public:
	
	ais328_t() 
	{				
		cs.DIRSET |= csm;
    4c32:	30 91 21 04 	lds	r19, 0x0421	; 0x800421 <__TEXT_REGION_LENGTH__+0x7e0421>
    4c36:	30 61       	ori	r19, 0x10	; 16
    4c38:	30 93 21 04 	sts	0x0421, r19	; 0x800421 <__TEXT_REGION_LENGTH__+0x7e0421>
		};
		int16_t cnt;		
	};
		
	INLN void cs_lo(void){cs.OUTCLR = csm;}
	INLN void cs_hi(void){cs.OUTSET = csm;}
    4c3c:	90 93 25 04 	sts	0x0425, r25	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
	ais328_t() 
	{				
		cs.DIRSET |= csm;
		cs_hi();

		mosi.DIRSET = mosim;
    4c40:	20 93 21 04 	sts	0x0421, r18	; 0x800421 <__TEXT_REGION_LENGTH__+0x7e0421>
		mosi.OUTCLR = mosim;		
    4c44:	20 93 26 04 	sts	0x0426, r18	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
		clk.DIRSET = clkm;
    4c48:	80 93 21 04 	sts	0x0421, r24	; 0x800421 <__TEXT_REGION_LENGTH__+0x7e0421>
		clk.OUTCLR = clkm;
    4c4c:	80 93 26 04 	sts	0x0426, r24	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>

		volatile uint8_t* port_pin_ctrl = &miso.PIN0CTRL;
		port_pin_ctrl += MISOPIN;
		// MISO
		*port_pin_ctrl = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;					
    4c50:	40 93 31 04 	sts	0x0431, r20	; 0x800431 <__TEXT_REGION_LENGTH__+0x7e0431>
    4c54:	08 95       	ret

00004c56 <__udivmodhi4>:
    4c56:	aa 1b       	sub	r26, r26
    4c58:	bb 1b       	sub	r27, r27
    4c5a:	51 e1       	ldi	r21, 0x11	; 17
    4c5c:	07 c0       	rjmp	.+14     	; 0x4c6c <__udivmodhi4_ep>

00004c5e <__udivmodhi4_loop>:
    4c5e:	aa 1f       	adc	r26, r26
    4c60:	bb 1f       	adc	r27, r27
    4c62:	a6 17       	cp	r26, r22
    4c64:	b7 07       	cpc	r27, r23
    4c66:	10 f0       	brcs	.+4      	; 0x4c6c <__udivmodhi4_ep>
    4c68:	a6 1b       	sub	r26, r22
    4c6a:	b7 0b       	sbc	r27, r23

00004c6c <__udivmodhi4_ep>:
    4c6c:	88 1f       	adc	r24, r24
    4c6e:	99 1f       	adc	r25, r25
    4c70:	5a 95       	dec	r21
    4c72:	a9 f7       	brne	.-22     	; 0x4c5e <__udivmodhi4_loop>
    4c74:	80 95       	com	r24
    4c76:	90 95       	com	r25
    4c78:	bc 01       	movw	r22, r24
    4c7a:	cd 01       	movw	r24, r26
    4c7c:	08 95       	ret

00004c7e <__divmodsi4>:
    4c7e:	05 2e       	mov	r0, r21
    4c80:	97 fb       	bst	r25, 7
    4c82:	1e f4       	brtc	.+6      	; 0x4c8a <__divmodsi4+0xc>
    4c84:	00 94       	com	r0
    4c86:	0e 94 56 26 	call	0x4cac	; 0x4cac <__negsi2>
    4c8a:	57 fd       	sbrc	r21, 7
    4c8c:	07 d0       	rcall	.+14     	; 0x4c9c <__divmodsi4_neg2>
    4c8e:	0e 94 72 26 	call	0x4ce4	; 0x4ce4 <__udivmodsi4>
    4c92:	07 fc       	sbrc	r0, 7
    4c94:	03 d0       	rcall	.+6      	; 0x4c9c <__divmodsi4_neg2>
    4c96:	4e f4       	brtc	.+18     	; 0x4caa <__divmodsi4_exit>
    4c98:	0c 94 56 26 	jmp	0x4cac	; 0x4cac <__negsi2>

00004c9c <__divmodsi4_neg2>:
    4c9c:	50 95       	com	r21
    4c9e:	40 95       	com	r20
    4ca0:	30 95       	com	r19
    4ca2:	21 95       	neg	r18
    4ca4:	3f 4f       	sbci	r19, 0xFF	; 255
    4ca6:	4f 4f       	sbci	r20, 0xFF	; 255
    4ca8:	5f 4f       	sbci	r21, 0xFF	; 255

00004caa <__divmodsi4_exit>:
    4caa:	08 95       	ret

00004cac <__negsi2>:
    4cac:	90 95       	com	r25
    4cae:	80 95       	com	r24
    4cb0:	70 95       	com	r23
    4cb2:	61 95       	neg	r22
    4cb4:	7f 4f       	sbci	r23, 0xFF	; 255
    4cb6:	8f 4f       	sbci	r24, 0xFF	; 255
    4cb8:	9f 4f       	sbci	r25, 0xFF	; 255
    4cba:	08 95       	ret

00004cbc <__tablejump2__>:
    4cbc:	ee 0f       	add	r30, r30
    4cbe:	ff 1f       	adc	r31, r31
    4cc0:	00 24       	eor	r0, r0
    4cc2:	00 1c       	adc	r0, r0
    4cc4:	0b be       	out	0x3b, r0	; 59
    4cc6:	07 90       	elpm	r0, Z+
    4cc8:	f6 91       	elpm	r31, Z
    4cca:	e0 2d       	mov	r30, r0
    4ccc:	09 94       	ijmp

00004cce <__muluhisi3>:
    4cce:	0e 94 94 26 	call	0x4d28	; 0x4d28 <__umulhisi3>
    4cd2:	a5 9f       	mul	r26, r21
    4cd4:	90 0d       	add	r25, r0
    4cd6:	b4 9f       	mul	r27, r20
    4cd8:	90 0d       	add	r25, r0
    4cda:	a4 9f       	mul	r26, r20
    4cdc:	80 0d       	add	r24, r0
    4cde:	91 1d       	adc	r25, r1
    4ce0:	11 24       	eor	r1, r1
    4ce2:	08 95       	ret

00004ce4 <__udivmodsi4>:
    4ce4:	a1 e2       	ldi	r26, 0x21	; 33
    4ce6:	1a 2e       	mov	r1, r26
    4ce8:	aa 1b       	sub	r26, r26
    4cea:	bb 1b       	sub	r27, r27
    4cec:	fd 01       	movw	r30, r26
    4cee:	0d c0       	rjmp	.+26     	; 0x4d0a <__udivmodsi4_ep>

00004cf0 <__udivmodsi4_loop>:
    4cf0:	aa 1f       	adc	r26, r26
    4cf2:	bb 1f       	adc	r27, r27
    4cf4:	ee 1f       	adc	r30, r30
    4cf6:	ff 1f       	adc	r31, r31
    4cf8:	a2 17       	cp	r26, r18
    4cfa:	b3 07       	cpc	r27, r19
    4cfc:	e4 07       	cpc	r30, r20
    4cfe:	f5 07       	cpc	r31, r21
    4d00:	20 f0       	brcs	.+8      	; 0x4d0a <__udivmodsi4_ep>
    4d02:	a2 1b       	sub	r26, r18
    4d04:	b3 0b       	sbc	r27, r19
    4d06:	e4 0b       	sbc	r30, r20
    4d08:	f5 0b       	sbc	r31, r21

00004d0a <__udivmodsi4_ep>:
    4d0a:	66 1f       	adc	r22, r22
    4d0c:	77 1f       	adc	r23, r23
    4d0e:	88 1f       	adc	r24, r24
    4d10:	99 1f       	adc	r25, r25
    4d12:	1a 94       	dec	r1
    4d14:	69 f7       	brne	.-38     	; 0x4cf0 <__udivmodsi4_loop>
    4d16:	60 95       	com	r22
    4d18:	70 95       	com	r23
    4d1a:	80 95       	com	r24
    4d1c:	90 95       	com	r25
    4d1e:	9b 01       	movw	r18, r22
    4d20:	ac 01       	movw	r20, r24
    4d22:	bd 01       	movw	r22, r26
    4d24:	cf 01       	movw	r24, r30
    4d26:	08 95       	ret

00004d28 <__umulhisi3>:
    4d28:	a2 9f       	mul	r26, r18
    4d2a:	b0 01       	movw	r22, r0
    4d2c:	b3 9f       	mul	r27, r19
    4d2e:	c0 01       	movw	r24, r0
    4d30:	a3 9f       	mul	r26, r19
    4d32:	70 0d       	add	r23, r0
    4d34:	81 1d       	adc	r24, r1
    4d36:	11 24       	eor	r1, r1
    4d38:	91 1d       	adc	r25, r1
    4d3a:	b2 9f       	mul	r27, r18
    4d3c:	70 0d       	add	r23, r0
    4d3e:	81 1d       	adc	r24, r1
    4d40:	11 24       	eor	r1, r1
    4d42:	91 1d       	adc	r25, r1
    4d44:	08 95       	ret

00004d46 <__subsf3>:
    4d46:	50 58       	subi	r21, 0x80	; 128

00004d48 <__addsf3>:
    4d48:	bb 27       	eor	r27, r27
    4d4a:	aa 27       	eor	r26, r26
    4d4c:	0e 94 bb 26 	call	0x4d76	; 0x4d76 <__addsf3x>
    4d50:	0c 94 2e 28 	jmp	0x505c	; 0x505c <__fp_round>
    4d54:	0e 94 20 28 	call	0x5040	; 0x5040 <__fp_pscA>
    4d58:	38 f0       	brcs	.+14     	; 0x4d68 <__addsf3+0x20>
    4d5a:	0e 94 27 28 	call	0x504e	; 0x504e <__fp_pscB>
    4d5e:	20 f0       	brcs	.+8      	; 0x4d68 <__addsf3+0x20>
    4d60:	39 f4       	brne	.+14     	; 0x4d70 <__addsf3+0x28>
    4d62:	9f 3f       	cpi	r25, 0xFF	; 255
    4d64:	19 f4       	brne	.+6      	; 0x4d6c <__addsf3+0x24>
    4d66:	26 f4       	brtc	.+8      	; 0x4d70 <__addsf3+0x28>
    4d68:	0c 94 1d 28 	jmp	0x503a	; 0x503a <__fp_nan>
    4d6c:	0e f4       	brtc	.+2      	; 0x4d70 <__addsf3+0x28>
    4d6e:	e0 95       	com	r30
    4d70:	e7 fb       	bst	r30, 7
    4d72:	0c 94 17 28 	jmp	0x502e	; 0x502e <__fp_inf>

00004d76 <__addsf3x>:
    4d76:	e9 2f       	mov	r30, r25
    4d78:	0e 94 3f 28 	call	0x507e	; 0x507e <__fp_split3>
    4d7c:	58 f3       	brcs	.-42     	; 0x4d54 <__addsf3+0xc>
    4d7e:	ba 17       	cp	r27, r26
    4d80:	62 07       	cpc	r22, r18
    4d82:	73 07       	cpc	r23, r19
    4d84:	84 07       	cpc	r24, r20
    4d86:	95 07       	cpc	r25, r21
    4d88:	20 f0       	brcs	.+8      	; 0x4d92 <__addsf3x+0x1c>
    4d8a:	79 f4       	brne	.+30     	; 0x4daa <__addsf3x+0x34>
    4d8c:	a6 f5       	brtc	.+104    	; 0x4df6 <__addsf3x+0x80>
    4d8e:	0c 94 61 28 	jmp	0x50c2	; 0x50c2 <__fp_zero>
    4d92:	0e f4       	brtc	.+2      	; 0x4d96 <__addsf3x+0x20>
    4d94:	e0 95       	com	r30
    4d96:	0b 2e       	mov	r0, r27
    4d98:	ba 2f       	mov	r27, r26
    4d9a:	a0 2d       	mov	r26, r0
    4d9c:	0b 01       	movw	r0, r22
    4d9e:	b9 01       	movw	r22, r18
    4da0:	90 01       	movw	r18, r0
    4da2:	0c 01       	movw	r0, r24
    4da4:	ca 01       	movw	r24, r20
    4da6:	a0 01       	movw	r20, r0
    4da8:	11 24       	eor	r1, r1
    4daa:	ff 27       	eor	r31, r31
    4dac:	59 1b       	sub	r21, r25
    4dae:	99 f0       	breq	.+38     	; 0x4dd6 <__addsf3x+0x60>
    4db0:	59 3f       	cpi	r21, 0xF9	; 249
    4db2:	50 f4       	brcc	.+20     	; 0x4dc8 <__addsf3x+0x52>
    4db4:	50 3e       	cpi	r21, 0xE0	; 224
    4db6:	68 f1       	brcs	.+90     	; 0x4e12 <__addsf3x+0x9c>
    4db8:	1a 16       	cp	r1, r26
    4dba:	f0 40       	sbci	r31, 0x00	; 0
    4dbc:	a2 2f       	mov	r26, r18
    4dbe:	23 2f       	mov	r18, r19
    4dc0:	34 2f       	mov	r19, r20
    4dc2:	44 27       	eor	r20, r20
    4dc4:	58 5f       	subi	r21, 0xF8	; 248
    4dc6:	f3 cf       	rjmp	.-26     	; 0x4dae <__addsf3x+0x38>
    4dc8:	46 95       	lsr	r20
    4dca:	37 95       	ror	r19
    4dcc:	27 95       	ror	r18
    4dce:	a7 95       	ror	r26
    4dd0:	f0 40       	sbci	r31, 0x00	; 0
    4dd2:	53 95       	inc	r21
    4dd4:	c9 f7       	brne	.-14     	; 0x4dc8 <__addsf3x+0x52>
    4dd6:	7e f4       	brtc	.+30     	; 0x4df6 <__addsf3x+0x80>
    4dd8:	1f 16       	cp	r1, r31
    4dda:	ba 0b       	sbc	r27, r26
    4ddc:	62 0b       	sbc	r22, r18
    4dde:	73 0b       	sbc	r23, r19
    4de0:	84 0b       	sbc	r24, r20
    4de2:	ba f0       	brmi	.+46     	; 0x4e12 <__addsf3x+0x9c>
    4de4:	91 50       	subi	r25, 0x01	; 1
    4de6:	a1 f0       	breq	.+40     	; 0x4e10 <__addsf3x+0x9a>
    4de8:	ff 0f       	add	r31, r31
    4dea:	bb 1f       	adc	r27, r27
    4dec:	66 1f       	adc	r22, r22
    4dee:	77 1f       	adc	r23, r23
    4df0:	88 1f       	adc	r24, r24
    4df2:	c2 f7       	brpl	.-16     	; 0x4de4 <__addsf3x+0x6e>
    4df4:	0e c0       	rjmp	.+28     	; 0x4e12 <__addsf3x+0x9c>
    4df6:	ba 0f       	add	r27, r26
    4df8:	62 1f       	adc	r22, r18
    4dfa:	73 1f       	adc	r23, r19
    4dfc:	84 1f       	adc	r24, r20
    4dfe:	48 f4       	brcc	.+18     	; 0x4e12 <__addsf3x+0x9c>
    4e00:	87 95       	ror	r24
    4e02:	77 95       	ror	r23
    4e04:	67 95       	ror	r22
    4e06:	b7 95       	ror	r27
    4e08:	f7 95       	ror	r31
    4e0a:	9e 3f       	cpi	r25, 0xFE	; 254
    4e0c:	08 f0       	brcs	.+2      	; 0x4e10 <__addsf3x+0x9a>
    4e0e:	b0 cf       	rjmp	.-160    	; 0x4d70 <__addsf3+0x28>
    4e10:	93 95       	inc	r25
    4e12:	88 0f       	add	r24, r24
    4e14:	08 f0       	brcs	.+2      	; 0x4e18 <__addsf3x+0xa2>
    4e16:	99 27       	eor	r25, r25
    4e18:	ee 0f       	add	r30, r30
    4e1a:	97 95       	ror	r25
    4e1c:	87 95       	ror	r24
    4e1e:	08 95       	ret

00004e20 <__cmpsf2>:
    4e20:	0e 94 f3 27 	call	0x4fe6	; 0x4fe6 <__fp_cmp>
    4e24:	08 f4       	brcc	.+2      	; 0x4e28 <__cmpsf2+0x8>
    4e26:	81 e0       	ldi	r24, 0x01	; 1
    4e28:	08 95       	ret

00004e2a <__divsf3>:
    4e2a:	0e 94 29 27 	call	0x4e52	; 0x4e52 <__divsf3x>
    4e2e:	0c 94 2e 28 	jmp	0x505c	; 0x505c <__fp_round>
    4e32:	0e 94 27 28 	call	0x504e	; 0x504e <__fp_pscB>
    4e36:	58 f0       	brcs	.+22     	; 0x4e4e <__divsf3+0x24>
    4e38:	0e 94 20 28 	call	0x5040	; 0x5040 <__fp_pscA>
    4e3c:	40 f0       	brcs	.+16     	; 0x4e4e <__divsf3+0x24>
    4e3e:	29 f4       	brne	.+10     	; 0x4e4a <__divsf3+0x20>
    4e40:	5f 3f       	cpi	r21, 0xFF	; 255
    4e42:	29 f0       	breq	.+10     	; 0x4e4e <__divsf3+0x24>
    4e44:	0c 94 17 28 	jmp	0x502e	; 0x502e <__fp_inf>
    4e48:	51 11       	cpse	r21, r1
    4e4a:	0c 94 62 28 	jmp	0x50c4	; 0x50c4 <__fp_szero>
    4e4e:	0c 94 1d 28 	jmp	0x503a	; 0x503a <__fp_nan>

00004e52 <__divsf3x>:
    4e52:	0e 94 3f 28 	call	0x507e	; 0x507e <__fp_split3>
    4e56:	68 f3       	brcs	.-38     	; 0x4e32 <__divsf3+0x8>

00004e58 <__divsf3_pse>:
    4e58:	99 23       	and	r25, r25
    4e5a:	b1 f3       	breq	.-20     	; 0x4e48 <__divsf3+0x1e>
    4e5c:	55 23       	and	r21, r21
    4e5e:	91 f3       	breq	.-28     	; 0x4e44 <__divsf3+0x1a>
    4e60:	95 1b       	sub	r25, r21
    4e62:	55 0b       	sbc	r21, r21
    4e64:	bb 27       	eor	r27, r27
    4e66:	aa 27       	eor	r26, r26
    4e68:	62 17       	cp	r22, r18
    4e6a:	73 07       	cpc	r23, r19
    4e6c:	84 07       	cpc	r24, r20
    4e6e:	38 f0       	brcs	.+14     	; 0x4e7e <__divsf3_pse+0x26>
    4e70:	9f 5f       	subi	r25, 0xFF	; 255
    4e72:	5f 4f       	sbci	r21, 0xFF	; 255
    4e74:	22 0f       	add	r18, r18
    4e76:	33 1f       	adc	r19, r19
    4e78:	44 1f       	adc	r20, r20
    4e7a:	aa 1f       	adc	r26, r26
    4e7c:	a9 f3       	breq	.-22     	; 0x4e68 <__divsf3_pse+0x10>
    4e7e:	35 d0       	rcall	.+106    	; 0x4eea <__divsf3_pse+0x92>
    4e80:	0e 2e       	mov	r0, r30
    4e82:	3a f0       	brmi	.+14     	; 0x4e92 <__divsf3_pse+0x3a>
    4e84:	e0 e8       	ldi	r30, 0x80	; 128
    4e86:	32 d0       	rcall	.+100    	; 0x4eec <__divsf3_pse+0x94>
    4e88:	91 50       	subi	r25, 0x01	; 1
    4e8a:	50 40       	sbci	r21, 0x00	; 0
    4e8c:	e6 95       	lsr	r30
    4e8e:	00 1c       	adc	r0, r0
    4e90:	ca f7       	brpl	.-14     	; 0x4e84 <__divsf3_pse+0x2c>
    4e92:	2b d0       	rcall	.+86     	; 0x4eea <__divsf3_pse+0x92>
    4e94:	fe 2f       	mov	r31, r30
    4e96:	29 d0       	rcall	.+82     	; 0x4eea <__divsf3_pse+0x92>
    4e98:	66 0f       	add	r22, r22
    4e9a:	77 1f       	adc	r23, r23
    4e9c:	88 1f       	adc	r24, r24
    4e9e:	bb 1f       	adc	r27, r27
    4ea0:	26 17       	cp	r18, r22
    4ea2:	37 07       	cpc	r19, r23
    4ea4:	48 07       	cpc	r20, r24
    4ea6:	ab 07       	cpc	r26, r27
    4ea8:	b0 e8       	ldi	r27, 0x80	; 128
    4eaa:	09 f0       	breq	.+2      	; 0x4eae <__divsf3_pse+0x56>
    4eac:	bb 0b       	sbc	r27, r27
    4eae:	80 2d       	mov	r24, r0
    4eb0:	bf 01       	movw	r22, r30
    4eb2:	ff 27       	eor	r31, r31
    4eb4:	93 58       	subi	r25, 0x83	; 131
    4eb6:	5f 4f       	sbci	r21, 0xFF	; 255
    4eb8:	3a f0       	brmi	.+14     	; 0x4ec8 <__divsf3_pse+0x70>
    4eba:	9e 3f       	cpi	r25, 0xFE	; 254
    4ebc:	51 05       	cpc	r21, r1
    4ebe:	78 f0       	brcs	.+30     	; 0x4ede <__divsf3_pse+0x86>
    4ec0:	0c 94 17 28 	jmp	0x502e	; 0x502e <__fp_inf>
    4ec4:	0c 94 62 28 	jmp	0x50c4	; 0x50c4 <__fp_szero>
    4ec8:	5f 3f       	cpi	r21, 0xFF	; 255
    4eca:	e4 f3       	brlt	.-8      	; 0x4ec4 <__divsf3_pse+0x6c>
    4ecc:	98 3e       	cpi	r25, 0xE8	; 232
    4ece:	d4 f3       	brlt	.-12     	; 0x4ec4 <__divsf3_pse+0x6c>
    4ed0:	86 95       	lsr	r24
    4ed2:	77 95       	ror	r23
    4ed4:	67 95       	ror	r22
    4ed6:	b7 95       	ror	r27
    4ed8:	f7 95       	ror	r31
    4eda:	9f 5f       	subi	r25, 0xFF	; 255
    4edc:	c9 f7       	brne	.-14     	; 0x4ed0 <__divsf3_pse+0x78>
    4ede:	88 0f       	add	r24, r24
    4ee0:	91 1d       	adc	r25, r1
    4ee2:	96 95       	lsr	r25
    4ee4:	87 95       	ror	r24
    4ee6:	97 f9       	bld	r25, 7
    4ee8:	08 95       	ret
    4eea:	e1 e0       	ldi	r30, 0x01	; 1
    4eec:	66 0f       	add	r22, r22
    4eee:	77 1f       	adc	r23, r23
    4ef0:	88 1f       	adc	r24, r24
    4ef2:	bb 1f       	adc	r27, r27
    4ef4:	62 17       	cp	r22, r18
    4ef6:	73 07       	cpc	r23, r19
    4ef8:	84 07       	cpc	r24, r20
    4efa:	ba 07       	cpc	r27, r26
    4efc:	20 f0       	brcs	.+8      	; 0x4f06 <__divsf3_pse+0xae>
    4efe:	62 1b       	sub	r22, r18
    4f00:	73 0b       	sbc	r23, r19
    4f02:	84 0b       	sbc	r24, r20
    4f04:	ba 0b       	sbc	r27, r26
    4f06:	ee 1f       	adc	r30, r30
    4f08:	88 f7       	brcc	.-30     	; 0x4eec <__divsf3_pse+0x94>
    4f0a:	e0 95       	com	r30
    4f0c:	08 95       	ret

00004f0e <__fixunssfsi>:
    4f0e:	0e 94 47 28 	call	0x508e	; 0x508e <__fp_splitA>
    4f12:	88 f0       	brcs	.+34     	; 0x4f36 <__fixunssfsi+0x28>
    4f14:	9f 57       	subi	r25, 0x7F	; 127
    4f16:	98 f0       	brcs	.+38     	; 0x4f3e <__fixunssfsi+0x30>
    4f18:	b9 2f       	mov	r27, r25
    4f1a:	99 27       	eor	r25, r25
    4f1c:	b7 51       	subi	r27, 0x17	; 23
    4f1e:	b0 f0       	brcs	.+44     	; 0x4f4c <__fixunssfsi+0x3e>
    4f20:	e1 f0       	breq	.+56     	; 0x4f5a <__fixunssfsi+0x4c>
    4f22:	66 0f       	add	r22, r22
    4f24:	77 1f       	adc	r23, r23
    4f26:	88 1f       	adc	r24, r24
    4f28:	99 1f       	adc	r25, r25
    4f2a:	1a f0       	brmi	.+6      	; 0x4f32 <__fixunssfsi+0x24>
    4f2c:	ba 95       	dec	r27
    4f2e:	c9 f7       	brne	.-14     	; 0x4f22 <__fixunssfsi+0x14>
    4f30:	14 c0       	rjmp	.+40     	; 0x4f5a <__fixunssfsi+0x4c>
    4f32:	b1 30       	cpi	r27, 0x01	; 1
    4f34:	91 f0       	breq	.+36     	; 0x4f5a <__fixunssfsi+0x4c>
    4f36:	0e 94 61 28 	call	0x50c2	; 0x50c2 <__fp_zero>
    4f3a:	b1 e0       	ldi	r27, 0x01	; 1
    4f3c:	08 95       	ret
    4f3e:	0c 94 61 28 	jmp	0x50c2	; 0x50c2 <__fp_zero>
    4f42:	67 2f       	mov	r22, r23
    4f44:	78 2f       	mov	r23, r24
    4f46:	88 27       	eor	r24, r24
    4f48:	b8 5f       	subi	r27, 0xF8	; 248
    4f4a:	39 f0       	breq	.+14     	; 0x4f5a <__fixunssfsi+0x4c>
    4f4c:	b9 3f       	cpi	r27, 0xF9	; 249
    4f4e:	cc f3       	brlt	.-14     	; 0x4f42 <__fixunssfsi+0x34>
    4f50:	86 95       	lsr	r24
    4f52:	77 95       	ror	r23
    4f54:	67 95       	ror	r22
    4f56:	b3 95       	inc	r27
    4f58:	d9 f7       	brne	.-10     	; 0x4f50 <__fixunssfsi+0x42>
    4f5a:	3e f4       	brtc	.+14     	; 0x4f6a <__fixunssfsi+0x5c>
    4f5c:	90 95       	com	r25
    4f5e:	80 95       	com	r24
    4f60:	70 95       	com	r23
    4f62:	61 95       	neg	r22
    4f64:	7f 4f       	sbci	r23, 0xFF	; 255
    4f66:	8f 4f       	sbci	r24, 0xFF	; 255
    4f68:	9f 4f       	sbci	r25, 0xFF	; 255
    4f6a:	08 95       	ret

00004f6c <__floatunsisf>:
    4f6c:	e8 94       	clt
    4f6e:	09 c0       	rjmp	.+18     	; 0x4f82 <__floatsisf+0x12>

00004f70 <__floatsisf>:
    4f70:	97 fb       	bst	r25, 7
    4f72:	3e f4       	brtc	.+14     	; 0x4f82 <__floatsisf+0x12>
    4f74:	90 95       	com	r25
    4f76:	80 95       	com	r24
    4f78:	70 95       	com	r23
    4f7a:	61 95       	neg	r22
    4f7c:	7f 4f       	sbci	r23, 0xFF	; 255
    4f7e:	8f 4f       	sbci	r24, 0xFF	; 255
    4f80:	9f 4f       	sbci	r25, 0xFF	; 255
    4f82:	99 23       	and	r25, r25
    4f84:	a9 f0       	breq	.+42     	; 0x4fb0 <__floatsisf+0x40>
    4f86:	f9 2f       	mov	r31, r25
    4f88:	96 e9       	ldi	r25, 0x96	; 150
    4f8a:	bb 27       	eor	r27, r27
    4f8c:	93 95       	inc	r25
    4f8e:	f6 95       	lsr	r31
    4f90:	87 95       	ror	r24
    4f92:	77 95       	ror	r23
    4f94:	67 95       	ror	r22
    4f96:	b7 95       	ror	r27
    4f98:	f1 11       	cpse	r31, r1
    4f9a:	f8 cf       	rjmp	.-16     	; 0x4f8c <__floatsisf+0x1c>
    4f9c:	fa f4       	brpl	.+62     	; 0x4fdc <__floatsisf+0x6c>
    4f9e:	bb 0f       	add	r27, r27
    4fa0:	11 f4       	brne	.+4      	; 0x4fa6 <__floatsisf+0x36>
    4fa2:	60 ff       	sbrs	r22, 0
    4fa4:	1b c0       	rjmp	.+54     	; 0x4fdc <__floatsisf+0x6c>
    4fa6:	6f 5f       	subi	r22, 0xFF	; 255
    4fa8:	7f 4f       	sbci	r23, 0xFF	; 255
    4faa:	8f 4f       	sbci	r24, 0xFF	; 255
    4fac:	9f 4f       	sbci	r25, 0xFF	; 255
    4fae:	16 c0       	rjmp	.+44     	; 0x4fdc <__floatsisf+0x6c>
    4fb0:	88 23       	and	r24, r24
    4fb2:	11 f0       	breq	.+4      	; 0x4fb8 <__floatsisf+0x48>
    4fb4:	96 e9       	ldi	r25, 0x96	; 150
    4fb6:	11 c0       	rjmp	.+34     	; 0x4fda <__floatsisf+0x6a>
    4fb8:	77 23       	and	r23, r23
    4fba:	21 f0       	breq	.+8      	; 0x4fc4 <__floatsisf+0x54>
    4fbc:	9e e8       	ldi	r25, 0x8E	; 142
    4fbe:	87 2f       	mov	r24, r23
    4fc0:	76 2f       	mov	r23, r22
    4fc2:	05 c0       	rjmp	.+10     	; 0x4fce <__floatsisf+0x5e>
    4fc4:	66 23       	and	r22, r22
    4fc6:	71 f0       	breq	.+28     	; 0x4fe4 <__floatsisf+0x74>
    4fc8:	96 e8       	ldi	r25, 0x86	; 134
    4fca:	86 2f       	mov	r24, r22
    4fcc:	70 e0       	ldi	r23, 0x00	; 0
    4fce:	60 e0       	ldi	r22, 0x00	; 0
    4fd0:	2a f0       	brmi	.+10     	; 0x4fdc <__floatsisf+0x6c>
    4fd2:	9a 95       	dec	r25
    4fd4:	66 0f       	add	r22, r22
    4fd6:	77 1f       	adc	r23, r23
    4fd8:	88 1f       	adc	r24, r24
    4fda:	da f7       	brpl	.-10     	; 0x4fd2 <__floatsisf+0x62>
    4fdc:	88 0f       	add	r24, r24
    4fde:	96 95       	lsr	r25
    4fe0:	87 95       	ror	r24
    4fe2:	97 f9       	bld	r25, 7
    4fe4:	08 95       	ret

00004fe6 <__fp_cmp>:
    4fe6:	99 0f       	add	r25, r25
    4fe8:	00 08       	sbc	r0, r0
    4fea:	55 0f       	add	r21, r21
    4fec:	aa 0b       	sbc	r26, r26
    4fee:	e0 e8       	ldi	r30, 0x80	; 128
    4ff0:	fe ef       	ldi	r31, 0xFE	; 254
    4ff2:	16 16       	cp	r1, r22
    4ff4:	17 06       	cpc	r1, r23
    4ff6:	e8 07       	cpc	r30, r24
    4ff8:	f9 07       	cpc	r31, r25
    4ffa:	c0 f0       	brcs	.+48     	; 0x502c <__fp_cmp+0x46>
    4ffc:	12 16       	cp	r1, r18
    4ffe:	13 06       	cpc	r1, r19
    5000:	e4 07       	cpc	r30, r20
    5002:	f5 07       	cpc	r31, r21
    5004:	98 f0       	brcs	.+38     	; 0x502c <__fp_cmp+0x46>
    5006:	62 1b       	sub	r22, r18
    5008:	73 0b       	sbc	r23, r19
    500a:	84 0b       	sbc	r24, r20
    500c:	95 0b       	sbc	r25, r21
    500e:	39 f4       	brne	.+14     	; 0x501e <__fp_cmp+0x38>
    5010:	0a 26       	eor	r0, r26
    5012:	61 f0       	breq	.+24     	; 0x502c <__fp_cmp+0x46>
    5014:	23 2b       	or	r18, r19
    5016:	24 2b       	or	r18, r20
    5018:	25 2b       	or	r18, r21
    501a:	21 f4       	brne	.+8      	; 0x5024 <__fp_cmp+0x3e>
    501c:	08 95       	ret
    501e:	0a 26       	eor	r0, r26
    5020:	09 f4       	brne	.+2      	; 0x5024 <__fp_cmp+0x3e>
    5022:	a1 40       	sbci	r26, 0x01	; 1
    5024:	a6 95       	lsr	r26
    5026:	8f ef       	ldi	r24, 0xFF	; 255
    5028:	81 1d       	adc	r24, r1
    502a:	81 1d       	adc	r24, r1
    502c:	08 95       	ret

0000502e <__fp_inf>:
    502e:	97 f9       	bld	r25, 7
    5030:	9f 67       	ori	r25, 0x7F	; 127
    5032:	80 e8       	ldi	r24, 0x80	; 128
    5034:	70 e0       	ldi	r23, 0x00	; 0
    5036:	60 e0       	ldi	r22, 0x00	; 0
    5038:	08 95       	ret

0000503a <__fp_nan>:
    503a:	9f ef       	ldi	r25, 0xFF	; 255
    503c:	80 ec       	ldi	r24, 0xC0	; 192
    503e:	08 95       	ret

00005040 <__fp_pscA>:
    5040:	00 24       	eor	r0, r0
    5042:	0a 94       	dec	r0
    5044:	16 16       	cp	r1, r22
    5046:	17 06       	cpc	r1, r23
    5048:	18 06       	cpc	r1, r24
    504a:	09 06       	cpc	r0, r25
    504c:	08 95       	ret

0000504e <__fp_pscB>:
    504e:	00 24       	eor	r0, r0
    5050:	0a 94       	dec	r0
    5052:	12 16       	cp	r1, r18
    5054:	13 06       	cpc	r1, r19
    5056:	14 06       	cpc	r1, r20
    5058:	05 06       	cpc	r0, r21
    505a:	08 95       	ret

0000505c <__fp_round>:
    505c:	09 2e       	mov	r0, r25
    505e:	03 94       	inc	r0
    5060:	00 0c       	add	r0, r0
    5062:	11 f4       	brne	.+4      	; 0x5068 <__fp_round+0xc>
    5064:	88 23       	and	r24, r24
    5066:	52 f0       	brmi	.+20     	; 0x507c <__fp_round+0x20>
    5068:	bb 0f       	add	r27, r27
    506a:	40 f4       	brcc	.+16     	; 0x507c <__fp_round+0x20>
    506c:	bf 2b       	or	r27, r31
    506e:	11 f4       	brne	.+4      	; 0x5074 <__fp_round+0x18>
    5070:	60 ff       	sbrs	r22, 0
    5072:	04 c0       	rjmp	.+8      	; 0x507c <__fp_round+0x20>
    5074:	6f 5f       	subi	r22, 0xFF	; 255
    5076:	7f 4f       	sbci	r23, 0xFF	; 255
    5078:	8f 4f       	sbci	r24, 0xFF	; 255
    507a:	9f 4f       	sbci	r25, 0xFF	; 255
    507c:	08 95       	ret

0000507e <__fp_split3>:
    507e:	57 fd       	sbrc	r21, 7
    5080:	90 58       	subi	r25, 0x80	; 128
    5082:	44 0f       	add	r20, r20
    5084:	55 1f       	adc	r21, r21
    5086:	59 f0       	breq	.+22     	; 0x509e <__fp_splitA+0x10>
    5088:	5f 3f       	cpi	r21, 0xFF	; 255
    508a:	71 f0       	breq	.+28     	; 0x50a8 <__fp_splitA+0x1a>
    508c:	47 95       	ror	r20

0000508e <__fp_splitA>:
    508e:	88 0f       	add	r24, r24
    5090:	97 fb       	bst	r25, 7
    5092:	99 1f       	adc	r25, r25
    5094:	61 f0       	breq	.+24     	; 0x50ae <__fp_splitA+0x20>
    5096:	9f 3f       	cpi	r25, 0xFF	; 255
    5098:	79 f0       	breq	.+30     	; 0x50b8 <__fp_splitA+0x2a>
    509a:	87 95       	ror	r24
    509c:	08 95       	ret
    509e:	12 16       	cp	r1, r18
    50a0:	13 06       	cpc	r1, r19
    50a2:	14 06       	cpc	r1, r20
    50a4:	55 1f       	adc	r21, r21
    50a6:	f2 cf       	rjmp	.-28     	; 0x508c <__fp_split3+0xe>
    50a8:	46 95       	lsr	r20
    50aa:	f1 df       	rcall	.-30     	; 0x508e <__fp_splitA>
    50ac:	08 c0       	rjmp	.+16     	; 0x50be <__fp_splitA+0x30>
    50ae:	16 16       	cp	r1, r22
    50b0:	17 06       	cpc	r1, r23
    50b2:	18 06       	cpc	r1, r24
    50b4:	99 1f       	adc	r25, r25
    50b6:	f1 cf       	rjmp	.-30     	; 0x509a <__fp_splitA+0xc>
    50b8:	86 95       	lsr	r24
    50ba:	71 05       	cpc	r23, r1
    50bc:	61 05       	cpc	r22, r1
    50be:	08 94       	sec
    50c0:	08 95       	ret

000050c2 <__fp_zero>:
    50c2:	e8 94       	clt

000050c4 <__fp_szero>:
    50c4:	bb 27       	eor	r27, r27
    50c6:	66 27       	eor	r22, r22
    50c8:	77 27       	eor	r23, r23
    50ca:	cb 01       	movw	r24, r22
    50cc:	97 f9       	bld	r25, 7
    50ce:	08 95       	ret

000050d0 <__gesf2>:
    50d0:	0e 94 f3 27 	call	0x4fe6	; 0x4fe6 <__fp_cmp>
    50d4:	08 f4       	brcc	.+2      	; 0x50d8 <__gesf2+0x8>
    50d6:	8f ef       	ldi	r24, 0xFF	; 255
    50d8:	08 95       	ret

000050da <__mulsf3>:
    50da:	0e 94 80 28 	call	0x5100	; 0x5100 <__mulsf3x>
    50de:	0c 94 2e 28 	jmp	0x505c	; 0x505c <__fp_round>
    50e2:	0e 94 20 28 	call	0x5040	; 0x5040 <__fp_pscA>
    50e6:	38 f0       	brcs	.+14     	; 0x50f6 <__mulsf3+0x1c>
    50e8:	0e 94 27 28 	call	0x504e	; 0x504e <__fp_pscB>
    50ec:	20 f0       	brcs	.+8      	; 0x50f6 <__mulsf3+0x1c>
    50ee:	95 23       	and	r25, r21
    50f0:	11 f0       	breq	.+4      	; 0x50f6 <__mulsf3+0x1c>
    50f2:	0c 94 17 28 	jmp	0x502e	; 0x502e <__fp_inf>
    50f6:	0c 94 1d 28 	jmp	0x503a	; 0x503a <__fp_nan>
    50fa:	11 24       	eor	r1, r1
    50fc:	0c 94 62 28 	jmp	0x50c4	; 0x50c4 <__fp_szero>

00005100 <__mulsf3x>:
    5100:	0e 94 3f 28 	call	0x507e	; 0x507e <__fp_split3>
    5104:	70 f3       	brcs	.-36     	; 0x50e2 <__mulsf3+0x8>

00005106 <__mulsf3_pse>:
    5106:	95 9f       	mul	r25, r21
    5108:	c1 f3       	breq	.-16     	; 0x50fa <__mulsf3+0x20>
    510a:	95 0f       	add	r25, r21
    510c:	50 e0       	ldi	r21, 0x00	; 0
    510e:	55 1f       	adc	r21, r21
    5110:	62 9f       	mul	r22, r18
    5112:	f0 01       	movw	r30, r0
    5114:	72 9f       	mul	r23, r18
    5116:	bb 27       	eor	r27, r27
    5118:	f0 0d       	add	r31, r0
    511a:	b1 1d       	adc	r27, r1
    511c:	63 9f       	mul	r22, r19
    511e:	aa 27       	eor	r26, r26
    5120:	f0 0d       	add	r31, r0
    5122:	b1 1d       	adc	r27, r1
    5124:	aa 1f       	adc	r26, r26
    5126:	64 9f       	mul	r22, r20
    5128:	66 27       	eor	r22, r22
    512a:	b0 0d       	add	r27, r0
    512c:	a1 1d       	adc	r26, r1
    512e:	66 1f       	adc	r22, r22
    5130:	82 9f       	mul	r24, r18
    5132:	22 27       	eor	r18, r18
    5134:	b0 0d       	add	r27, r0
    5136:	a1 1d       	adc	r26, r1
    5138:	62 1f       	adc	r22, r18
    513a:	73 9f       	mul	r23, r19
    513c:	b0 0d       	add	r27, r0
    513e:	a1 1d       	adc	r26, r1
    5140:	62 1f       	adc	r22, r18
    5142:	83 9f       	mul	r24, r19
    5144:	a0 0d       	add	r26, r0
    5146:	61 1d       	adc	r22, r1
    5148:	22 1f       	adc	r18, r18
    514a:	74 9f       	mul	r23, r20
    514c:	33 27       	eor	r19, r19
    514e:	a0 0d       	add	r26, r0
    5150:	61 1d       	adc	r22, r1
    5152:	23 1f       	adc	r18, r19
    5154:	84 9f       	mul	r24, r20
    5156:	60 0d       	add	r22, r0
    5158:	21 1d       	adc	r18, r1
    515a:	82 2f       	mov	r24, r18
    515c:	76 2f       	mov	r23, r22
    515e:	6a 2f       	mov	r22, r26
    5160:	11 24       	eor	r1, r1
    5162:	9f 57       	subi	r25, 0x7F	; 127
    5164:	50 40       	sbci	r21, 0x00	; 0
    5166:	9a f0       	brmi	.+38     	; 0x518e <__mulsf3_pse+0x88>
    5168:	f1 f0       	breq	.+60     	; 0x51a6 <__mulsf3_pse+0xa0>
    516a:	88 23       	and	r24, r24
    516c:	4a f0       	brmi	.+18     	; 0x5180 <__mulsf3_pse+0x7a>
    516e:	ee 0f       	add	r30, r30
    5170:	ff 1f       	adc	r31, r31
    5172:	bb 1f       	adc	r27, r27
    5174:	66 1f       	adc	r22, r22
    5176:	77 1f       	adc	r23, r23
    5178:	88 1f       	adc	r24, r24
    517a:	91 50       	subi	r25, 0x01	; 1
    517c:	50 40       	sbci	r21, 0x00	; 0
    517e:	a9 f7       	brne	.-22     	; 0x516a <__mulsf3_pse+0x64>
    5180:	9e 3f       	cpi	r25, 0xFE	; 254
    5182:	51 05       	cpc	r21, r1
    5184:	80 f0       	brcs	.+32     	; 0x51a6 <__mulsf3_pse+0xa0>
    5186:	0c 94 17 28 	jmp	0x502e	; 0x502e <__fp_inf>
    518a:	0c 94 62 28 	jmp	0x50c4	; 0x50c4 <__fp_szero>
    518e:	5f 3f       	cpi	r21, 0xFF	; 255
    5190:	e4 f3       	brlt	.-8      	; 0x518a <__mulsf3_pse+0x84>
    5192:	98 3e       	cpi	r25, 0xE8	; 232
    5194:	d4 f3       	brlt	.-12     	; 0x518a <__mulsf3_pse+0x84>
    5196:	86 95       	lsr	r24
    5198:	77 95       	ror	r23
    519a:	67 95       	ror	r22
    519c:	b7 95       	ror	r27
    519e:	f7 95       	ror	r31
    51a0:	e7 95       	ror	r30
    51a2:	9f 5f       	subi	r25, 0xFF	; 255
    51a4:	c1 f7       	brne	.-16     	; 0x5196 <__mulsf3_pse+0x90>
    51a6:	fe 2b       	or	r31, r30
    51a8:	88 0f       	add	r24, r24
    51aa:	91 1d       	adc	r25, r1
    51ac:	96 95       	lsr	r25
    51ae:	87 95       	ror	r24
    51b0:	97 f9       	bld	r25, 7
    51b2:	08 95       	ret

000051b4 <memcpy_P>:
    51b4:	fb 01       	movw	r30, r22
    51b6:	dc 01       	movw	r26, r24
    51b8:	02 c0       	rjmp	.+4      	; 0x51be <memcpy_P+0xa>
    51ba:	05 90       	lpm	r0, Z+
    51bc:	0d 92       	st	X+, r0
    51be:	41 50       	subi	r20, 0x01	; 1
    51c0:	50 40       	sbci	r21, 0x00	; 0
    51c2:	d8 f7       	brcc	.-10     	; 0x51ba <memcpy_P+0x6>
    51c4:	08 95       	ret

000051c6 <memcpy>:
    51c6:	fb 01       	movw	r30, r22
    51c8:	dc 01       	movw	r26, r24
    51ca:	02 c0       	rjmp	.+4      	; 0x51d0 <memcpy+0xa>
    51cc:	01 90       	ld	r0, Z+
    51ce:	0d 92       	st	X+, r0
    51d0:	41 50       	subi	r20, 0x01	; 1
    51d2:	50 40       	sbci	r21, 0x00	; 0
    51d4:	d8 f7       	brcc	.-10     	; 0x51cc <memcpy+0x6>
    51d6:	08 95       	ret

000051d8 <_exit>:
    51d8:	f8 94       	cli

000051da <__stop_program>:
    51da:	ff cf       	rjmp	.-2      	; 0x51da <__stop_program>
