INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sources_1/new/data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sources_1/new/instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sources_1/new/top_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sim_1/new/tb_reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sim_1/new/tb_instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sim_1/new/tb_imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/2 数据通路实验/学生版/datapath/rv32icpu.srcs/sim_1/new/tb_data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_ram
