// Seed: 2242374716
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    output id_5
);
  assign id_2 = 1'b0;
  logic id_6;
  type_13(
      id_1 - id_1, 1'b0
  );
  type_14 id_7 (
      .id_0(1),
      .id_1(),
      .id_2(id_3),
      .id_3(id_3 - 1),
      .id_4(id_3),
      .id_5(),
      .id_6(id_5),
      .id_7(1 > 1'd0),
      .id_8(id_6 - 1 & id_4 & id_2),
      .id_9(1)
  );
endmodule
`default_nettype wire
