// Seed: 3940188186
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input wand id_1,
    input supply1 id_2,
    output logic id_3,
    output logic id_4
    , id_11,
    output logic id_5,
    input id_6,
    input id_7,
    inout logic id_8,
    output logic id_9,
    output logic id_10
);
  reg   id_12;
  logic id_13;
  assign id_5  = id_7;
  assign id_11 = ~1;
  logic id_14;
  always @(id_11 or posedge id_6) id_12 <= id_2[1] ? 1 : id_1[1'b0+:1'h0];
endmodule
