-- Code your design here
library IEEE;
use IEEE.std_logic_1164.all;

entity X_OR is
port(
a: in STD_LOGIC_VECTOR(3 downto 0);
y: out STD_LOGIC;
);
end X_OR;

architecture x_or of X_OR is
begin
process(a) is
begin
if(a="0001" or a="0010" or a="0100" or a="1000") then
y<='1';
else
y<='0';
end if;
end process;
end x_or;