// Seed: 290399138
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    input supply0 id_2
    , id_33,
    output supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wand id_6,
    input wire id_7,
    output tri0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wor id_11,
    input wor id_12,
    output wire id_13,
    input tri1 id_14,
    input wand id_15,
    input uwire id_16,
    input tri0 id_17,
    input wire id_18,
    output supply1 id_19,
    input wand id_20,
    output uwire id_21,
    input wor id_22,
    input uwire id_23,
    input wire id_24,
    output wand id_25,
    input tri0 id_26,
    input supply1 id_27,
    input supply1 id_28,
    output supply1 id_29,
    output tri id_30,
    output tri id_31
);
  logic id_34;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wire id_3,
    input uwire id_4,
    output tri0 id_5,
    output supply1 id_6,
    output wor id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wor id_10,
    output wor id_11,
    input uwire id_12,
    input tri1 id_13,
    input supply1 id_14,
    input wor id_15,
    input wor id_16,
    output supply0 id_17,
    input wire id_18,
    output wor id_19,
    output tri0 id_20
);
  always disable id_22;
  module_0 modCall_1 (
      id_3,
      id_16,
      id_2,
      id_19,
      id_9,
      id_0,
      id_4,
      id_12,
      id_17,
      id_11,
      id_9,
      id_15,
      id_2,
      id_5,
      id_0,
      id_15,
      id_4,
      id_13,
      id_16,
      id_6,
      id_4,
      id_7,
      id_13,
      id_18,
      id_16,
      id_8,
      id_14,
      id_16,
      id_0,
      id_11,
      id_5,
      id_7
  );
endmodule
