// Seed: 1152450153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input wire id_3
    , id_8,
    output tri0 id_4,
    input uwire id_5,
    input supply0 id_6
);
  wire id_9 = 1 == 1'h0;
  nand primCall (id_4, id_5, id_9, id_2, id_10, id_8, id_11);
  wor id_10;
  always @(negedge (1) or negedge 1) begin : LABEL_0
    wait (1);
  end
  assign id_8 = id_3;
  assign id_8 = 1;
  assign id_9 = id_3 && 1;
  specify
    (id_11 => id_12) = (1 > id_10  : id_2  : id_0, id_5 == 1);
    (id_13 *> id_14) = 0;
    specparam id_15 = 1;
  endspecify
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.id_6 = 0;
endmodule
