Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb  3 20:56:16 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                          Path #1                                                                                         |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                                         6.250 |
| Path Delay                |                    1.880 |                                                                                                                                                                                   18.081 |                                                                                                                                                                                        17.145 |
| Logic Delay               | 0.098(6%)                | 3.835(22%)                                                                                                                                                                               | 3.959(24%)                                                                                                                                                                                    |
| Net Delay                 | 1.782(94%)               | 14.246(78%)                                                                                                                                                                              | 13.186(76%)                                                                                                                                                                                   |
| Clock Skew                |                   -0.127 |                                                                                                                                                                                   -0.216 |                                                                                                                                                                                        -0.121 |
| Slack                     |                    4.234 |                                                                                                                                                                                  -12.055 |                                                                                                                                                                                       -11.024 |
| Timing Exception          |                          |                                                                                                                                                                                          |                                                                                                                                                                                               |
| Bounding Box Size         | 6% x 0%                  | 20% x 4%                                                                                                                                                                                 | 22% x 3%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                   | (0, 1)                                                                                                                                                                                        |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                      342 |                                                                                                                                                                                           328 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |
| Routes                    |                        1 |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT3 LUT5 LUT5 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                      |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                      |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                          |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                          |
| IO Crossings              |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| High Fanout               |                        4 |                                                                                                                                                                                       62 |                                                                                                                                                                                            56 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[341]/C        | muon_cand_21.pt_1_rep1/C                                                                                                                                                                 | sector_ret_3001/C                                                                                                                                                                             |
| End Point Pin             | muon_cand_21.pt_1_rep1/D | sector_ret_3001/D                                                                                                                                                                        | pt_ret_203/D                                                                                                                                                                                  |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #2                                                                                            |  WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |               6.250 |
| Path Delay                |                    0.956 |                                                                                                                                                                                        18.475 |               1.031 |
| Logic Delay               | 0.099(11%)               | 4.305(24%)                                                                                                                                                                                    | 0.256(25%)          |
| Net Delay                 | 0.857(89%)               | 14.170(76%)                                                                                                                                                                                   | 0.775(75%)          |
| Clock Skew                |                   -0.038 |                                                                                                                                                                                         0.179 |              -0.585 |
| Slack                     |                    5.247 |                                                                                                                                                                                       -12.054 |               4.626 |
| Timing Exception          |                          |                                                                                                                                                                                               |                     |
| Bounding Box Size         | 5% x 0%                  | 20% x 3%                                                                                                                                                                                      | 0% x 4%             |
| Clock Region Distance     | (1, 0)                   | (1, 0)                                                                                                                                                                                        | (0, 1)              |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           346 |                   3 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                   0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                   0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                   0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                   0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed        |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                   2 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                   2 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user            |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user            |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                |
| IO Crossings              |                        0 |                                                                                                                                                                                             0 |                   0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                   0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                   0 |
| High Fanout               |                        4 |                                                                                                                                                                                            55 |                   1 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                   0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                   0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D              |
| Start Point Pin           | sr_p.sr_15[277]/C        | muon_cand_17.pt_1_rep1/C                                                                                                                                                                      | roi_ret_4577/C      |
| End Point Pin             | muon_cand_17.pt_1_rep1/D | roi_ret_4577/D                                                                                                                                                                                | sr_2_7.roi[2]/D     |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #3                                                                                            |                                                                               WorstPath from Dst                                                                               |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                          6.250 |
| Path Delay                |                    0.956 |                                                                                                                                                                                        18.302 |                                                                                                                                                                         16.089 |
| Logic Delay               | 0.099(11%)               | 4.419(25%)                                                                                                                                                                                    | 3.642(23%)                                                                                                                                                                     |
| Net Delay                 | 0.857(89%)               | 13.883(75%)                                                                                                                                                                                   | 12.447(77%)                                                                                                                                                                    |
| Clock Skew                |                   -0.038 |                                                                                                                                                                                         0.006 |                                                                                                                                                                         -0.400 |
| Slack                     |                    5.247 |                                                                                                                                                                                       -12.054 |                                                                                                                                                                        -10.247 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                                |
| Bounding Box Size         | 5% x 0%                  | 20% x 3%                                                                                                                                                                                      | 22% x 3%                                                                                                                                                                       |
| Clock Region Distance     | (1, 0)                   | (1, 0)                                                                                                                                                                                        | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           346 |                                                                                                                                                                            286 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 FDRE | FDRE LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT3 LUT5 LUT5 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                       |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                       |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| IO Crossings              |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| High Fanout               |                        4 |                                                                                                                                                                                            55 |                                                                                                                                                                             56 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[277]/C        | muon_cand_17.pt_1_rep1/C                                                                                                                                                                      | sector_ret_17089/C                                                                                                                                                             |
| End Point Pin             | muon_cand_17.pt_1_rep1/D | sector_ret_17089/D                                                                                                                                                                            | pt_ret_203/D                                                                                                                                                                   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #4                                                                                            |                                                                               WorstPath from Dst                                                                               |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                          6.250 |
| Path Delay                |                    0.956 |                                                                                                                                                                                        18.143 |                                                                                                                                                                         16.021 |
| Logic Delay               | 0.099(11%)               | 4.380(25%)                                                                                                                                                                                    | 3.599(23%)                                                                                                                                                                     |
| Net Delay                 | 0.857(89%)               | 13.763(75%)                                                                                                                                                                                   | 12.422(77%)                                                                                                                                                                    |
| Clock Skew                |                   -0.038 |                                                                                                                                                                                        -0.148 |                                                                                                                                                                         -0.228 |
| Slack                     |                    5.247 |                                                                                                                                                                                       -12.049 |                                                                                                                                                                        -10.007 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                                |
| Bounding Box Size         | 5% x 0%                  | 20% x 3%                                                                                                                                                                                      | 22% x 3%                                                                                                                                                                       |
| Clock Region Distance     | (1, 0)                   | (1, 0)                                                                                                                                                                                        | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           346 |                                                                                                                                                                            285 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT3 FDRE | FDRE LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT3 LUT5 LUT5 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                       |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                       |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| IO Crossings              |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| High Fanout               |                        4 |                                                                                                                                                                                            55 |                                                                                                                                                                             56 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[277]/C        | muon_cand_17.pt_1_rep1/C                                                                                                                                                                      | sector_ret_16294/C                                                                                                                                                             |
| End Point Pin             | muon_cand_17.pt_1_rep1/D | sector_ret_16294/D                                                                                                                                                                            | pt_ret_203/D                                                                                                                                                                   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #5                                                                                            |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                                         6.250 |
| Path Delay                |                    0.956 |                                                                                                                                                                                        18.129 |                                                                                                                                                                                        16.686 |
| Logic Delay               | 0.099(11%)               | 4.043(23%)                                                                                                                                                                                    | 4.116(25%)                                                                                                                                                                                    |
| Net Delay                 | 0.857(89%)               | 14.086(77%)                                                                                                                                                                                   | 12.570(75%)                                                                                                                                                                                   |
| Clock Skew                |                   -0.038 |                                                                                                                                                                                        -0.162 |                                                                                                                                                                                        -0.199 |
| Slack                     |                    5.247 |                                                                                                                                                                                       -12.049 |                                                                                                                                                                                       -10.643 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                                               |
| Bounding Box Size         | 5% x 0%                  | 20% x 4%                                                                                                                                                                                      | 21% x 3%                                                                                                                                                                                      |
| Clock Region Distance     | (1, 0)                   | (1, 0)                                                                                                                                                                                        | (0, 1)                                                                                                                                                                                        |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           365 |                                                                                                                                                                                           313 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                                            36 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT5 LUT4 LUT6 FDRE | FDRE LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT3 LUT5 LUT5 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                                      |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                                      |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                                          |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                                          |
| IO Crossings              |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| High Fanout               |                        4 |                                                                                                                                                                                            52 |                                                                                                                                                                                            56 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[277]/C        | muon_cand_17.pt_1_rep1/C                                                                                                                                                                      | roi_ret_4741/C                                                                                                                                                                                |
| End Point Pin             | muon_cand_17.pt_1_rep1/D | roi_ret_4741/D                                                                                                                                                                                | pt_ret_203/D                                                                                                                                                                                  |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                          Path #6                                                                                         |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                                         6.250 |
| Path Delay                |                    1.880 |                                                                                                                                                                                   18.092 |                                                                                                                                                                                        17.141 |
| Logic Delay               | 0.098(6%)                | 3.812(22%)                                                                                                                                                                               | 3.930(23%)                                                                                                                                                                                    |
| Net Delay                 | 1.782(94%)               | 14.280(78%)                                                                                                                                                                              | 13.211(77%)                                                                                                                                                                                   |
| Clock Skew                |                   -0.127 |                                                                                                                                                                                   -0.198 |                                                                                                                                                                                        -0.157 |
| Slack                     |                    4.234 |                                                                                                                                                                                  -12.048 |                                                                                                                                                                                       -11.056 |
| Timing Exception          |                          |                                                                                                                                                                                          |                                                                                                                                                                                               |
| Bounding Box Size         | 6% x 0%                  | 20% x 4%                                                                                                                                                                                 | 22% x 3%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                   | (0, 1)                                                                                                                                                                                        |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                      342 |                                                                                                                                                                                           328 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |
| Routes                    |                        1 |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT3 LUT5 LUT5 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                      |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                      |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                          |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                          |
| IO Crossings              |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| High Fanout               |                        4 |                                                                                                                                                                                       62 |                                                                                                                                                                                            56 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[341]/C        | muon_cand_21.pt_1_rep1/C                                                                                                                                                                 | sector_ret_984/C                                                                                                                                                                              |
| End Point Pin             | muon_cand_21.pt_1_rep1/D | sector_ret_984/D                                                                                                                                                                         | pt_ret_203/D                                                                                                                                                                                  |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #7                                                                                            |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                               6.250 |
| Path Delay                |                    0.956 |                                                                                                                                                                                        18.201 |                                                                                                                                                                              16.550 |
| Logic Delay               | 0.099(11%)               | 4.341(24%)                                                                                                                                                                                    | 3.500(22%)                                                                                                                                                                          |
| Net Delay                 | 0.857(89%)               | 13.860(76%)                                                                                                                                                                                   | 13.050(78%)                                                                                                                                                                         |
| Clock Skew                |                   -0.038 |                                                                                                                                                                                        -0.087 |                                                                                                                                                                              -0.291 |
| Slack                     |                    5.247 |                                                                                                                                                                                       -12.047 |                                                                                                                                                                             -10.599 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                                     |
| Bounding Box Size         | 5% x 0%                  | 20% x 3%                                                                                                                                                                                      | 23% x 3%                                                                                                                                                                            |
| Clock Region Distance     | (1, 0)                   | (1, 0)                                                                                                                                                                                        | (0, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           346 |                                                                                                                                                                                 332 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT3 FDRE | FDRE LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT3 LUT5 LUT5 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                            |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                                |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                                |
| IO Crossings              |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| High Fanout               |                        4 |                                                                                                                                                                                            55 |                                                                                                                                                                                  59 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[277]/C        | muon_cand_17.pt_1_rep1/C                                                                                                                                                                      | roi_ret_4524/C                                                                                                                                                                      |
| End Point Pin             | muon_cand_17.pt_1_rep1/D | roi_ret_4524/D                                                                                                                                                                                | pt_ret_203/D                                                                                                                                                                        |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                          Path #8                                                                                         |                                                                               WorstPath from Dst                                                                               |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                          6.250 |
| Path Delay                |                    0.956 |                                                                                                                                                                                   18.124 |                                                                                                                                                                         16.436 |
| Logic Delay               | 0.099(11%)               | 4.194(24%)                                                                                                                                                                               | 3.524(22%)                                                                                                                                                                     |
| Net Delay                 | 0.857(89%)               | 13.930(76%)                                                                                                                                                                              | 12.912(78%)                                                                                                                                                                    |
| Clock Skew                |                   -0.038 |                                                                                                                                                                                   -0.162 |                                                                                                                                                                         -0.199 |
| Slack                     |                    5.247 |                                                                                                                                                                                  -12.044 |                                                                                                                                                                        -10.393 |
| Timing Exception          |                          |                                                                                                                                                                                          |                                                                                                                                                                                |
| Bounding Box Size         | 5% x 0%                  | 19% x 4%                                                                                                                                                                                 | 22% x 3%                                                                                                                                                                       |
| Clock Region Distance     | (1, 0)                   | (1, 0)                                                                                                                                                                                   | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                      339 |                                                                                                                                                                            253 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                                                                                                                                                                             33 |
| Routes                    |                        1 |                                                                                                                                                                                       35 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT3 LUT5 LUT5 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                       |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                       |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                           |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                           |
| IO Crossings              |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| High Fanout               |                        4 |                                                                                                                                                                                       52 |                                                                                                                                                                             56 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[277]/C        | muon_cand_17.pt_1_rep1/C                                                                                                                                                                 | sector_ret_1029/C                                                                                                                                                              |
| End Point Pin             | muon_cand_17.pt_1_rep1/D | sector_ret_1029/D                                                                                                                                                                        | pt_ret_203/D                                                                                                                                                                   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                          Path #9                                                                                         |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                                    6.250 |
| Path Delay                |                    0.956 |                                                                                                                                                                                   18.198 |                                                                                                                                                                                   17.367 |
| Logic Delay               | 0.099(11%)               | 4.241(24%)                                                                                                                                                                               | 3.816(22%)                                                                                                                                                                               |
| Net Delay                 | 0.857(89%)               | 13.957(76%)                                                                                                                                                                              | 13.551(78%)                                                                                                                                                                              |
| Clock Skew                |                   -0.038 |                                                                                                                                                                                   -0.087 |                                                                                                                                                                                   -0.292 |
| Slack                     |                    5.247 |                                                                                                                                                                                  -12.044 |                                                                                                                                                                                  -11.417 |
| Timing Exception          |                          |                                                                                                                                                                                          |                                                                                                                                                                                          |
| Bounding Box Size         | 5% x 0%                  | 20% x 3%                                                                                                                                                                                 | 23% x 3%                                                                                                                                                                                 |
| Clock Region Distance     | (1, 0)                   | (1, 0)                                                                                                                                                                                   | (0, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                      345 |                                                                                                                                                                                      391 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                        0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                                                                                                                                                                                       35 |
| Routes                    |                        1 |                                                                                                                                                                                       36 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT4 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT3 LUT5 LUT5 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                 |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                 |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                     |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                     |
| IO Crossings              |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                        0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                        0 |
| High Fanout               |                        4 |                                                                                                                                                                                       55 |                                                                                                                                                                                       59 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                        0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[277]/C        | muon_cand_17.pt_1_rep1/C                                                                                                                                                                 | sector_ret_17043/C                                                                                                                                                                       |
| End Point Pin             | muon_cand_17.pt_1_rep1/D | sector_ret_17043/D                                                                                                                                                                       | pt_ret_203/D                                                                                                                                                                             |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #10                                                                                           |  WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |               6.250 |
| Path Delay                |                    0.956 |                                                                                                                                                                                        18.063 |               1.132 |
| Logic Delay               | 0.099(11%)               | 4.099(23%)                                                                                                                                                                                    | 0.342(31%)          |
| Net Delay                 | 0.857(89%)               | 13.964(77%)                                                                                                                                                                                   | 0.790(69%)          |
| Clock Skew                |                   -0.038 |                                                                                                                                                                                        -0.218 |              -0.108 |
| Slack                     |                    5.247 |                                                                                                                                                                                       -12.039 |               5.002 |
| Timing Exception          |                          |                                                                                                                                                                                               |                     |
| Bounding Box Size         | 5% x 0%                  | 20% x 4%                                                                                                                                                                                      | 0% x 1%             |
| Clock Region Distance     | (1, 0)                   | (1, 0)                                                                                                                                                                                        | (0, 1)              |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                           368 |                   3 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                   0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                   0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                   0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                   0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed        |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                   2 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                   2 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user            |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user            |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                |
| IO Crossings              |                        0 |                                                                                                                                                                                             0 |                   0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                   0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                   0 |
| High Fanout               |                        4 |                                                                                                                                                                                            52 |                   1 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                   0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                   0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | FDRE/D              |
| Start Point Pin           | sr_p.sr_15[277]/C        | muon_cand_17.pt_1_rep1/C                                                                                                                                                                      | pt_ret_5623/C       |
| End Point Pin             | muon_cand_17.pt_1_rep1/D | pt_ret_5623/D                                                                                                                                                                                 | sr_2_7.pt[0]/D      |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+-----+-----+-----+----+----+----+
| End Point Clock | Requirement | 29 | 30 | 31 | 32 | 33 |  34 |  35 |  36 | 37 | 38 | 39 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+----+----+----+
| clk_user        | 6.250ns     |  5 | 83 | 84 | 49 | 40 | 196 | 313 | 193 | 26 | 10 |  1 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


