[tasks]
prv
cvr

[options]
prv: mode prove
cvr: mode cover
#True DPRAM uses two clocks, so turning on multiclock option
multiclock on
depth 10
wait on

[engines]
smtbmc yices

[script]

read -formal -D TDPRAM mor1kx_true_dpram_sclk.v
hierarchy -top mor1kx_true_dpram_sclk -chparam ADDR_WIDTH 8
prep -top mor1kx_true_dpram_sclk

[files]
../../rtl/verilog/mor1kx_true_dpram_sclk.v
