

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               e053fbc812229987bb145e8cca242525  /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb_pct+idem/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb_pct+idem/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb_pct+idem/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb_pct+idem/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb_pct+idem/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb_pct+idem/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb : hostFun 0x0x412913, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x160 (global memory space) 1
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x4000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000180 to 0x4400180 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14progpow_searchm8hash32_tmPK5dag_tP14search_resultsbE5c_dag" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=96
GPGPU-Sim PTX: Kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' : regs=56, lmem=0, smem=16384, cmem=425
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41cba0; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 96 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (96 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62c9a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x462c9a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
Set Device to current
Resetting device
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef8ebcbe8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffef8ebcca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef8ebcbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef8ebcbd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef8ebcbc8..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffef8ebcbc4..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: finding reconvergence points for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x080 (main.1.sm_70.ptx:52) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (main.1.sm_70.ptx:85) shl.b32 %r1268, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x130 (main.1.sm_70.ptx:87) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (main.1.sm_70.ptx:108) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a8 (main.1.sm_70.ptx:105) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (main.1.sm_70.ptx:108) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x13a8 (main.1.sm_70.ptx:690) @%p7 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2378 (main.1.sm_70.ptx:1526) mov.u32 %r1263, -1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x13b0 (main.1.sm_70.ptx:691) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b90 (main.1.sm_70.ptx:1110) mov.u32 %r1262, -1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1b80 (main.1.sm_70.ptx:1105) @%p11 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b88 (main.1.sm_70.ptx:1106) bra.uni BB0_9;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1b88 (main.1.sm_70.ptx:1106) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2378 (main.1.sm_70.ptx:1526) mov.u32 %r1263, -1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2368 (main.1.sm_70.ptx:1522) @%p9 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2378 (main.1.sm_70.ptx:1526) mov.u32 %r1263, -1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2370 (main.1.sm_70.ptx:1523) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b90 (main.1.sm_70.ptx:1110) mov.u32 %r1262, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2750 (main.1.sm_70.ptx:1649) @%p28 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2798 (main.1.sm_70.ptx:1661) add.s32 %r1277, %r1277, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x27a8 (main.1.sm_70.ptx:1663) @%p29 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27b0 (main.1.sm_70.ptx:1665) ld.param.u64 %rd44, [_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb_param_2];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x27c0 (main.1.sm_70.ptx:1667) @%p30 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a20 (main.1.sm_70.ptx:1783) ret;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x27e8 (main.1.sm_70.ptx:1673) @%p31 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a20 (main.1.sm_70.ptx:1783) ret;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2988 (main.1.sm_70.ptx:1750) @!%p1 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a20 (main.1.sm_70.ptx:1783) ret;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2990 (main.1.sm_70.ptx:1751) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2998 (main.1.sm_70.ptx:1754) mov.u64 %rd47, 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'.
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 1: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1529876
gpu_sim_insn = 276763788
gpu_ipc =     180.9060
gpu_tot_sim_cycle = 1529876
gpu_tot_sim_insn = 276763788
gpu_tot_ipc =     180.9060
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4923% 
gpu_tot_occupancy = 12.4923% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0158
partiton_level_parallism_total  =       0.0158
partiton_level_parallism_util =       2.9801
partiton_level_parallism_util_total  =       2.9801
L2_BW  =       0.5709 GB/Sec
L2_BW_total  =       0.5709 GB/Sec
gpu_total_sim_rate=53162

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 273416
	L1D_total_cache_misses = 11528
	L1D_total_cache_miss_rate = 0.0422
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 224
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 264192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9224

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267387, 267350, 267350, 267350, 267350, 267350, 267350, 267350, 
gpgpu_n_tot_thrd_icount = 276913792
gpgpu_n_tot_w_icount = 8653556
gpgpu_n_stall_shd_mem = 750328
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3104
gpgpu_n_mem_write_global = 21008
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1053696
gpgpu_n_store_insn = 19480
gpgpu_n_shmem_insn = 11550720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 497664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 240224
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25547	W0_Idle:73321	W0_Scoreboard:15740036	W1:148	W2:4096	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8551104
single_issue_nums: WS0:2138948	WS1:2138800	WS2:2138800	WS3:2138800	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16640 {8:2080,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 463232 {8:11784,40:9224,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83200 {40:2080,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168064 {8:21008,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40960 {40:1024,}
maxmflatency = 1853 
max_icnt2mem_latency = 315 
maxmrqlatency = 70 
max_icnt2sh_latency = 1113 
averagemflatency = 427 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 157 
mrq_lat_table:1287 	1176 	1756 	1974 	2611 	788 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8142 	8681 	6871 	418 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8927 	1839 	736 	9219 	1522 	1041 	734 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4339 	1295 	1673 	2256 	2470 	2504 	3621 	4330 	1556 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	12 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       187         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1515492   1515507         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1515492   1515534         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1516902   1516398         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1516923   1516402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1516834   1516378         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1517546   1517208         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1517450   1517240         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1517476   1516068         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1517381   1516088         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1517389   1516108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1517297   1516036         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1517318   1516040         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1517623   1516682         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1517653   1516687         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1517786   1516230         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1517807   1516253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1515727   1514571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1515751   1515178         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516486   1516009         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516483   1516016         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516481   1515984         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516478   1515991         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516477   1516056         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516474   1516060         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516472   1516077         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516469   1516100         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516466   1516619         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516466   1516623         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1517618   1517122         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1517645   1517126         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1517177   1516839         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1517177   1516863         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 97.500000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 66.333336 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.500000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 99.500000 64.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 99.000000 65.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 98.500000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 99.500000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 99.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 67.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 67.500000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 67.500000 65.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 66.500000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 66.500000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 67.000000 65.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 66.500000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9601/129 = 74.426353
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       402       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       401       237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       372       244         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       389       222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       386       232         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       388       261         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       385       229         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       388       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       385       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       388       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       219         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       444       237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       440       240         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       444       240         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       444       240         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       297       235         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       293       239         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       242       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       240       237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       240       238         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       237       237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       240       236         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       240       236         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       240       237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       240       253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       236       276         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       229       263         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       236       262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       237       253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       238       253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       237       251         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 17981
min_bank_accesses = 0!
chip skew: 684/474 = 1.44
average mf latency per bank:
dram[0]:       1274       437    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        366       534    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        386       420    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        389       448    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        369       816    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        397      1065    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        385      1025    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        363       660    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        364       632    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        514       548    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        505       672    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        478       494    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        362       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        362       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        434       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        421       487    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        515       507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        486       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        873       550    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        825       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        562       521    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        669       650    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        713       594    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        623       723    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        795       636    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        557       660    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        525       699    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        487       700    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        571       734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        546       640    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        509       532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        601       477    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1244       877         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1095      1047         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1062       880         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1160       869         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1085      1472         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1109      1796         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1054      1853         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1019      1295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1021      1251         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1166      1052         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:       1153      1254         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1155       944         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        999      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1007      1174         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1665      1234         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1628       984         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:       1596      1049         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:       1566      1121         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:       1490      1107         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:       1375      1072         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:       1028      1054         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:       1208      1242         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:       1344      1210         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:       1192      1360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:       1483      1265         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:       1131      1326         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:       1050      1380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        976      1368         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:       1119      1464         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:       1112      1251         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        943      1148         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:       1074      1112         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148096 n_act=4 n_pre=2 n_ref_event=0 n_req=329 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=640 bw_util=0.0005711
n_activity=1623 dram_eff=0.4042
bk0: 8a 1148137i bk1: 8a 1148393i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987842
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.003817
Bank_Level_Parallism_Col = 1.003900
Bank_Level_Parallism_Ready = 1.001524
write_to_read_ratio_blp_rw_average = 0.959438
GrpLevelPara = 1.003900 

BW Util details:
bwutil = 0.000571 
total_CMD = 1148758 
util_bw = 656 
Wasted_Col = 630 
Wasted_Row = 24 
Idle = 1147448 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 588 
rwq = 0 
CCDLc_limit_alone = 588 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148096 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 640 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 329 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 656 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000571 
Either_Row_CoL_Bus_Util = 0.000576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00253317
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148096 n_act=5 n_pre=3 n_ref_event=0 n_req=332 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=638 bw_util=0.0005693
n_activity=1708 dram_eff=0.3829
bk0: 8a 1148135i bk1: 8a 1148394i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984940
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.990506
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.959311
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 1148758 
util_bw = 654 
Wasted_Col = 629 
Wasted_Row = 36 
Idle = 1147439 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 578 
rwq = 0 
CCDLc_limit_alone = 578 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148096 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 638 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 332 
total_req = 654 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 654 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00263328
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148120 n_act=4 n_pre=2 n_ref_event=0 n_req=326 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=616 bw_util=0.0005502
n_activity=1609 dram_eff=0.3928
bk0: 8a 1148208i bk1: 8a 1148386i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987730
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993548
Bank_Level_Parallism = 1.015460
Bank_Level_Parallism_Col = 1.015820
Bank_Level_Parallism_Ready = 1.004747
write_to_read_ratio_blp_rw_average = 0.956703
GrpLevelPara = 1.015820 

BW Util details:
bwutil = 0.000550 
total_CMD = 1148758 
util_bw = 632 
Wasted_Col = 573 
Wasted_Row = 24 
Idle = 1147529 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148120 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 616 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 326 
total_req = 632 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 632 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000550 
Either_Row_CoL_Bus_Util = 0.000555 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00198736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148125 n_act=4 n_pre=2 n_ref_event=0 n_req=328 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=611 bw_util=0.0005458
n_activity=1609 dram_eff=0.3897
bk0: 8a 1148173i bk1: 8a 1148436i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987805
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993590
Bank_Level_Parallism = 1.034338
Bank_Level_Parallism_Col = 1.035163
Bank_Level_Parallism_Ready = 1.011164
write_to_read_ratio_blp_rw_average = 0.955403
GrpLevelPara = 1.035163 

BW Util details:
bwutil = 0.000546 
total_CMD = 1148758 
util_bw = 627 
Wasted_Col = 543 
Wasted_Row = 24 
Idle = 1147564 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148125 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 611 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 328 
total_req = 627 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 627 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000551 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0020631
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148118 n_act=4 n_pre=2 n_ref_event=0 n_req=329 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=618 bw_util=0.0005519
n_activity=1650 dram_eff=0.3842
bk0: 8a 1148186i bk1: 8a 1148407i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987842
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.022041
Bank_Level_Parallism_Col = 1.022556
Bank_Level_Parallism_Ready = 1.006309
write_to_read_ratio_blp_rw_average = 0.956558
GrpLevelPara = 1.022556 

BW Util details:
bwutil = 0.000552 
total_CMD = 1148758 
util_bw = 634 
Wasted_Col = 567 
Wasted_Row = 24 
Idle = 1147533 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 525 
rwq = 0 
CCDLc_limit_alone = 525 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148118 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 618 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 329 
total_req = 634 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 634 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000552 
Either_Row_CoL_Bus_Util = 0.000557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00206658
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148099 n_act=4 n_pre=2 n_ref_event=0 n_req=330 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=637 bw_util=0.0005684
n_activity=1594 dram_eff=0.4097
bk0: 8a 1148178i bk1: 8a 1148360i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987879
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993631
Bank_Level_Parallism = 1.017107
Bank_Level_Parallism_Col = 1.015873
Bank_Level_Parallism_Ready = 1.003063
write_to_read_ratio_blp_rw_average = 0.958730
GrpLevelPara = 1.015873 

BW Util details:
bwutil = 0.000568 
total_CMD = 1148758 
util_bw = 653 
Wasted_Col = 611 
Wasted_Row = 22 
Idle = 1147472 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 569 
rwq = 0 
CCDLc_limit_alone = 569 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148099 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 637 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 330 
total_req = 653 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 653 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000568 
Either_Row_CoL_Bus_Util = 0.000574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00298235
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148087 n_act=4 n_pre=2 n_ref_event=0 n_req=332 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=649 bw_util=0.0005789
n_activity=1585 dram_eff=0.4196
bk0: 8a 1148167i bk1: 8a 1148343i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987952
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.026074
Bank_Level_Parallism_Col = 1.021841
Bank_Level_Parallism_Ready = 1.003008
write_to_read_ratio_blp_rw_average = 0.959438
GrpLevelPara = 1.021841 

BW Util details:
bwutil = 0.000579 
total_CMD = 1148758 
util_bw = 665 
Wasted_Col = 620 
Wasted_Row = 19 
Idle = 1147454 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148087 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 649 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 332 
total_req = 665 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 665 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000579 
Either_Row_CoL_Bus_Util = 0.000584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00301456
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148124 n_act=4 n_pre=2 n_ref_event=0 n_req=333 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=614 bw_util=0.0005484
n_activity=1491 dram_eff=0.4225
bk0: 8a 1148177i bk1: 8a 1148414i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987988
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.054484
Bank_Level_Parallism_Col = 1.044143
Bank_Level_Parallism_Ready = 1.004762
write_to_read_ratio_blp_rw_average = 0.955857
GrpLevelPara = 1.044143 

BW Util details:
bwutil = 0.000548 
total_CMD = 1148758 
util_bw = 630 
Wasted_Col = 551 
Wasted_Row = 12 
Idle = 1147565 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 518 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148124 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 614 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 333 
total_req = 630 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 630 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000548 
Either_Row_CoL_Bus_Util = 0.000552 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.003155 
queue_avg = 0.002498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00249835
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148147 n_act=4 n_pre=2 n_ref_event=0 n_req=332 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=591 bw_util=0.0005284
n_activity=1409 dram_eff=0.4308
bk0: 8a 1148168i bk1: 8a 1148464i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987952
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.104450
Bank_Level_Parallism_Col = 1.093923
Bank_Level_Parallism_Ready = 1.014827
write_to_read_ratio_blp_rw_average = 0.952118
GrpLevelPara = 1.093923 

BW Util details:
bwutil = 0.000528 
total_CMD = 1148758 
util_bw = 607 
Wasted_Col = 482 
Wasted_Row = 12 
Idle = 1147657 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148147 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 591 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 332 
total_req = 607 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 607 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000528 
Either_Row_CoL_Bus_Util = 0.000532 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.003273 
queue_avg = 0.002223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00222327
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148155 n_act=4 n_pre=2 n_ref_event=0 n_req=333 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=581 bw_util=0.0005197
n_activity=1469 dram_eff=0.4064
bk0: 8a 1148176i bk1: 8a 1148489i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987988
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.059034
Bank_Level_Parallism_Col = 1.050909
Bank_Level_Parallism_Ready = 1.006700
write_to_read_ratio_blp_rw_average = 0.952727
GrpLevelPara = 1.050909 

BW Util details:
bwutil = 0.000520 
total_CMD = 1148758 
util_bw = 597 
Wasted_Col = 506 
Wasted_Row = 15 
Idle = 1147640 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 473 
rwq = 0 
CCDLc_limit_alone = 473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148155 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 581 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 333 
total_req = 597 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 597 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000520 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00209269
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148150 n_act=4 n_pre=2 n_ref_event=0 n_req=332 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=588 bw_util=0.0005258
n_activity=1443 dram_eff=0.4186
bk0: 8a 1148167i bk1: 8a 1148474i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987952
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.068142
Bank_Level_Parallism_Col = 1.057399
Bank_Level_Parallism_Ready = 1.008278
write_to_read_ratio_blp_rw_average = 0.953363
GrpLevelPara = 1.057399 

BW Util details:
bwutil = 0.000526 
total_CMD = 1148758 
util_bw = 604 
Wasted_Col = 514 
Wasted_Row = 12 
Idle = 1147628 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148150 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 588 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 332 
total_req = 604 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 604 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000526 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.003289 
queue_avg = 0.002249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00224939
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148135 n_act=4 n_pre=2 n_ref_event=0 n_req=333 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=603 bw_util=0.0005388
n_activity=1511 dram_eff=0.4097
bk0: 8a 1148181i bk1: 8a 1148438i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987988
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.065858
Bank_Level_Parallism_Col = 1.055312
Bank_Level_Parallism_Ready = 1.006462
write_to_read_ratio_blp_rw_average = 0.954346
GrpLevelPara = 1.055312 

BW Util details:
bwutil = 0.000539 
total_CMD = 1148758 
util_bw = 619 
Wasted_Col = 523 
Wasted_Row = 12 
Idle = 1147604 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148135 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 603 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 333 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 619 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000539 
Either_Row_CoL_Bus_Util = 0.000542 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.003210 
queue_avg = 0.002097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00209705
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148057 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=681 bw_util=0.0006067
n_activity=1593 dram_eff=0.4375
bk0: 8a 1148055i bk1: 8a 1148396i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.061364
Bank_Level_Parallism_Col = 1.052107
Bank_Level_Parallism_Ready = 1.007174
write_to_read_ratio_blp_rw_average = 0.960153
GrpLevelPara = 1.052107 

BW Util details:
bwutil = 0.000607 
total_CMD = 1148758 
util_bw = 697 
Wasted_Col = 611 
Wasted_Row = 12 
Idle = 1147438 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 578 
rwq = 0 
CCDLc_limit_alone = 578 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148057 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 681 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 697 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 697 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000607 
Either_Row_CoL_Bus_Util = 0.000610 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002853 
queue_avg = 0.002910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0029101
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148057 n_act=4 n_pre=2 n_ref_event=0 n_req=335 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=680 bw_util=0.0006059
n_activity=1582 dram_eff=0.4399
bk0: 8a 1148060i bk1: 8a 1148386i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988060
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993730
Bank_Level_Parallism = 1.058779
Bank_Level_Parallism_Col = 1.054364
Bank_Level_Parallism_Ready = 1.008621
write_to_read_ratio_blp_rw_average = 0.960184
GrpLevelPara = 1.054364 

BW Util details:
bwutil = 0.000606 
total_CMD = 1148758 
util_bw = 696 
Wasted_Col = 614 
Wasted_Row = 17 
Idle = 1147431 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 572 
rwq = 0 
CCDLc_limit_alone = 572 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148057 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 680 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 335 
total_req = 696 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 696 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000606 
Either_Row_CoL_Bus_Util = 0.000610 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001427 
queue_avg = 0.002894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00289356
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148052 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.0006094
n_activity=1614 dram_eff=0.4337
bk0: 8a 1148049i bk1: 8a 1148387i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.036603
Bank_Level_Parallism_Col = 1.034277
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.961252
GrpLevelPara = 1.034277 

BW Util details:
bwutil = 0.000609 
total_CMD = 1148758 
util_bw = 700 
Wasted_Col = 646 
Wasted_Row = 20 
Idle = 1147392 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 604 
rwq = 0 
CCDLc_limit_alone = 604 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148052 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 700 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 700 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000609 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00318257
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148052 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.0006094
n_activity=1600 dram_eff=0.4375
bk0: 8a 1148049i bk1: 8a 1148391i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.042066
Bank_Level_Parallism_Col = 1.035153
Bank_Level_Parallism_Ready = 1.002857
write_to_read_ratio_blp_rw_average = 0.961107
GrpLevelPara = 1.035153 

BW Util details:
bwutil = 0.000609 
total_CMD = 1148758 
util_bw = 700 
Wasted_Col = 641 
Wasted_Row = 14 
Idle = 1147403 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 599 
rwq = 0 
CCDLc_limit_alone = 599 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148052 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 700 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 700 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000609 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00306331
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148204 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=532 bw_util=0.000477
n_activity=1343 dram_eff=0.408
bk0: 8a 1148271i bk1: 8a 1148418i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.052682
Bank_Level_Parallism_Col = 1.048972
Bank_Level_Parallism_Ready = 1.005474
write_to_read_ratio_blp_rw_average = 0.949070
GrpLevelPara = 1.048972 

BW Util details:
bwutil = 0.000477 
total_CMD = 1148758 
util_bw = 548 
Wasted_Col = 477 
Wasted_Row = 19 
Idle = 1147714 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 435 
rwq = 0 
CCDLc_limit_alone = 435 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148204 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 532 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 548 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 548 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000482 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.001936
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148205 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=532 bw_util=0.000477
n_activity=1242 dram_eff=0.4412
bk0: 8a 1148277i bk1: 8a 1148389i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.088521
Bank_Level_Parallism_Col = 1.079130
Bank_Level_Parallism_Ready = 1.010949
write_to_read_ratio_blp_rw_average = 0.948566
GrpLevelPara = 1.079130 

BW Util details:
bwutil = 0.000477 
total_CMD = 1148758 
util_bw = 548 
Wasted_Col = 466 
Wasted_Row = 14 
Idle = 1147730 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148205 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 532 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 548 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 548 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001808 
queue_avg = 0.002374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00237387
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148256 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=480 bw_util=0.0004318
n_activity=1251 dram_eff=0.3965
bk0: 8a 1148386i bk1: 8a 1148398i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.064894
Bank_Level_Parallism_Col = 1.066886
Bank_Level_Parallism_Ready = 1.014113
write_to_read_ratio_blp_rw_average = 0.942982
GrpLevelPara = 1.066886 

BW Util details:
bwutil = 0.000432 
total_CMD = 1148758 
util_bw = 496 
Wasted_Col = 420 
Wasted_Row = 24 
Idle = 1147818 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 378 
rwq = 0 
CCDLc_limit_alone = 378 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148256 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 480 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 496 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 496 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000432 
Either_Row_CoL_Bus_Util = 0.000437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00190292
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148259 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=477 bw_util=0.0004292
n_activity=1217 dram_eff=0.4051
bk0: 8a 1148393i bk1: 8a 1148394i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.060574
Bank_Level_Parallism_Col = 1.062432
Bank_Level_Parallism_Ready = 1.006085
write_to_read_ratio_blp_rw_average = 0.943045
GrpLevelPara = 1.062432 

BW Util details:
bwutil = 0.000429 
total_CMD = 1148758 
util_bw = 493 
Wasted_Col = 424 
Wasted_Row = 24 
Idle = 1147817 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 382 
rwq = 0 
CCDLc_limit_alone = 382 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148259 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 477 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 493 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 493 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000434 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00191772
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148258 n_act=4 n_pre=2 n_ref_event=0 n_req=270 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=478 bw_util=0.00043
n_activity=1218 dram_eff=0.4056
bk0: 8a 1148394i bk1: 8a 1148391i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985185
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.063762
Bank_Level_Parallism_Col = 1.065717
Bank_Level_Parallism_Ready = 1.008097
write_to_read_ratio_blp_rw_average = 0.943045
GrpLevelPara = 1.065717 

BW Util details:
bwutil = 0.000430 
total_CMD = 1148758 
util_bw = 494 
Wasted_Col = 423 
Wasted_Row = 24 
Idle = 1147817 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 381 
rwq = 0 
CCDLc_limit_alone = 381 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148258 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 478 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 270 
total_req = 494 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 494 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00186375
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148262 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=474 bw_util=0.0004265
n_activity=1283 dram_eff=0.3819
bk0: 8a 1148405i bk1: 8a 1148396i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.020747
Bank_Level_Parallism_Col = 1.021368
Bank_Level_Parallism_Ready = 1.004082
write_to_read_ratio_blp_rw_average = 0.944444
GrpLevelPara = 1.021368 

BW Util details:
bwutil = 0.000427 
total_CMD = 1148758 
util_bw = 490 
Wasted_Col = 450 
Wasted_Row = 24 
Idle = 1147794 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 408 
rwq = 0 
CCDLc_limit_alone = 408 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148262 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 474 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 490 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 490 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0015582
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148260 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=476 bw_util=0.0004283
n_activity=1253 dram_eff=0.3927
bk0: 8a 1148390i bk1: 8a 1148398i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.026777
Bank_Level_Parallism_Col = 1.027572
Bank_Level_Parallism_Ready = 1.002033
write_to_read_ratio_blp_rw_average = 0.944857
GrpLevelPara = 1.027572 

BW Util details:
bwutil = 0.000428 
total_CMD = 1148758 
util_bw = 492 
Wasted_Col = 455 
Wasted_Row = 24 
Idle = 1147787 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148260 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 476 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 492 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 492 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000434 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00198562
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148260 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=476 bw_util=0.0004283
n_activity=1256 dram_eff=0.3917
bk0: 8a 1148393i bk1: 8a 1148397i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.016343
Bank_Level_Parallism_Col = 1.016824
Bank_Level_Parallism_Ready = 1.004065
write_to_read_ratio_blp_rw_average = 0.945321
GrpLevelPara = 1.016824 

BW Util details:
bwutil = 0.000428 
total_CMD = 1148758 
util_bw = 492 
Wasted_Col = 463 
Wasted_Row = 24 
Idle = 1147779 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148260 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 476 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 492 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 492 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000434 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00197344
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148259 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=477 bw_util=0.0004292
n_activity=1251 dram_eff=0.3941
bk0: 8a 1148392i bk1: 8a 1148391i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.037267
Bank_Level_Parallism_Col = 1.038380
Bank_Level_Parallism_Ready = 1.008114
write_to_read_ratio_blp_rw_average = 0.944563
GrpLevelPara = 1.038380 

BW Util details:
bwutil = 0.000429 
total_CMD = 1148758 
util_bw = 493 
Wasted_Col = 449 
Wasted_Row = 24 
Idle = 1147792 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148259 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 477 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 493 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 493 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000434 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00189248
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148243 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=493 bw_util=0.0004431
n_activity=1314 dram_eff=0.3874
bk0: 8a 1148393i bk1: 8a 1148378i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.033639
Bank_Level_Parallism_Col = 1.034627
Bank_Level_Parallism_Ready = 1.007859
write_to_read_ratio_blp_rw_average = 0.945435
GrpLevelPara = 1.034627 

BW Util details:
bwutil = 0.000443 
total_CMD = 1148758 
util_bw = 509 
Wasted_Col = 448 
Wasted_Row = 24 
Idle = 1147777 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 406 
rwq = 0 
CCDLc_limit_alone = 406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148243 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 493 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 509 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 509 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00150249
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148224 n_act=4 n_pre=2 n_ref_event=0 n_req=266 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=512 bw_util=0.0004596
n_activity=1307 dram_eff=0.404
bk0: 8a 1148408i bk1: 8a 1148314i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984962
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992000
Bank_Level_Parallism = 1.058941
Bank_Level_Parallism_Col = 1.060637
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.946557
GrpLevelPara = 1.060637 

BW Util details:
bwutil = 0.000460 
total_CMD = 1148758 
util_bw = 528 
Wasted_Col = 449 
Wasted_Row = 24 
Idle = 1147757 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148224 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 512 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 266 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 528 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000460 
Either_Row_CoL_Bus_Util = 0.000465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00201957
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148244 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=492 bw_util=0.0004422
n_activity=1284 dram_eff=0.3956
bk0: 8a 1148420i bk1: 8a 1148343i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.085016
Bank_Level_Parallism_Col = 1.078176
Bank_Level_Parallism_Ready = 1.009843
write_to_read_ratio_blp_rw_average = 0.943540
GrpLevelPara = 1.078176 

BW Util details:
bwutil = 0.000442 
total_CMD = 1148758 
util_bw = 508 
Wasted_Col = 416 
Wasted_Row = 17 
Idle = 1147817 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 376 
rwq = 0 
CCDLc_limit_alone = 376 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148244 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 492 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 508 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 508 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00197866
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148239 n_act=4 n_pre=2 n_ref_event=0 n_req=265 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=498 bw_util=0.0004474
n_activity=1215 dram_eff=0.423
bk0: 8a 1148396i bk1: 8a 1148337i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984906
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991968
Bank_Level_Parallism = 1.091667
Bank_Level_Parallism_Col = 1.086262
Bank_Level_Parallism_Ready = 1.005837
write_to_read_ratio_blp_rw_average = 0.944622
GrpLevelPara = 1.086262 

BW Util details:
bwutil = 0.000447 
total_CMD = 1148758 
util_bw = 514 
Wasted_Col = 428 
Wasted_Row = 18 
Idle = 1147798 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 389 
rwq = 0 
CCDLc_limit_alone = 389 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148239 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 498 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 265 
total_req = 514 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 514 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001927 
queue_avg = 0.002158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00215798
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148247 n_act=4 n_pre=2 n_ref_event=0 n_req=266 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=490 bw_util=0.0004405
n_activity=1203 dram_eff=0.4206
bk0: 8a 1148395i bk1: 8a 1148361i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984962
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992000
Bank_Level_Parallism = 1.081138
Bank_Level_Parallism_Col = 1.075431
Bank_Level_Parallism_Ready = 1.003953
write_to_read_ratio_blp_rw_average = 0.943966
GrpLevelPara = 1.075431 

BW Util details:
bwutil = 0.000440 
total_CMD = 1148758 
util_bw = 506 
Wasted_Col = 425 
Wasted_Row = 18 
Idle = 1147809 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 392 
rwq = 0 
CCDLc_limit_alone = 392 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148247 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 490 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 266 
total_req = 506 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 506 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001957 
queue_avg = 0.002082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00208225
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148246 n_act=4 n_pre=2 n_ref_event=0 n_req=265 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=491 bw_util=0.0004413
n_activity=1331 dram_eff=0.3809
bk0: 8a 1148402i bk1: 8a 1148361i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984906
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991968
Bank_Level_Parallism = 1.022088
Bank_Level_Parallism_Col = 1.013306
Bank_Level_Parallism_Ready = 1.001972
write_to_read_ratio_blp_rw_average = 0.946776
GrpLevelPara = 1.013306 

BW Util details:
bwutil = 0.000441 
total_CMD = 1148758 
util_bw = 507 
Wasted_Col = 473 
Wasted_Row = 16 
Idle = 1147762 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 432 
rwq = 0 
CCDLc_limit_alone = 432 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148246 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 491 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 265 
total_req = 507 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 507 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001953 
queue_avg = 0.001532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00153209
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148758 n_nop=1148249 n_act=4 n_pre=2 n_ref_event=0 n_req=265 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=488 bw_util=0.0004387
n_activity=1298 dram_eff=0.3883
bk0: 8a 1148396i bk1: 8a 1148364i bk2: 0a 1148758i bk3: 0a 1148758i bk4: 0a 1148758i bk5: 0a 1148758i bk6: 0a 1148758i bk7: 0a 1148758i bk8: 0a 1148758i bk9: 0a 1148758i bk10: 0a 1148758i bk11: 0a 1148758i bk12: 0a 1148758i bk13: 0a 1148758i bk14: 0a 1148758i bk15: 0a 1148758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984906
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991968
Bank_Level_Parallism = 1.014911
Bank_Level_Parallism_Col = 1.006079
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.947315
GrpLevelPara = 1.006079 

BW Util details:
bwutil = 0.000439 
total_CMD = 1148758 
util_bw = 504 
Wasted_Col = 486 
Wasted_Row = 16 
Idle = 1147752 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 451 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148758 
n_nop = 1148249 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 488 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 265 
total_req = 504 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 504 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000439 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001965 
queue_avg = 0.001917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00191685

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1438, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 432, Miss = 20, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 290, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 21552
L2_total_cache_misses = 524
L2_total_cache_miss_rate = 0.0243
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18436
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24112
icnt_total_pkts_simt_to_mem=24112
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24112
Req_Network_cycles = 1529876
Req_Network_injected_packets_per_cycle =       0.0158 
Req_Network_conflicts_per_cycle =       0.0033
Req_Network_conflicts_per_cycle_util =       0.6306
Req_Bank_Level_Parallism =       2.9801
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0024
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 24112
Reply_Network_cycles = 1529876
Reply_Network_injected_packets_per_cycle =        0.0158
Reply_Network_conflicts_per_cycle =        0.1207
Reply_Network_conflicts_per_cycle_util =      22.6038
Reply_Bank_Level_Parallism =       2.9527
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0381
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 46 sec (5206 sec)
gpgpu_simulation_rate = 53162 (inst/sec)
gpgpu_simulation_rate = 293 (cycle/sec)
gpgpu_silicon_slowdown = 3863481x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef8ebcbe8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffef8ebcca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef8ebcbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef8ebcbd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef8ebcbc8..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffef8ebcbc4..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 2: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 2 
gpu_sim_cycle = 1529201
gpu_sim_insn = 276763788
gpu_ipc =     180.9859
gpu_tot_sim_cycle = 3059077
gpu_tot_sim_insn = 553527576
gpu_tot_ipc =     180.9459
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4923% 
gpu_tot_occupancy = 12.4923% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0158
partiton_level_parallism_total  =       0.0158
partiton_level_parallism_util =       2.8155
partiton_level_parallism_util_total  =       2.8955
L2_BW  =       0.5712 GB/Sec
L2_BW_total  =       0.5710 GB/Sec
gpu_total_sim_rate=54406

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 546832
	L1D_total_cache_misses = 23056
	L1D_total_cache_miss_rate = 0.0422
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 523776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 448
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 528384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18448

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267387, 267350, 267350, 267350, 267350, 267350, 267350, 267350, 
gpgpu_n_tot_thrd_icount = 553827584
gpgpu_n_tot_w_icount = 17307112
gpgpu_n_stall_shd_mem = 1500656
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6208
gpgpu_n_mem_write_global = 42016
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2107392
gpgpu_n_store_insn = 38960
gpgpu_n_shmem_insn = 23101440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 995328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 480448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55183	W0_Idle:150623	W0_Scoreboard:31462462	W1:296	W2:8192	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17102208
single_issue_nums: WS0:4277896	WS1:4277600	WS2:4277600	WS3:4277600	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33280 {8:4160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 926464 {8:23568,40:18448,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 166400 {40:4160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 336128 {8:42016,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81920 {40:2048,}
maxmflatency = 1853 
max_icnt2mem_latency = 315 
maxmrqlatency = 70 
max_icnt2sh_latency = 1191 
averagemflatency = 415 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 150 
mrq_lat_table:2627 	2512 	3517 	3742 	4889 	1342 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15417 	19698 	12449 	660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17488 	3308 	1768 	17963 	2596 	1730 	3170 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9420 	2209 	2914 	4081 	4432 	5974 	8234 	8206 	2671 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	25 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       187         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1515492   1515507         0         0   1523411   1522746         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1515492   1515534         0         0   1521527   1522743         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1516902   1516398         0         0   1521519   1522931         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1516923   1516402         0         0   1521514   1522927         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1516834   1516378         0         0   1521506   1522923         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1517546   1517208         0         0   1521503   1522919         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1517450   1517240         0         0   1521879   1522915         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1517476   1516068         0         0   1521871   1522912         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1517381   1516088         0         0   1521864   1522907         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1517389   1516108         0         0   1521856   1522843         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1517297   1516036         0         0   1522670   1522840         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1517318   1516040         0         0   1522718   1522836         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1517623   1516682         0         0   1522711   1522833         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1517653   1516687         0         0   1522703   1522829         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1517786   1516230         0         0   1522410   1522825         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1517807   1516253         0         0   1522402   1522822         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1515727   1514571         0         0   1522397   1522818         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1515751   1515178         0         0   1522389   1522815         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516486   1516009         0         0   1522382   1522811         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516483   1516016         0         0   1522695   1523253         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516481   1515984         0         0   1522687   1523249         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516478   1515991         0         0   1522679   1523248         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516477   1516056         0         0   1522674   1523244         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516474   1516060         0         0   1522670   1523241         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516472   1516077         0         0   1522774   1523237         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516469   1516100         0         0   1522770   1523236         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516466   1516619         0         0   1522766   1523233         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516466   1516623         0         0   1522763   1523232         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1517618   1517122         0         0   1522759   1523229         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1517645   1517126         0         0   1522755   1523225         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1517177   1516839         0         0   1522751   1523415         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1517177   1516863         0         0   1522747   1523413         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 97.500000 67.000000      -nan      -nan 126.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 68.000000 66.500000      -nan      -nan 188.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.500000 66.500000      -nan      -nan 190.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 99.500000 64.500000      -nan      -nan 191.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 99.000000 65.500000      -nan      -nan 189.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 98.500000 66.500000      -nan      -nan 187.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 66.000000      -nan      -nan 189.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 66.500000      -nan      -nan 188.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 66.000000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 66.500000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 66.000000      -nan      -nan 187.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 99.500000 67.000000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 99.500000 68.000000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 67.500000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 66.500000      -nan      -nan 127.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 67.500000 67.000000      -nan      -nan 127.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 66.500000      -nan      -nan 127.000000 120.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 67.000000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 66.500000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 66.500000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 66.500000      -nan      -nan 128.000000 117.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 66.500000      -nan      -nan 128.000000 119.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 66.500000      -nan      -nan 128.000000 118.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 67.500000 65.500000      -nan      -nan 128.000000 120.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.000000 67.000000      -nan      -nan 128.000000 117.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 66.500000 66.000000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 66.500000 66.500000      -nan      -nan 128.000000 117.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 67.000000 65.500000      -nan      -nan 128.000000 123.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 66.500000 66.000000      -nan      -nan 128.000000 123.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 18638/193 = 96.569946
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       402       238         0         0       261       246         0         0         0         0         0         0         0         0         0         0 
dram[1]:       406       237         0         0       398       246         0         0         0         0         0         0         0         0         0         0 
dram[2]:       372       244         0         0       408       245         0         0         0         0         0         0         0         0         0         0 
dram[3]:       389       222         0         0       417       243         0         0         0         0         0         0         0         0         0         0 
dram[4]:       386       232         0         0       415       239         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       253         0         0       453       236         0         0         0         0         0         0         0         0         0         0 
dram[6]:       388       261         0         0       447       237         0         0         0         0         0         0         0         0         0         0 
dram[7]:       385       229         0         0       452       239         0         0         0         0         0         0         0         0         0         0 
dram[8]:       388       203         0         0       446       270         0         0         0         0         0         0         0         0         0         0 
dram[9]:       385       196         0         0       431       281         0         0         0         0         0         0         0         0         0         0 
dram[10]:       388       200         0         0       427       240         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       219         0         0       430       240         0         0         0         0         0         0         0         0         0         0 
dram[12]:       444       237         0         0       430       240         0         0         0         0         0         0         0         0         0         0 
dram[13]:       440       240         0         0       429       237         0         0         0         0         0         0         0         0         0         0 
dram[14]:       444       240         0         0       432       240         0         0         0         0         0         0         0         0         0         0 
dram[15]:       444       240         0         0       429       240         0         0         0         0         0         0         0         0         0         0 
dram[16]:       297       235         0         0       431       240         0         0         0         0         0         0         0         0         0         0 
dram[17]:       293       239         0         0       291       237         0         0         0         0         0         0         0         0         0         0 
dram[18]:       242       238         0         0       301       240         0         0         0         0         0         0         0         0         0         0 
dram[19]:       240       237         0         0       298       229         0         0         0         0         0         0         0         0         0         0 
dram[20]:       240       238         0         0       304       232         0         0         0         0         0         0         0         0         0         0 
dram[21]:       237       237         0         0       300       231         0         0         0         0         0         0         0         0         0         0 
dram[22]:       240       236         0         0       304       229         0         0         0         0         0         0         0         0         0         0 
dram[23]:       240       236         0         0       299       192         0         0         0         0         0         0         0         0         0         0 
dram[24]:       240       237         0         0       276       194         0         0         0         0         0         0         0         0         0         0 
dram[25]:       240       253         0         0       244       203         0         0         0         0         0         0         0         0         0         0 
dram[26]:       236       276         0         0       260       194         0         0         0         0         0         0         0         0         0         0 
dram[27]:       229       263         0         0       261       203         0         0         0         0         0         0         0         0         0         0 
dram[28]:       236       262         0         0       246       199         0         0         0         0         0         0         0         0         0         0 
dram[29]:       237       253         0         0       246       195         0         0         0         0         0         0         0         0         0         0 
dram[30]:       238       253         0         0       248       225         0         0         0         0         0         0         0         0         0         0 
dram[31]:       237       251         0         0       246       238         0         0         0         0         0         0         0         0         0         0 
total dram writes = 36646
min_bank_accesses = 0!
chip skew: 1356/931 = 1.46
average mf latency per bank:
dram[0]:       1372       599    none      none         373       338    none      none      none      none      none      none      none      none      none      none  
dram[1]:        474       696    none      none        1125       371    none      none      none      none      none      none      none      none      none      none  
dram[2]:        513       600    none      none         259       350    none      none      none      none      none      none      none      none      none      none  
dram[3]:        493       640    none      none         226       319    none      none      none      none      none      none      none      none      none      none  
dram[4]:        481      1002    none      none         275       288    none      none      none      none      none      none      none      none      none      none  
dram[5]:        512      1234    none      none         383       336    none      none      none      none      none      none      none      none      none      none  
dram[6]:        503      1191    none      none         350       288    none      none      none      none      none      none      none      none      none      none  
dram[7]:        480       845    none      none         410       327    none      none      none      none      none      none      none      none      none      none  
dram[8]:        482       865    none      none         275       559    none      none      none      none      none      none      none      none      none      none  
dram[9]:        633       789    none      none         340       543    none      none      none      none      none      none      none      none      none      none  
dram[10]:        629       898    none      none         350       575    none      none      none      none      none      none      none      none      none      none  
dram[11]:        600       683    none      none         348       390    none      none      none      none      none      none      none      none      none      none  
dram[12]:        450       777    none      none         257       610    none      none      none      none      none      none      none      none      none      none  
dram[13]:        450       737    none      none         335       433    none      none      none      none      none      none      none      none      none      none  
dram[14]:        526       767    none      none         275       505    none      none      none      none      none      none      none      none      none      none  
dram[15]:        512       667    none      none         331       472    none      none      none      none      none      none      none      none      none      none  
dram[16]:        647       677    none      none         333       500    none      none      none      none      none      none      none      none      none      none  
dram[17]:        613       698    none      none         192       355    none      none      none      none      none      none      none      none      none      none  
dram[18]:       1044       726    none      none         194       348    none      none      none      none      none      none      none      none      none      none  
dram[19]:        994       740    none      none         188       721    none      none      none      none      none      none      none      none      none      none  
dram[20]:        735       697    none      none         199       358    none      none      none      none      none      none      none      none      none      none  
dram[21]:        840       831    none      none         190       541    none      none      none      none      none      none      none      none      none      none  
dram[22]:        885       781    none      none         190       574    none      none      none      none      none      none      none      none      none      none  
dram[23]:        794       899    none      none         202       499    none      none      none      none      none      none      none      none      none      none  
dram[24]:        980       812    none      none         402       477    none      none      none      none      none      none      none      none      none      none  
dram[25]:        730       822    none      none         341       426    none      none      none      none      none      none      none      none      none      none  
dram[26]:        703       851    none      none         322       458    none      none      none      none      none      none      none      none      none      none  
dram[27]:        668       857    none      none         301       431    none      none      none      none      none      none      none      none      none      none  
dram[28]:        749       893    none      none         372       432    none      none      none      none      none      none      none      none      none      none  
dram[29]:        720       800    none      none         331       382    none      none      none      none      none      none      none      none      none      none  
dram[30]:        687       695    none      none         382       286    none      none      none      none      none      none      none      none      none      none  
dram[31]:        776       639    none      none         359       286    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1244      1016         0         0       602       484         0         0         0         0         0         0         0         0         0         0
dram[1]:       1369      1142         0         0       862       557         0         0         0         0         0         0         0         0         0         0
dram[2]:       1062      1063         0         0       507       524         0         0         0         0         0         0         0         0         0         0
dram[3]:       1160       993         0         0       416       541         0         0         0         0         0         0         0         0         0         0
dram[4]:       1166      1472         0         0       580       461         0         0         0         0         0         0         0         0         0         0
dram[5]:       1444      1796         0         0       900       639         0         0         0         0         0         0         0         0         0         0
dram[6]:       1319      1853         0         0       766       448         0         0         0         0         0         0         0         0         0         0
dram[7]:       1525      1295         0         0      1010       615         0         0         0         0         0         0         0         0         0         0
dram[8]:       1138      1724         0         0       578      1355         0         0         0         0         0         0         0         0         0         0
dram[9]:       1416      1423         0         0       898       965         0         0         0         0         0         0         0         0         0         0
dram[10]:       1346      1331         0         0       879       874         0         0         0         0         0         0         0         0         0         0
dram[11]:       1405      1160         0         0       903       655         0         0         0         0         0         0         0         0         0         0
dram[12]:       1071      1419         0         0       486       975         0         0         0         0         0         0         0         0         0         0
dram[13]:       1174      1174         0         0       673       585         0         0         0         0         0         0         0         0         0         0
dram[14]:       1665      1313         0         0       560       876         0         0         0         0         0         0         0         0         0         0
dram[15]:       1628      1197         0         0       673       630         0         0         0         0         0         0         0         0         0         0
dram[16]:       1596      1318         0         0       685       886         0         0         0         0         0         0         0         0         0         0
dram[17]:       1566      1121         0         0       427       538         0         0         0         0         0         0         0         0         0         0
dram[18]:       1490      1116         0         0       424       663         0         0         0         0         0         0         0         0         0         0
dram[19]:       1375      1755         0         0       372      1264         0         0         0         0         0         0         0         0         0         0
dram[20]:       1028      1079         0         0       435       553         0         0         0         0         0         0         0         0         0         0
dram[21]:       1208      1522         0         0       400      1035         0         0         0         0         0         0         0         0         0         0
dram[22]:       1344      1301         0         0       440       804         0         0         0         0         0         0         0         0         0         0
dram[23]:       1192      1360         0         0       409       607         0         0         0         0         0         0         0         0         0         0
dram[24]:       1483      1265         0         0       754       664         0         0         0         0         0         0         0         0         0         0
dram[25]:       1133      1326         0         0       569       604         0         0         0         0         0         0         0         0         0         0
dram[26]:       1050      1380         0         0       553       541         0         0         0         0         0         0         0         0         0         0
dram[27]:       1056      1368         0         0       512       607         0         0         0         0         0         0         0         0         0         0
dram[28]:       1119      1464         0         0       587       602         0         0         0         0         0         0         0         0         0         0
dram[29]:       1112      1251         0         0       521       452         0         0         0         0         0         0         0         0         0         0
dram[30]:       1062      1148         0         0       543       411         0         0         0         0         0         0         0         0         0         0
dram[31]:       1083      1112         0         0       517       487         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295838 n_act=6 n_pre=2 n_ref_event=0 n_req=583 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1147 bw_util=0.0005063
n_activity=2894 dram_eff=0.4019
bk0: 8a 2296388i bk1: 8a 2296644i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296641i bk5: 0a 2296669i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989708
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992945
Bank_Level_Parallism = 1.016064
Bank_Level_Parallism_Col = 1.016282
Bank_Level_Parallism_Ready = 1.003439
write_to_read_ratio_blp_rw_average = 0.976481
GrpLevelPara = 1.016282 

BW Util details:
bwutil = 0.000506 
total_CMD = 2297009 
util_bw = 1163 
Wasted_Col = 1054 
Wasted_Row = 24 
Idle = 2294768 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 994 
rwq = 0 
CCDLc_limit_alone = 994 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295838 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1147 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 583 
total_req = 1163 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1163 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0019016
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295696 n_act=7 n_pre=3 n_ref_event=0 n_req=652 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1287 bw_util=0.0005673
n_activity=3346 dram_eff=0.3894
bk0: 8a 2296386i bk1: 8a 2296645i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296435i bk5: 0a 2296673i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989264
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992138
Bank_Level_Parallism = 1.013519
Bank_Level_Parallism_Col = 1.013754
Bank_Level_Parallism_Ready = 1.003837
write_to_read_ratio_blp_rw_average = 0.978964
GrpLevelPara = 1.013754 

BW Util details:
bwutil = 0.000567 
total_CMD = 2297009 
util_bw = 1303 
Wasted_Col = 1176 
Wasted_Row = 36 
Idle = 2294494 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1107 
rwq = 0 
CCDLc_limit_alone = 1107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295696 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287 
n_act = 7 
n_pre = 3 
n_ref = 0 
n_req = 652 
total_req = 1303 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1303 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0022599
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295716 n_act=6 n_pre=2 n_ref_event=0 n_req=641 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1269 bw_util=0.0005594
n_activity=3194 dram_eff=0.4023
bk0: 8a 2296459i bk1: 8a 2296637i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296422i bk5: 0a 2296667i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990640
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993600
Bank_Level_Parallism = 1.018390
Bank_Level_Parallism_Col = 1.018618
Bank_Level_Parallism_Ready = 1.004669
write_to_read_ratio_blp_rw_average = 0.978486
GrpLevelPara = 1.018618 

BW Util details:
bwutil = 0.000559 
total_CMD = 2297009 
util_bw = 1285 
Wasted_Col = 1138 
Wasted_Row = 24 
Idle = 2294562 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1078 
rwq = 0 
CCDLc_limit_alone = 1078 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295716 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1269 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 641 
total_req = 1285 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1285 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000559 
Either_Row_CoL_Bus_Util = 0.000563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0020087
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295714 n_act=6 n_pre=2 n_ref_event=0 n_req=645 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1271 bw_util=0.0005603
n_activity=3253 dram_eff=0.3956
bk0: 8a 2296424i bk1: 8a 2296687i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296406i bk5: 0a 2296673i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990698
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993641
Bank_Level_Parallism = 1.027217
Bank_Level_Parallism_Col = 1.027557
Bank_Level_Parallism_Ready = 1.007770
write_to_read_ratio_blp_rw_average = 0.978288
GrpLevelPara = 1.027557 

BW Util details:
bwutil = 0.000560 
total_CMD = 2297009 
util_bw = 1287 
Wasted_Col = 1114 
Wasted_Row = 24 
Idle = 2294584 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1054 
rwq = 0 
CCDLc_limit_alone = 1054 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295714 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1271 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 645 
total_req = 1287 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1287 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000560 
Either_Row_CoL_Bus_Util = 0.000564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00192119
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295713 n_act=6 n_pre=2 n_ref_event=0 n_req=643 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1272 bw_util=0.0005607
n_activity=3204 dram_eff=0.402
bk0: 8a 2296437i bk1: 8a 2296658i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296401i bk5: 0a 2296675i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990669
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993620
Bank_Level_Parallism = 1.028290
Bank_Level_Parallism_Col = 1.028643
Bank_Level_Parallism_Ready = 1.003106
write_to_read_ratio_blp_rw_average = 0.978414
GrpLevelPara = 1.028643 

BW Util details:
bwutil = 0.000561 
total_CMD = 2297009 
util_bw = 1288 
Wasted_Col = 1127 
Wasted_Row = 24 
Idle = 2294570 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1067 
rwq = 0 
CCDLc_limit_alone = 1067 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295713 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1272 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 643 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1288 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00227078
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295659 n_act=6 n_pre=2 n_ref_event=0 n_req=642 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1326 bw_util=0.0005842
n_activity=3219 dram_eff=0.4169
bk0: 8a 2296429i bk1: 8a 2296611i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296323i bk5: 0a 2296674i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990654
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.026827
Bank_Level_Parallism_Col = 1.026336
Bank_Level_Parallism_Ready = 1.003726
write_to_read_ratio_blp_rw_average = 0.979560
GrpLevelPara = 1.026336 

BW Util details:
bwutil = 0.000584 
total_CMD = 2297009 
util_bw = 1342 
Wasted_Col = 1208 
Wasted_Row = 22 
Idle = 2294437 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1148 
rwq = 0 
CCDLc_limit_alone = 1148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295659 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1326 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 642 
total_req = 1342 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1342 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000588 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0026848
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295652 n_act=6 n_pre=2 n_ref_event=0 n_req=646 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1333 bw_util=0.0005873
n_activity=3151 dram_eff=0.4281
bk0: 8a 2296418i bk1: 8a 2296594i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296327i bk5: 0a 2296676i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990712
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993651
Bank_Level_Parallism = 1.028935
Bank_Level_Parallism_Col = 1.026869
Bank_Level_Parallism_Ready = 1.002965
write_to_read_ratio_blp_rw_average = 0.979751
GrpLevelPara = 1.026869 

BW Util details:
bwutil = 0.000587 
total_CMD = 2297009 
util_bw = 1349 
Wasted_Col = 1224 
Wasted_Row = 19 
Idle = 2294417 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 33 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1170 
rwq = 0 
CCDLc_limit_alone = 1170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295652 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1333 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 646 
total_req = 1349 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1349 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000587 
Either_Row_CoL_Bus_Util = 0.000591 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00286982
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295682 n_act=6 n_pre=2 n_ref_event=0 n_req=646 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1305 bw_util=0.0005751
n_activity=3069 dram_eff=0.4304
bk0: 8a 2296428i bk1: 8a 2296665i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296317i bk5: 0a 2296671i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990712
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993651
Bank_Level_Parallism = 1.043740
Bank_Level_Parallism_Col = 1.038788
Bank_Level_Parallism_Ready = 1.004542
write_to_read_ratio_blp_rw_average = 0.978990
GrpLevelPara = 1.038788 

BW Util details:
bwutil = 0.000575 
total_CMD = 2297009 
util_bw = 1321 
Wasted_Col = 1159 
Wasted_Row = 12 
Idle = 2294517 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1108 
rwq = 0 
CCDLc_limit_alone = 1108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295682 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1305 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 646 
total_req = 1321 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1321 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000578 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001507 
queue_avg = 0.002619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00261949
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295680 n_act=6 n_pre=2 n_ref_event=0 n_req=649 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1307 bw_util=0.000576
n_activity=3045 dram_eff=0.4345
bk0: 8a 2296419i bk1: 8a 2296715i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296341i bk5: 0a 2296617i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990755
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993681
Bank_Level_Parallism = 1.079068
Bank_Level_Parallism_Col = 1.074183
Bank_Level_Parallism_Ready = 1.010582
write_to_read_ratio_blp_rw_average = 0.978206
GrpLevelPara = 1.074183 

BW Util details:
bwutil = 0.000576 
total_CMD = 2297009 
util_bw = 1323 
Wasted_Col = 1068 
Wasted_Row = 12 
Idle = 2294606 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1017 
rwq = 0 
CCDLc_limit_alone = 1017 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295680 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1307 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 649 
total_req = 1323 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1323 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000576 
Either_Row_CoL_Bus_Util = 0.000579 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001505 
queue_avg = 0.002292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00229168
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295692 n_act=6 n_pre=2 n_ref_event=0 n_req=649 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1293 bw_util=0.0005699
n_activity=3078 dram_eff=0.4253
bk0: 8a 2296427i bk1: 8a 2296740i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296362i bk5: 0a 2296596i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990755
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993681
Bank_Level_Parallism = 1.054800
Bank_Level_Parallism_Col = 1.051101
Bank_Level_Parallism_Ready = 1.004584
write_to_read_ratio_blp_rw_average = 0.978396
GrpLevelPara = 1.051101 

BW Util details:
bwutil = 0.000570 
total_CMD = 2297009 
util_bw = 1309 
Wasted_Col = 1103 
Wasted_Row = 15 
Idle = 2294582 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1052 
rwq = 0 
CCDLc_limit_alone = 1052 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295692 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1293 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 649 
total_req = 1309 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1309 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000570 
Either_Row_CoL_Bus_Util = 0.000573 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00242054
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295732 n_act=6 n_pre=2 n_ref_event=0 n_req=647 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1255 bw_util=0.0005533
n_activity=2833 dram_eff=0.4486
bk0: 8a 2296418i bk1: 8a 2296725i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296366i bk5: 0a 2296666i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990726
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993661
Bank_Level_Parallism = 1.095196
Bank_Level_Parallism_Col = 1.090189
Bank_Level_Parallism_Ready = 1.011802
write_to_read_ratio_blp_rw_average = 0.977123
GrpLevelPara = 1.090189 

BW Util details:
bwutil = 0.000553 
total_CMD = 2297009 
util_bw = 1271 
Wasted_Col = 1007 
Wasted_Row = 12 
Idle = 2294719 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 961 
rwq = 0 
CCDLc_limit_alone = 961 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295732 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1255 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 647 
total_req = 1271 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1271 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000556 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001566 
queue_avg = 0.002467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00246669
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295714 n_act=6 n_pre=2 n_ref_event=0 n_req=650 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1273 bw_util=0.0005612
n_activity=2889 dram_eff=0.4462
bk0: 8a 2296432i bk1: 8a 2296689i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296358i bk5: 0a 2296667i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990769
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.087794
Bank_Level_Parallism_Col = 1.082830
Bank_Level_Parallism_Ready = 1.010861
write_to_read_ratio_blp_rw_average = 0.977567
GrpLevelPara = 1.082830 

BW Util details:
bwutil = 0.000561 
total_CMD = 2297009 
util_bw = 1289 
Wasted_Col = 1034 
Wasted_Row = 12 
Idle = 2294674 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 990 
rwq = 0 
CCDLc_limit_alone = 990 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295714 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1273 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 650 
total_req = 1289 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1289 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000564 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001544 
queue_avg = 0.002459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00245885
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295636 n_act=6 n_pre=2 n_ref_event=0 n_req=652 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1351 bw_util=0.0005951
n_activity=2999 dram_eff=0.4558
bk0: 8a 2296306i bk1: 8a 2296647i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296365i bk5: 0a 2296671i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990798
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993711
Bank_Level_Parallism = 1.086554
Bank_Level_Parallism_Col = 1.081442
Bank_Level_Parallism_Ready = 1.008778
write_to_read_ratio_blp_rw_average = 0.978930
GrpLevelPara = 1.081442 

BW Util details:
bwutil = 0.000595 
total_CMD = 2297009 
util_bw = 1367 
Wasted_Col = 1105 
Wasted_Row = 12 
Idle = 2294525 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1063 
rwq = 0 
CCDLc_limit_alone = 1063 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295636 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1351 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 652 
total_req = 1367 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1367 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000595 
Either_Row_CoL_Bus_Util = 0.000598 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001457 
queue_avg = 0.002609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00260948
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295640 n_act=6 n_pre=2 n_ref_event=0 n_req=652 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1346 bw_util=0.0005929
n_activity=3004 dram_eff=0.4534
bk0: 8a 2296311i bk1: 8a 2296637i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296362i bk5: 0a 2296673i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990798
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993711
Bank_Level_Parallism = 1.067904
Bank_Level_Parallism_Col = 1.065313
Bank_Level_Parallism_Ready = 1.011013
write_to_read_ratio_blp_rw_average = 0.979291
GrpLevelPara = 1.065313 

BW Util details:
bwutil = 0.000593 
total_CMD = 2297009 
util_bw = 1362 
Wasted_Col = 1154 
Wasted_Row = 17 
Idle = 2294476 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1103 
rwq = 0 
CCDLc_limit_alone = 1103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295640 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1346 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 652 
total_req = 1362 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1362 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000593 
Either_Row_CoL_Bus_Util = 0.000596 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000730 
queue_avg = 0.002735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0027353
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295629 n_act=6 n_pre=2 n_ref_event=0 n_req=652 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1356 bw_util=0.0005973
n_activity=3103 dram_eff=0.4422
bk0: 8a 2296300i bk1: 8a 2296638i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296360i bk5: 0a 2296671i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990798
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993711
Bank_Level_Parallism = 1.050618
Bank_Level_Parallism_Col = 1.049161
Bank_Level_Parallism_Ready = 1.008746
write_to_read_ratio_blp_rw_average = 0.979711
GrpLevelPara = 1.049161 

BW Util details:
bwutil = 0.000597 
total_CMD = 2297009 
util_bw = 1372 
Wasted_Col = 1196 
Wasted_Row = 20 
Idle = 2294421 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1144 
rwq = 0 
CCDLc_limit_alone = 1144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295629 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1356 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 652 
total_req = 1372 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1372 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000597 
Either_Row_CoL_Bus_Util = 0.000601 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0027797
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295632 n_act=6 n_pre=2 n_ref_event=0 n_req=653 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1353 bw_util=0.000596
n_activity=3082 dram_eff=0.4442
bk0: 8a 2296300i bk1: 8a 2296642i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296361i bk5: 0a 2296671i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990812
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993721
Bank_Level_Parallism = 1.051510
Bank_Level_Parallism_Col = 1.048009
Bank_Level_Parallism_Ready = 1.005844
write_to_read_ratio_blp_rw_average = 0.979703
GrpLevelPara = 1.048009 

BW Util details:
bwutil = 0.000596 
total_CMD = 2297009 
util_bw = 1369 
Wasted_Col = 1199 
Wasted_Row = 14 
Idle = 2294427 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1139 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295632 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1353 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 653 
total_req = 1369 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1369 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00285328
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295782 n_act=6 n_pre=2 n_ref_event=0 n_req=588 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1203 bw_util=0.0005307
n_activity=2829 dram_eff=0.4309
bk0: 8a 2296522i bk1: 8a 2296669i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296356i bk5: 0a 2296669i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993007
Bank_Level_Parallism = 1.051988
Bank_Level_Parallism_Col = 1.050353
Bank_Level_Parallism_Ready = 1.007383
write_to_read_ratio_blp_rw_average = 0.977032
GrpLevelPara = 1.050353 

BW Util details:
bwutil = 0.000531 
total_CMD = 2297009 
util_bw = 1219 
Wasted_Col = 1051 
Wasted_Row = 19 
Idle = 2294720 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 991 
rwq = 0 
CCDLc_limit_alone = 991 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295782 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1203 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 588 
total_req = 1219 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1219 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000531 
Either_Row_CoL_Bus_Util = 0.000534 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00231954
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295926 n_act=6 n_pre=2 n_ref_event=0 n_req=524 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1060 bw_util=0.0004684
n_activity=2446 dram_eff=0.4399
bk0: 8a 2296528i bk1: 8a 2296640i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296577i bk5: 0a 2296680i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988550
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.093750
Bank_Level_Parallism_Col = 1.088981
Bank_Level_Parallism_Ready = 1.013941
write_to_read_ratio_blp_rw_average = 0.973099
GrpLevelPara = 1.088981 

BW Util details:
bwutil = 0.000468 
total_CMD = 2297009 
util_bw = 1076 
Wasted_Col = 862 
Wasted_Row = 14 
Idle = 2295057 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 811 
rwq = 0 
CCDLc_limit_alone = 811 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295926 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1060 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 524 
total_req = 1076 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1076 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000923 
queue_avg = 0.001951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0019508
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295964 n_act=6 n_pre=2 n_ref_event=0 n_req=524 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1021 bw_util=0.0004515
n_activity=2488 dram_eff=0.4168
bk0: 8a 2296637i bk1: 8a 2296649i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296558i bk5: 0a 2296678i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988550
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.075462
Bank_Level_Parallism_Col = 1.076676
Bank_Level_Parallism_Ready = 1.013500
write_to_read_ratio_blp_rw_average = 0.972118
GrpLevelPara = 1.076676 

BW Util details:
bwutil = 0.000451 
total_CMD = 2297009 
util_bw = 1037 
Wasted_Col = 834 
Wasted_Row = 24 
Idle = 2295114 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 774 
rwq = 0 
CCDLc_limit_alone = 774 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295964 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1021 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 524 
total_req = 1037 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1037 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000451 
Either_Row_CoL_Bus_Util = 0.000455 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0017919
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295981 n_act=6 n_pre=2 n_ref_event=0 n_req=516 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1004 bw_util=0.0004441
n_activity=2417 dram_eff=0.422
bk0: 8a 2296644i bk1: 8a 2296645i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296557i bk5: 0a 2296682i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988372
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992000
Bank_Level_Parallism = 1.050883
Bank_Level_Parallism_Col = 1.051688
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.972574
GrpLevelPara = 1.051688 

BW Util details:
bwutil = 0.000444 
total_CMD = 2297009 
util_bw = 1020 
Wasted_Col = 882 
Wasted_Row = 24 
Idle = 2295083 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 822 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295981 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1004 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 516 
total_req = 1020 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1020 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00188419
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295971 n_act=6 n_pre=2 n_ref_event=0 n_req=519 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1014 bw_util=0.0004484
n_activity=2417 dram_eff=0.4261
bk0: 8a 2296645i bk1: 8a 2296642i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296546i bk5: 0a 2296681i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988439
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992048
Bank_Level_Parallism = 1.060811
Bank_Level_Parallism_Col = 1.061774
Bank_Level_Parallism_Ready = 1.005825
write_to_read_ratio_blp_rw_average = 0.972545
GrpLevelPara = 1.061774 

BW Util details:
bwutil = 0.000448 
total_CMD = 2297009 
util_bw = 1030 
Wasted_Col = 870 
Wasted_Row = 24 
Idle = 2295085 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 810 
rwq = 0 
CCDLc_limit_alone = 810 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295971 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1014 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 519 
total_req = 1030 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1030 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000448 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00183499
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295980 n_act=6 n_pre=2 n_ref_event=0 n_req=518 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1005 bw_util=0.0004445
n_activity=2490 dram_eff=0.41
bk0: 8a 2296656i bk1: 8a 2296647i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296554i bk5: 0a 2296680i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988417
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992032
Bank_Level_Parallism = 1.030659
Bank_Level_Parallism_Col = 1.031137
Bank_Level_Parallism_Ready = 1.005877
write_to_read_ratio_blp_rw_average = 0.973015
GrpLevelPara = 1.031137 

BW Util details:
bwutil = 0.000444 
total_CMD = 2297009 
util_bw = 1021 
Wasted_Col = 912 
Wasted_Row = 24 
Idle = 2295052 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 852 
rwq = 0 
CCDLc_limit_alone = 852 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295980 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1005 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 518 
total_req = 1021 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1021 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00169351
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2295976 n_act=6 n_pre=2 n_ref_event=0 n_req=518 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1009 bw_util=0.0004462
n_activity=2405 dram_eff=0.4262
bk0: 8a 2296641i bk1: 8a 2296649i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296546i bk5: 0a 2296679i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988417
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992032
Bank_Level_Parallism = 1.058121
Bank_Level_Parallism_Col = 1.059041
Bank_Level_Parallism_Ready = 1.007805
write_to_read_ratio_blp_rw_average = 0.972588
GrpLevelPara = 1.059041 

BW Util details:
bwutil = 0.000446 
total_CMD = 2297009 
util_bw = 1025 
Wasted_Col = 878 
Wasted_Row = 24 
Idle = 2295082 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 820 
rwq = 0 
CCDLc_limit_alone = 820 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2295976 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1009 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 518 
total_req = 1025 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1025 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000446 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00195689
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2296018 n_act=6 n_pre=2 n_ref_event=0 n_req=514 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=967 bw_util=0.0004279
n_activity=2440 dram_eff=0.4029
bk0: 8a 2296644i bk1: 8a 2296648i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296563i bk5: 0a 2296769i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988327
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991968
Bank_Level_Parallism = 1.037716
Bank_Level_Parallism_Col = 1.038335
Bank_Level_Parallism_Ready = 1.010173
write_to_read_ratio_blp_rw_average = 0.971522
GrpLevelPara = 1.038335 

BW Util details:
bwutil = 0.000428 
total_CMD = 2297009 
util_bw = 983 
Wasted_Col = 849 
Wasted_Row = 24 
Idle = 2295153 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 792 
rwq = 0 
CCDLc_limit_alone = 792 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2296018 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 967 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 514 
total_req = 983 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 983 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000431 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00149281
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2296038 n_act=6 n_pre=2 n_ref_event=0 n_req=516 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=947 bw_util=0.0004192
n_activity=2431 dram_eff=0.3961
bk0: 8a 2296643i bk1: 8a 2296642i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296609i bk5: 0a 2296764i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988372
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992000
Bank_Level_Parallism = 1.043526
Bank_Level_Parallism_Col = 1.044258
Bank_Level_Parallism_Ready = 1.011423
write_to_read_ratio_blp_rw_average = 0.970868
GrpLevelPara = 1.044258 

BW Util details:
bwutil = 0.000419 
total_CMD = 2297009 
util_bw = 963 
Wasted_Col = 828 
Wasted_Row = 24 
Idle = 2295194 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2296038 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 947 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 516 
total_req = 963 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 963 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00142794
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2296045 n_act=6 n_pre=2 n_ref_event=0 n_req=515 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=940 bw_util=0.0004162
n_activity=2449 dram_eff=0.3904
bk0: 8a 2296644i bk1: 8a 2296629i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296675i bk5: 0a 2296747i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988349
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991984
Bank_Level_Parallism = 1.043869
Bank_Level_Parallism_Col = 1.044622
Bank_Level_Parallism_Ready = 1.011506
write_to_read_ratio_blp_rw_average = 0.970252
GrpLevelPara = 1.044622 

BW Util details:
bwutil = 0.000416 
total_CMD = 2297009 
util_bw = 956 
Wasted_Col = 798 
Wasted_Row = 24 
Idle = 2295231 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 738 
rwq = 0 
CCDLc_limit_alone = 738 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2296045 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 940 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 515 
total_req = 956 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 956 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000416 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00115977
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2296019 n_act=6 n_pre=2 n_ref_event=0 n_req=514 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=966 bw_util=0.0004275
n_activity=2480 dram_eff=0.396
bk0: 8a 2296659i bk1: 8a 2296565i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296651i bk5: 0a 2296769i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988327
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991968
Bank_Level_Parallism = 1.055956
Bank_Level_Parallism_Col = 1.056901
Bank_Level_Parallism_Ready = 1.008147
write_to_read_ratio_blp_rw_average = 0.970704
GrpLevelPara = 1.056901 

BW Util details:
bwutil = 0.000428 
total_CMD = 2297009 
util_bw = 982 
Wasted_Col = 799 
Wasted_Row = 24 
Idle = 2295204 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2296019 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 966 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 514 
total_req = 982 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 982 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000431 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00141184
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2296029 n_act=6 n_pre=2 n_ref_event=0 n_req=513 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=956 bw_util=0.0004232
n_activity=2503 dram_eff=0.3883
bk0: 8a 2296671i bk1: 8a 2296594i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296649i bk5: 0a 2296750i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988304
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991952
Bank_Level_Parallism = 1.063170
Bank_Level_Parallism_Col = 1.059395
Bank_Level_Parallism_Ready = 1.010288
write_to_read_ratio_blp_rw_average = 0.970303
GrpLevelPara = 1.059395 

BW Util details:
bwutil = 0.000423 
total_CMD = 2297009 
util_bw = 972 
Wasted_Col = 784 
Wasted_Row = 17 
Idle = 2295236 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 726 
rwq = 0 
CCDLc_limit_alone = 726 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2296029 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 956 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 513 
total_req = 972 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 972 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000423 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00134566
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2296043 n_act=6 n_pre=2 n_ref_event=0 n_req=514 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=943 bw_util=0.0004175
n_activity=2373 dram_eff=0.4041
bk0: 8a 2296647i bk1: 8a 2296588i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296673i bk5: 0a 2296760i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988327
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991968
Bank_Level_Parallism = 1.071754
Bank_Level_Parallism_Col = 1.068667
Bank_Level_Parallism_Ready = 1.007299
write_to_read_ratio_blp_rw_average = 0.969994
GrpLevelPara = 1.068667 

BW Util details:
bwutil = 0.000417 
total_CMD = 2297009 
util_bw = 959 
Wasted_Col = 779 
Wasted_Row = 18 
Idle = 2295253 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2296043 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 943 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 514 
total_req = 959 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 959 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000421 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001035 
queue_avg = 0.001436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00143622
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2296055 n_act=6 n_pre=2 n_ref_event=0 n_req=511 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=931 bw_util=0.0004123
n_activity=2380 dram_eff=0.3979
bk0: 8a 2296646i bk1: 8a 2296612i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296673i bk5: 0a 2296765i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988258
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991919
Bank_Level_Parallism = 1.061962
Bank_Level_Parallism_Col = 1.058721
Bank_Level_Parallism_Ready = 1.007392
write_to_read_ratio_blp_rw_average = 0.969767
GrpLevelPara = 1.058721 

BW Util details:
bwutil = 0.000412 
total_CMD = 2297009 
util_bw = 947 
Wasted_Col = 778 
Wasted_Row = 18 
Idle = 2295266 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 727 
rwq = 0 
CCDLc_limit_alone = 727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2296055 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 931 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 511 
total_req = 947 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 947 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001048 
queue_avg = 0.001407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00140748
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2296022 n_act=6 n_pre=2 n_ref_event=0 n_req=516 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=964 bw_util=0.0004266
n_activity=2579 dram_eff=0.38
bk0: 8a 2296653i bk1: 8a 2296612i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296669i bk5: 0a 2296716i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988372
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992000
Bank_Level_Parallism = 1.024233
Bank_Level_Parallism_Col = 1.019608
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.971678
GrpLevelPara = 1.019608 

BW Util details:
bwutil = 0.000427 
total_CMD = 2297009 
util_bw = 980 
Wasted_Col = 861 
Wasted_Row = 16 
Idle = 2295152 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 802 
rwq = 0 
CCDLc_limit_alone = 802 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2296022 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 964 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 516 
total_req = 980 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 980 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001013 
queue_avg = 0.001123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00112276
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297009 n_nop=2296014 n_act=6 n_pre=2 n_ref_event=0 n_req=516 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=972 bw_util=0.0004301
n_activity=2579 dram_eff=0.3831
bk0: 8a 2296647i bk1: 8a 2296615i bk2: 0a 2297009i bk3: 0a 2297009i bk4: 0a 2296679i bk5: 0a 2296686i bk6: 0a 2297009i bk7: 0a 2297009i bk8: 0a 2297009i bk9: 0a 2297009i bk10: 0a 2297009i bk11: 0a 2297009i bk12: 0a 2297009i bk13: 0a 2297009i bk14: 0a 2297009i bk15: 0a 2297009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988372
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992000
Bank_Level_Parallism = 1.019597
Bank_Level_Parallism_Col = 1.014997
Bank_Level_Parallism_Ready = 1.003036
write_to_read_ratio_blp_rw_average = 0.972148
GrpLevelPara = 1.014997 

BW Util details:
bwutil = 0.000430 
total_CMD = 2297009 
util_bw = 988 
Wasted_Col = 884 
Wasted_Row = 16 
Idle = 2295121 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 831 
rwq = 0 
CCDLc_limit_alone = 831 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297009 
n_nop = 2296014 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 972 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 516 
total_req = 988 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 988 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000433 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001005 
queue_avg = 0.001367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.001367

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1726, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1886, Miss = 28, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 896, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 706, Miss = 8, Miss_rate = 0.011, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 578, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 43104
L2_total_cache_misses = 532
L2_total_cache_miss_rate = 0.0123
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36896
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=48224
icnt_total_pkts_simt_to_mem=48224
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 48224
Req_Network_cycles = 3059077
Req_Network_injected_packets_per_cycle =       0.0158 
Req_Network_conflicts_per_cycle =       0.0038
Req_Network_conflicts_per_cycle_util =       0.6926
Req_Bank_Level_Parallism =       2.8955
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0033
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 48224
Reply_Network_cycles = 3059077
Reply_Network_injected_packets_per_cycle =        0.0158
Reply_Network_conflicts_per_cycle =        0.1333
Reply_Network_conflicts_per_cycle_util =      23.4299
Reply_Bank_Level_Parallism =       2.7718
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0365
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 49 min, 34 sec (10174 sec)
gpgpu_simulation_rate = 54406 (inst/sec)
gpgpu_simulation_rate = 300 (cycle/sec)
gpgpu_silicon_slowdown = 3773333x
GPGPU-Sim: detected inactive GPU simulation thread
Digest = c58f7b5fc58f7b5f9f8c7b5dc58f7b5fcd977611c58f7b5fcd977611a794760f
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef8ebcbe8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffef8ebcca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef8ebcbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef8ebcbd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef8ebcbc8..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffef8ebcbc4..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 3: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1529204
gpu_sim_insn = 276763788
gpu_ipc =     180.9855
gpu_tot_sim_cycle = 4588281
gpu_tot_sim_insn = 830291364
gpu_tot_ipc =     180.9591
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4923% 
gpu_tot_occupancy = 12.4923% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0158
partiton_level_parallism_total  =       0.0158
partiton_level_parallism_util =       2.8005
partiton_level_parallism_util_total  =       2.8631
L2_BW  =       0.5712 GB/Sec
L2_BW_total  =       0.5711 GB/Sec
gpu_total_sim_rate=61874

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 820248
	L1D_total_cache_misses = 34584
	L1D_total_cache_miss_rate = 0.0422
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 785664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 672
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 792576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27672

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267387, 267350, 267350, 267350, 267350, 267350, 267350, 267350, 
gpgpu_n_tot_thrd_icount = 830741376
gpgpu_n_tot_w_icount = 25960668
gpgpu_n_stall_shd_mem = 2250984
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9312
gpgpu_n_mem_write_global = 63024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3161088
gpgpu_n_store_insn = 58440
gpgpu_n_shmem_insn = 34652160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1492992
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 720672
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84950	W0_Idle:227850	W0_Scoreboard:47184784	W1:444	W2:12288	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25653312
single_issue_nums: WS0:6416844	WS1:6416400	WS2:6416400	WS3:6416400	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49920 {8:6240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1389696 {8:35352,40:27672,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249600 {40:6240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504192 {8:63024,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122880 {40:3072,}
maxmflatency = 1853 
max_icnt2mem_latency = 315 
maxmrqlatency = 70 
max_icnt2sh_latency = 1195 
averagemflatency = 410 
avg_icnt2mem_latency = 30 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 148 
mrq_lat_table:3983 	3841 	5264 	5493 	7198 	1887 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22723 	30684 	18068 	861 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25672 	5171 	2773 	26719 	3668 	2419 	5606 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14458 	3135 	4172 	5888 	6410 	9568 	12823 	11958 	3833 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	38 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       187         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1515492   1515507         0         0   1523411   1522746         0         0   1523414   1522750         0         0         0         0         0         0 
dram[1]:   1515492   1515534         0         0   1521527   1522743         0         0   1523411   1522746         0         0         0         0         0         0 
dram[2]:   1516902   1516398         0         0   1521519   1522931         0         0   1521527   1522743         0         0         0         0         0         0 
dram[3]:   1516923   1516402         0         0   1521514   1522927         0         0   1521519   1522931         0         0         0         0         0         0 
dram[4]:   1516834   1516378         0         0   1521506   1522923         0         0   1521514   1522927         0         0         0         0         0         0 
dram[5]:   1517546   1517208         0         0   1521503   1522919         0         0   1521506   1522923         0         0         0         0         0         0 
dram[6]:   1517450   1517240         0         0   1521879   1522915         0         0   1521503   1522919         0         0         0         0         0         0 
dram[7]:   1517476   1516068         0         0   1521871   1522912         0         0   1521879   1522915         0         0         0         0         0         0 
dram[8]:   1517381   1516088         0         0   1521864   1522907         0         0   1521871   1522912         0         0         0         0         0         0 
dram[9]:   1517389   1516108         0         0   1521856   1522843         0         0   1521864   1522907         0         0         0         0         0         0 
dram[10]:   1517297   1516036         0         0   1522670   1522840         0         0   1521856   1522843         0         0         0         0         0         0 
dram[11]:   1517318   1516040         0         0   1522718   1522836         0         0   1522670   1522840         0         0         0         0         0         0 
dram[12]:   1517623   1516682         0         0   1522711   1522833         0         0   1522718   1522836         0         0         0         0         0         0 
dram[13]:   1517653   1516687         0         0   1522703   1522829         0         0   1522711   1522833         0         0         0         0         0         0 
dram[14]:   1517786   1516230         0         0   1522410   1522825         0         0   1522703   1522829         0         0         0         0         0         0 
dram[15]:   1517807   1516253         0         0   1522402   1522822         0         0   1522410   1522825         0         0         0         0         0         0 
dram[16]:   1515727   1514571         0         0   1522397   1522818         0         0   1522402   1522822         0         0         0         0         0         0 
dram[17]:   1515751   1515178         0         0   1522389   1522815         0         0   1522397   1522818         0         0         0         0         0         0 
dram[18]:   1516486   1516009         0         0   1522382   1522811         0         0   1522389   1522815         0         0         0         0         0         0 
dram[19]:   1516483   1516016         0         0   1522695   1523253         0         0   1522382   1522811         0         0         0         0         0         0 
dram[20]:   1516481   1515984         0         0   1522687   1523249         0         0   1522695   1523253         0         0         0         0         0         0 
dram[21]:   1516478   1515991         0         0   1522679   1523248         0         0   1522687   1523249         0         0         0         0         0         0 
dram[22]:   1516477   1516056         0         0   1522674   1523244         0         0   1522679   1523248         0         0         0         0         0         0 
dram[23]:   1516474   1516060         0         0   1522670   1523241         0         0   1522674   1523244         0         0         0         0         0         0 
dram[24]:   1516472   1516077         0         0   1522774   1523237         0         0   1522670   1523241         0         0         0         0         0         0 
dram[25]:   1516469   1516100         0         0   1522770   1523236         0         0   1522774   1523237         0         0         0         0         0         0 
dram[26]:   1516466   1516619         0         0   1522766   1523233         0         0   1522770   1523236         0         0         0         0         0         0 
dram[27]:   1516466   1516623         0         0   1522763   1523232         0         0   1522766   1523233         0         0         0         0         0         0 
dram[28]:   1517618   1517122         0         0   1522759   1523229         0         0   1522763   1523232         0         0         0         0         0         0 
dram[29]:   1517645   1517126         0         0   1522755   1523225         0         0   1522759   1523229         0         0         0         0         0         0 
dram[30]:   1517177   1516839         0         0   1522751   1523415         0         0   1522755   1523225         0         0         0         0         0         0 
dram[31]:   1517177   1516863         0         0   1522747   1523413         0         0   1522751   1523415         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 97.500000 67.000000      -nan      -nan 126.000000 128.000000      -nan      -nan 123.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 69.666664 66.500000      -nan      -nan 188.000000 127.000000      -nan      -nan 126.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.500000 66.500000      -nan      -nan 190.000000 125.000000      -nan      -nan 188.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 99.500000 64.500000      -nan      -nan 191.000000 126.000000      -nan      -nan 190.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 99.000000 65.500000      -nan      -nan 189.000000 125.000000      -nan      -nan 191.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 98.500000 66.500000      -nan      -nan 187.000000 125.000000      -nan      -nan 189.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 66.000000      -nan      -nan 189.000000 125.000000      -nan      -nan 187.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 66.500000      -nan      -nan 188.000000 125.000000      -nan      -nan 189.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 66.000000      -nan      -nan 189.000000 128.000000      -nan      -nan 188.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 66.500000      -nan      -nan 188.000000 128.000000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 66.000000      -nan      -nan 187.000000 128.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 99.500000 67.000000      -nan      -nan 189.000000 128.000000      -nan      -nan 187.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan 188.000000 128.000000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 99.500000 68.000000      -nan      -nan 189.000000 128.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan 188.000000 128.000000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan 189.000000 128.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 67.500000      -nan      -nan 188.000000 128.000000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 66.500000      -nan      -nan 127.000000 128.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 67.500000 67.000000      -nan      -nan 127.000000 128.000000      -nan      -nan 127.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 66.500000      -nan      -nan 127.000000 120.000000      -nan      -nan 127.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 67.000000      -nan      -nan 128.000000 121.000000      -nan      -nan 127.000000 120.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 66.500000      -nan      -nan 128.000000 121.000000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 66.500000      -nan      -nan 128.000000 121.000000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 66.500000      -nan      -nan 128.000000 117.000000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 66.500000      -nan      -nan 128.000000 119.000000      -nan      -nan 128.000000 117.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 66.500000      -nan      -nan 128.000000 118.000000      -nan      -nan 128.000000 119.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 67.500000 65.500000      -nan      -nan 128.000000 120.000000      -nan      -nan 128.000000 118.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.000000 67.000000      -nan      -nan 128.000000 117.000000      -nan      -nan 128.000000 120.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 66.500000 66.000000      -nan      -nan 128.000000 121.000000      -nan      -nan 128.000000 117.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 66.500000 66.500000      -nan      -nan 128.000000 117.000000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 67.000000 65.500000      -nan      -nan 128.000000 123.000000      -nan      -nan 128.000000 117.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 66.500000 66.000000      -nan      -nan 128.000000 123.000000      -nan      -nan 128.000000 123.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 27675/257 = 107.684822
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       402       238         0         0       261       246         0         0       238       246         0         0         0         0         0         0 
dram[1]:       411       237         0         0       398       246         0         0       259       246         0         0         0         0         0         0 
dram[2]:       372       244         0         0       408       245         0         0       396       246         0         0         0         0         0         0 
dram[3]:       389       222         0         0       417       243         0         0       407       245         0         0         0         0         0         0 
dram[4]:       386       232         0         0       415       239         0         0       412       243         0         0         0         0         0         0 
dram[5]:       384       253         0         0       453       236         0         0       414       239         0         0         0         0         0         0 
dram[6]:       388       261         0         0       447       237         0         0       453       236         0         0         0         0         0         0 
dram[7]:       385       229         0         0       452       239         0         0       447       237         0         0         0         0         0         0 
dram[8]:       388       203         0         0       446       270         0         0       452       239         0         0         0         0         0         0 
dram[9]:       385       196         0         0       431       281         0         0       446       270         0         0         0         0         0         0 
dram[10]:       388       200         0         0       427       240         0         0       431       281         0         0         0         0         0         0 
dram[11]:       384       219         0         0       430       240         0         0       427       240         0         0         0         0         0         0 
dram[12]:       444       237         0         0       430       240         0         0       430       240         0         0         0         0         0         0 
dram[13]:       440       240         0         0       429       237         0         0       430       240         0         0         0         0         0         0 
dram[14]:       444       240         0         0       432       240         0         0       429       237         0         0         0         0         0         0 
dram[15]:       444       240         0         0       429       240         0         0       432       240         0         0         0         0         0         0 
dram[16]:       297       235         0         0       431       240         0         0       429       240         0         0         0         0         0         0 
dram[17]:       293       239         0         0       291       237         0         0       431       240         0         0         0         0         0         0 
dram[18]:       242       238         0         0       301       240         0         0       291       237         0         0         0         0         0         0 
dram[19]:       240       237         0         0       298       229         0         0       301       240         0         0         0         0         0         0 
dram[20]:       240       238         0         0       304       232         0         0       298       229         0         0         0         0         0         0 
dram[21]:       237       237         0         0       300       231         0         0       304       232         0         0         0         0         0         0 
dram[22]:       240       236         0         0       304       229         0         0       300       231         0         0         0         0         0         0 
dram[23]:       240       236         0         0       299       192         0         0       304       229         0         0         0         0         0         0 
dram[24]:       240       237         0         0       276       194         0         0       299       194         0         0         0         0         0         0 
dram[25]:       240       253         0         0       244       203         0         0       276       198         0         0         0         0         0         0 
dram[26]:       236       276         0         0       260       194         0         0       244       205         0         0         0         0         0         0 
dram[27]:       229       263         0         0       261       203         0         0       260       198         0         0         0         0         0         0 
dram[28]:       236       262         0         0       246       199         0         0       261       205         0         0         0         0         0         0 
dram[29]:       237       253         0         0       246       195         0         0       246       200         0         0         0         0         0         0 
dram[30]:       238       253         0         0       248       225         0         0       246       199         0         0         0         0         0         0 
dram[31]:       237       251         0         0       246       238         0         0       248       223         0         0         0         0         0         0 
total dram writes = 55317
min_bank_accesses = 0!
chip skew: 2025/1377 = 1.47
average mf latency per bank:
dram[0]:       1469       763    none      none         373       338    none      none         274       349    none      none      none      none      none      none  
dram[1]:        575       856    none      none        1125       371    none      none         362       340    none      none      none      none      none      none  
dram[2]:        646       781    none      none         259       350    none      none        1152       363    none      none      none      none      none      none  
dram[3]:        598       835    none      none         226       319    none      none         274       353    none      none      none      none      none      none  
dram[4]:        590      1189    none      none         275       288    none      none         241       330    none      none      none      none      none      none  
dram[5]:        621      1402    none      none         383       336    none      none         239       292    none      none      none      none      none      none  
dram[6]:        621      1358    none      none         350       288    none      none         378       343    none      none      none      none      none      none  
dram[7]:        597      1030    none      none         410       327    none      none         356       290    none      none      none      none      none      none  
dram[8]:        604      1078    none      none         275       559    none      none         394       329    none      none      none      none      none      none  
dram[9]:        751      1027    none      none         340       543    none      none         280       566    none      none      none      none      none      none  
dram[10]:        752      1128    none      none         350       575    none      none         363       521    none      none      none      none      none      none  
dram[11]:        724       881    none      none         348       390    none      none         374       482    none      none      none      none      none      none  
dram[12]:        541       961    none      none         257       610    none      none         359       380    none      none      none      none      none      none  
dram[13]:        538       931    none      none         335       433    none      none         263       599    none      none      none      none      none      none  
dram[14]:        618       951    none      none         275       505    none      none         330       495    none      none      none      none      none      none  
dram[15]:        602       853    none      none         331       472    none      none         256       519    none      none      none      none      none      none  
dram[16]:        780       843    none      none         333       500    none      none         331       497    none      none      none      none      none      none  
dram[17]:        746       864    none      none         192       355    none      none         339       541    none      none      none      none      none      none  
dram[18]:       1215       900    none      none         194       348    none      none         193       330    none      none      none      none      none      none  
dram[19]:       1165       915    none      none         188       721    none      none         201       312    none      none      none      none      none      none  
dram[20]:        908       884    none      none         199       358    none      none         200       617    none      none      none      none      none      none  
dram[21]:       1014      1004    none      none         190       541    none      none         205       320    none      none      none      none      none      none  
dram[22]:       1058       965    none      none         190       574    none      none         194       494    none      none      none      none      none      none  
dram[23]:        964      1083    none      none         202       499    none      none         194       572    none      none      none      none      none      none  
dram[24]:       1153       990    none      none         402       477    none      none         210       491    none      none      none      none      none      none  
dram[25]:        914       986    none      none         341       426    none      none         415       476    none      none      none      none      none      none  
dram[26]:        885      1003    none      none         322       458    none      none         359       426    none      none      none      none      none      none  
dram[27]:        849      1014    none      none         301       431    none      none         332       453    none      none      none      none      none      none  
dram[28]:        927      1053    none      none         372       432    none      none         296       416    none      none      none      none      none      none  
dram[29]:        896       962    none      none         331       382    none      none         379       422    none      none      none      none      none      none  
dram[30]:        865       861    none      none         382       286    none      none         331       374    none      none      none      none      none      none  
dram[31]:        948       799    none      none         359       286    none      none         335       260    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1244      1082         0         0       602       484         0         0       445       502         0         0         0         0         0         0
dram[1]:       1369      1142         0         0       862       557         0         0       571       484         0         0         0         0         0         0
dram[2]:       1361      1148         0         0       507       524         0         0       882       566         0         0         0         0         0         0
dram[3]:       1160      1065         0         0       416       541         0         0       543       492         0         0         0         0         0         0
dram[4]:       1166      1472         0         0       580       461         0         0       452       543         0         0         0         0         0         0
dram[5]:       1444      1796         0         0       900       639         0         0       505       463         0         0         0         0         0         0
dram[6]:       1446      1853         0         0       766       448         0         0       945       637         0         0         0         0         0         0
dram[7]:       1525      1295         0         0      1010       615         0         0       793       451         0         0         0         0         0         0
dram[8]:       1482      1724         0         0       578      1355         0         0       967       611         0         0         0         0         0         0
dram[9]:       1416      1727         0         0       898       965         0         0       581      1359         0         0         0         0         0         0
dram[10]:       1458      1355         0         0       879       874         0         0       939       897         0         0         0         0         0         0
dram[11]:       1431      1247         0         0       903       655         0         0       931       771         0         0         0         0         0         0
dram[12]:       1416      1419         0         0       486       975         0         0       911       634         0         0         0         0         0         0
dram[13]:       1174      1385         0         0       673       585         0         0       497       951         0         0         0         0         0         0
dram[14]:       1665      1313         0         0       560       876         0         0       667       732         0         0         0         0         0         0
dram[15]:       1628      1295         0         0       673       630         0         0       535       850         0         0         0         0         0         0
dram[16]:       1596      1318         0         0       685       886         0         0       682       692         0         0         0         0         0         0
dram[17]:       1566      1367         0         0       427       538         0         0       704       972         0         0         0         0         0         0
dram[18]:       1490      1116         0         0       424       663         0         0       426       538         0         0         0         0         0         0
dram[19]:       1375      1755         0         0       372      1264         0         0       488       501         0         0         0         0         0         0
dram[20]:       1028      1581         0         0       435       553         0         0       454      1111         0         0         0         0         0         0
dram[21]:       1208      1522         0         0       400      1035         0         0       469       527         0         0         0         0         0         0
dram[22]:       1344      1403         0         0       440       804         0         0       408       937         0         0         0         0         0         0
dram[23]:       1192      1360         0         0       409       607         0         0       459       830         0         0         0         0         0         0
dram[24]:       1483      1265         0         0       754       664         0         0       443       597         0         0         0         0         0         0
dram[25]:       1326      1326         0         0       569       604         0         0       775       711         0         0         0         0         0         0
dram[26]:       1118      1380         0         0       553       541         0         0       561       595         0         0         0         0         0         0
dram[27]:       1056      1368         0         0       512       607         0         0       553       545         0         0         0         0         0         0
dram[28]:       1119      1464         0         0       587       602         0         0       515       636         0         0         0         0         0         0
dram[29]:       1112      1251         0         0       521       452         0         0       585       590         0         0         0         0         0         0
dram[30]:       1062      1148         0         0       543       411         0         0       524       443         0         0         0         0         0         0
dram[31]:       1083      1112         0         0       517       487         0         0       540       334         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443606 n_act=8 n_pre=2 n_ref_event=0 n_req=834 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1631 bw_util=0.000478
n_activity=4179 dram_eff=0.3941
bk0: 8a 3444642i bk1: 8a 3444898i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444895i bk5: 0a 3444923i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444941i bk9: 0a 3444930i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990408
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992665
Bank_Level_Parallism = 1.018234
Bank_Level_Parallism_Col = 1.018423
Bank_Level_Parallism_Ready = 1.003643
write_to_read_ratio_blp_rw_average = 0.983193
GrpLevelPara = 1.018423 

BW Util details:
bwutil = 0.000478 
total_CMD = 3445263 
util_bw = 1647 
Wasted_Col = 1455 
Wasted_Row = 24 
Idle = 3442137 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1377 
rwq = 0 
CCDLc_limit_alone = 1377 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443606 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1631 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 834 
total_req = 1647 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1647 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0015517
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443438 n_act=9 n_pre=3 n_ref_event=0 n_req=911 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1797 bw_util=0.0005262
n_activity=4629 dram_eff=0.3917
bk0: 8a 3444640i bk1: 8a 3444899i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444689i bk5: 0a 3444927i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444897i bk9: 0a 3444921i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990121
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992179
Bank_Level_Parallism = 1.021796
Bank_Level_Parallism_Col = 1.022085
Bank_Level_Parallism_Ready = 1.004964
write_to_read_ratio_blp_rw_average = 0.984688
GrpLevelPara = 1.022085 

BW Util details:
bwutil = 0.000526 
total_CMD = 3445263 
util_bw = 1813 
Wasted_Col = 1592 
Wasted_Row = 36 
Idle = 3441822 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 63 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1505 
rwq = 0 
CCDLc_limit_alone = 1505 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443438 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1797 
n_act = 9 
n_pre = 3 
n_ref = 0 
n_req = 911 
total_req = 1813 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 1813 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000526 
Either_Row_CoL_Bus_Util = 0.000530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0019418
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443326 n_act=8 n_pre=2 n_ref_event=0 n_req=956 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1911 bw_util=0.0005593
n_activity=4787 dram_eff=0.4025
bk0: 8a 3444713i bk1: 8a 3444891i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444676i bk5: 0a 3444921i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444693i bk9: 0a 3444929i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991632
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993617
Bank_Level_Parallism = 1.024289
Bank_Level_Parallism_Col = 1.024506
Bank_Level_Parallism_Ready = 1.004671
write_to_read_ratio_blp_rw_average = 0.985519
GrpLevelPara = 1.024506 

BW Util details:
bwutil = 0.000559 
total_CMD = 3445263 
util_bw = 1927 
Wasted_Col = 1672 
Wasted_Row = 24 
Idle = 3441640 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1594 
rwq = 0 
CCDLc_limit_alone = 1594 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443326 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1911 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 956 
total_req = 1927 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1927 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000559 
Either_Row_CoL_Bus_Util = 0.000562 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00197576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443314 n_act=8 n_pre=2 n_ref_event=0 n_req=960 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1923 bw_util=0.0005628
n_activity=4826 dram_eff=0.4018
bk0: 8a 3444678i bk1: 8a 3444941i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444660i bk5: 0a 3444927i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444677i bk9: 0a 3444922i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993644
Bank_Level_Parallism = 1.028942
Bank_Level_Parallism_Col = 1.029199
Bank_Level_Parallism_Ready = 1.006189
write_to_read_ratio_blp_rw_average = 0.985539
GrpLevelPara = 1.029199 

BW Util details:
bwutil = 0.000563 
total_CMD = 3445263 
util_bw = 1939 
Wasted_Col = 1665 
Wasted_Row = 24 
Idle = 3441635 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1587 
rwq = 0 
CCDLc_limit_alone = 1587 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443314 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1923 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 960 
total_req = 1939 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1939 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00195225
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443310 n_act=8 n_pre=2 n_ref_event=0 n_req=960 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1927 bw_util=0.000564
n_activity=4847 dram_eff=0.4009
bk0: 8a 3444691i bk1: 8a 3444912i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444655i bk5: 0a 3444929i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444674i bk9: 0a 3444928i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993644
Bank_Level_Parallism = 1.021248
Bank_Level_Parallism_Col = 1.021434
Bank_Level_Parallism_Ready = 1.003603
write_to_read_ratio_blp_rw_average = 0.985710
GrpLevelPara = 1.021434 

BW Util details:
bwutil = 0.000564 
total_CMD = 3445263 
util_bw = 1943 
Wasted_Col = 1704 
Wasted_Row = 24 
Idle = 3441592 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1626 
rwq = 0 
CCDLc_limit_alone = 1626 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443310 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1927 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 960 
total_req = 1943 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1943 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000564 
Either_Row_CoL_Bus_Util = 0.000567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00208867
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443258 n_act=8 n_pre=2 n_ref_event=0 n_req=956 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1979 bw_util=0.0005791
n_activity=4801 dram_eff=0.4155
bk0: 8a 3444683i bk1: 8a 3444865i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444577i bk5: 0a 3444928i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444658i bk9: 0a 3444929i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991632
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993617
Bank_Level_Parallism = 1.024198
Bank_Level_Parallism_Col = 1.023860
Bank_Level_Parallism_Ready = 1.002506
write_to_read_ratio_blp_rw_average = 0.986214
GrpLevelPara = 1.023860 

BW Util details:
bwutil = 0.000579 
total_CMD = 3445263 
util_bw = 1995 
Wasted_Col = 1785 
Wasted_Row = 22 
Idle = 3441461 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1707 
rwq = 0 
CCDLc_limit_alone = 1707 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443258 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1979 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 956 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1995 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000579 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00264537
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443215 n_act=8 n_pre=2 n_ref_event=0 n_req=958 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2022 bw_util=0.0005915
n_activity=4791 dram_eff=0.4254
bk0: 8a 3444672i bk1: 8a 3444848i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444581i bk5: 0a 3444930i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444576i bk9: 0a 3444930i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991649
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993631
Bank_Level_Parallism = 1.027756
Bank_Level_Parallism_Col = 1.026391
Bank_Level_Parallism_Ready = 1.002453
write_to_read_ratio_blp_rw_average = 0.986546
GrpLevelPara = 1.026391 

BW Util details:
bwutil = 0.000592 
total_CMD = 3445263 
util_bw = 2038 
Wasted_Col = 1834 
Wasted_Row = 19 
Idle = 3441372 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1762 
rwq = 0 
CCDLc_limit_alone = 1762 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443215 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2022 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 958 
total_req = 2038 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2038 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000594 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00269733
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443250 n_act=8 n_pre=2 n_ref_event=0 n_req=960 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1989 bw_util=0.000582
n_activity=4642 dram_eff=0.4319
bk0: 8a 3444682i bk1: 8a 3444919i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444571i bk5: 0a 3444925i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444579i bk9: 0a 3444933i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993644
Bank_Level_Parallism = 1.036675
Bank_Level_Parallism_Col = 1.033413
Bank_Level_Parallism_Ready = 1.002993
write_to_read_ratio_blp_rw_average = 0.986211
GrpLevelPara = 1.033413 

BW Util details:
bwutil = 0.000582 
total_CMD = 3445263 
util_bw = 2005 
Wasted_Col = 1773 
Wasted_Row = 12 
Idle = 3441473 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1704 
rwq = 0 
CCDLc_limit_alone = 1704 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443250 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1989 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 960 
total_req = 2005 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2005 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000582 
Either_Row_CoL_Bus_Util = 0.000584 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000994 
queue_avg = 0.002666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00266627
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443241 n_act=8 n_pre=2 n_ref_event=0 n_req=962 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1998 bw_util=0.0005846
n_activity=4630 dram_eff=0.435
bk0: 8a 3444673i bk1: 8a 3444969i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444595i bk5: 0a 3444871i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444570i bk9: 0a 3444925i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991684
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993658
Bank_Level_Parallism = 1.060614
Bank_Level_Parallism_Col = 1.057406
Bank_Level_Parallism_Ready = 1.007944
write_to_read_ratio_blp_rw_average = 0.985919
GrpLevelPara = 1.057406 

BW Util details:
bwutil = 0.000585 
total_CMD = 3445263 
util_bw = 2014 
Wasted_Col = 1686 
Wasted_Row = 12 
Idle = 3441551 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1617 
rwq = 0 
CCDLc_limit_alone = 1617 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443241 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1998 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 962 
total_req = 2014 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2014 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000585 
Either_Row_CoL_Bus_Util = 0.000587 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000989 
queue_avg = 0.002454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00245438
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443228 n_act=8 n_pre=2 n_ref_event=0 n_req=966 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2009 bw_util=0.0005878
n_activity=4709 dram_eff=0.43
bk0: 8a 3444681i bk1: 8a 3444994i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444616i bk5: 0a 3444850i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444595i bk9: 0a 3444871i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991718
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993684
Bank_Level_Parallism = 1.056913
Bank_Level_Parallism_Col = 1.054550
Bank_Level_Parallism_Ready = 1.005432
write_to_read_ratio_blp_rw_average = 0.985957
GrpLevelPara = 1.054550 

BW Util details:
bwutil = 0.000588 
total_CMD = 3445263 
util_bw = 2025 
Wasted_Col = 1685 
Wasted_Row = 15 
Idle = 3441538 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1616 
rwq = 0 
CCDLc_limit_alone = 1616 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443228 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2009 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 966 
total_req = 2025 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2025 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000588 
Either_Row_CoL_Bus_Util = 0.000591 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00239343
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443272 n_act=8 n_pre=2 n_ref_event=0 n_req=963 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1967 bw_util=0.0005756
n_activity=4434 dram_eff=0.4472
bk0: 8a 3444672i bk1: 8a 3444979i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444620i bk5: 0a 3444920i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444616i bk9: 0a 3444849i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991693
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993664
Bank_Level_Parallism = 1.082173
Bank_Level_Parallism_Col = 1.078969
Bank_Level_Parallism_Ready = 1.009077
write_to_read_ratio_blp_rw_average = 0.985438
GrpLevelPara = 1.078969 

BW Util details:
bwutil = 0.000576 
total_CMD = 3445263 
util_bw = 1983 
Wasted_Col = 1595 
Wasted_Row = 12 
Idle = 3441673 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1531 
rwq = 0 
CCDLc_limit_alone = 1531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443272 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1967 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 963 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1983 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000576 
Either_Row_CoL_Bus_Util = 0.000578 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001005 
queue_avg = 0.002552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00255249
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443299 n_act=8 n_pre=2 n_ref_event=0 n_req=965 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1940 bw_util=0.0005677
n_activity=4271 dram_eff=0.458
bk0: 8a 3444686i bk1: 8a 3444943i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444612i bk5: 0a 3444921i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444620i bk9: 0a 3444922i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991710
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993678
Bank_Level_Parallism = 1.102211
Bank_Level_Parallism_Col = 1.099018
Bank_Level_Parallism_Ready = 1.011759
write_to_read_ratio_blp_rw_average = 0.984988
GrpLevelPara = 1.099018 

BW Util details:
bwutil = 0.000568 
total_CMD = 3445263 
util_bw = 1956 
Wasted_Col = 1515 
Wasted_Row = 12 
Idle = 3441780 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1458 
rwq = 0 
CCDLc_limit_alone = 1458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443299 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1940 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 965 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1956 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000568 
Either_Row_CoL_Bus_Util = 0.000570 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001018 
queue_avg = 0.002519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0025194
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443218 n_act=8 n_pre=2 n_ref_event=0 n_req=969 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2021 bw_util=0.0005912
n_activity=4366 dram_eff=0.4666
bk0: 8a 3444560i bk1: 8a 3444901i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444619i bk5: 0a 3444925i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444614i bk9: 0a 3444921i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991744
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993704
Bank_Level_Parallism = 1.097507
Bank_Level_Parallism_Col = 1.094137
Bank_Level_Parallism_Ready = 1.010309
write_to_read_ratio_blp_rw_average = 0.985687
GrpLevelPara = 1.094137 

BW Util details:
bwutil = 0.000591 
total_CMD = 3445263 
util_bw = 2037 
Wasted_Col = 1602 
Wasted_Row = 12 
Idle = 3441612 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1549 
rwq = 0 
CCDLc_limit_alone = 1549 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443218 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2021 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 969 
total_req = 2037 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2037 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000594 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000978 
queue_avg = 0.002665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00266511
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443222 n_act=8 n_pre=2 n_ref_event=0 n_req=968 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2016 bw_util=0.0005898
n_activity=4422 dram_eff=0.4595
bk0: 8a 3444565i bk1: 8a 3444891i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444616i bk5: 0a 3444927i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444620i bk9: 0a 3444923i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991736
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993697
Bank_Level_Parallism = 1.079827
Bank_Level_Parallism_Col = 1.077883
Bank_Level_Parallism_Ready = 1.010827
write_to_read_ratio_blp_rw_average = 0.985889
GrpLevelPara = 1.077883 

BW Util details:
bwutil = 0.000590 
total_CMD = 3445263 
util_bw = 2032 
Wasted_Col = 1659 
Wasted_Row = 17 
Idle = 3441555 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1599 
rwq = 0 
CCDLc_limit_alone = 1599 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443222 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2016 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 968 
total_req = 2032 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2032 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000590 
Either_Row_CoL_Bus_Util = 0.000592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000490 
queue_avg = 0.002572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00257194
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443215 n_act=8 n_pre=2 n_ref_event=0 n_req=969 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2022 bw_util=0.0005915
n_activity=4529 dram_eff=0.45
bk0: 8a 3444554i bk1: 8a 3444892i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444614i bk5: 0a 3444925i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444618i bk9: 0a 3444925i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991744
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993704
Bank_Level_Parallism = 1.059583
Bank_Level_Parallism_Col = 1.058402
Bank_Level_Parallism_Ready = 1.010795
write_to_read_ratio_blp_rw_average = 0.986196
GrpLevelPara = 1.058402 

BW Util details:
bwutil = 0.000592 
total_CMD = 3445263 
util_bw = 2038 
Wasted_Col = 1735 
Wasted_Row = 20 
Idle = 3441470 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1674 
rwq = 0 
CCDLc_limit_alone = 1674 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443215 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2022 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 969 
total_req = 2038 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2038 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000594 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00270807
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443212 n_act=8 n_pre=2 n_ref_event=0 n_req=969 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2025 bw_util=0.0005924
n_activity=4575 dram_eff=0.4461
bk0: 8a 3444554i bk1: 8a 3444896i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444615i bk5: 0a 3444925i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444613i bk9: 0a 3444924i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991744
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993704
Bank_Level_Parallism = 1.056505
Bank_Level_Parallism_Col = 1.053911
Bank_Level_Parallism_Ready = 1.007839
write_to_read_ratio_blp_rw_average = 0.986258
GrpLevelPara = 1.053911 

BW Util details:
bwutil = 0.000592 
total_CMD = 3445263 
util_bw = 2041 
Wasted_Col = 1750 
Wasted_Row = 14 
Idle = 3441458 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1680 
rwq = 0 
CCDLc_limit_alone = 1680 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443212 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2025 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 969 
total_req = 2041 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2041 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000595 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00269762
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443365 n_act=8 n_pre=2 n_ref_event=0 n_req=905 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1872 bw_util=0.000548
n_activity=4312 dram_eff=0.4378
bk0: 8a 3444776i bk1: 8a 3444923i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444610i bk5: 0a 3444923i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444615i bk9: 0a 3444925i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991160
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993251
Bank_Level_Parallism = 1.055461
Bank_Level_Parallism_Col = 1.054457
Bank_Level_Parallism_Ready = 1.007945
write_to_read_ratio_blp_rw_average = 0.985096
GrpLevelPara = 1.054457 

BW Util details:
bwutil = 0.000548 
total_CMD = 3445263 
util_bw = 1888 
Wasted_Col = 1609 
Wasted_Row = 19 
Idle = 3441747 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1531 
rwq = 0 
CCDLc_limit_alone = 1531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443365 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1872 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 905 
total_req = 1888 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1888 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000548 
Either_Row_CoL_Bus_Util = 0.000551 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00242826
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443507 n_act=8 n_pre=2 n_ref_event=0 n_req=840 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1731 bw_util=0.0005071
n_activity=3931 dram_eff=0.4444
bk0: 8a 3444782i bk1: 8a 3444894i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444831i bk5: 0a 3444934i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444611i bk9: 0a 3444924i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990476
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992718
Bank_Level_Parallism = 1.077308
Bank_Level_Parallism_Col = 1.074354
Bank_Level_Parallism_Ready = 1.012021
write_to_read_ratio_blp_rw_average = 0.983617
GrpLevelPara = 1.074354 

BW Util details:
bwutil = 0.000507 
total_CMD = 3445263 
util_bw = 1747 
Wasted_Col = 1434 
Wasted_Row = 14 
Idle = 3442068 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1365 
rwq = 0 
CCDLc_limit_alone = 1365 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443507 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1731 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 840 
total_req = 1747 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1747 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000569 
queue_avg = 0.002200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00220041
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443688 n_act=8 n_pre=2 n_ref_event=0 n_req=779 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1549 bw_util=0.0004542
n_activity=3682 dram_eff=0.425
bk0: 8a 3444891i bk1: 8a 3444903i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444812i bk5: 0a 3444932i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444832i bk9: 0a 3444934i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989730
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992136
Bank_Level_Parallism = 1.087251
Bank_Level_Parallism_Col = 1.088256
Bank_Level_Parallism_Ready = 1.014058
write_to_read_ratio_blp_rw_average = 0.981268
GrpLevelPara = 1.088256 

BW Util details:
bwutil = 0.000454 
total_CMD = 3445263 
util_bw = 1565 
Wasted_Col = 1219 
Wasted_Row = 24 
Idle = 3442455 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1141 
rwq = 0 
CCDLc_limit_alone = 1141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443688 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1549 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 779 
total_req = 1565 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1565 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00172062
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443692 n_act=8 n_pre=2 n_ref_event=0 n_req=771 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1545 bw_util=0.0004531
n_activity=3659 dram_eff=0.4266
bk0: 8a 3444898i bk1: 8a 3444899i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444811i bk5: 0a 3444936i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444812i bk9: 0a 3444927i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989624
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992053
Bank_Level_Parallism = 1.062738
Bank_Level_Parallism_Col = 1.063442
Bank_Level_Parallism_Ready = 1.010250
write_to_read_ratio_blp_rw_average = 0.981774
GrpLevelPara = 1.063442 

BW Util details:
bwutil = 0.000453 
total_CMD = 3445263 
util_bw = 1561 
Wasted_Col = 1300 
Wasted_Row = 24 
Idle = 3442378 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1222 
rwq = 0 
CCDLc_limit_alone = 1222 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443692 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1545 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 771 
total_req = 1561 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1561 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00183818
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443696 n_act=8 n_pre=2 n_ref_event=0 n_req=766 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1541 bw_util=0.0004519
n_activity=3606 dram_eff=0.4318
bk0: 8a 3444899i bk1: 8a 3444896i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444800i bk5: 0a 3444935i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444811i bk9: 0a 3444938i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989556
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992000
Bank_Level_Parallism = 1.055804
Bank_Level_Parallism_Col = 1.056426
Bank_Level_Parallism_Ready = 1.005138
write_to_read_ratio_blp_rw_average = 0.981888
GrpLevelPara = 1.056426 

BW Util details:
bwutil = 0.000452 
total_CMD = 3445263 
util_bw = 1557 
Wasted_Col = 1322 
Wasted_Row = 24 
Idle = 3442360 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1244 
rwq = 0 
CCDLc_limit_alone = 1244 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443696 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1541 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 766 
total_req = 1557 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1557 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000455 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00185124
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443696 n_act=8 n_pre=2 n_ref_event=0 n_req=767 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1541 bw_util=0.0004519
n_activity=3681 dram_eff=0.423
bk0: 8a 3444910i bk1: 8a 3444901i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444808i bk5: 0a 3444934i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444800i bk9: 0a 3444931i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989570
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992011
Bank_Level_Parallism = 1.041865
Bank_Level_Parallism_Col = 1.042326
Bank_Level_Parallism_Ready = 1.007065
write_to_read_ratio_blp_rw_average = 0.982106
GrpLevelPara = 1.042326 

BW Util details:
bwutil = 0.000452 
total_CMD = 3445263 
util_bw = 1557 
Wasted_Col = 1357 
Wasted_Row = 24 
Idle = 3442325 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1279 
rwq = 0 
CCDLc_limit_alone = 1279 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443696 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1541 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 767 
total_req = 1557 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1557 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000455 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00173543
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443697 n_act=8 n_pre=2 n_ref_event=0 n_req=767 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1540 bw_util=0.0004516
n_activity=3605 dram_eff=0.4316
bk0: 8a 3444895i bk1: 8a 3444903i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444800i bk5: 0a 3444933i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444808i bk9: 0a 3444935i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989570
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992011
Bank_Level_Parallism = 1.052433
Bank_Level_Parallism_Col = 1.053015
Bank_Level_Parallism_Ready = 1.007069
write_to_read_ratio_blp_rw_average = 0.981982
GrpLevelPara = 1.053015 

BW Util details:
bwutil = 0.000452 
total_CMD = 3445263 
util_bw = 1556 
Wasted_Col = 1338 
Wasted_Row = 24 
Idle = 3442345 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1262 
rwq = 0 
CCDLc_limit_alone = 1262 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443697 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1540 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 767 
total_req = 1556 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1556 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000455 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00192293
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443737 n_act=8 n_pre=2 n_ref_event=0 n_req=763 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1500 bw_util=0.00044
n_activity=3596 dram_eff=0.4216
bk0: 8a 3444898i bk1: 8a 3444902i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444817i bk5: 0a 3445023i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444800i bk9: 0a 3444934i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989515
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991968
Bank_Level_Parallism = 1.054746
Bank_Level_Parallism_Col = 1.055376
Bank_Level_Parallism_Ready = 1.012533
write_to_read_ratio_blp_rw_average = 0.981302
GrpLevelPara = 1.055376 

BW Util details:
bwutil = 0.000440 
total_CMD = 3445263 
util_bw = 1516 
Wasted_Col = 1273 
Wasted_Row = 24 
Idle = 3442450 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1200 
rwq = 0 
CCDLc_limit_alone = 1200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443737 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1500 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 763 
total_req = 1516 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1516 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00162832
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443797 n_act=8 n_pre=2 n_ref_event=0 n_req=761 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1440 bw_util=0.0004226
n_activity=3618 dram_eff=0.4024
bk0: 8a 3444897i bk1: 8a 3444896i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444863i bk5: 0a 3445018i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444818i bk9: 0a 3445026i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989488
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991946
Bank_Level_Parallism = 1.045977
Bank_Level_Parallism_Col = 1.046529
Bank_Level_Parallism_Ready = 1.011676
write_to_read_ratio_blp_rw_average = 0.980488
GrpLevelPara = 1.046529 

BW Util details:
bwutil = 0.000423 
total_CMD = 3445263 
util_bw = 1456 
Wasted_Col = 1217 
Wasted_Row = 24 
Idle = 3442566 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1142 
rwq = 0 
CCDLc_limit_alone = 1142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443797 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1440 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 761 
total_req = 1456 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1456 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000423 
Either_Row_CoL_Bus_Util = 0.000426 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00128582
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443823 n_act=8 n_pre=2 n_ref_event=0 n_req=762 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1414 bw_util=0.0004151
n_activity=3652 dram_eff=0.3916
bk0: 8a 3444898i bk1: 8a 3444883i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444929i bk5: 0a 3445001i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444863i bk9: 0a 3445014i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989501
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991957
Bank_Level_Parallism = 1.042819
Bank_Level_Parallism_Col = 1.043345
Bank_Level_Parallism_Ready = 1.011189
write_to_read_ratio_blp_rw_average = 0.980054
GrpLevelPara = 1.043345 

BW Util details:
bwutil = 0.000415 
total_CMD = 3445263 
util_bw = 1430 
Wasted_Col = 1185 
Wasted_Row = 24 
Idle = 3442624 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1107 
rwq = 0 
CCDLc_limit_alone = 1107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443823 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1414 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 762 
total_req = 1430 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1430 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00110354
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443822 n_act=8 n_pre=2 n_ref_event=0 n_req=760 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1415 bw_util=0.0004154
n_activity=3628 dram_eff=0.3944
bk0: 8a 3444913i bk1: 8a 3444819i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444905i bk5: 0a 3445023i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444929i bk9: 0a 3445002i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989474
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991935
Bank_Level_Parallism = 1.050478
Bank_Level_Parallism_Col = 1.051103
Bank_Level_Parallism_Ready = 1.009783
write_to_read_ratio_blp_rw_average = 0.979868
GrpLevelPara = 1.051103 

BW Util details:
bwutil = 0.000415 
total_CMD = 3445263 
util_bw = 1431 
Wasted_Col = 1160 
Wasted_Row = 24 
Idle = 3442648 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1082 
rwq = 0 
CCDLc_limit_alone = 1082 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443822 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1415 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 760 
total_req = 1431 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1431 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00120745
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443823 n_act=8 n_pre=2 n_ref_event=0 n_req=761 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1414 bw_util=0.0004151
n_activity=3694 dram_eff=0.3871
bk0: 8a 3444925i bk1: 8a 3444848i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444903i bk5: 0a 3445004i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444905i bk9: 0a 3445013i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989488
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991946
Bank_Level_Parallism = 1.054636
Bank_Level_Parallism_Col = 1.052039
Bank_Level_Parallism_Ready = 1.010489
write_to_read_ratio_blp_rw_average = 0.979806
GrpLevelPara = 1.052039 

BW Util details:
bwutil = 0.000415 
total_CMD = 3445263 
util_bw = 1430 
Wasted_Col = 1152 
Wasted_Row = 17 
Idle = 3442664 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1076 
rwq = 0 
CCDLc_limit_alone = 1076 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443823 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1414 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 761 
total_req = 1430 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1430 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00115782
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443829 n_act=8 n_pre=2 n_ref_event=0 n_req=759 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1409 bw_util=0.0004136
n_activity=3597 dram_eff=0.3962
bk0: 8a 3444901i bk1: 8a 3444842i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444927i bk5: 0a 3445014i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444903i bk9: 0a 3444996i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989460
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991925
Bank_Level_Parallism = 1.057604
Bank_Level_Parallism_Col = 1.055448
Bank_Level_Parallism_Ready = 1.009123
write_to_read_ratio_blp_rw_average = 0.979837
GrpLevelPara = 1.055448 

BW Util details:
bwutil = 0.000414 
total_CMD = 3445263 
util_bw = 1425 
Wasted_Col = 1161 
Wasted_Row = 18 
Idle = 3442659 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1086 
rwq = 0 
CCDLc_limit_alone = 1086 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443829 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1409 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 759 
total_req = 1425 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1425 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000697 
queue_avg = 0.001187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00118714
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443861 n_act=8 n_pre=2 n_ref_event=0 n_req=760 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1377 bw_util=0.0004043
n_activity=3547 dram_eff=0.3927
bk0: 8a 3444900i bk1: 8a 3444866i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444927i bk5: 0a 3445019i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444926i bk9: 0a 3445014i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989474
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991935
Bank_Level_Parallism = 1.054160
Bank_Level_Parallism_Col = 1.051922
Bank_Level_Parallism_Ready = 1.007179
write_to_read_ratio_blp_rw_average = 0.979390
GrpLevelPara = 1.051922 

BW Util details:
bwutil = 0.000404 
total_CMD = 3445263 
util_bw = 1393 
Wasted_Col = 1137 
Wasted_Row = 18 
Idle = 3442715 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1068 
rwq = 0 
CCDLc_limit_alone = 1068 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443861 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1377 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 760 
total_req = 1393 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1393 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000404 
Either_Row_CoL_Bus_Util = 0.000407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000713 
queue_avg = 0.001174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00117408
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443829 n_act=8 n_pre=2 n_ref_event=0 n_req=761 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1409 bw_util=0.0004136
n_activity=3757 dram_eff=0.3793
bk0: 8a 3444907i bk1: 8a 3444866i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444923i bk5: 0a 3444970i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444927i bk9: 0a 3445009i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989488
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991946
Bank_Level_Parallism = 1.027402
Bank_Level_Parallism_Col = 1.024233
Bank_Level_Parallism_Ready = 1.006316
write_to_read_ratio_blp_rw_average = 0.980310
GrpLevelPara = 1.024233 

BW Util details:
bwutil = 0.000414 
total_CMD = 3445263 
util_bw = 1425 
Wasted_Col = 1223 
Wasted_Row = 16 
Idle = 3442599 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1146 
rwq = 0 
CCDLc_limit_alone = 1146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443829 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1409 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 761 
total_req = 1425 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1425 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000697 
queue_avg = 0.000988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000987733
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3445263 n_nop=3443795 n_act=8 n_pre=2 n_ref_event=0 n_req=767 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1443 bw_util=0.0004235
n_activity=3817 dram_eff=0.3822
bk0: 8a 3444901i bk1: 8a 3444869i bk2: 0a 3445263i bk3: 0a 3445263i bk4: 0a 3444933i bk5: 0a 3444940i bk6: 0a 3445263i bk7: 0a 3445263i bk8: 0a 3444925i bk9: 0a 3444975i bk10: 0a 3445263i bk11: 0a 3445263i bk12: 0a 3445263i bk13: 0a 3445263i bk14: 0a 3445263i bk15: 0a 3445263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989570
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992011
Bank_Level_Parallism = 1.021509
Bank_Level_Parallism_Col = 1.018382
Bank_Level_Parallism_Ready = 1.004112
write_to_read_ratio_blp_rw_average = 0.980882
GrpLevelPara = 1.018382 

BW Util details:
bwutil = 0.000423 
total_CMD = 3445263 
util_bw = 1459 
Wasted_Col = 1268 
Wasted_Row = 16 
Idle = 3442520 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1197 
rwq = 0 
CCDLc_limit_alone = 1197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3445263 
n_nop = 3443795 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1443 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 767 
total_req = 1459 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1459 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000423 
Either_Row_CoL_Bus_Util = 0.000426 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000681 
queue_avg = 0.001148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00114795

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2014, Miss = 8, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 2190, Miss = 36, Miss_rate = 0.016, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 2366, Miss = 8, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 1122, Miss = 8, Miss_rate = 0.007, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 994, Miss = 8, Miss_rate = 0.008, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 866, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 64656
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.0084
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 55344
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=72336
icnt_total_pkts_simt_to_mem=72336
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 72336
Req_Network_cycles = 4588281
Req_Network_injected_packets_per_cycle =       0.0158 
Req_Network_conflicts_per_cycle =       0.0039
Req_Network_conflicts_per_cycle_util =       0.7132
Req_Bank_Level_Parallism =       2.8631
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0036
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 72336
Reply_Network_cycles = 4588281
Reply_Network_injected_packets_per_cycle =        0.0158
Reply_Network_conflicts_per_cycle =        0.1374
Reply_Network_conflicts_per_cycle_util =      23.6350
Reply_Bank_Level_Parallism =       2.7117
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0359
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 43 min, 39 sec (13419 sec)
gpgpu_simulation_rate = 61874 (inst/sec)
gpgpu_simulation_rate = 341 (cycle/sec)
gpgpu_silicon_slowdown = 3319648x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
