Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 13.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.43-p014.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2013.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v13.13-s017_1 (64bit) 07/30/2013 13:03 (Linux 2.6)
@(#)CDS: NanoRoute v13.13-s005 NR130716-1135/13_10-UB (database version 2.30, 190.4.1) {superthreading v1.19}
@(#)CDS: CeltIC v13.13-s001_1 (64bit) 07/19/2013 04:50:05 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 13.13-e003 (64bit) 07/30/2013 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 13.13-s004_1 (64bit) Jul 30 2013 05:44:27 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v13.13-s001
@(#)CDS: IQRC/TQRC 12.1.1-s225 (64bit) Wed Jun 12 20:28:41 PDT 2013 (Linux 2.6.18-194.el5)
--- Starting "Encounter v13.13-s017_1" on Tue Nov 18 16:49:39 2014 (mem=140.2M) ---
--- Running on lab2-23 (x86_64 w/Linux 2.6.32-431.el6.x86_64) ---
This version was compiled on Tue Jul 30 13:03:02 PDT 2013.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_verilog controller_struct.v
<CMD> set init_lef_file Lib6710_08.lef
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1 }
<CMD> set init_gnd_net gnd!
<CMD> set init_pwr_net vdd!
<CMD> init_design

Loading LEF file Lib6710_08.lef...
Set DBUPerIGU to M2 pitch 2400.

viaInitial starts at Tue Nov 18 16:49:47 2014
viaInitial ends at Tue Nov 18 16:49:47 2014
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'controller_struct.v'
Module DFF2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module DFF2 is not defined in LEF files.  It will be treated as an empty module.

*** Memory Usage v#1 (Current mem = 481.914M, initial mem = 140.191M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=481.9M) ***
Top level cell is controller.
Reading typical_lib timing library '/home/nathan/5710/libfiles/11-17/Lib6710_08.lib' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CLK' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CLRB' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QB' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'INV1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INV1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'INVX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'INVX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX4' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'CLK' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'CLRB' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'D' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'Q' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'QB' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
Read 16 cells in library 'Lib6710_08' 
Ignored 1 cells in library 'Lib6710_08' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.08min, fe_real=0.17min, fe_mem=487.3M) ***

{DETAILMESSAGE}Starting recursive module instantiation check.
No recursion found.
Term dir updated for 4 vinsts of 1 cells.
Building hierarchical netlist for Cell controller ...
*** Netlist is unique.
**WARN: (ENCREPO-102):	Instance state_reg_1_ of the cell DFF2 has no physical library or has wrong dimension values (<=0).
Type 'man ENCREPO-102' for more detail.
**WARN: (ENCREPO-102):	Instance state_reg_3_ of the cell DFF2 has no physical library or has wrong dimension values (<=0).
Type 'man ENCREPO-102' for more detail.
**WARN: (ENCREPO-102):	Instance state_reg_2_ of the cell DFF2 has no physical library or has wrong dimension values (<=0).
Type 'man ENCREPO-102' for more detail.
**WARN: (ENCREPO-102):	Instance state_reg_0_ of the cell DFF2 has no physical library or has wrong dimension values (<=0).
Type 'man ENCREPO-102' for more detail.
** info: there are 23 modules.
** info: there are 147 stdCell insts.
**WARN: (ENCREPO-103):	There are 4 instances (1 cells) with no dimension defined.

*** Memory Usage v#1 (Current mem = 499.320M, initial mem = 140.191M) ***
**WARN: (ENCFP-3961):	techSite 'dbl_core' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'IO' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'corner' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
typical_view
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4 Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in the cap table. LEF value 0.9 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in the cap table. LEF value 0.8 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.085 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.085 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.055 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: typical_view
    RC-Corner Name        : typical_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'controller_struct.sdc' ...
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File controller_struct.sdc, Line 37).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 8 of File controller_struct.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=286.9M, current mem=510.2M)
Total number of combinational cells: 15
Total number of sequential cells: 0
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX4 BUFX8
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INVX4 INVX2 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
typical_view
WARN: No Power Domain Created at this stage, default max voltage is 0
<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 15 2
<CMD> setIoFlowFlag 0
<CMD> floorPlan -flip s -coreMarginsBy die -site core -r 0.60 0.60 30.0 30.0 30.0 30.0
Adjusting Core to Left to: 31.2000.
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> getIoFlowFlag
<CMD> fit
<CMD> saveDesign controller_fplan.enc
**WARN: (ENCSYT-3036):	Design directory controller_fplan.enc.dat exists, rename it to controller_fplan.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "controller_fplan.enc.dat/controller.v.gz" ...
Saving configuration ...
Saving preference file controller_fplan.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=512.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=512.0M) ***
Writing DEF file 'controller_fplan.enc.dat/controller.def.gz', current time is Tue Nov 18 16:49:47 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'controller_fplan.enc.dat/controller.def.gz' is written, current time is Tue Nov 18 16:49:47 2014 ...
No integration constraint in the design.
<CMD> saveFPlan controller.fp
<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 15 2
<CMD> setIoFlowFlag 0
<CMD> floorPlan -flip s -coreMarginsBy die -site core -r 0.60 0.60 30.0 30.0 30.0 30.0
Adjusting Core to Left to: 31.2000.
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
<CMD> getIoFlowFlag
<CMD> fit
<CMD> saveDesign controller_fplan.enc
**WARN: (ENCSYT-3036):	Design directory controller_fplan.enc.dat exists, rename it to controller_fplan.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "controller_fplan.enc.dat/controller.v.gz" ...
Saving configuration ...
Saving preference file controller_fplan.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=512.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=512.4M) ***
Writing DEF file 'controller_fplan.enc.dat/controller.def.gz', current time is Tue Nov 18 16:49:52 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'controller_fplan.enc.dat/controller.def.gz' is written, current time is Tue Nov 18 16:49:52 2014 ...
No integration constraint in the design.
<CMD> saveFPlan controller.fp
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -all
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -all
<CMD> globalNetConnect vdd! -type tiehi
<CMD> globalNetConnect gnd! -type tielo
<CMD> setAddRingMode -stacked_via_top_layer metal3
<CMD> setAddRingMode -stacked_via_bottom_layer metal1
<CMD> addRing -spacing 1.8 -width 9.9 -offset 1.8 -threshold 1.8 -jog_distance 1.8 -layer {bottom metal1 top metal1 right metal2 left metal2} -center 1 -around core -nets {gnd! vdd! }

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 512.7M) ***
<CMD> setAddStripeMode -stacked_via_top_layer metal3
<CMD> setAddStripeMode -stacked_via_bottom_layer metal1
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -snap_wire_center_to_grid Grid -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 123 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 120 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {gnd! vdd! }

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 4 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 512.7M) ***
<CMD> sroute -allowJogging 1
*** Begin SPECIAL ROUTE on Tue Nov 18 16:50:34 2014 ***
SPECIAL ROUTE ran on directory: /home/nathan/5710/synth/lab7
SPECIAL ROUTE ran on machine: lab2-23 (Linux 2.6.32-431.el6.x86_64 x86_64 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to true
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1040.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 8 layers, 3 routing layers, 1 overlap layer
Read in 21 macros, 10 used
Read in 10 components
  10 core components: 10 unplaced, 0 placed, 0 fixed
Read in 27 logical pins
Read in 27 nets
Read in 2 special nets, 2 routed
Read in 20 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd!. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net vdd! to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd!. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net gnd! to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 16
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 8
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1054.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 8 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Tue Nov 18 16:50:34 2014
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Tue Nov 18 16:50:34 2014

sroute post-processing starts at Tue Nov 18 16:50:34 2014
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Tue Nov 18 16:50:34 2014
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.17 megs
sroute: Total Peak Memory used = 513.11 megs
<CMD> saveDesign controller_pplan.enc
**WARN: (ENCSYT-3036):	Design directory controller_pplan.enc.dat exists, rename it to controller_pplan.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "controller_pplan.enc.dat/controller.v.gz" ...
Saving configuration ...
Saving preference file controller_pplan.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=513.2M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=513.2M) ***
Writing DEF file 'controller_pplan.enc.dat/controller.def.gz', current time is Tue Nov 18 16:50:34 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'controller_pplan.enc.dat/controller.def.gz' is written, current time is Tue Nov 18 16:50:34 2014 ...
No integration constraint in the design.
<CMD> setDesignMode -process 250
Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQRC, IQRC and QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setPlaceMode -timingDriven true -reorderScan true -congEffort medium -doCongOpt false -modulePlan true
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.25305 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 525.0M, InitMEM = 525.0M)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
*** Memory pool thread-safe mode activated.
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
AAE_THRD: End delay calculation. (MEM=568.633 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 568.6M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 21 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting "NanoPlace(TM) placement v#1 (mem=568.9M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
**WARN: (ENCTRN-1101):	Could not determine power-rail locations in cells, using GNDOnBtm.
**WARN: (ENCTRN-1102):	Could not determine power-rail locations of some cells.
	Forcing all single height cell pwr-rail setting to GND-on-bottom.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_1_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_3_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_2_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_0_' of cell type 'DFF2' is not defined.
#std cell=126 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=136 #term=366 #term/net=2.69, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=27
stdCell: 0 single + 122 double + 4 multi
Total standard cell length = 0.8751 (mm), area = 0.0242 (mm^2)
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Average module density = 0.569.
Density for the design = 0.569.
       = stdcell_area 373 sites (24153 um^2) / alloc_area 655 sites (42444 um^2).
Pin Density = 0.982.
            = total # of pins 366 / total Instance area 373.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 568.9M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 568.9M
Iteration  3: Total net bbox = 8.622e+00 (5.76e+00 2.86e+00)
              Est.  stn bbox = 8.622e+00 (5.76e+00 2.86e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 568.9M
Iteration  4: Total net bbox = 5.431e+03 (2.96e+03 2.47e+03)
              Est.  stn bbox = 5.431e+03 (2.96e+03 2.47e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 568.9M
Iteration  5: Total net bbox = 6.370e+03 (3.60e+03 2.77e+03)
              Est.  stn bbox = 6.370e+03 (3.60e+03 2.77e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 568.9M
Iteration  6: Total net bbox = 8.012e+03 (3.97e+03 4.04e+03)
              Est.  stn bbox = 8.310e+03 (4.15e+03 4.16e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 568.9M
*** cost = 8.012e+03 (3.97e+03 4.04e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=568.9MB) @(0:00:16.1 - 0:00:16.1).
move report: preRPlace moves 122 insts, mean move: 41.31 um, max move: 272.39 um
	max move on inst (U124): (353.25, 118.94) --> (143.40, 56.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U247' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U254' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U249' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U209' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U199' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U141' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U227' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U253' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U131' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U248' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U226' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U140' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U243' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U138' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U251' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.352e+04 = 8.465e+03 H + 5.059e+03 V
wire length = 8.945e+03 = 4.723e+03 H + 4.222e+03 V
Placement tweakage ends.
move report: tweak moves 122 insts, mean move: 64.26 um, max move: 247.80 um
	max move on inst (U124): (143.40, 56.40) --> (364.80, 30.00)
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 53 insts, mean move: 11.85 um, max move: 75.60 um
	max move on inst (U146): (168.00, 30.00) --> (174.60, 99.00)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=568.9MB) @(0:00:16.1 - 0:00:16.1).
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U252' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (EMS-63):	Message <ENCSP-2020> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=568.9MB) @(0:00:16.1 - 0:00:16.1).
**ERROR: (ENCSP-2021):	Could not legalize <120> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 81 insts, mean move: 25.75 um, max move: 294.60 um
	max move on inst (U180): (40.80, 30.00) --> (266.40, 99.00)
move report: overall moves 122 insts, mean move: 72.80 um, max move: 307.99 um
	max move on inst (U176): (60.88, 179.87) --> (288.00, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       307.99 um
  inst (U176) with max move: (60.88, 179.87) -> (288, 99)
  mean    (X+Y) =        72.80 um
Total instances flipped for WireLenOpt: 31
Total instances moved : 122
*** cpu=0:00:00.1   mem=568.9M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=568.9MB) @(0:00:16.1 - 0:00:16.1).
Total net length = 1.146e+04 (6.654e+03 4.803e+03) (ext = 3.046e+03)
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=568.9M) ***
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =  100 % ( 2 / 2 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 569.9M **
<CMD> setDrawView place
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> clearClockDomains
**WARN: (ENCSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
 be discontinued in a future release of the software. You should update your scripts to be 
 compatible with the path group based flow - refer to the reset_path_group command. 
 In this release, the clearClockDomains command will be translated to the equivalent commands 
 for the path group flow. You may also set 'setAnalysisMode -honorClockDomains true' for backward 
 compatibility with previous releases.
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -preCTS -drv -outDir controller_reports/preCTSOptTimingReports
**INFO: Enabling Trial Route flow for DRV Fixing.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 568.3M, totSessionCpu=0:00:16 **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=568.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 17.40% H + 4.01% V (0:00:00.0 572.5M)

Phase 1e-1f Overflow: 0.00% H + 0.95% V (0:00:00.0 573.2M)

Phase 1l Overflow: 0.00% H + 0.95% V (0:00:00.0 573.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.95%
--------------------------------------
  0:	9	 4.29%	47	22.38%
  1:	12	 5.71%	28	13.33%
  2:	15	 7.14%	16	 7.62%
  3:	12	 5.71%	18	 8.57%
  4:	6	 2.86%	21	10.00%
  5:	156	74.29%	78	37.14%


Total length: 1.252e+04um, number of vias: 633
M1(H) length: 5.800e+01um, number of vias: 337
M2(V) length: 6.139e+03um, number of vias: 296
M3(H) length: 6.325e+03um

Peak Memory Usage was 568.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=568.8M) ***

Initializing multi-corner resistance tables ...
Extraction called for design 'controller' of instances=126 and nets=138 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 568.770M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=575.449 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -12.567 |
|           TNS (ns):| -72.454 |
|    Violating Paths:|   13    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.495   |      2 (2)       |
|   max_tran     |      3 (7)       |   -3.807   |      7 (15)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.905%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 575.7M, totSessionCpu=0:00:16 **
*** Starting optimizing excluded clock nets MEM= 575.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 575.8M) ***
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=573.9M) ***
End: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
*info: There are 2 candidate Buffer cells
*info: There are 3 candidate Inverter cells
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     7   |    15   |     2   |      2  |     0   |     0   |     0   |     0   | -12.57 |  56.91  |            |           |
|     3   |     6   |     1   |      1  |     0   |     0   |     0   |     0   | -4.48 |  57.92  |   0:00:00.0|     696.6M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=696.6M) ***

*** Starting refinePlace (0:00:16.4 mem=696.9M) ***
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=696.9MB) @(0:00:16.4 - 0:00:16.5).
move report: preRPlace moves 124 insts, mean move: 60.76 um, max move: 219.00 um
	max move on inst (U143): (336.00, 30.00) --> (143.40, 56.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U227' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OFC0_n198' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U126' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U155' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U246' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U249' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U134' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U190' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U226' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U170' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U154' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U253' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U124' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U199' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U248' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U251' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=696.9MB) @(0:00:16.5 - 0:00:16.5).
**ERROR: (ENCSP-2021):	Could not legalize <63> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 124 insts, mean move: 45.26 um, max move: 172.20 um
	max move on inst (U254): (288.00, 125.40) --> (364.80, 30.00)
move report: overall moves 114 insts, mean move: 31.31 um, max move: 216.00 um
	max move on inst (U143): (336.00, 30.00) --> (120.00, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       216.00 um
  inst (U143) with max move: (336, 30) -> (120, 30)
  mean    (X+Y) =        31.31 um
Total instances moved : 114
*** cpu=0:00:00.1   mem=696.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=696.9MB) @(0:00:16.4 - 0:00:16.5).
*** maximum move = 216.0um ***
*** Finished refinePlace (0:00:16.5 mem=696.9M) ***
*** Re-routing 12 un-routed nets (696.9M) ***
*** Finished re-routing un-routed nets (696.9M) ***
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (EMS-63):	Message <ENCSP-305> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=696.9M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
*** Starting trialRoute (mem=656.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 45.76% H + 12.30% V (0:00:00.0 660.1M)

Phase 1e-1f Overflow: 0.00% H + 4.31% V (0:00:00.0 660.8M)

Phase 1l Overflow: 0.00% H + 4.31% V (0:00:00.0 660.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	9	 4.31%
--------------------------------------
  0:	19	 9.05%	56	26.79%
  1:	21	10.00%	26	12.44%
  2:	22	10.48%	18	 8.61%
  3:	5	 2.38%	18	 8.61%
  4:	8	 3.81%	16	 7.66%
  5:	135	64.29%	66	31.58%


Total length: 1.723e+04um, number of vias: 683
M1(H) length: 5.620e+01um, number of vias: 339
M2(V) length: 7.683e+03um, number of vias: 344
M3(H) length: 9.494e+03um

Peak Memory Usage was 656.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=656.3M) ***

GigaOpt: Cleaning up extraction
Extraction called for design 'controller' of instances=128 and nets=140 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 656.344M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 652.1M, InitMEM = 652.1M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=640.828 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 640.8M) ***
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     4   |    13   |     1   |      1  |     0   |     0   |     0   |     0   | -4.69 |  57.92  |            |           |
|     1   |     1   |     0   |      0  |     0   |     0   |     0   |     0   | -4.69 |  58.93  |   0:00:00.0|     700.0M|
|     1   |     1   |     0   |      0  |     0   |     0   |     0   |     0   | -4.69 |  58.93  |   0:00:00.0|     700.0M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=700.0M) ***

*** Starting refinePlace (0:00:16.7 mem=700.2M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=700.3MB) @(0:00:16.7 - 0:00:16.8).
move report: preRPlace moves 126 insts, mean move: 49.37 um, max move: 148.80 um
	max move on inst (U120): (165.60, 99.00) --> (288.00, 125.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U227' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=700.3MB) @(0:00:16.8 - 0:00:16.8).
**ERROR: (ENCSP-2021):	Could not legalize <64> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 50.43 um, max move: 350.40 um
	max move on inst (U204): (31.20, 125.40) --> (355.20, 99.00)
move report: overall moves 102 insts, mean move: 29.38 um, max move: 292.80 um
	max move on inst (U204): (62.40, 99.00) --> (355.20, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       292.80 um
  inst (U204) with max move: (62.4, 99) -> (355.2, 99)
  mean    (X+Y) =        29.38 um
Total instances moved : 102
*** cpu=0:00:00.1   mem=700.3M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=700.3MB) @(0:00:16.7 - 0:00:16.8).
*** maximum move = 292.8um ***
*** Finished refinePlace (0:00:16.8 mem=700.3M) ***
*** Re-routing 8 un-routed nets (700.3M) ***
*** Finished re-routing un-routed nets (700.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=700.3M) ***
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up trial route
*** Starting trialRoute (mem=656.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 49.43% H + 12.57% V (0:00:00.0 660.1M)

Phase 1e-1f Overflow: 0.95% H + 8.49% V (0:00:00.0 660.8M)

Phase 1l Overflow: 0.95% H + 8.49% V (0:00:00.0 660.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.95%
 -1:	2	 0.95%	15	 7.14%
--------------------------------------
  0:	20	 9.52%	61	29.05%
  1:	35	16.67%	24	11.43%
  2:	14	 6.67%	19	 9.05%
  3:	9	 4.29%	13	 6.19%
  4:	11	 5.24%	18	 8.57%
  5:	119	56.67%	58	27.62%


Total length: 2.153e+04um, number of vias: 712
M1(H) length: 5.620e+01um, number of vias: 344
M2(V) length: 1.005e+04um, number of vias: 368
M3(H) length: 1.143e+04um

Peak Memory Usage was 656.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=656.3M) ***

GigaOpt: Cleaning up extraction
Extraction called for design 'controller' of instances=130 and nets=142 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 656.344M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 652.1M, InitMEM = 652.1M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=640.828 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 640.8M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=641.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.130  |
|           TNS (ns):| -34.841 |
|    Violating Paths:|   16    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.934%
Routing Overflow: 0.95% H and 8.49% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 641.1M, totSessionCpu=0:00:17 **
Reported timing to dir controller_reports/preCTSOptTimingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 640.8M, totSessionCpu=0:00:17 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.130  | -5.130  | -5.036  | -3.630  |  2.801  |   N/A   |
|           TNS (ns):| -34.841 | -16.010 | -11.875 | -18.699 |  0.000  |   N/A   |
|    Violating Paths:|   16    |    4    |    4    |   12    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.934%
Routing Overflow: 0.95% H and 8.49% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 642.7M, totSessionCpu=0:00:17 **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
*** Finished optDesign ***
<CMD> timeDesign -reportOnly -slackReports -outDir controller_reports/preCTSOptTimingReports
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.130  | -5.130  | -5.036  | -3.630  |  2.801  |   N/A   |
|           TNS (ns):| -34.841 | -16.010 | -11.875 | -18.699 |  0.000  |   N/A   |
|    Violating Paths:|   16    |    4    |    4    |   12    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.934%
------------------------------------------------------------
Reported timing to dir controller_reports/preCTSOptTimingReports
Total CPU time: 0.02 sec
Total Real time: 0.0 sec
Total Memory Usage: 643.027344 Mbytes
<CMD> saveDesign controller_placed.enc
**WARN: (ENCSYT-3036):	Design directory controller_placed.enc.dat exists, rename it to controller_placed.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "controller_placed.enc.dat/controller.v.gz" ...
Saving configuration ...
Saving preference file controller_placed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=643.3M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=643.3M) ***
Writing DEF file 'controller_placed.enc.dat/controller.def.gz', current time is Tue Nov 18 16:50:54 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'controller_placed.enc.dat/controller.def.gz' is written, current time is Tue Nov 18 16:50:54 2014 ...
No integration constraint in the design.
<CMD> zoomBox -8.242 57.977 291.633 225.349
<CMD> zoomBox 13.056 12.171 165.975 165.516
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> fit
<CMD> zoomBox 8.875 -17.467 299.875 233.591
<CMD> zoomBox 31.196 20.018 206.457 200.653
<CMD> selectInst U203
<CMD> setDrawView place
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView place
<CMD> zoomBox 244.560 148.266 -20.195 -23.341
<CMD> zoomBox -2.963 -4.154 410.321 229.290
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 655.8M, totSessionCpu=0:01:12 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=655.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=656.6M) ***

Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.130  |
|           TNS (ns):| -34.841 |
|    Violating Paths:|   16    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.934%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 656.9M, totSessionCpu=0:01:12 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
*** Starting optimizing excluded clock nets MEM= 656.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 656.9M) ***
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=655.2M) ***
End: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     2   |     5   |     0   |      0  |     0   |     0   |     0   |     0   | -5.13 |  58.93  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -5.13 |  59.27  |   0:00:00.0|     712.5M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=712.5M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 672.4M, totSessionCpu=0:01:12 **
Begin: GigaOpt High fanout net optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info: (ENCSP-307): Design contains fractional 21 cells.
Iter 1: high fanout nets: 0 density 59.265480
End: GigaOpt High fanout net optimization
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.128  TNS Slack -29.527 
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -5.128| -29.527|    59.27%|   0:00:00.0|  711.8M|typical_view| default | state_reg_3_/D
|  -5.128| -29.527|    59.27%|   0:00:00.0|  712.5M|typical_view| default | state_reg_3_/D
|  -4.348| -25.236|    59.27%|   0:00:00.0|  713.0M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=712.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=712.7M) ***
** GigaOpt Global Opt End WNS Slack -4.348  TNS Slack -25.236 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 670.4M, totSessionCpu=0:01:12 **
*** Timing NOT met, worst failing slack is -4.348
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -4.348  TNS Slack -25.236 Density 59.27
** reclaim pass 0 (0.0) : commits = 1
** reclaim pass 1 (0.0) : commits = 2
** reclaim pass 2 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -4.252  TNS Slack -23.810 Density 58.44

** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 2 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       2  |       0    |
| Num insts Downsized               |       2  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:00.1) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 668.4M, totSessionCpu=0:01:12 **
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
**Info: (ENCSP-307): Design contains fractional 21 cells.
default core: bins with density >  0.75 =  100 % ( 2 / 2 )
RPlace IncrNP: Rollback Lev = -5
RPlace: Density =1.142478, incremental np is triggered.
Iteration  6: Total net bbox = 8.472e+03 (4.21e+03 4.26e+03)
              Est.  stn bbox = 8.472e+03 (4.21e+03 4.26e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 668.4M
default core: bins with density >  0.75 =  100 % ( 2 / 2 )
RPlace postIncrNP: Density = 1.142478 -> 1.045133.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 2 (1.00%) -> 0 (0.00%)
[1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[1.00 - 1.05] :	 0 (0.00%) -> 2 (1.00%)
[0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
**Info: (ENCSP-307): Design contains fractional 21 cells.
[CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=668.4MB) @(0:01:12 - 0:01:12).
move report: incrNP moves 124 insts, mean move: 82.15 um, max move: 307.20 um
	max move on inst (U204): (355.20, 99.00) --> (48.00, 99.00)
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=668.5MB) @(0:01:12 - 0:01:12).
move report: preRPlace moves 125 insts, mean move: 36.36 um, max move: 134.40 um
	max move on inst (U123): (360.00, 168.00) --> (268.20, 125.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.050e+04 = 5.845e+03 H + 4.651e+03 V
wire length = 9.521e+03 = 4.870e+03 H + 4.651e+03 V
Placement tweakage ends.
move report: tweak moves 70 insts, mean move: 16.37 um, max move: 62.40 um
	max move on inst (U222): (252.00, 56.40) --> (189.60, 56.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U249' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U209' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U131' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U130' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U126' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U170' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U247' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U199' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U134' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U248' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U227' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U226' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U243' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U253' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=668.5MB) @(0:01:12 - 0:01:12).
**ERROR: (ENCSP-2021):	Could not legalize <64> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 50.16 um, max move: 275.40 um
	max move on inst (U207): (33.60, 56.40) --> (266.40, 99.00)
move report: overall moves 125 insts, mean move: 58.94 um, max move: 370.20 um
	max move on inst (U141): (326.40, 126.00) --> (52.20, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       343.20 um
  inst (U141) with max move: (326.4, 99) -> (52.2, 30)
  mean    (X+Y) =        70.11 um
Total instances flipped for WireLenOpt: 7
Total instances moved : 116
*** cpu=0:00:00.1   mem=668.5M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=668.5MB) @(0:01:12 - 0:01:12).
Total net length = 1.273e+04 (8.042e+03 4.687e+03) (ext = 2.796e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Starting trialRoute (mem=668.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 28.21% H + 9.30% V (0:00:00.0 672.3M)

Phase 1e-1f Overflow: 0.48% H + 1.43% V (0:00:00.0 673.0M)

Phase 1l Overflow: 0.48% H + 1.43% V (0:00:00.0 673.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	1	 0.48%	3	 1.43%
--------------------------------------
  0:	12	 5.71%	59	28.10%
  1:	14	 6.67%	31	14.76%
  2:	16	 7.62%	15	 7.14%
  3:	12	 5.71%	8	 3.81%
  4:	12	 5.71%	26	12.38%
  5:	143	68.10%	68	32.38%


Total length: 1.539e+04um, number of vias: 684
M1(H) length: 5.444e+01um, number of vias: 343
M2(V) length: 7.145e+03um, number of vias: 341
M3(H) length: 8.187e+03um

Peak Memory Usage was 668.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=668.5M) ***

Extraction called for design 'controller' of instances=129 and nets=141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 668.512M)
Trial Route Overflow 0.47619047619(H) 1.42857142857(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Start repairing congestion with level 4.
Iteration  3: Total net bbox = 7.333e+03 (3.94e+03 3.40e+03)
              Est.  stn bbox = 7.333e+03 (3.94e+03 3.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 668.5M
Iteration  4: Total net bbox = 8.347e+03 (4.17e+03 4.17e+03)
              Est.  stn bbox = 8.347e+03 (4.17e+03 4.17e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 668.5M
Iteration  5: Total net bbox = 8.604e+03 (4.32e+03 4.28e+03)
              Est.  stn bbox = 8.604e+03 (4.32e+03 4.28e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 668.5M
Iteration  6: Total net bbox = 8.665e+03 (4.32e+03 4.35e+03)
              Est.  stn bbox = 8.665e+03 (4.32e+03 4.35e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 668.5M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
**Info: (ENCSP-307): Design contains fractional 21 cells.
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=668.6MB) @(0:01:12 - 0:01:12).
move report: preRPlace moves 125 insts, mean move: 32.72 um, max move: 126.00 um
	max move on inst (U156): (98.40, 168.00) --> (112.80, 56.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.020e+04 = 5.301e+03 H + 4.898e+03 V
wire length = 9.157e+03 = 4.259e+03 H + 4.898e+03 V
Placement tweakage ends.
move report: tweak moves 72 insts, mean move: 14.87 um, max move: 96.60 um
	max move on inst (U140): (265.80, 56.40) --> (362.40, 56.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U121' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=668.6MB) @(0:01:12 - 0:01:12).
**ERROR: (ENCSP-2021):	Could not legalize <65> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 51.23 um, max move: 221.40 um
	max move on inst (U249): (288.00, 56.40) --> (93.00, 30.00)
move report: overall moves 125 insts, mean move: 58.96 um, max move: 231.60 um
	max move on inst (U249): (297.60, 57.00) --> (93.00, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       231.60 um
  inst (U249) with max move: (297.6, 57) -> (93, 30)
  mean    (X+Y) =        58.96 um
Total instances flipped for WireLenOpt: 9
Total instances moved : 125
*** cpu=0:00:00.1   mem=668.6M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=668.6MB) @(0:01:12 - 0:01:12).
Total net length = 1.268e+04 (7.579e+03 5.104e+03) (ext = 2.891e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
*** Starting trialRoute (mem=668.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 32.25% H + 8.36% V (0:00:00.0 672.4M)

Phase 1e-1f Overflow: 0.00% H + 1.43% V (0:00:00.0 673.1M)

Phase 1l Overflow: 0.00% H + 1.43% V (0:00:00.0 673.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 1.43%
--------------------------------------
  0:	11	 5.24%	54	25.71%
  1:	17	 8.10%	33	15.71%
  2:	18	 8.57%	15	 7.14%
  3:	10	 4.76%	14	 6.67%
  4:	8	 3.81%	19	 9.05%
  5:	146	69.52%	72	34.29%


Total length: 1.494e+04um, number of vias: 668
M1(H) length: 5.031e+01um, number of vias: 342
M2(V) length: 7.193e+03um, number of vias: 326
M3(H) length: 7.700e+03um

Peak Memory Usage was 668.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=668.6M) ***

Extraction called for design 'controller' of instances=129 and nets=141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 668.609M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=653.605 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=668.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.734  |
|           TNS (ns):| -20.377 |
|    Violating Paths:|   11    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.013   |      1 (1)       |
|   max_tran     |      2 (4)       |   -0.148   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.436%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 653.9M, totSessionCpu=0:01:12 **
*** Timing NOT met, worst failing slack is -3.734
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.734 TNS Slack -20.377 Density 58.44
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.734| -20.377|    58.44%|   0:00:00.0|  710.6M|typical_view| default | state_reg_2_/D
|  -3.547| -18.834|    58.44%|   0:00:00.0|  714.4M|typical_view| default | state_reg_2_/D
|  -3.413| -18.731|    58.44%|   0:00:00.0|  714.4M|typical_view| default | state_reg_2_/D
|  -3.321| -18.453|    58.44%|   0:00:00.0|  714.4M|typical_view| default | state_reg_2_/D
|  -3.223| -18.355|    58.44%|   0:00:00.0|  715.4M|typical_view| default | state_reg_2_/D
|  -3.223| -18.271|    58.44%|   0:00:00.0|  715.4M|typical_view| default | state_reg_2_/D
|  -3.174| -18.211|    58.44%|   0:00:01.0|  716.4M|typical_view| default | state_reg_2_/D
|  -3.168| -18.205|    58.44%|   0:00:00.0|  716.4M|typical_view| default | state_reg_2_/D
|  -3.159| -18.193|    58.44%|   0:00:00.0|  716.4M|typical_view| default | state_reg_2_/D
|  -3.142| -18.052|    58.44%|   0:00:00.0|  718.3M|typical_view| default | state_reg_2_/D
|  -3.142| -17.970|    58.44%|   0:00:00.0|  718.3M|typical_view| default | state_reg_2_/D
|  -3.117| -17.947|    58.44%|   0:00:01.0|  718.7M|typical_view| default | state_reg_2_/D
|  -3.117| -17.935|    58.44%|   0:00:01.0|  718.7M|typical_view| default | state_reg_2_/D
|  -3.117| -17.935|    58.44%|   0:00:01.0|  718.5M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:03.5 real=0:00:04.0 mem=718.5M) ***
** GigaOpt Optimizer WNS Slack -3.117 TNS Slack -17.935 Density 58.44
*** Starting refinePlace (0:01:16 mem=718.7M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=718.8MB) @(0:01:16 - 0:01:16).
move report: preRPlace moves 125 insts, mean move: 48.18 um, max move: 124.80 um
	max move on inst (U140): (364.20, 30.00) --> (265.80, 56.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=718.8MB) @(0:01:16 - 0:01:16).
**ERROR: (ENCSP-2021):	Could not legalize <65> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 43.49 um, max move: 106.20 um
	max move on inst (U143): (265.80, 56.40) --> (345.60, 30.00)
move report: overall moves 107 insts, mean move: 20.92 um, max move: 69.00 um
	max move on inst (U138): (364.80, 30.00) --> (364.80, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        69.00 um
  inst (U138) with max move: (364.8, 30) -> (364.8, 99)
  mean    (X+Y) =        20.92 um
Total instances moved : 107
*** cpu=0:00:00.1   mem=718.8M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=718.8MB) @(0:01:16 - 0:01:16).
*** maximum move = 69.0um ***
*** Finished refinePlace (0:01:16 mem=718.8M) ***
*** Finished re-routing un-routed nets (718.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=718.8M) ***
** GigaOpt Optimizer WNS Slack -3.117 TNS Slack -17.935 Density 58.44
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.117| -17.935|    58.44%|   0:00:00.0|  718.5M|typical_view| default | state_reg_2_/D
|  -3.117| -17.935|    58.44%|   0:00:00.0|  718.8M|typical_view| default | state_reg_2_/D
|  -3.117| -17.935|    58.44%|   0:00:01.0|  718.5M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=718.5M) ***
** GigaOpt Optimizer WNS Slack -3.117 TNS Slack -17.935 Density 58.44
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.117| -17.935|    58.44%|   0:00:00.0|  718.5M|typical_view| default | state_reg_2_/D
|  -3.117| -17.597|    58.44%|   0:00:00.0|  718.8M|typical_view| default | state_reg_2_/D
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.1 real=0:00:00.0 mem=718.5M) ***
*** Starting refinePlace (0:01:18 mem=718.8M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=718.8MB) @(0:01:18 - 0:01:18).
move report: preRPlace moves 125 insts, mean move: 43.37 um, max move: 127.20 um
	max move on inst (U147): (175.20, 30.00) --> (143.40, 125.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=718.8MB) @(0:01:18 - 0:01:18).
**ERROR: (ENCSP-2021):	Could not legalize <65> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 42.86 um, max move: 277.80 um
	max move on inst (U196): (31.20, 56.40) --> (266.40, 99.00)
move report: overall moves 81 insts, mean move: 24.95 um, max move: 302.40 um
	max move on inst (U196): (33.00, 30.00) --> (266.40, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       302.40 um
  inst (U196) with max move: (33, 30) -> (266.4, 99)
  mean    (X+Y) =        24.95 um
Total instances moved : 81
*** cpu=0:00:00.1   mem=718.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=718.8MB) @(0:01:18 - 0:01:18).
*** maximum move = 302.4um ***
*** Finished refinePlace (0:01:18 mem=718.8M) ***
*** Finished re-routing un-routed nets (718.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=718.8M) ***
** GigaOpt Optimizer WNS Slack -3.385 TNS Slack -17.864 Density 58.44
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.385| -17.864|    58.44%|   0:00:00.0|  718.5M|typical_view| default | state_reg_2_/D
|  -3.385| -17.865|    58.44%|   0:00:00.0|  718.8M|typical_view| default | state_reg_2_/D
|  -3.171| -17.285|    58.44%|   0:00:00.0|  718.8M|typical_view| default | state_reg_2_/D
|  -3.060| -17.122|    58.45%|   0:00:00.0|  718.8M|typical_view| default | state_reg_3_/D
|  -3.060| -17.035|    58.46%|   0:00:00.0|  718.8M|typical_view| default | state_reg_3_/D
|  -3.060| -17.035|    58.46%|   0:00:01.0|  718.5M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=718.5M) ***
*** Starting refinePlace (0:01:18 mem=718.8M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=718.8MB) @(0:01:18 - 0:01:18).
**ERROR: (ENCSP-2021):	Could not legalize <65> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 15 insts, mean move: 39.52 um, max move: 304.20 um
	max move on inst (U197): (31.20, 30.00) --> (266.40, 99.00)
move report: overall moves 15 insts, mean move: 39.52 um, max move: 304.20 um
	max move on inst (U197): (31.20, 30.00) --> (266.40, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       304.20 um
  inst (U197) with max move: (31.2, 30) -> (266.4, 99)
  mean    (X+Y) =        39.52 um
Total instances moved : 15
*** cpu=0:00:00.0   mem=718.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=718.8MB) @(0:01:18 - 0:01:18).
*** maximum move = 304.2um ***
*** Finished refinePlace (0:01:18 mem=718.8M) ***
*** Finished re-routing un-routed nets (718.8M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=718.8M) ***
** GigaOpt Optimizer WNS Slack -3.060 TNS Slack -17.035 Density 58.46

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.6 real=0:00:06.0 mem=718.5M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.09min real=0.10min mem=670.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.060  |
|           TNS (ns):| -17.035 |
|    Violating Paths:|   10    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.013   |      2 (2)       |
|   max_tran     |      3 (6)       |   -0.148   |      3 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.456%
Routing Overflow: 0.00% H and 1.43% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 670.1M, totSessionCpu=0:01:18 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=668.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.060  |
|           TNS (ns):| -17.035 |
|    Violating Paths:|   10    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.013   |      2 (2)       |
|   max_tran     |      3 (6)       |   -0.148   |      3 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.456%
Routing Overflow: 0.00% H and 1.43% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 668.1M, totSessionCpu=0:01:18 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
End: GigaOpt harden opt
*** Timing NOT met, worst failing slack is -3.060
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -3.060  TNS Slack -17.035 Density 58.46
** reclaim pass 0 (0.0) : commits = 0
** reclaim pass 1 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.060  TNS Slack -17.035 Density 58.46

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
**Info: (ENCSP-307): Design contains fractional 21 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=670.1MB) @(0:01:18 - 0:01:18).
move report: preRPlace moves 125 insts, mean move: 45.02 um, max move: 165.60 um
	max move on inst (U143): (336.00, 30.00) --> (265.80, 125.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.717e+04 = 1.099e+04 H + 6.180e+03 V
wire length = 1.659e+04 = 1.041e+04 H + 6.180e+03 V
Placement tweakage ends.
move report: tweak moves 43 insts, mean move: 10.61 um, max move: 30.60 um
	max move on inst (U134): (333.60, 56.40) --> (364.20, 56.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=670.1MB) @(0:01:18 - 0:01:18).
**ERROR: (ENCSP-2021):	Could not legalize <65> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 40.47 um, max move: 157.80 um
	max move on inst (U178): (31.20, 125.40) --> (93.60, 30.00)
move report: overall moves 99 insts, mean move: 21.63 um, max move: 131.40 um
	max move on inst (U178): (31.20, 99.00) --> (93.60, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       131.40 um
  inst (U178) with max move: (31.2, 99) -> (93.6, 30)
  mean    (X+Y) =        21.63 um
Total instances flipped for WireLenOpt: 16
Total instances moved : 99
*** cpu=0:00:00.1   mem=670.1M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=670.1MB) @(0:01:18 - 0:01:18).
** Finished Reclaim (cpu = 0:00:00.2) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=670.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 50.48% H + 17.00% V (0:00:00.0 673.9M)

Phase 1e-1f Overflow: 0.48% H + 8.01% V (0:00:00.0 674.6M)

Phase 1l Overflow: 0.48% H + 8.01% V (0:00:00.0 674.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.95%
 -1:	1	 0.48%	14	 6.67%
--------------------------------------
  0:	28	13.33%	61	29.05%
  1:	22	10.48%	22	10.48%
  2:	11	 5.24%	22	10.48%
  3:	14	 6.67%	22	10.48%
  4:	26	12.38%	19	 9.05%
  5:	108	51.43%	48	22.86%


Total length: 2.185e+04um, number of vias: 718
M1(H) length: 3.772e+01um, number of vias: 341
M2(V) length: 1.013e+04um, number of vias: 377
M3(H) length: 1.169e+04um

Peak Memory Usage was 670.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=670.1M) ***

Extraction called for design 'controller' of instances=129 and nets=141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 670.145M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 666.4M, InitMEM = 666.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=655.156 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 655.1M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=655.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.908  |
|           TNS (ns):| -26.464 |
|    Violating Paths:|   13    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.010   |      2 (2)       |
|   max_tran     |      3 (6)       |   -0.114   |      3 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.456%
Routing Overflow: 0.48% H and 8.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 655.4M, totSessionCpu=0:01:18 **
Trial Route Overflow 0.47619047619(H) 8.01353672607(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Start repairing congestion with level 3.
Iteration  4: Total net bbox = 8.357e+03 (4.18e+03 4.18e+03)
              Est.  stn bbox = 8.357e+03 (4.18e+03 4.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 655.4M
Iteration  5: Total net bbox = 8.573e+03 (4.28e+03 4.29e+03)
              Est.  stn bbox = 8.573e+03 (4.28e+03 4.29e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 655.4M
Iteration  6: Total net bbox = 8.837e+03 (4.34e+03 4.50e+03)
              Est.  stn bbox = 8.837e+03 (4.34e+03 4.50e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 655.4M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
**Info: (ENCSP-307): Design contains fractional 21 cells.
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=655.4MB) @(0:01:18 - 0:01:18).
move report: preRPlace moves 125 insts, mean move: 32.47 um, max move: 181.20 um
	max move on inst (U156): (96.00, 168.00) --> (165.60, 56.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.010e+04 = 5.430e+03 H + 4.674e+03 V
wire length = 9.169e+03 = 4.495e+03 H + 4.674e+03 V
Placement tweakage ends.
move report: tweak moves 77 insts, mean move: 15.06 um, max move: 61.80 um
	max move on inst (U168): (265.80, 125.40) --> (204.00, 125.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=655.4MB) @(0:01:18 - 0:01:18).
**ERROR: (ENCSP-2021):	Could not legalize <65> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 53.05 um, max move: 328.20 um
	max move on inst (U160): (33.60, 125.40) --> (266.40, 30.00)
move report: overall moves 124 insts, mean move: 61.33 um, max move: 263.40 um
	max move on inst (U160): (72.00, 99.00) --> (266.40, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       263.40 um
  inst (U160) with max move: (72, 99) -> (266.4, 30)
  mean    (X+Y) =        61.33 um
Total instances flipped for WireLenOpt: 9
Total instances moved : 124
*** cpu=0:00:00.1   mem=655.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=655.4MB) @(0:01:18 - 0:01:18).
Total net length = 1.163e+04 (6.982e+03 4.644e+03) (ext = 2.407e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
*** Starting trialRoute (mem=655.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 19.23% H + 8.51% V (0:00:00.0 659.2M)

Phase 1e-1f Overflow: 0.00% H + 1.90% V (0:00:00.0 659.8M)

Phase 1l Overflow: 0.00% H + 1.90% V (0:00:00.0 659.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	4	 1.90%
--------------------------------------
  0:	13	 6.19%	55	26.19%
  1:	9	 4.29%	25	11.90%
  2:	18	 8.57%	14	 6.67%
  3:	9	 4.29%	13	 6.19%
  4:	6	 2.86%	21	10.00%
  5:	155	73.81%	78	37.14%


Total length: 1.344e+04um, number of vias: 662
M1(H) length: 4.411e+01um, number of vias: 343
M2(V) length: 6.370e+03um, number of vias: 319
M3(H) length: 7.024e+03um

Peak Memory Usage was 655.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=655.4M) ***

Extraction called for design 'controller' of instances=129 and nets=141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 655.395M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=655.141 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=654.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.841  |
|           TNS (ns):| -14.639 |
|    Violating Paths:|   10    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.456%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 655.4M, totSessionCpu=0:01:18 **
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     2   |     3   |     0   |      0  |     0   |     0   |     0   |     0   | -2.84 |  58.46  |            |           |
|     2   |     3   |     0   |      0  |     0   |     0   |     0   |     0   | -2.84 |  58.46  |   0:00:00.0|     712.9M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=712.9M) ***

End: GigaOpt DRV Optimization
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=672.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.841  |
|           TNS (ns):| -14.639 |
|    Violating Paths:|   10    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.456%
Routing Overflow: 0.00% H and 1.90% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 672.3M, totSessionCpu=0:01:19 **
*** Timing NOT met, worst failing slack is -2.841
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -2.841 TNS Slack -14.639 Density 58.46
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.841| -14.639|    58.46%|   0:00:00.0|  712.2M|typical_view| default | state_reg_2_/D
|  -2.592| -14.049|    58.46%|   0:00:00.0|  712.4M|typical_view| default | state_reg_2_/D
|  -2.572| -14.029|    58.46%|   0:00:00.0|  714.4M|typical_view| default | state_reg_1_/D
|  -2.572| -13.960|    58.46%|   0:00:00.0|  714.4M|typical_view| default | state_reg_1_/D
|  -2.544| -13.801|    58.46%|   0:00:01.0|  715.3M|typical_view| default | state_reg_1_/D
|  -2.544| -13.779|    58.46%|   0:00:00.0|  715.3M|typical_view| default | state_reg_1_/D
|  -2.539| -13.759|    58.46%|   0:00:00.0|  717.2M|typical_view| default | state_reg_1_/D
|  -2.519| -13.679|    58.46%|   0:00:00.0|  717.2M|typical_view| default | state_reg_1_/D
|  -2.519| -13.679|    58.46%|   0:00:01.0|  717.0M|typical_view| default | state_reg_1_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.4 real=0:00:02.0 mem=717.0M) ***
** GigaOpt Optimizer WNS Slack -2.519 TNS Slack -13.679 Density 58.46
*** Starting refinePlace (0:01:20 mem=717.2M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=717.2MB) @(0:01:20 - 0:01:20).
move report: preRPlace moves 125 insts, mean move: 50.99 um, max move: 129.00 um
	max move on inst (U141): (345.60, 30.00) --> (312.00, 125.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=717.2MB) @(0:01:20 - 0:01:20).
**ERROR: (ENCSP-2021):	Could not legalize <65> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 44.04 um, max move: 172.20 um
	max move on inst (U253): (288.00, 125.40) --> (364.80, 30.00)
move report: overall moves 112 insts, mean move: 22.76 um, max move: 109.80 um
	max move on inst (U247): (314.40, 99.00) --> (355.20, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       109.80 um
  inst (U247) with max move: (314.4, 99) -> (355.2, 30)
  mean    (X+Y) =        22.76 um
Total instances moved : 112
*** cpu=0:00:00.1   mem=717.2M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=717.2MB) @(0:01:20 - 0:01:20).
*** maximum move = 109.8um ***
*** Finished refinePlace (0:01:20 mem=717.2M) ***
*** Finished re-routing un-routed nets (717.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=717.2M) ***
** GigaOpt Optimizer WNS Slack -2.519 TNS Slack -13.679 Density 58.46
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.519| -13.679|    58.46%|   0:00:00.0|  717.0M|typical_view| default | state_reg_1_/D
|  -2.519| -13.679|    58.46%|   0:00:00.0|  717.2M|typical_view| default | state_reg_1_/D
|  -2.519| -13.679|    58.46%|   0:00:01.0|  717.0M|typical_view| default | state_reg_1_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=717.0M) ***
** GigaOpt Optimizer WNS Slack -2.519 TNS Slack -13.679 Density 58.46
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.519| -13.679|    58.46%|   0:00:00.0|  717.0M|typical_view| default | state_reg_1_/D
|  -2.519| -13.679|    58.46%|   0:00:00.0|  717.2M|typical_view| default | state_reg_1_/D
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=717.0M) ***
*** Starting refinePlace (0:01:21 mem=717.2M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=717.2MB) @(0:01:21 - 0:01:21).
move report: preRPlace moves 125 insts, mean move: 48.79 um, max move: 107.40 um
	max move on inst (U144): (252.00, 30.00) --> (240.00, 125.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=717.2MB) @(0:01:21 - 0:01:21).
**ERROR: (ENCSP-2021):	Could not legalize <64> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 46.71 um, max move: 261.60 um
	max move on inst (U197): (31.20, 56.40) --> (266.40, 30.00)
move report: overall moves 91 insts, mean move: 26.53 um, max move: 233.40 um
	max move on inst (U197): (33.00, 30.00) --> (266.40, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       233.40 um
  inst (U197) with max move: (33, 30) -> (266.4, 30)
  mean    (X+Y) =        26.53 um
Total instances moved : 91
*** cpu=0:00:00.1   mem=717.2M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=717.2MB) @(0:01:21 - 0:01:21).
*** maximum move = 233.4um ***
*** Finished refinePlace (0:01:21 mem=717.2M) ***
*** Finished re-routing un-routed nets (717.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=717.2M) ***
** GigaOpt Optimizer WNS Slack -2.519 TNS Slack -13.690 Density 58.46

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=717.0M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=670.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.519  |
|           TNS (ns):| -13.690 |
|    Violating Paths:|   10    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.456%
Routing Overflow: 0.00% H and 1.90% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 670.4M, totSessionCpu=0:01:21 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=668.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.519  |
|           TNS (ns):| -13.690 |
|    Violating Paths:|   10    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.456%
Routing Overflow: 0.00% H and 1.90% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 668.4M, totSessionCpu=0:01:21 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
End: GigaOpt harden opt
*** Starting trialRoute (mem=670.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 59.91% H + 9.58% V (0:00:00.0 674.2M)

Phase 1e-1f Overflow: 0.48% H + 2.86% V (0:00:00.0 674.8M)

Phase 1l Overflow: 0.48% H + 2.86% V (0:00:00.0 674.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	1	 0.48%	6	 2.86%
--------------------------------------
  0:	20	 9.52%	59	28.10%
  1:	29	13.81%	32	15.24%
  2:	16	 7.62%	17	 8.10%
  3:	13	 6.19%	23	10.95%
  4:	16	 7.62%	18	 8.57%
  5:	115	54.76%	55	26.19%


Total length: 1.996e+04um, number of vias: 706
M1(H) length: 4.170e+01um, number of vias: 342
M2(V) length: 8.271e+03um, number of vias: 364
M3(H) length: 1.164e+04um

Peak Memory Usage was 670.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=670.4M) ***

Extraction called for design 'controller' of instances=129 and nets=141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 670.402M)
*** Starting delays update (0:01:21 mem=670.3M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=655.414 CPU=0:00:00.0 REAL=0:00:00.0)
*** Finished delays update (0:01:21 mem=655.7M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     4   |     7   |     2   |      2  |     0   |     0   |     0   |     0   | -3.93 |  58.46  |            |           |
|     4   |     7   |     2   |      2  |     0   |     0   |     0   |     0   | -3.93 |  58.46  |   0:00:00.0|     710.2M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=710.2M) ***

End: GigaOpt DRV Optimization
Design WNS changes after trial route: -2.51929998398 -> -3.92860007286 (bump = 1.40930008888)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.929 TNS Slack -23.868 Density 58.46
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.929| -23.868|    58.46%|   0:00:00.0|  712.0M|typical_view| default | state_reg_2_/D
|  -3.929| -23.868|    58.46%|   0:00:00.0|  712.5M|typical_view| default | state_reg_2_/D
|  -3.928| -23.867|    58.46%|   0:00:00.0|  712.4M|typical_view| default | state_reg_2_/D
|  -3.928| -23.867|    58.46%|   0:00:00.0|  712.2M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=712.2M) ***
** GigaOpt Optimizer WNS Slack -3.928 TNS Slack -23.867 Density 58.46
*** Starting refinePlace (0:01:22 mem=712.4M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=712.4MB) @(0:01:22 - 0:01:22).
**ERROR: (ENCSP-2021):	Could not legalize <64> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 18 insts, mean move: 42.17 um, max move: 304.20 um
	max move on inst (U176): (31.20, 99.00) --> (266.40, 30.00)
move report: overall moves 18 insts, mean move: 42.17 um, max move: 304.20 um
	max move on inst (U176): (31.20, 99.00) --> (266.40, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       304.20 um
  inst (U176) with max move: (31.2, 99) -> (266.4, 30)
  mean    (X+Y) =        42.17 um
Total instances moved : 18
*** cpu=0:00:00.0   mem=712.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=712.4MB) @(0:01:22 - 0:01:22).
*** maximum move = 304.2um ***
*** Finished refinePlace (0:01:22 mem=712.4M) ***
*** Finished re-routing un-routed nets (712.4M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=712.4M) ***
** GigaOpt Optimizer WNS Slack -3.928 TNS Slack -23.867 Density 58.46

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=712.2M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: -2.51929998398 -> -3.9279999733 (bump = 1.40869998932)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.2664
Begin: all path group post-eco optimization non-placement-legal phase
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.928 TNS Slack -23.867 Density 58.46
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.928| -23.867|    58.46%|   0:00:00.0|  712.0M|typical_view| default | state_reg_2_/D
|  -3.901| -23.599|    58.46%|   0:00:00.0|  712.5M|typical_view| default | state_reg_2_/D
|  -3.901| -23.599|    58.46%|   0:00:00.0|  712.4M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=712.4M) ***
** GigaOpt Optimizer WNS Slack -3.901 TNS Slack -23.599 Density 58.46
*** Starting refinePlace (0:01:22 mem=712.6M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=712.6MB) @(0:01:22 - 0:01:22).
move report: preRPlace moves 125 insts, mean move: 48.58 um, max move: 151.20 um
	max move on inst (U147): (199.20, 30.00) --> (143.40, 125.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=712.6MB) @(0:01:22 - 0:01:22).
**ERROR: (ENCSP-2021):	Could not legalize <64> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 45.13 um, max move: 277.80 um
	max move on inst (U208): (31.20, 56.40) --> (266.40, 99.00)
move report: overall moves 80 insts, mean move: 26.94 um, max move: 278.40 um
	max move on inst (U208): (57.00, 30.00) --> (266.40, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       278.40 um
  inst (U208) with max move: (57, 30) -> (266.4, 99)
  mean    (X+Y) =        26.94 um
Total instances moved : 80
*** cpu=0:00:00.1   mem=712.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=712.6MB) @(0:01:22 - 0:01:22).
*** maximum move = 278.4um ***
*** Finished refinePlace (0:01:22 mem=712.6M) ***
*** Finished re-routing un-routed nets (712.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=712.6M) ***
** GigaOpt Optimizer WNS Slack -3.901 TNS Slack -23.714 Density 58.46

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=712.4M) ***

End: all path group post-eco optimization non-placement-legal phase
Design WNS changes after trial route: -2.51929998398 -> -3.90070009232 (bump = 1.38140010834)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.901 TNS Slack -23.714 Density 58.46
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.901| -23.714|    58.46%|   0:00:00.0|  712.0M|typical_view| default | state_reg_2_/D
|  -3.901| -23.714|    58.46%|   0:00:00.0|  712.5M|typical_view| default | state_reg_2_/D
|  -3.901| -23.714|    58.46%|   0:00:00.0|  712.2M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=712.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=712.2M) ***

End: all path group post-eco optimization
*** Steiner Routed Nets: 2.87769784173%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=670.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=670.4M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'controller' of instances=129 and nets=141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 670.902M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 666.8M, InitMEM = 666.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=655.512 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 655.5M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 655.5M, totSessionCpu=0:01:22 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.901  | -3.901  | -3.173  | -1.841  |  2.960  |   N/A   |
|           TNS (ns):| -23.714 | -12.181 | -9.141  | -10.271 |  0.000  |   N/A   |
|    Violating Paths:|   11    |    4    |    4    |    7    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.017   |      1 (1)       |
|   max_tran     |      2 (3)       |   -0.199   |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.456%
Routing Overflow: 0.48% H and 2.86% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 655.5M, totSessionCpu=0:01:22 **
*** Finished optDesign ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 737.5M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typical_view
Default Analysis Views is typical_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=747.9M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info (ENCSP-259): Instance state_reg_1_ was not on the placement grid.
It has been moved from (197924,140505) to (196800,126000).
**Info (ENCSP-259): Instance state_reg_3_ was not on the placement grid.
It has been moved from (193736,157199) to (192000,126000).
**Info (ENCSP-259): Instance state_reg_2_ was not on the placement grid.
It has been moved from (197375,162923) to (196800,126000).
**Info (ENCSP-259): Instance state_reg_0_ was not on the placement grid.
It has been moved from (202513,178286) to (201600,168000).
*** Changed status on (4) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=748.1M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 749.023M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=748.1M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
***** Allocate Placement Memory Finished (MEM: 749.789M)

Start to trace clock trees ...
*** Begin Tracer (mem=749.8M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=749.9M) ***
***** Allocate Obstruction Memory  Finished (MEM: 749.887M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          81(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          148.7(ps) (derived from BUFX4)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          480(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          480(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          16 Ohm (user set)
   Net length threshold for resistance checks     :          480 um (derived 200*M2 layer pitch)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          148.7(ps) (derived from BUFX4)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          5.625000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (BUFX4) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 4
Nr.          Rising  Sync Pins  : 0
Nr. Inverter Rising  Sync Pins  : 4
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (4-leaf) (mem=749.9M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=1[188,189*] trVio=S80(322)ps N4 B0 G1 A0(0.0) L[1,1] score=32942 cpu=0:00:00.0 mem=750M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.1, real=0:00:00.0, mem=749.9M)



**** CK_START: Update Database (mem=749.9M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=749.9M)
typical_constraint

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 5.625000 microns (5% of max driving distance).

***** Start Refine Placement.....
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=743.4MB) @(0:01:25 - 0:01:25).
move report: preRPlace moves 125 insts, mean move: 45.12 um, max move: 136.80 um
	max move on inst (U146): (184.80, 30.00) --> (143.40, 125.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U134' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U247' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U132' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U155' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U199' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U121' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U246' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U251' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U126' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U252' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U214' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U227' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U124' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U253' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U130' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U168' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=743.4MB) @(0:01:25 - 0:01:25).
**ERROR: (ENCSP-2021):	Could not legalize <63> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 47.40 um, max move: 261.60 um
	max move on inst (U178): (31.20, 125.40) --> (266.40, 99.00)
move report: overall moves 74 insts, mean move: 30.43 um, max move: 235.20 um
	max move on inst (U178): (31.20, 99.00) --> (266.40, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       235.20 um
  inst (U178) with max move: (31.2, 99) -> (266.4, 99)
  mean    (X+Y) =        30.43 um
Total instances moved : 74
*** cpu=0:00:00.1   mem=743.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=743.4MB) @(0:01:25 - 0:01:25).
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 743.438M)
**WARN: (ENCCK-6323):	The placement of U178 was moved by 235.2 microns during refinePlace. Original location : (31.2, 99), Refined location : (266.4, 99)
**WARN: (ENCCK-6323):	The placement of U247 was moved by 109.8 microns during refinePlace. Original location : (345.6, 30), Refined location : (304.8, 99)
**WARN: (ENCCK-6323):	The placement of U233 was moved by 105.6 microns during refinePlace. Original location : (57, 30), Refined location : (93.6, 99)
**WARN: (ENCCK-6323):	The placement of U190 was moved by 100.2 microns during refinePlace. Original location : (324, 99), Refined location : (355.2, 30)
**WARN: (ENCCK-6323):	The placement of U141 was moved by 97.8 microns during refinePlace. Original location : (316.8, 99), Refined location : (345.6, 30)
**WARN: (ENCCK-6323):	The placement of U138 was moved by 90.6 microns during refinePlace. Original location : (314.4, 99), Refined location : (336, 30)
**WARN: (ENCCK-6323):	The placement of U174 was moved by 84 microns during refinePlace. Original location : (31.2, 99), Refined location : (115.2, 99)
**WARN: (ENCCK-6323):	The placement of U143 was moved by 78.6 microns during refinePlace. Original location : (297.6, 30), Refined location : (307.2, 99)
**WARN: (ENCCK-6323):	The placement of U146 was moved by 73.8 microns during refinePlace. Original location : (184.8, 30), Refined location : (189.6, 99)
**WARN: (ENCCK-6323):	The placement of U175 was moved by 71.4 microns during refinePlace. Original location : (103.2, 99), Refined location : (100.8, 30)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 5.625 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 67...

**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

Refine place movement check finished, CPU=0:00:00.1 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_1_/CLK 188.7(ps)
Min trig. edge delay at sink(R): state_reg_0_/CLK 187.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 187.9~188.7(ps)        0~10(ps)            
Fall Phase Delay               : 188.5~189.3(ps)        0~10(ps)            
Trig. Edge Skew                : 0.8(ps)                200(ps)             
Rise Skew                      : 0.8(ps)                
Fall Skew                      : 0.8(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 279.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 280.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 279.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 280.6(ps)              0(ps)               

view typical_view : skew = 0.8ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'typical_view'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'typical_view' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
MaxTriggerDelay: 188.7 (ps)
MinTriggerDelay: 187.9 (ps)
Skew: 0.8 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=743.4M) ***
Reducing the skew of clock tree 'clk' in 'typical_view' view ...

MaxTriggerDelay: 188.7 (ps)
MinTriggerDelay: 187.9 (ps)
Skew: 0.8 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=743.4M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 0 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=743.4M) ***

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_1_/CLK 188.7(ps)
Min trig. edge delay at sink(R): state_reg_0_/CLK 187.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 187.9~188.7(ps)        0~10(ps)            
Fall Phase Delay               : 188.5~189.3(ps)        0~10(ps)            
Trig. Edge Skew                : 0.8(ps)                200(ps)             
Rise Skew                      : 0.8(ps)                
Fall Skew                      : 0.8(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 279.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 280.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 279.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 280.6(ps)              0(ps)               

view typical_view : skew = 0.8ps (required = 200ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.0 real=0:00:00.0 mem=743.4M) ***
***** Start Refine Placement.....
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=743.5MB) @(0:01:25 - 0:01:25).
move report: preRPlace moves 125 insts, mean move: 44.85 um, max move: 112.20 um
	max move on inst (U138): (336.00, 30.00) --> (319.20, 125.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=743.5MB) @(0:01:25 - 0:01:25).
**ERROR: (ENCSP-2021):	Could not legalize <64> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 42.66 um, max move: 277.80 um
	max move on inst (U232): (31.20, 56.40) --> (266.40, 99.00)
move report: overall moves 66 insts, mean move: 27.73 um, max move: 277.80 um
	max move on inst (U232): (57.60, 30.00) --> (266.40, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       277.80 um
  inst (U232) with max move: (57.6, 30) -> (266.4, 99)
  mean    (X+Y) =        27.73 um
Total instances moved : 66
*** cpu=0:00:00.1   mem=743.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=743.5MB) @(0:01:25 - 0:01:25).
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 743.453M)

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_1_/CLK 188.7(ps)
Min trig. edge delay at sink(R): state_reg_0_/CLK 187.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 187.9~188.7(ps)        0~10(ps)            
Fall Phase Delay               : 188.5~189.3(ps)        0~10(ps)            
Trig. Edge Skew                : 0.8(ps)                200(ps)             
Rise Skew                      : 0.8(ps)                
Fall Skew                      : 0.8(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 279.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 280.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 279.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 280.6(ps)              0(ps)               

view typical_view : skew = 0.8ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Tue Nov 18 16:56:51 2014
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 743.00 (Mb)
#WARNING (NRDB-166) Boundary for CELL_VIEW DFF2,abstract is not properly defined. To fix the problem, properly define the SIZE of the corresponding MACRO in the library.
#WARNING (NRDB-733) PIN CLK in CELL_VIEW DFF2,abstract does not have physical port.
#WARNING (NRDB-733) PIN CLRB in CELL_VIEW DFF2,abstract does not have physical port.
#WARNING (NRDB-733) PIN D in CELL_VIEW DFF2,abstract does not have physical port.
#WARNING (NRDB-733) PIN Q in CELL_VIEW DFF2,abstract does not have physical port.
#WARNING (NRDB-733) PIN QB in CELL_VIEW DFF2,abstract does not have physical port.
Initializing multi-corner resistance tables ...
#WARNING (NRDB-629) NanoRoute cannot route PIN Q of INST state_reg_0_ from NET state[0], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_1_ from NET state[1], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_2_ from NET state[2], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_3_ from NET state[3], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_0_ from NET n151, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_0_ from NET n102, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_1_ from NET n20, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_1_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_3_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_2_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_0_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_3_ from NET n3, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_2_ from NET n1, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_1_ from NET clk, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_3_ from NET clk, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_2_ from NET clk, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_0_ from NET clk, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 748.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.00 (Mb)
#Merging special wires...
#reading routing guides ......
#WARNING (NRGR-21) Selected nets are already detail routed or no nets are selected.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (Mb)
#Total memory = 749.00 (Mb)
#Peak memory = 782.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 750.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 750.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 0 um.
#Total half perimeter of net bounding box = 0 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 0 um.
#Total wire length on LAYER metal3 = 0 um.
#Total number of vias = 0
#Up-Via Summary (total 0):
#           
#-----------------------
#-----------------------
#                     0 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 749.00 (Mb)
#Peak memory = 782.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 749.00 (Mb)
#Peak memory = 782.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.00 (Mb)
#Total memory = 747.00 (Mb)
#Peak memory = 782.00 (Mb)
#Number of warnings = 25
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 18 16:56:51 2014
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 480 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
**WARN: (ENCCK-6351):	Clock clk has not been routed yet. Wire resistance checks do not work without clock routing.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_1_/CLK 188.7(ps)
Min trig. edge delay at sink(R): state_reg_0_/CLK 187.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 187.9~188.7(ps)        0~10(ps)            
Fall Phase Delay               : 188.5~189.3(ps)        0~10(ps)            
Trig. Edge Skew                : 0.8(ps)                200(ps)             
Rise Skew                      : 0.8(ps)                
Fall Skew                      : 0.8(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 279.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 280.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 279.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 280.6(ps)              0(ps)               

view typical_view : skew = 0.8ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


setting up for view 'typical_view'...
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=747.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=747.8M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'typical_view' ...
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_1_/CLK 188.7(ps)
Min trig. edge delay at sink(R): state_reg_0_/CLK 187.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 187.9~188.7(ps)        0~10(ps)            
Fall Phase Delay               : 188.5~189.3(ps)        0~10(ps)            
Trig. Edge Skew                : 0.8(ps)                200(ps)             
Rise Skew                      : 0.8(ps)                
Fall Skew                      : 0.8(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 279.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 280.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 279.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 280.6(ps)              0(ps)               

view typical_view : skew = 0.8ps (required = 200ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide controller.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          67
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          0

*** End ckSynthesis (cpu=0:00:00.5, real=0:00:00.0, mem=746.9M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
Extraction called for design 'controller' of instances=129 and nets=141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 747.672M)
ERROR: net clk in clock tree clk is not routed
**ERROR: (ENCCK-181):	Clock tree clk is not ready to do post-route ECO since some clock nets are not routed yet.

Usage: ckECO [-help] [-area] [-clk <string>] [-dontFixAddedBuffers]
             [-fixDRVOnly] [-localSkew] [-num <integer>] [-reduceTNS <string>]
             [-report <string>] [-spreadTriggerEdgeDelay]
             [-useSpecFileCellsOnly]
             [-preRoute  | -clkRouteOnly  | -postRoute  | -postCTS ]

-help                     # Prints out the command usage
-area                     # (bool, optional)
-clk <string>             #   (string, optional)
-clkRouteOnly             # (bool, optional)
-dontFixAddedBuffers      # (bool, optional)
-fixDRVOnly               # (bool, optional)
-localSkew                # (bool, optional)
-num <integer>            # (int, optional)
-postCTS                  # (bool, optional)
-postRoute                # (bool, optional)
-preRoute                 # (bool, optional)
-reduceTNS <string>       # [ none | hold ]  (string, optional)
-report <string>          # (string, optional)
-spreadTriggerEdgeDelay   # (bool, optional)
-useSpecFileCellsOnly     # (bool, optional)


**ERROR: (ENCSYC-194):	Incorrect usage for command 'ckECO'.
**ERROR: (ENCCK-9000):	**clockDesign ... cpu = 0:00:01, real = 0:00:00, mem = 746.9M **
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**WARN: (ENCOPT-665):	 clk : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 clk : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 clk : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 clk : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n1 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n3 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n20 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n102 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n151 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[3] : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[2] : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[1] : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[0] : Net has unplaced terms or connected to uplaced instances in design. 
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 751.4M, totSessionCpu=0:01:27 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=751.3M) ***

**WARN: (ENCTR-6370):	Unplaced instance: state_reg_1_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_3_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_2_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_0_
**WARN: (ENCTR-2322):	There are 4 unplaced instances that will not be routed. Place all instances in the design before routing. TrialRoute will continue.
There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11

Phase 1a-1d Overflow: 70.73% H + 10.95% V (0:00:00.0 755.1M)

Phase 1e-1f Overflow: 1.90% H + 7.34% V (0:00:00.0 755.8M)

Phase 1l Overflow: 1.90% H + 7.34% V (0:00:00.0 755.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.48%
 -1:	4	 1.90%	14	 6.67%
--------------------------------------
  0:	24	11.43%	54	25.71%
  1:	26	12.38%	27	12.86%
  2:	35	16.67%	30	14.29%
  3:	15	 7.14%	17	 8.10%
  4:	12	 5.71%	21	10.00%
  5:	94	44.76%	46	21.90%


Total length: 2.305e+04um, number of vias: 660
M1(H) length: 1.140e+01um, number of vias: 306
M2(V) length: 9.551e+03um, number of vias: 354
M3(H) length: 1.349e+04um

Peak Memory Usage was 751.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=751.3M) ***

Initializing multi-corner resistance tables ...
Extraction called for design 'controller' of instances=129 and nets=141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 751.324M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=747.973 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.965  |
|           TNS (ns):| -25.799 |
|    Violating Paths:|   13    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      1 (1)       |
|   max_tran     |      2 (3)       |   -0.037   |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.456%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 748.2M, totSessionCpu=0:01:27 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 748.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 748.6M) ***
*** Starting optimizing excluded clock nets MEM= 748.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 748.6M) ***
Begin: GigaOpt Reclaim Optimization
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -3.965  TNS Slack -25.799 Density 58.46
** reclaim pass 0 (0.0) : commits = 0
** reclaim pass 1 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.965  TNS Slack -25.799 Density 58.46

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=761.4MB) @(0:01:27 - 0:01:28).
move report: preRPlace moves 125 insts, mean move: 42.07 um, max move: 102.60 um
	max move on inst (U253): (364.80, 30.00) --> (357.60, 125.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.976e+04 = 1.391e+04 H + 5.848e+03 V
wire length = 1.920e+04 = 1.336e+04 H + 5.848e+03 V
Placement tweakage ends.
move report: tweak moves 41 insts, mean move: 10.24 um, max move: 33.60 um
	max move on inst (U183): (91.20, 125.40) --> (124.80, 125.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U141' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U190' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U154' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U254' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U214' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U167' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OFC3_state_1_' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U246' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U259' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U155' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U132' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U253' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U227' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U124' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U130' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U131' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U168' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U170' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=761.4MB) @(0:01:28 - 0:01:28).
**ERROR: (ENCSP-2021):	Could not legalize <64> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 42.10 um, max move: 160.20 um
	max move on inst (U143): (290.40, 125.40) --> (355.20, 30.00)
move report: overall moves 97 insts, mean move: 18.61 um, max move: 90.60 um
	max move on inst (U165): (232.80, 30.00) --> (254.40, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        90.60 um
  inst (U165) with max move: (232.8, 30) -> (254.4, 99)
  mean    (X+Y) =        18.61 um
Total instances flipped for WireLenOpt: 19
Total instances moved : 97
*** cpu=0:00:00.1   mem=761.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=761.4MB) @(0:01:27 - 0:01:28).
** Finished Reclaim (cpu = 0:00:00.2) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=761.4M) ***

**WARN: (ENCTR-6370):	Unplaced instance: state_reg_1_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_3_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_2_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_0_
**WARN: (ENCTR-2322):	There are 4 unplaced instances that will not be routed. Place all instances in the design before routing. TrialRoute will continue.
There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11

Phase 1a-1d Overflow: 72.71% H + 10.32% V (0:00:00.0 765.2M)

Phase 1e-1f Overflow: 0.95% H + 5.31% V (0:00:00.0 765.8M)

Phase 1l Overflow: 0.95% H + 5.31% V (0:00:00.0 765.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.48%
 -2:	0	 0.00%	1	 0.48%
 -1:	2	 0.95%	8	 3.81%
--------------------------------------
  0:	36	17.14%	58	27.62%
  1:	30	14.29%	33	15.71%
  2:	16	 7.62%	22	10.48%
  3:	14	 6.67%	17	 8.10%
  4:	14	 6.67%	23	10.95%
  5:	98	46.67%	47	22.38%


Total length: 2.316e+04um, number of vias: 654
M1(H) length: 1.500e+01um, number of vias: 305
M2(V) length: 9.580e+03um, number of vias: 349
M3(H) length: 1.357e+04um

Peak Memory Usage was 761.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=761.4M) ***

Extraction called for design 'controller' of instances=129 and nets=141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 761.383M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 757.5M, InitMEM = 757.5M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=746.254 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 746.3M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=746.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.275  |
|           TNS (ns):| -25.338 |
|    Violating Paths:|   14    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.009   |      1 (1)       |
|   max_tran     |      2 (3)       |   -0.112   |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.456%
Routing Overflow: 0.95% H and 5.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 746.5M, totSessionCpu=0:01:28 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=744.5M) ***
End: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     7   |    13   |     4   |      4  |     0   |     0   |     0   |     0   | -4.28 |  58.46  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -3.38 |  60.99  |   0:00:00.0|     804.5M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=804.5M) ***

*** Starting refinePlace (0:01:28 mem=804.8M) ***
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=804.8MB) @(0:01:28 - 0:01:28).
move report: preRPlace moves 130 insts, mean move: 82.88 um, max move: 297.60 um
	max move on inst (U211): (345.60, 30.00) --> (143.40, 125.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'FE_OFC6_memtoreg' (Cell BUFX4).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=804.8MB) @(0:01:28 - 0:01:28).
**ERROR: (ENCSP-2021):	Could not legalize <69> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 130 insts, mean move: 61.11 um, max move: 144.60 um
	max move on inst (U260): (143.40, 56.40) --> (261.60, 30.00)
move report: overall moves 113 insts, mean move: 72.38 um, max move: 210.60 um
	max move on inst (U213): (237.00, 30.00) --> (95.40, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       210.60 um
  inst (U213) with max move: (237, 30) -> (95.4, 99)
  mean    (X+Y) =        72.38 um
Total instances moved : 113
*** cpu=0:00:00.1   mem=804.8M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=804.8MB) @(0:01:28 - 0:01:28).
*** maximum move = 210.6um ***
*** Finished refinePlace (0:01:28 mem=804.8M) ***
*** Finished re-routing un-routed nets (804.8M) ***
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=804.8M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=763.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.769  |
|           TNS (ns):| -21.321 |
|    Violating Paths:|   16    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.992%
Routing Overflow: 0.95% H and 5.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 763.5M, totSessionCpu=0:01:28 **
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.769 TNS Slack -21.321 Density 60.99
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.769| -21.321|    60.99%|   0:00:00.0|  804.1M|typical_view| default | state_reg_2_/D
|  -3.740| -21.292|    60.99%|   0:00:00.0|  808.8M|typical_view| default | state_reg_2_/D
|  -3.740| -21.326|    60.99%|   0:00:01.0|  809.8M|typical_view| default | state_reg_2_/D
|  -3.740| -21.326|    60.99%|   0:00:00.0|  809.6M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=809.6M) ***
** GigaOpt Optimizer WNS Slack -3.740 TNS Slack -21.326 Density 60.99
*** Starting refinePlace (0:01:29 mem=809.8M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=809.8MB) @(0:01:29 - 0:01:29).
move report: preRPlace moves 130 insts, mean move: 50.28 um, max move: 247.80 um
	max move on inst (U138): (364.80, 99.00) --> (143.40, 125.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=809.8MB) @(0:01:29 - 0:01:29).
**ERROR: (ENCSP-2021):	Could not legalize <68> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 130 insts, mean move: 47.09 um, max move: 155.40 um
	max move on inst (U205): (31.20, 56.40) --> (144.00, 99.00)
move report: overall moves 91 insts, mean move: 37.00 um, max move: 189.60 um
	max move on inst (U138): (364.80, 99.00) --> (175.20, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       189.60 um
  inst (U138) with max move: (364.8, 99) -> (175.2, 99)
  mean    (X+Y) =        37.00 um
Total instances moved : 91
*** cpu=0:00:00.1   mem=809.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=809.8MB) @(0:01:29 - 0:01:29).
*** maximum move = 189.6um ***
*** Finished refinePlace (0:01:29 mem=809.8M) ***
*** Finished re-routing un-routed nets (809.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=809.8M) ***
** GigaOpt Optimizer WNS Slack -3.740 TNS Slack -21.923 Density 60.99
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.740| -21.923|    60.99%|   0:00:00.0|  809.6M|typical_view| default | state_reg_2_/D
|  -3.740| -21.923|    60.99%|   0:00:00.0|  809.8M|typical_view| default | state_reg_2_/D
|  -3.740| -21.923|    60.99%|   0:00:01.0|  809.6M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=809.6M) ***
** GigaOpt Optimizer WNS Slack -3.740 TNS Slack -21.923 Density 60.99
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.740| -21.923|    60.99%|   0:00:00.0|  809.6M|typical_view| default | state_reg_2_/D
|  -3.740| -21.923|    60.99%|   0:00:00.0|  809.8M|typical_view| default | state_reg_2_/D
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=809.6M) ***
*** Starting refinePlace (0:01:30 mem=809.8M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=809.8MB) @(0:01:30 - 0:01:31).
move report: preRPlace moves 130 insts, mean move: 48.74 um, max move: 195.00 um
	max move on inst (U141): (312.00, 99.00) --> (143.40, 125.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=809.8MB) @(0:01:31 - 0:01:31).
**ERROR: (ENCSP-2021):	Could not legalize <69> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 130 insts, mean move: 44.63 um, max move: 103.20 um
	max move on inst (U168): (288.00, 125.40) --> (364.80, 99.00)
move report: overall moves 77 insts, mean move: 27.97 um, max move: 136.80 um
	max move on inst (U141): (312.00, 99.00) --> (175.20, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       136.80 um
  inst (U141) with max move: (312, 99) -> (175.2, 99)
  mean    (X+Y) =        27.97 um
Total instances moved : 77
*** cpu=0:00:00.1   mem=809.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=809.8MB) @(0:01:30 - 0:01:31).
*** maximum move = 136.8um ***
*** Finished refinePlace (0:01:31 mem=809.8M) ***
*** Finished re-routing un-routed nets (809.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=809.8M) ***
** GigaOpt Optimizer WNS Slack -3.740 TNS Slack -21.971 Density 60.99

*** Finish post-CTS Setup Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=809.6M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=761.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.740  |
|           TNS (ns):| -21.971 |
|    Violating Paths:|   16    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.992%
Routing Overflow: 0.95% H and 5.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 761.7M, totSessionCpu=0:01:31 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=759.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.740  |
|           TNS (ns):| -21.971 |
|    Violating Paths:|   16    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.992%
Routing Overflow: 0.95% H and 5.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 759.6M, totSessionCpu=0:01:31 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
End: GigaOpt harden opt
*** Starting trialRoute (mem=761.7M) ***

**WARN: (ENCTR-6370):	Unplaced instance: state_reg_1_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_3_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_2_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_0_
**WARN: (ENCTR-2322):	There are 4 unplaced instances that will not be routed. Place all instances in the design before routing. TrialRoute will continue.
There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11

Phase 1a-1d Overflow: 106.54% H + 12.89% V (0:00:00.0 765.4M)

**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
Overflow: 106.54% H + 12.89% V (0:00:00.0 765.4M)

Phase 1l Overflow: 106.54% H + 12.89% V (0:00:00.0 765.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	55	26.19%	0	 0.00%
 -4:	4	 1.90%	3	 1.43%
 -3:	2	 0.95%	0	 0.00%
 -2:	2	 0.95%	5	 2.38%
 -1:	2	 0.95%	14	 6.67%
--------------------------------------
  0:	4	 1.90%	33	15.71%
  1:	1	 0.48%	29	13.81%
  2:	1	 0.48%	13	 6.19%
  3:	4	 1.90%	9	 4.29%
  4:	1	 0.48%	8	 3.81%
  5:	134	63.81%	96	45.71%


Total length: 2.615e+04um, number of vias: 655
M1(H) length: 1.500e+01um, number of vias: 316
M2(V) length: 7.245e+03um, number of vias: 339
M3(H) length: 1.889e+04um

Peak Memory Usage was 761.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=761.7M) ***

Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 761.656M)
*** Starting delays update (0:01:31 mem=761.4M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=746.398 CPU=0:00:00.0 REAL=0:00:00.0)
*** Finished delays update (0:01:31 mem=746.7M) ***
Begin: GigaOpt Reclaim Optimization
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -3.763  TNS Slack -24.649 Density 60.99
** reclaim pass 0 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.763  TNS Slack -24.649 Density 60.99

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
** Finished Reclaim (cpu = 0:00:00.0) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     1   |     4   |     1   |      1  |     0   |     0   |     0   |     0   | -3.76 |  60.99  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -3.69 |  60.99  |   0:00:00.0|     803.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -3.69 |  60.99  |   0:00:00.0|     803.8M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=803.8M) ***

*** Starting refinePlace (0:01:31 mem=804.1M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=804.1MB) @(0:01:31 - 0:01:31).
**ERROR: (ENCSP-2021):	Could not legalize <69> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 17 insts, mean move: 29.93 um, max move: 102.60 um
	max move on inst (FE_OFC2_n197): (321.60, 99.00) --> (355.20, 30.00)
move report: overall moves 17 insts, mean move: 29.93 um, max move: 102.60 um
	max move on inst (FE_OFC2_n197): (321.60, 99.00) --> (355.20, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       102.60 um
  inst (FE_OFC2_n197) with max move: (321.6, 99) -> (355.2, 30)
  mean    (X+Y) =        29.93 um
Total instances moved : 17
*** cpu=0:00:00.0   mem=804.1M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=804.1MB) @(0:01:31 - 0:01:31).
*** maximum move = 102.6um ***
*** Finished refinePlace (0:01:31 mem=804.1M) ***
*** Finished re-routing un-routed nets (804.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=804.1M) ***
End: GigaOpt DRV Optimization
Design WNS changes after trial route: -3.74009990692 -> -3.6888999939 (bump = -0.05119991302)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.689 TNS Slack -24.432 Density 60.99
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.689| -24.432|    60.99%|   0:00:00.0|  804.0M|typical_view| default | state_reg_3_/D
|  -3.689| -24.432|    60.99%|   0:00:00.0|  804.9M|typical_view| default | state_reg_3_/D
|  -3.535| -23.565|    61.00%|   0:00:00.0|  805.9M|typical_view| default | state_reg_2_/D
|  -3.287| -23.197|    61.01%|   0:00:00.0|  808.8M|typical_view| default | state_reg_3_/D
|  -3.167| -21.153|    61.03%|   0:00:00.0|  808.8M|typical_view| default | state_reg_2_/D
|  -3.098| -20.766|    61.04%|   0:00:00.0|  808.8M|typical_view| default | state_reg_0_/D
|  -3.009| -20.486|    61.04%|   0:00:00.0|  808.8M|typical_view| default | state_reg_3_/D
|  -2.957| -20.392|    61.04%|   0:00:00.0|  808.8M|typical_view| default | state_reg_3_/D
|  -2.957| -20.392|    61.04%|   0:00:00.0|  808.5M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=808.5M) ***
** GigaOpt Optimizer WNS Slack -2.957 TNS Slack -20.392 Density 61.04
*** Starting refinePlace (0:01:31 mem=808.8M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=808.8MB) @(0:01:31 - 0:01:31).
**ERROR: (ENCSP-2021):	Could not legalize <69> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 7 insts, mean move: 25.97 um, max move: 88.20 um
	max move on inst (U147): (336.00, 30.00) --> (355.20, 99.00)
move report: overall moves 7 insts, mean move: 25.97 um, max move: 88.20 um
	max move on inst (U147): (336.00, 30.00) --> (355.20, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        88.20 um
  inst (U147) with max move: (336, 30) -> (355.2, 99)
  mean    (X+Y) =        25.97 um
Total instances moved : 7
*** cpu=0:00:00.0   mem=808.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=808.8MB) @(0:01:31 - 0:01:31).
*** maximum move = 88.2um ***
*** Finished refinePlace (0:01:31 mem=808.8M) ***
*** Finished re-routing un-routed nets (808.8M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:01.0 mem=808.8M) ***
** GigaOpt Optimizer WNS Slack -2.955 TNS Slack -20.390 Density 61.04

*** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=808.5M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: -3.74009990692 -> -2.95469999313 (bump = -0.78539991379)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.2664
High effort path group WNS change after trial route: -3.74009990692 -> -2.95469999313 (bump = -0.78539991379)
Begin: path group based post-eco optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -2.955 TNS Slack -20.390 Density 61.04
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.955| -20.390|    61.04%|   0:00:00.0|  804.0M|typical_view| default | state_reg_3_/D
|  -2.955| -20.390|    61.04%|   0:00:00.0|  804.9M|typical_view| default | state_reg_3_/D
|  -2.955| -20.390|    61.04%|   0:00:00.0|  808.4M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=808.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=808.4M) ***

End: path group based post-eco optimization
High effort path group WNS change after post-eco optimization: -3.74009990692 -> -2.95469999313 (bump = -0.78539991379)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.2664
*** Steiner Routed Nets: 7.63888888889%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=761.7M) ***

**WARN: (ENCTR-6370):	Unplaced instance: state_reg_1_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_3_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_2_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_0_
**WARN: (ENCTR-2322):	There are 4 unplaced instances that will not be routed. Place all instances in the design before routing. TrialRoute will continue.
There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11

Phase 1a-1d Overflow: 108.57% H + 11.05% V (0:00:00.0 765.4M)

**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
Overflow: 108.57% H + 11.05% V (0:00:00.0 765.4M)

Phase 1l Overflow: 108.57% H + 11.05% V (0:00:00.0 765.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	55	26.19%	1	 0.48%
 -4:	5	 2.38%	1	 0.48%
 -3:	3	 1.43%	1	 0.48%
 -2:	1	 0.48%	3	 1.43%
 -1:	4	 1.90%	13	 6.19%
--------------------------------------
  0:	3	 1.43%	34	16.19%
  1:	0	 0.00%	30	14.29%
  2:	3	 1.43%	12	 5.71%
  3:	2	 0.95%	11	 5.24%
  4:	2	 0.95%	7	 3.33%
  5:	132	62.86%	97	46.19%


Total length: 2.647e+04um, number of vias: 650
M1(H) length: 1.260e+01um, number of vias: 316
M2(V) length: 7.262e+03um, number of vias: 334
M3(H) length: 1.920e+04um

Peak Memory Usage was 761.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=761.7M) ***

Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 761.656M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 757.7M, InitMEM = 757.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=746.398 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 746.4M) ***
Design WNS changes after trial route: -3.74009990692 -> -2.95849990845 (bump = -0.78159999847)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -2.958 TNS Slack -20.059 Density 61.04
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.958| -20.059|    61.04%|   0:00:00.0|  804.0M|typical_view| default | state_reg_3_/D
|  -2.958| -20.059|    61.04%|   0:00:00.0|  804.9M|typical_view| default | state_reg_3_/D
|  -2.958| -20.788|    61.05%|   0:00:00.0|  808.6M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=808.6M) ***
** GigaOpt Optimizer WNS Slack -2.958 TNS Slack -20.788 Density 61.05
*** Starting refinePlace (0:01:32 mem=808.9M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=808.9MB) @(0:01:32 - 0:01:32).
**ERROR: (ENCSP-2021):	Could not legalize <69> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 4 insts, mean move: 52.05 um, max move: 83.40 um
	max move on inst (FE_OFC3_state_1_): (340.80, 99.00) --> (355.20, 30.00)
move report: overall moves 4 insts, mean move: 52.05 um, max move: 83.40 um
	max move on inst (FE_OFC3_state_1_): (340.80, 99.00) --> (355.20, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        83.40 um
  inst (FE_OFC3_state_1_) with max move: (340.8, 99) -> (355.2, 30)
  mean    (X+Y) =        52.05 um
Total instances moved : 4
*** cpu=0:00:00.0   mem=808.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=808.9MB) @(0:01:32 - 0:01:32).
*** maximum move = 83.4um ***
*** Finished refinePlace (0:01:32 mem=808.9M) ***
*** Finished re-routing un-routed nets (808.9M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=808.9M) ***
** GigaOpt Optimizer WNS Slack -2.958 TNS Slack -20.788 Density 61.05

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=808.6M) ***

End: all path group post-eco optimization
High effort path group WNS change after trial route: -3.74009990692 -> -2.95849990845 (bump = -0.78159999847)
Begin: path group based post-eco optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -2.958 TNS Slack -20.788 Density 61.05
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.958| -20.788|    61.05%|   0:00:00.0|  804.0M|typical_view| default | state_reg_3_/D
|  -2.958| -20.788|    61.05%|   0:00:00.0|  804.9M|typical_view| default | state_reg_3_/D
|  -2.958| -20.788|    61.05%|   0:00:01.0|  808.5M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=808.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=808.5M) ***

End: path group based post-eco optimization
*** Steiner Routed Nets: 7.63888888889%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=761.7M) ***

**WARN: (ENCTR-6370):	Unplaced instance: state_reg_1_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_3_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_2_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_0_
**WARN: (ENCTR-2322):	There are 4 unplaced instances that will not be routed. Place all instances in the design before routing. TrialRoute will continue.
There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11

Phase 1a-1d Overflow: 111.33% H + 11.10% V (0:00:00.0 765.4M)

**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
Overflow: 111.33% H + 11.10% V (0:00:00.0 765.4M)

Phase 1l Overflow: 111.33% H + 11.10% V (0:00:00.0 765.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	57	27.14%	1	 0.48%
 -4:	5	 2.38%	1	 0.48%
 -3:	5	 2.38%	0	 0.00%
 -2:	2	 0.95%	5	 2.38%
 -1:	2	 0.95%	12	 5.71%
--------------------------------------
  0:	1	 0.48%	36	17.14%
  1:	2	 0.95%	28	13.33%
  2:	1	 0.48%	13	 6.19%
  3:	3	 1.43%	11	 5.24%
  4:	0	 0.00%	7	 3.33%
  5:	132	62.86%	96	45.71%


Total length: 2.659e+04um, number of vias: 654
M1(H) length: 1.260e+01um, number of vias: 316
M2(V) length: 7.374e+03um, number of vias: 338
M3(H) length: 1.921e+04um

Peak Memory Usage was 761.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=761.7M) ***

Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 761.656M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 757.7M, InitMEM = 757.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=746.398 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 746.4M) ***
*** Steiner Routed Nets: 7.63888888889%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=746.4M) ***

**WARN: (EMS-63):	Message <ENCTR-6370> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
**WARN: (ENCTR-2322):	There are 4 unplaced instances that will not be routed. Place all instances in the design before routing. TrialRoute will continue.
There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11

Phase 1a-1d Overflow: 111.33% H + 11.10% V (0:00:00.0 750.2M)

**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
Overflow: 111.33% H + 11.10% V (0:00:00.0 750.2M)

Phase 1l Overflow: 111.33% H + 11.10% V (0:00:00.0 750.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	57	27.14%	1	 0.48%
 -4:	5	 2.38%	1	 0.48%
 -3:	5	 2.38%	0	 0.00%
 -2:	2	 0.95%	5	 2.38%
 -1:	2	 0.95%	12	 5.71%
--------------------------------------
  0:	1	 0.48%	36	17.14%
  1:	2	 0.95%	28	13.33%
  2:	1	 0.48%	13	 6.19%
  3:	3	 1.43%	11	 5.24%
  4:	0	 0.00%	7	 3.33%
  5:	132	62.86%	96	45.71%


Total length: 2.659e+04um, number of vias: 654
M1(H) length: 1.260e+01um, number of vias: 316
M2(V) length: 7.374e+03um, number of vias: 338
M3(H) length: 1.921e+04um

Peak Memory Usage was 746.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=746.4M) ***

Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 746.398M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 742.4M, InitMEM = 742.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=746.398 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 746.4M) ***
Skipping all path lef-safe eco optimization
Extraction called for design 'controller' of instances=134 and nets=146 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 746.652M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 742.4M, InitMEM = 742.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=746.398 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 746.4M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 746.4M, totSessionCpu=0:01:33 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.081  | -2.902  | -3.081  | -1.962  |  2.471  |   N/A   |
|           TNS (ns):| -21.299 | -9.720  | -10.098 | -9.718  |  0.000  |   N/A   |
|    Violating Paths:|   13    |    4    |    4    |    9    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.050%
Routing Overflow: 111.33% H and 11.10% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 746.4M, totSessionCpu=0:01:33 **
*** Finished optDesign ***
<CMD> setDrawView place

*** Memory Usage v#1 (Current mem = 744.008M, initial mem = 140.191M) ***
--- Ending "Encounter" (totcpu=0:01:51, real=0:09:44, mem=744.0M) ---
