read -sv run_verilog_mid/adder_32b_18_67_467c59e768e6514313db26cab4af8ebc.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_67_467c59e768e6514313db26cab4af8ebc_yosys.v
