<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>
	            System Register index by encoding
	          </title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="sysregindex">System Register index by instruction and encoding</h1><p>Below are indexes for registers and operations accessed in the following ways:</p><p>For AArch32</p><ul><li><a href="#mrc_mcr_32">MRC/MCR</a></li><li><a href="#mrrc_mcrr_32">MRRC/MCRR</a></li><li><a href="#mrs_msr_32">MRS/MSR</a></li><li><a href="#vmrs_vmsr_32">VMRS/VMSR</a></li></ul><p>For AArch64</p><ul><li><a href="#at_64">AT</a></li><li><a href="#brb_64">BRB</a></li><li><a href="#cfp_64">CFP</a></li><li><a href="#cosp_64">COSP</a></li><li><a href="#cpp_64">CPP</a></li><li><a href="#dc_64">DC</a></li><li><a href="#dvp_64">DVP</a></li><li><a href="#gcspopcx_64">GCSPOPCX</a></li><li><a href="#gcspopx_64">GCSPOPX</a></li><li><a href="#gcspushm_64">GCSPUSHM</a></li><li><a href="#gcspushx_64">GCSPUSHX</a></li><li><a href="#gcsss1_64">GCSSS1</a></li><li><a href="#gcspopm_64">GCSPOPM</a></li><li><a href="#gcsss2_64">GCSSS2</a></li><li><a href="#ic_64">IC</a></li><li><a href="#mrrs_msrr_64">MRRS/MSRR</a></li><li><a href="#mrs_msr_64">MRS/MSR</a></li><li><a href="#tlbi_64">TLBI</a></li><li><a href="#tlbip_64">TLBIP</a></li><li><a href="#trcit_64">TRCIT</a></li></ul><h2>Registers and operations in AArch32</h2><h2 class="sysregindex"><a id="mrc_mcr_32">
		        Accessed using MRC/MCR:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th><th>Access</th><th>Mnemonic</th><th>Accesses</th></tr></thead><tbody><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td>DBGDIDR</td><td><span class="brokenlink" title="file AArch32-dbgdidr.html unchanged">DBGDIDR</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>DBGDTRRXext</td><td><span class="brokenlink" title="file AArch32-dbgdtrrxext.html unchanged">DBGDTRRXext</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RO</td><td>DBGDSCRint</td><td><span class="goodlink"><a href="AArch32-dbgdscrint.html">DBGDSCRint</a></span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>DBGDCCINT</td><td><span class="brokenlink" title="file AArch32-dbgdccint.html unchanged">DBGDCCINT</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>DBGDSCRext</td><td><span class="goodlink"><a href="AArch32-dbgdscrext.html">DBGDSCRext</a></span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td>DBGDTRTXext</td><td><span class="brokenlink" title="file AArch32-dbgdtrtxext.html unchanged">DBGDTRTXext</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RO</td><td>DBGDTRRXint</td><td><span class="brokenlink" title="file AArch32-dbgdtrrxint.html unchanged">DBGDTRRXint</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>WO</td><td>DBGDTRTXint</td><td><span class="brokenlink" title="file AArch32-dbgdtrtxint.html unchanged">DBGDTRTXint</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>DBGWFAR</td><td><span class="brokenlink" title="file AArch32-dbgwfar.html unchanged">DBGWFAR</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>RW</td><td>DBGOSECCR</td><td><span class="goodlink"><a href="AArch32-dbgoseccr.html">DBGOSECCR</a></span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>RW</td><td>DBGVCR</td><td><span class="brokenlink" title="file AArch32-dbgvcr.html unchanged">DBGVCR</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">100</td><td>RW</td><td>DBGBVR&lt;m></td><td><span class="brokenlink" title="file AArch32-dbgbvrn.html unchanged">DBGBVR&lt;n></span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">101</td><td>RW</td><td>DBGBCR&lt;m></td><td><span class="brokenlink" title="file AArch32-dbgbcrn.html unchanged">DBGBCR&lt;n></span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">110</td><td>RW</td><td>DBGWVR&lt;m></td><td><span class="brokenlink" title="file AArch32-dbgwvrn.html unchanged">DBGWVR&lt;n></span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">111</td><td>RW</td><td>DBGWCR&lt;m></td><td><span class="brokenlink" title="file AArch32-dbgwcrn.html unchanged">DBGWCR&lt;n></span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td>DBGDRAR</td><td><span class="brokenlink" title="file AArch32-dbgdrar.html unchanged">DBGDRAR</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>WO</td><td>DBGOSLAR</td><td><span class="brokenlink" title="file AArch32-dbgoslar.html unchanged">DBGOSLAR</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RO</td><td>DBGOSLSR</td><td><span class="goodlink"><a href="AArch32-dbgoslsr.html">DBGOSLSR</a></span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>RW</td><td>DBGOSDLR</td><td><span class="brokenlink" title="file AArch32-dbgosdlr.html unchanged">DBGOSDLR</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>RW</td><td>DBGPRCR</td><td><span class="goodlink"><a href="AArch32-dbgprcr.html">DBGPRCR</a></span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">m[3:0]</td><td class="bitfields">001</td><td>RW</td><td>DBGBXVR&lt;m></td><td><span class="brokenlink" title="file AArch32-dbgbxvrn.html unchanged">DBGBXVR&lt;n></span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td>DBGDSAR</td><td><span class="brokenlink" title="file AArch32-dbgdsar.html unchanged">DBGDSAR</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RO</td><td>DBGDEVID2</td><td><span class="brokenlink" title="file AArch32-dbgdevid2.html unchanged">DBGDEVID2</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>RO</td><td>DBGDEVID1</td><td><span class="brokenlink" title="file AArch32-dbgdevid1.html unchanged">DBGDEVID1</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>RO</td><td>DBGDEVID</td><td><span class="brokenlink" title="file AArch32-dbgdevid.html unchanged">DBGDEVID</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">110</td><td>RW</td><td>DBGCLAIMSET</td><td><span class="goodlink"><a href="AArch32-dbgclaimset.html">DBGCLAIMSET</a></span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">110</td><td>RW</td><td>DBGCLAIMCLR</td><td><span class="goodlink"><a href="AArch32-dbgclaimclr.html">DBGCLAIMCLR</a></span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">110</td><td>RO</td><td>DBGAUTHSTATUS</td><td><span class="brokenlink" title="file AArch32-dbgauthstatus.html unchanged">DBGAUTHSTATUS</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">111</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td>JIDR</td><td><span class="brokenlink" title="file AArch32-jidr.html unchanged">JIDR</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">111</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>JOSCR</td><td><span class="brokenlink" title="file AArch32-joscr.html unchanged">JOSCR</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">111</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>JMCR</td><td><span class="brokenlink" title="file AArch32-jmcr.html unchanged">JMCR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td>MIDR</td><td><span class="brokenlink" title="file AArch32-midr.html unchanged">MIDR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td>MIDR</td><td><span class="brokenlink" title="file AArch32-vpidr.html unchanged">VPIDR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td>CTR</td><td><span class="brokenlink" title="file AArch32-ctr.html unchanged">CTR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RO</td><td>TCMTR</td><td><span class="brokenlink" title="file AArch32-tcmtr.html unchanged">TCMTR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RO</td><td>TLBTR</td><td><span class="brokenlink" title="file AArch32-tlbtr.html unchanged">TLBTR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td>MPIDR</td><td><span class="brokenlink" title="file AArch32-mpidr.html unchanged">MPIDR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td>MPIDR</td><td><span class="brokenlink" title="file AArch32-vmpidr.html unchanged">VMPIDR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RO</td><td>REVIDR</td><td><span class="brokenlink" title="file AArch32-revidr.html unchanged">REVIDR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RO</td><td>ID_PFR0</td><td><span class="brokenlink" title="file AArch32-id_pfr0.html unchanged">ID_PFR0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RO</td><td>ID_PFR1</td><td><span class="brokenlink" title="file AArch32-id_pfr1.html unchanged">ID_PFR1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RO</td><td>ID_DFR0</td><td><span class="brokenlink" title="file AArch32-id_dfr0.html unchanged">ID_DFR0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>RO</td><td>ID_AFR0</td><td><span class="brokenlink" title="file AArch32-id_afr0.html unchanged">ID_AFR0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RO</td><td>ID_MMFR0</td><td><span class="brokenlink" title="file AArch32-id_mmfr0.html unchanged">ID_MMFR0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>RO</td><td>ID_MMFR1</td><td><span class="brokenlink" title="file AArch32-id_mmfr1.html unchanged">ID_MMFR1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>RO</td><td>ID_MMFR2</td><td><span class="brokenlink" title="file AArch32-id_mmfr2.html unchanged">ID_MMFR2</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>RO</td><td>ID_MMFR3</td><td><span class="brokenlink" title="file AArch32-id_mmfr3.html unchanged">ID_MMFR3</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RO</td><td>ID_ISAR0</td><td><span class="brokenlink" title="file AArch32-id_isar0.html unchanged">ID_ISAR0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RO</td><td>ID_ISAR1</td><td><span class="brokenlink" title="file AArch32-id_isar1.html unchanged">ID_ISAR1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RO</td><td>ID_ISAR2</td><td><span class="brokenlink" title="file AArch32-id_isar2.html unchanged">ID_ISAR2</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RO</td><td>ID_ISAR3</td><td><span class="brokenlink" title="file AArch32-id_isar3.html unchanged">ID_ISAR3</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RO</td><td>ID_ISAR4</td><td><span class="brokenlink" title="file AArch32-id_isar4.html unchanged">ID_ISAR4</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RO</td><td>ID_ISAR5</td><td><span class="brokenlink" title="file AArch32-id_isar5.html unchanged">ID_ISAR5</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RO</td><td>ID_MMFR4</td><td><span class="brokenlink" title="file AArch32-id_mmfr4.html unchanged">ID_MMFR4</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>RO</td><td>ID_ISAR6</td><td><span class="brokenlink" title="file AArch32-id_isar6.html unchanged">ID_ISAR6</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>RO</td><td>ID_PFR2</td><td><span class="goodlink"><a href="AArch32-id_pfr2.html">ID_PFR2</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>RO</td><td>ID_DFR1</td><td><span class="brokenlink" title="file AArch32-id_dfr1.html unchanged">ID_DFR1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">110</td><td>RO</td><td>ID_MMFR5</td><td><span class="brokenlink" title="file AArch32-id_mmfr5.html unchanged">ID_MMFR5</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>SCTLR</td><td><span class="brokenlink" title="file AArch32-sctlr.html unchanged">SCTLR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>ACTLR</td><td><span class="brokenlink" title="file AArch32-actlr.html unchanged">ACTLR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>CPACR</td><td><span class="goodlink"><a href="AArch32-cpacr.html">CPACR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>ACTLR2</td><td><span class="brokenlink" title="file AArch32-actlr2.html unchanged">ACTLR2</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>SCR</td><td><span class="brokenlink" title="file AArch32-scr.html unchanged">SCR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>SDER</td><td><span class="brokenlink" title="file AArch32-sder.html unchanged">SDER</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td>NSACR</td><td><span class="brokenlink" title="file AArch32-nsacr.html unchanged">NSACR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>TRFCR</td><td><span class="brokenlink" title="file AArch32-trfcr.html unchanged">TRFCR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>SDCR</td><td><span class="brokenlink" title="file AArch32-sdcr.html unchanged">SDCR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>TTBR0</td><td><span class="brokenlink" title="file AArch32-ttbr0.html unchanged">TTBR0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>TTBR1</td><td><span class="brokenlink" title="file AArch32-ttbr1.html unchanged">TTBR1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>TTBCR</td><td><span class="brokenlink" title="file AArch32-ttbcr.html unchanged">TTBCR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>TTBCR2</td><td><span class="brokenlink" title="file AArch32-ttbcr2.html unchanged">TTBCR2</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0011</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>DACR</td><td><span class="brokenlink" title="file AArch32-dacr.html unchanged">DACR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>ICC_PMR</td><td><span class="brokenlink" title="file AArch32-icc_pmr.html unchanged">ICC_PMR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>ICC_PMR</td><td><span class="goodlink"><a href="AArch32-icv_pmr.html">ICV_PMR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>DFSR</td><td><span class="brokenlink" title="file AArch32-dfsr.html unchanged">DFSR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>IFSR</td><td><span class="brokenlink" title="file AArch32-ifsr.html unchanged">IFSR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>ADFSR</td><td><span class="brokenlink" title="file AArch32-adfsr.html unchanged">ADFSR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>AIFSR</td><td><span class="brokenlink" title="file AArch32-aifsr.html unchanged">AIFSR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RO</td><td>ERRIDR</td><td><span class="brokenlink" title="file AArch32-erridr.html unchanged">ERRIDR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>ERRSELR</td><td><span class="brokenlink" title="file AArch32-errselr.html unchanged">ERRSELR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RO</td><td>ERXFR</td><td><span class="brokenlink" title="file AArch32-erxfr.html unchanged">ERXFR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td>ERXCTLR</td><td><span class="brokenlink" title="file AArch32-erxctlr.html unchanged">ERXCTLR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td>ERXSTATUS</td><td><span class="brokenlink" title="file AArch32-erxstatus.html unchanged">ERXSTATUS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>RW</td><td>ERXADDR</td><td><span class="brokenlink" title="file AArch32-erxaddr.html unchanged">ERXADDR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>RO</td><td>ERXFR2</td><td><span class="brokenlink" title="file AArch32-erxfr2.html unchanged">ERXFR2</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>RW</td><td>ERXCTLR2</td><td><span class="brokenlink" title="file AArch32-erxctlr2.html unchanged">ERXCTLR2</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">111</td><td>RW</td><td>ERXADDR2</td><td><span class="brokenlink" title="file AArch32-erxaddr2.html unchanged">ERXADDR2</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>ERXMISC0</td><td><span class="brokenlink" title="file AArch32-erxmisc0.html unchanged">ERXMISC0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td>ERXMISC1</td><td><span class="brokenlink" title="file AArch32-erxmisc1.html unchanged">ERXMISC1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>RW</td><td>ERXMISC4</td><td><span class="brokenlink" title="file AArch32-erxmisc4.html unchanged">ERXMISC4</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">011</td><td>RW</td><td>ERXMISC5</td><td><span class="brokenlink" title="file AArch32-erxmisc5.html unchanged">ERXMISC5</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">100</td><td>RW</td><td>ERXMISC2</td><td><span class="brokenlink" title="file AArch32-erxmisc2.html unchanged">ERXMISC2</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>RW</td><td>ERXMISC3</td><td><span class="brokenlink" title="file AArch32-erxmisc3.html unchanged">ERXMISC3</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">110</td><td>RW</td><td>ERXMISC6</td><td><span class="brokenlink" title="file AArch32-erxmisc6.html unchanged">ERXMISC6</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">111</td><td>RW</td><td>ERXMISC7</td><td><span class="brokenlink" title="file AArch32-erxmisc7.html unchanged">ERXMISC7</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>DFAR</td><td><span class="brokenlink" title="file AArch32-dfar.html unchanged">DFAR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>IFAR</td><td><span class="brokenlink" title="file AArch32-ifar.html unchanged">IFAR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>WO</td><td>ICIALLUIS</td><td><span class="brokenlink" title="file AArch32-icialluis.html unchanged">ICIALLUIS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>WO</td><td>BPIALLIS</td><td><span class="brokenlink" title="file AArch32-bpiallis.html unchanged">BPIALLIS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>WO</td><td>CFPRCTX</td><td><span class="brokenlink" title="file AArch32-cfprctx.html unchanged">CFPRCTX</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>WO</td><td>DVPRCTX</td><td><span class="brokenlink" title="file AArch32-dvprctx.html unchanged">DVPRCTX</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">110</td><td>WO</td><td>COSPRCTX</td><td><span class="brokenlink" title="file AArch32-cosprctx.html unchanged">COSPRCTX</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">111</td><td>WO</td><td>CPPRCTX</td><td><span class="brokenlink" title="file AArch32-cpprctx.html unchanged">CPPRCTX</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td>PAR</td><td><span class="brokenlink" title="file AArch32-par.html unchanged">PAR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>WO</td><td>ICIALLU</td><td><span class="brokenlink" title="file AArch32-iciallu.html unchanged">ICIALLU</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>WO</td><td>ICIMVAU</td><td><span class="brokenlink" title="file AArch32-icimvau.html unchanged">ICIMVAU</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">100</td><td>WO</td><td>CP15ISB</td><td><span class="brokenlink" title="file AArch32-cp15isb.html unchanged">CP15ISB</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">110</td><td>WO</td><td>BPIALL</td><td><span class="brokenlink" title="file AArch32-bpiall.html unchanged">BPIALL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">111</td><td>WO</td><td>BPIMVA</td><td><span class="brokenlink" title="file AArch32-bpimva.html unchanged">BPIMVA</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>WO</td><td>DCIMVAC</td><td><span class="brokenlink" title="file AArch32-dcimvac.html unchanged">DCIMVAC</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>WO</td><td>DCISW</td><td><span class="brokenlink" title="file AArch32-dcisw.html unchanged">DCISW</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>WO</td><td>ATS1CPR</td><td><span class="brokenlink" title="file AArch32-ats1cpr.html unchanged">ATS1CPR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td>ATS1CPW</td><td><span class="brokenlink" title="file AArch32-ats1cpw.html unchanged">ATS1CPW</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>WO</td><td>ATS1CUR</td><td><span class="brokenlink" title="file AArch32-ats1cur.html unchanged">ATS1CUR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>WO</td><td>ATS1CUW</td><td><span class="brokenlink" title="file AArch32-ats1cuw.html unchanged">ATS1CUW</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">100</td><td>WO</td><td>ATS12NSOPR</td><td><span class="brokenlink" title="file AArch32-ats12nsopr.html unchanged">ATS12NSOPR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">101</td><td>WO</td><td>ATS12NSOPW</td><td><span class="brokenlink" title="file AArch32-ats12nsopw.html unchanged">ATS12NSOPW</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">110</td><td>WO</td><td>ATS12NSOUR</td><td><span class="brokenlink" title="file AArch32-ats12nsour.html unchanged">ATS12NSOUR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">111</td><td>WO</td><td>ATS12NSOUW</td><td><span class="brokenlink" title="file AArch32-ats12nsouw.html unchanged">ATS12NSOUW</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>WO</td><td>ATS1CPRP</td><td><span class="brokenlink" title="file AArch32-ats1cprp.html unchanged">ATS1CPRP</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">001</td><td>WO</td><td>ATS1CPWP</td><td><span class="brokenlink" title="file AArch32-ats1cpwp.html unchanged">ATS1CPWP</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">001</td><td>WO</td><td>DCCMVAC</td><td><span class="brokenlink" title="file AArch32-dccmvac.html unchanged">DCCMVAC</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">010</td><td>WO</td><td>DCCSW</td><td><span class="brokenlink" title="file AArch32-dccsw.html unchanged">DCCSW</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">100</td><td>WO</td><td>CP15DSB</td><td><span class="brokenlink" title="file AArch32-cp15dsb.html unchanged">CP15DSB</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">101</td><td>WO</td><td>CP15DMB</td><td><span class="brokenlink" title="file AArch32-cp15dmb.html unchanged">CP15DMB</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>WO</td><td>DCCMVAU</td><td><span class="brokenlink" title="file AArch32-dccmvau.html unchanged">DCCMVAU</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">001</td><td>WO</td><td>DCCIMVAC</td><td><span class="brokenlink" title="file AArch32-dccimvac.html unchanged">DCCIMVAC</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">010</td><td>WO</td><td>DCCISW</td><td><span class="brokenlink" title="file AArch32-dccisw.html unchanged">DCCISW</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>WO</td><td>TLBIALLIS</td><td><span class="brokenlink" title="file AArch32-tlbiallis.html unchanged">TLBIALLIS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>WO</td><td>TLBIMVAIS</td><td><span class="brokenlink" title="file AArch32-tlbimvais.html unchanged">TLBIMVAIS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>WO</td><td>TLBIASIDIS</td><td><span class="brokenlink" title="file AArch32-tlbiasidis.html unchanged">TLBIASIDIS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">011</td><td>WO</td><td>TLBIMVAAIS</td><td><span class="brokenlink" title="file AArch32-tlbimvaais.html unchanged">TLBIMVAAIS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>WO</td><td>TLBIMVALIS</td><td><span class="brokenlink" title="file AArch32-tlbimvalis.html unchanged">TLBIMVALIS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">111</td><td>WO</td><td>TLBIMVAALIS</td><td><span class="brokenlink" title="file AArch32-tlbimvaalis.html unchanged">TLBIMVAALIS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>WO</td><td>ITLBIALL</td><td><span class="brokenlink" title="file AArch32-itlbiall.html unchanged">ITLBIALL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>WO</td><td>ITLBIMVA</td><td><span class="brokenlink" title="file AArch32-itlbimva.html unchanged">ITLBIMVA</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>WO</td><td>ITLBIASID</td><td><span class="brokenlink" title="file AArch32-itlbiasid.html unchanged">ITLBIASID</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>WO</td><td>DTLBIALL</td><td><span class="brokenlink" title="file AArch32-dtlbiall.html unchanged">DTLBIALL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>WO</td><td>DTLBIMVA</td><td><span class="brokenlink" title="file AArch32-dtlbimva.html unchanged">DTLBIMVA</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>WO</td><td>DTLBIASID</td><td><span class="brokenlink" title="file AArch32-dtlbiasid.html unchanged">DTLBIASID</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>WO</td><td>TLBIALL</td><td><span class="brokenlink" title="file AArch32-tlbiall.html unchanged">TLBIALL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>WO</td><td>TLBIMVA</td><td><span class="brokenlink" title="file AArch32-tlbimva.html unchanged">TLBIMVA</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">010</td><td>WO</td><td>TLBIASID</td><td><span class="brokenlink" title="file AArch32-tlbiasid.html unchanged">TLBIASID</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">011</td><td>WO</td><td>TLBIMVAA</td><td><span class="brokenlink" title="file AArch32-tlbimvaa.html unchanged">TLBIMVAA</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>WO</td><td>TLBIMVAL</td><td><span class="brokenlink" title="file AArch32-tlbimval.html unchanged">TLBIMVAL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">111</td><td>WO</td><td>TLBIMVAAL</td><td><span class="brokenlink" title="file AArch32-tlbimvaal.html unchanged">TLBIMVAAL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RW</td><td>PMCR</td><td><span class="goodlink"><a href="AArch32-pmcr.html">PMCR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>RW</td><td>PMCNTENSET</td><td><span class="brokenlink" title="file AArch32-pmcntenset.html unchanged">PMCNTENSET</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RW</td><td>PMCNTENCLR</td><td><span class="brokenlink" title="file AArch32-pmcntenclr.html unchanged">PMCNTENCLR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td>PMOVSR</td><td><span class="brokenlink" title="file AArch32-pmovsr.html unchanged">PMOVSR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>WO</td><td>PMSWINC</td><td><span class="brokenlink" title="file AArch32-pmswinc.html unchanged">PMSWINC</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td>PMSELR</td><td><span class="brokenlink" title="file AArch32-pmselr.html unchanged">PMSELR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RO</td><td>PMCEID0</td><td><span class="brokenlink" title="file AArch32-pmceid0.html unchanged">PMCEID0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RO</td><td>PMCEID1</td><td><span class="brokenlink" title="file AArch32-pmceid1.html unchanged">PMCEID1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">000</td><td>RW</td><td>PMCCNTR</td><td><span class="brokenlink" title="file AArch32-pmccntr.html unchanged">PMCCNTR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">001</td><td>RW</td><td>PMXEVTYPER</td><td><span class="brokenlink" title="file AArch32-pmxevtyper.html unchanged">PMXEVTYPER</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">010</td><td>RW</td><td>PMXEVCNTR</td><td><span class="brokenlink" title="file AArch32-pmxevcntr.html unchanged">PMXEVCNTR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">000</td><td>RW</td><td>PMUSERENR</td><td><span class="brokenlink" title="file AArch32-pmuserenr.html unchanged">PMUSERENR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">001</td><td>RW</td><td>PMINTENSET</td><td><span class="brokenlink" title="file AArch32-pmintenset.html unchanged">PMINTENSET</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">010</td><td>RW</td><td>PMINTENCLR</td><td><span class="brokenlink" title="file AArch32-pmintenclr.html unchanged">PMINTENCLR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">011</td><td>RW</td><td>PMOVSSET</td><td><span class="brokenlink" title="file AArch32-pmovsset.html unchanged">PMOVSSET</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">100</td><td>RO</td><td>PMCEID2</td><td><span class="brokenlink" title="file AArch32-pmceid2.html unchanged">PMCEID2</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">101</td><td>RO</td><td>PMCEID3</td><td><span class="brokenlink" title="file AArch32-pmceid3.html unchanged">PMCEID3</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">110</td><td>RO</td><td>PMMIR</td><td><span class="brokenlink" title="file AArch32-pmmir.html unchanged">PMMIR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>PRRR-MAIR0</td><td><span class="brokenlink" title="file AArch32-mair0.html unchanged">MAIR0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>PRRR-MAIR0</td><td><span class="brokenlink" title="file AArch32-prrr.html unchanged">PRRR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>NMRR-MAIR1</td><td><span class="brokenlink" title="file AArch32-mair1.html unchanged">MAIR1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>NMRR-MAIR1</td><td><span class="brokenlink" title="file AArch32-nmrr.html unchanged">NMRR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>AMAIR0</td><td><span class="brokenlink" title="file AArch32-amair0.html unchanged">AMAIR0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>AMAIR1</td><td><span class="brokenlink" title="file AArch32-amair1.html unchanged">AMAIR1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>VBAR</td><td><span class="brokenlink" title="file AArch32-vbar.html unchanged">VBAR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td>RVBAR-MVBAR</td><td><span class="brokenlink" title="file AArch32-rvbar.html unchanged">RVBAR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>RVBAR-MVBAR</td><td><span class="brokenlink" title="file AArch32-mvbar.html unchanged">MVBAR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>RMR</td><td><span class="brokenlink" title="file AArch32-rmr.html unchanged">RMR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RO</td><td>ISR</td><td><span class="brokenlink" title="file AArch32-isr.html unchanged">ISR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>DISR</td><td><span class="brokenlink" title="file AArch32-disr.html unchanged">DISR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>DISR</td><td><span class="brokenlink" title="file AArch32-vdisr.html unchanged">VDISR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RO</td><td>ICC_IAR0</td><td><span class="brokenlink" title="file AArch32-icc_iar0.html unchanged">ICC_IAR0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RO</td><td>ICC_IAR0</td><td><span class="goodlink"><a href="AArch32-icv_iar0.html">ICV_IAR0</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td>ICC_EOIR0</td><td><span class="brokenlink" title="file AArch32-icc_eoir0.html unchanged">ICC_EOIR0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td>ICC_EOIR0</td><td><span class="goodlink"><a href="AArch32-icv_eoir0.html">ICV_EOIR0</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RO</td><td>ICC_HPPIR0</td><td><span class="brokenlink" title="file AArch32-icc_hppir0.html unchanged">ICC_HPPIR0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RO</td><td>ICC_HPPIR0</td><td><span class="goodlink"><a href="AArch32-icv_hppir0.html">ICV_HPPIR0</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td>ICC_BPR0</td><td><span class="brokenlink" title="file AArch32-icc_bpr0.html unchanged">ICC_BPR0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td>ICC_BPR0</td><td><span class="goodlink"><a href="AArch32-icv_bpr0.html">ICV_BPR0</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">1:m[1:0]</td><td>RW</td><td>ICC_AP0R&lt;m></td><td><span class="brokenlink" title="file AArch32-icc_ap0rn.html unchanged">ICC_AP0R&lt;n></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">1:m[1:0]</td><td>RW</td><td>ICC_AP0R&lt;m></td><td><span class="goodlink"><a href="AArch32-icv_ap0rn.html">ICV_AP0R&lt;n></a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td>ICC_AP1R&lt;m></td><td><span class="brokenlink" title="file AArch32-icc_ap1rn.html unchanged">ICC_AP1R&lt;n></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td>ICC_AP1R&lt;m></td><td><span class="goodlink"><a href="AArch32-icv_ap1rn.html">ICV_AP1R&lt;n></a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>WO</td><td>ICC_DIR</td><td><span class="brokenlink" title="file AArch32-icc_dir.html unchanged">ICC_DIR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>WO</td><td>ICC_DIR</td><td><span class="goodlink"><a href="AArch32-icv_dir.html">ICV_DIR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td>ICC_RPR</td><td><span class="brokenlink" title="file AArch32-icc_rpr.html unchanged">ICC_RPR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td>ICC_RPR</td><td><span class="goodlink"><a href="AArch32-icv_rpr.html">ICV_RPR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td>ICC_IAR1</td><td><span class="brokenlink" title="file AArch32-icc_iar1.html unchanged">ICC_IAR1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td>ICC_IAR1</td><td><span class="goodlink"><a href="AArch32-icv_iar1.html">ICV_IAR1</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>WO</td><td>ICC_EOIR1</td><td><span class="brokenlink" title="file AArch32-icc_eoir1.html unchanged">ICC_EOIR1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>WO</td><td>ICC_EOIR1</td><td><span class="goodlink"><a href="AArch32-icv_eoir1.html">ICV_EOIR1</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RO</td><td>ICC_HPPIR1</td><td><span class="brokenlink" title="file AArch32-icc_hppir1.html unchanged">ICC_HPPIR1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RO</td><td>ICC_HPPIR1</td><td><span class="goodlink"><a href="AArch32-icv_hppir1.html">ICV_HPPIR1</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td>ICC_BPR1</td><td><span class="brokenlink" title="file AArch32-icc_bpr1.html unchanged">ICC_BPR1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td>ICC_BPR1</td><td><span class="goodlink"><a href="AArch32-icv_bpr1.html">ICV_BPR1</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td>ICC_CTLR</td><td><span class="brokenlink" title="file AArch32-icc_ctlr.html unchanged">ICC_CTLR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td>ICC_CTLR</td><td><span class="goodlink"><a href="AArch32-icv_ctlr.html">ICV_CTLR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td>ICC_SRE</td><td><span class="brokenlink" title="file AArch32-icc_sre.html unchanged">ICC_SRE</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RW</td><td>ICC_IGRPEN0</td><td><span class="brokenlink" title="file AArch32-icc_igrpen0.html unchanged">ICC_IGRPEN0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RW</td><td>ICC_IGRPEN0</td><td><span class="goodlink"><a href="AArch32-icv_igrpen0.html">ICV_IGRPEN0</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td>ICC_IGRPEN1</td><td><span class="brokenlink" title="file AArch32-icc_igrpen1.html unchanged">ICC_IGRPEN1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td>ICC_IGRPEN1</td><td><span class="goodlink"><a href="AArch32-icv_igrpen1.html">ICV_IGRPEN1</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>FCSEIDR</td><td><span class="goodlink"><a href="AArch32-fcseidr.html">FCSEIDR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>CONTEXTIDR</td><td><span class="brokenlink" title="file AArch32-contextidr.html unchanged">CONTEXTIDR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>TPIDRURW</td><td><span class="brokenlink" title="file AArch32-tpidrurw.html unchanged">TPIDRURW</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>TPIDRURO</td><td><span class="brokenlink" title="file AArch32-tpidruro.html unchanged">TPIDRURO</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>RW</td><td>TPIDRPRW</td><td><span class="brokenlink" title="file AArch32-tpidrprw.html unchanged">TPIDRPRW</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>AMCR</td><td><span class="goodlink"><a href="AArch32-amcr.html">AMCR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RO</td><td>AMCFGR</td><td><span class="goodlink"><a href="AArch32-amcfgr.html">AMCFGR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RO</td><td>AMCGCR</td><td><span class="goodlink"><a href="AArch32-amcgcr.html">AMCGCR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>AMUSERENR</td><td><span class="goodlink"><a href="AArch32-amuserenr.html">AMUSERENR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td>AMCNTENCLR0</td><td><span class="goodlink"><a href="AArch32-amcntenclr0.html">AMCNTENCLR0</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RW</td><td>AMCNTENSET0</td><td><span class="goodlink"><a href="AArch32-amcntenset0.html">AMCNTENSET0</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>AMCNTENCLR1</td><td><span class="goodlink"><a href="AArch32-amcntenclr1.html">AMCNTENCLR1</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>AMCNTENSET1</td><td><span class="goodlink"><a href="AArch32-amcntenset1.html">AMCNTENSET1</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">011:m[3]</td><td class="bitfields">m[2:0]</td><td>RO</td><td>AMEVTYPER0&lt;m></td><td><span class="goodlink"><a href="AArch32-amevtyper0n.html">AMEVTYPER0&lt;n></a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">111:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>AMEVTYPER1&lt;m></td><td><span class="goodlink"><a href="AArch32-amevtyper1n.html">AMEVTYPER1&lt;n></a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>CNTFRQ</td><td><span class="brokenlink" title="file AArch32-cntfrq.html unchanged">CNTFRQ</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>CNTKCTL</td><td><span class="brokenlink" title="file AArch32-cntkctl.html unchanged">CNTKCTL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>CNTP_TVAL</td><td><span class="goodlink"><a href="AArch32-cnthp_tval.html">CNTHP_TVAL</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>CNTP_TVAL</td><td><span class="goodlink"><a href="AArch32-cnthps_tval.html">CNTHPS_TVAL</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>CNTP_TVAL</td><td><span class="goodlink"><a href="AArch32-cntp_tval.html">CNTP_TVAL</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>CNTP_CTL</td><td><span class="brokenlink" title="file AArch32-cnthp_ctl.html unchanged">CNTHP_CTL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>CNTP_CTL</td><td><span class="brokenlink" title="file AArch32-cnthps_ctl.html unchanged">CNTHPS_CTL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>CNTP_CTL</td><td><span class="brokenlink" title="file AArch32-cntp_ctl.html unchanged">CNTP_CTL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>CNTV_TVAL</td><td><span class="goodlink"><a href="AArch32-cnthv_tval.html">CNTHV_TVAL</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>CNTV_TVAL</td><td><span class="goodlink"><a href="AArch32-cnthvs_tval.html">CNTHVS_TVAL</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>CNTV_TVAL</td><td><span class="goodlink"><a href="AArch32-cntv_tval.html">CNTV_TVAL</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>CNTV_CTL</td><td><span class="brokenlink" title="file AArch32-cnthv_ctl.html unchanged">CNTHV_CTL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>CNTV_CTL</td><td><span class="brokenlink" title="file AArch32-cnthvs_ctl.html unchanged">CNTHVS_CTL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>CNTV_CTL</td><td><span class="brokenlink" title="file AArch32-cntv_ctl.html unchanged">CNTV_CTL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">10:m[4:3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>PMEVCNTR&lt;m></td><td><span class="brokenlink" title="file AArch32-pmevcntrn.html unchanged">PMEVCNTR&lt;n></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">1111</td><td class="bitfields">111</td><td>RW</td><td>PMCCFILTR</td><td><span class="brokenlink" title="file AArch32-pmccfiltr.html unchanged">PMCCFILTR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">11:m[4:3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>PMEVTYPER&lt;m></td><td><span class="goodlink"><a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td>CCSIDR</td><td><span class="brokenlink" title="file AArch32-ccsidr.html unchanged">CCSIDR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td>CLIDR</td><td><span class="brokenlink" title="file AArch32-clidr.html unchanged">CLIDR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RO</td><td>CCSIDR2</td><td><span class="brokenlink" title="file AArch32-ccsidr2.html unchanged">CCSIDR2</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RO</td><td>AIDR</td><td><span class="brokenlink" title="file AArch32-aidr.html unchanged">AIDR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">010</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>CSSELR</td><td><span class="brokenlink" title="file AArch32-csselr.html unchanged">CSSELR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>DSPSR</td><td><span class="brokenlink" title="file AArch32-dspsr.html unchanged">DSPSR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td>DLR</td><td><span class="brokenlink" title="file AArch32-dlr.html unchanged">DLR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>RW</td><td>DSPSR2</td><td><span class="goodlink"><a href="AArch32-dspsr2.html">DSPSR2</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>VPIDR</td><td><span class="brokenlink" title="file AArch32-vpidr.html unchanged">VPIDR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td>VMPIDR</td><td><span class="brokenlink" title="file AArch32-vmpidr.html unchanged">VMPIDR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>HSCTLR</td><td><span class="goodlink"><a href="AArch32-hsctlr.html">HSCTLR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>HACTLR</td><td><span class="goodlink"><a href="AArch32-hactlr.html">HACTLR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>HACTLR2</td><td><span class="goodlink"><a href="AArch32-hactlr2.html">HACTLR2</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>HCR</td><td><span class="goodlink"><a href="AArch32-hcr.html">HCR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>HDCR</td><td><span class="goodlink"><a href="AArch32-hdcr.html">HDCR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td>HCPTR</td><td><span class="goodlink"><a href="AArch32-hcptr.html">HCPTR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>RW</td><td>HSTR</td><td><span class="goodlink"><a href="AArch32-hstr.html">HSTR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RW</td><td>HCR2</td><td><span class="goodlink"><a href="AArch32-hcr2.html">HCR2</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>RW</td><td>HACR</td><td><span class="goodlink"><a href="AArch32-hacr.html">HACR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>HTRFCR</td><td><span class="goodlink"><a href="AArch32-htrfcr.html">HTRFCR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>HTCR</td><td><span class="goodlink"><a href="AArch32-htcr.html">HTCR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td>VTCR</td><td><span class="brokenlink" title="file AArch32-vtcr.html unchanged">VTCR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>HADFSR</td><td><span class="goodlink"><a href="AArch32-hadfsr.html">HADFSR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>HAIFSR</td><td><span class="goodlink"><a href="AArch32-haifsr.html">HAIFSR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>HSR</td><td><span class="goodlink"><a href="AArch32-hsr.html">HSR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>VDFSR</td><td><span class="brokenlink" title="file AArch32-vdfsr.html unchanged">VDFSR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>HDFAR</td><td><span class="goodlink"><a href="AArch32-hdfar.html">HDFAR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>HIFAR</td><td><span class="goodlink"><a href="AArch32-hifar.html">HIFAR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>RW</td><td>HPFAR</td><td><span class="goodlink"><a href="AArch32-hpfar.html">HPFAR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>WO</td><td>ATS1HR</td><td><span class="brokenlink" title="file AArch32-ats1hr.html unchanged">ATS1HR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td>ATS1HW</td><td><span class="brokenlink" title="file AArch32-ats1hw.html unchanged">ATS1HW</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>WO</td><td>TLBIIPAS2IS</td><td><span class="brokenlink" title="file AArch32-tlbiipas2is.html unchanged">TLBIIPAS2IS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>WO</td><td>TLBIIPAS2LIS</td><td><span class="brokenlink" title="file AArch32-tlbiipas2lis.html unchanged">TLBIIPAS2LIS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>WO</td><td>TLBIALLHIS</td><td><span class="brokenlink" title="file AArch32-tlbiallhis.html unchanged">TLBIALLHIS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>WO</td><td>TLBIMVAHIS</td><td><span class="brokenlink" title="file AArch32-tlbimvahis.html unchanged">TLBIMVAHIS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>WO</td><td>TLBIALLNSNHIS</td><td><span class="brokenlink" title="file AArch32-tlbiallnsnhis.html unchanged">TLBIALLNSNHIS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>WO</td><td>TLBIMVALHIS</td><td><span class="brokenlink" title="file AArch32-tlbimvalhis.html unchanged">TLBIMVALHIS</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>WO</td><td>TLBIIPAS2</td><td><span class="brokenlink" title="file AArch32-tlbiipas2.html unchanged">TLBIIPAS2</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>WO</td><td>TLBIIPAS2L</td><td><span class="brokenlink" title="file AArch32-tlbiipas2l.html unchanged">TLBIIPAS2L</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>WO</td><td>TLBIALLH</td><td><span class="brokenlink" title="file AArch32-tlbiallh.html unchanged">TLBIALLH</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>WO</td><td>TLBIMVAH</td><td><span class="brokenlink" title="file AArch32-tlbimvah.html unchanged">TLBIMVAH</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">100</td><td>WO</td><td>TLBIALLNSNH</td><td><span class="brokenlink" title="file AArch32-tlbiallnsnh.html unchanged">TLBIALLNSNH</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>WO</td><td>TLBIMVALH</td><td><span class="brokenlink" title="file AArch32-tlbimvalh.html unchanged">TLBIMVALH</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>HMAIR0</td><td><span class="goodlink"><a href="AArch32-hmair0.html">HMAIR0</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>HMAIR1</td><td><span class="goodlink"><a href="AArch32-hmair1.html">HMAIR1</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>HAMAIR0</td><td><span class="goodlink"><a href="AArch32-hamair0.html">HAMAIR0</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>HAMAIR1</td><td><span class="goodlink"><a href="AArch32-hamair1.html">HAMAIR1</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>HVBAR</td><td><span class="goodlink"><a href="AArch32-hvbar.html">HVBAR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>HRMR</td><td><span class="goodlink"><a href="AArch32-hrmr.html">HRMR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>VDISR</td><td><span class="brokenlink" title="file AArch32-vdisr.html unchanged">VDISR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td>ICH_AP0R&lt;m></td><td><span class="brokenlink" title="file AArch32-ich_ap0rn.html unchanged">ICH_AP0R&lt;n></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td>ICH_AP1R&lt;m></td><td><span class="brokenlink" title="file AArch32-ich_ap1rn.html unchanged">ICH_AP1R&lt;n></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">101</td><td>RW</td><td>ICC_HSRE</td><td><span class="brokenlink" title="file AArch32-icc_hsre.html unchanged">ICC_HSRE</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">000</td><td>RW</td><td>ICH_HCR</td><td><span class="brokenlink" title="file AArch32-ich_hcr.html unchanged">ICH_HCR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>RO</td><td>ICH_VTR</td><td><span class="brokenlink" title="file AArch32-ich_vtr.html unchanged">ICH_VTR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">010</td><td>RO</td><td>ICH_MISR</td><td><span class="brokenlink" title="file AArch32-ich_misr.html unchanged">ICH_MISR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td>ICH_EISR</td><td><span class="brokenlink" title="file AArch32-ich_eisr.html unchanged">ICH_EISR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">101</td><td>RO</td><td>ICH_ELRSR</td><td><span class="brokenlink" title="file AArch32-ich_elrsr.html unchanged">ICH_ELRSR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">111</td><td>RW</td><td>ICH_VMCR</td><td><span class="brokenlink" title="file AArch32-ich_vmcr.html unchanged">ICH_VMCR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">110:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>ICH_LR&lt;m></td><td><span class="brokenlink" title="file AArch32-ich_lrn.html unchanged">ICH_LR&lt;n></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">111:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>ICH_LRC&lt;m></td><td><span class="brokenlink" title="file AArch32-ich_lrcn.html unchanged">ICH_LRC&lt;n></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>HTPIDR</td><td><span class="goodlink"><a href="AArch32-htpidr.html">HTPIDR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>CNTHCTL</td><td><span class="brokenlink" title="file AArch32-cnthctl.html unchanged">CNTHCTL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>CNTHP_TVAL</td><td><span class="goodlink"><a href="AArch32-cnthp_tval.html">CNTHP_TVAL</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>CNTHP_CTL</td><td><span class="brokenlink" title="file AArch32-cnthp_ctl.html unchanged">CNTHP_CTL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td>ICC_MCTLR</td><td><span class="brokenlink" title="file AArch32-icc_mctlr.html unchanged">ICC_MCTLR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td>ICC_MSRE</td><td><span class="brokenlink" title="file AArch32-icc_msre.html unchanged">ICC_MSRE</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td>ICC_MGRPEN1</td><td><span class="brokenlink" title="file AArch32-icc_mgrpen1.html unchanged">ICC_MGRPEN1</span></td></tr></tbody></table><h2 class="sysregindex"><a id="mrrc_mcrr_32">
		        Accessed using MRRC/MCRR:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>coproc</th><th>opc1</th><th>CRm</th><th>Access</th><th>Mnemonic</th><th>Accesses</th></tr></thead><tbody><tr><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td>RO</td><td>DBGDRAR</td><td><span class="brokenlink" title="file AArch32-dbgdrar.html unchanged">DBGDRAR</span></td></tr><tr><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td>RO</td><td>DBGDSAR</td><td><span class="brokenlink" title="file AArch32-dbgdsar.html unchanged">DBGDSAR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td>RW</td><td>TTBR0</td><td><span class="brokenlink" title="file AArch32-ttbr0.html unchanged">TTBR0</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td>RW</td><td>PAR</td><td><span class="brokenlink" title="file AArch32-par.html unchanged">PAR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">1001</td><td>RW</td><td>PMCCNTR</td><td><span class="brokenlink" title="file AArch32-pmccntr.html unchanged">PMCCNTR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">1100</td><td>WO</td><td>ICC_SGI1R</td><td><span class="brokenlink" title="file AArch32-icc_sgi1r.html unchanged">ICC_SGI1R</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0000</td><td class="bitfields">1110</td><td>RO</td><td>CNTPCT</td><td><span class="goodlink"><a href="AArch32-cntpct.html">CNTPCT</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td>RW</td><td>TTBR1</td><td><span class="brokenlink" title="file AArch32-ttbr1.html unchanged">TTBR1</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0001</td><td class="bitfields">1100</td><td>WO</td><td>ICC_ASGI1R</td><td><span class="brokenlink" title="file AArch32-icc_asgi1r.html unchanged">ICC_ASGI1R</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0001</td><td class="bitfields">1110</td><td>RO</td><td>CNTVCT</td><td><span class="goodlink"><a href="AArch32-cntvct.html">CNTVCT</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1100</td><td>WO</td><td>ICC_SGI0R</td><td><span class="brokenlink" title="file AArch32-icc_sgi0r.html unchanged">ICC_SGI0R</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>RW</td><td>CNTP_CVAL</td><td><span class="brokenlink" title="file AArch32-cnthp_cval.html unchanged">CNTHP_CVAL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>RW</td><td>CNTP_CVAL</td><td><span class="brokenlink" title="file AArch32-cnthps_cval.html unchanged">CNTHPS_CVAL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0010</td><td class="bitfields">1110</td><td>RW</td><td>CNTP_CVAL</td><td><span class="brokenlink" title="file AArch32-cntp_cval.html unchanged">CNTP_CVAL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0011</td><td class="bitfields">1110</td><td>RW</td><td>CNTV_CVAL</td><td><span class="brokenlink" title="file AArch32-cnthv_cval.html unchanged">CNTHV_CVAL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0011</td><td class="bitfields">1110</td><td>RW</td><td>CNTV_CVAL</td><td><span class="brokenlink" title="file AArch32-cnthvs_cval.html unchanged">CNTHVS_CVAL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0011</td><td class="bitfields">1110</td><td>RW</td><td>CNTV_CVAL</td><td><span class="brokenlink" title="file AArch32-cntv_cval.html unchanged">CNTV_CVAL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td>RW</td><td>HTTBR</td><td><span class="goodlink"><a href="AArch32-httbr.html">HTTBR</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0100</td><td class="bitfields">1110</td><td>RW</td><td>CNTVOFF</td><td><span class="brokenlink" title="file AArch32-cntvoff.html unchanged">CNTVOFF</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0110</td><td class="bitfields">0010</td><td>RW</td><td>VTTBR</td><td><span class="brokenlink" title="file AArch32-vttbr.html unchanged">VTTBR</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0110</td><td class="bitfields">1110</td><td>RW</td><td>CNTHP_CVAL</td><td><span class="brokenlink" title="file AArch32-cnthp_cval.html unchanged">CNTHP_CVAL</span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0:m[2:0]</td><td class="bitfields">000:m[3]</td><td>RW</td><td>AMEVCNTR0&lt;m></td><td><span class="goodlink"><a href="AArch32-amevcntr0n.html">AMEVCNTR0&lt;n></a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">0:m[2:0]</td><td class="bitfields">010:m[3]</td><td>RW</td><td>AMEVCNTR1&lt;m></td><td><span class="goodlink"><a href="AArch32-amevcntr1n.html">AMEVCNTR1&lt;n></a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">1000</td><td class="bitfields">1110</td><td>RO</td><td>CNTPCTSS</td><td><span class="goodlink"><a href="AArch32-cntpctss.html">CNTPCTSS</a></span></td></tr><tr><td class="bitfields">1111</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td>RO</td><td>CNTVCTSS</td><td><span class="goodlink"><a href="AArch32-cntvctss.html">CNTVCTSS</a></span></td></tr></tbody></table><h2 class="sysregindex"><a id="mrs_msr_32">
		        Accessed using MRS/MSR:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>R</th><th>M</th><th>M1</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">0</td><td class="bitfields">1</td><td class="bitfields">1110</td><td>ELR_hyp</td></tr><tr><td class="bitfields">1</td><td class="bitfields">0</td><td class="bitfields">1110</td><td>SPSR_fiq</td></tr><tr><td class="bitfields">1</td><td class="bitfields">1</td><td class="bitfields">0000</td><td>SPSR_irq</td></tr><tr><td class="bitfields">1</td><td class="bitfields">1</td><td class="bitfields">0010</td><td>SPSR_svc</td></tr><tr><td class="bitfields">1</td><td class="bitfields">1</td><td class="bitfields">0100</td><td>SPSR_abt</td></tr><tr><td class="bitfields">1</td><td class="bitfields">1</td><td class="bitfields">0110</td><td>SPSR_und</td></tr><tr><td class="bitfields">1</td><td class="bitfields">1</td><td class="bitfields">1100</td><td>SPSR_mon</td></tr><tr><td class="bitfields">1</td><td class="bitfields">1</td><td class="bitfields">1110</td><td>SPSR_hyp</td></tr></tbody></table><h2 class="sysregindex"><a id="vmrs_vmsr_32">
		        Accessed using VMRS/VMSR:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>reg</th><th>Access</th><th>Mnemonic</th><th>Accesses</th></tr></thead><tbody><tr><td>0000</td><td>RW</td><td>FPSID</td><td><span class="goodlink"><a href="AArch32-fpsid.html">FPSID</a></span></td></tr><tr><td>0001</td><td>RW</td><td>FPSCR</td><td><span class="goodlink"><a href="AArch32-fpscr.html">FPSCR</a></span></td></tr><tr><td>0101</td><td>RO</td><td>MVFR2</td><td><span class="brokenlink" title="file AArch32-mvfr2.html unchanged">MVFR2</span></td></tr><tr><td>0110</td><td>RO</td><td>MVFR1</td><td><span class="brokenlink" title="file AArch32-mvfr1.html unchanged">MVFR1</span></td></tr><tr><td>0111</td><td>RO</td><td>MVFR0</td><td><span class="brokenlink" title="file AArch32-mvfr0.html unchanged">MVFR0</span></td></tr><tr><td>1000</td><td>RW</td><td>FPEXC</td><td><span class="goodlink"><a href="AArch32-fpexc.html">FPEXC</a></span></td></tr></tbody></table><h2>Registers and operations in AArch64</h2><h2 class="sysregindex"><a id="at_64">
		        Accessed using AT:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>AT S1E1R</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>AT S1E1W</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>AT S1E0R</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>AT S1E0W</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>AT S1E1RP</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">001</td><td>AT S1E1WP</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">010</td><td>AT S1E1A</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>AT S1E2R</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>AT S1E2W</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">100</td><td>AT S12E1R</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">101</td><td>AT S12E1W</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">110</td><td>AT S12E0R</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">111</td><td>AT S12E0W</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">010</td><td>AT S1E2A</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>AT S1E3R</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>AT S1E3W</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">010</td><td>AT S1E3A</td></tr></tbody></table><h2 class="sysregindex"><a id="brb_64">
		        Accessed using BRB:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>BRB IALL</td></tr><tr><td class="bitfields">01</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>BRB INJ</td></tr></tbody></table><h2 class="sysregindex"><a id="cfp_64">
		        Accessed using CFP:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>CFP RCTX</td></tr></tbody></table><h2 class="sysregindex"><a id="cosp_64">
		        Accessed using COSP:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">110</td><td>COSP RCTX</td></tr></tbody></table><h2 class="sysregindex"><a id="cpp_64">
		        Accessed using CPP:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">111</td><td>CPP RCTX</td></tr></tbody></table><h2 class="sysregindex"><a id="dc_64">
		        Accessed using DC:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>DC IVAC</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>DC ISW</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">011</td><td>DC IGVAC</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">100</td><td>DC IGSW</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>DC IGDVAC</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0110</td><td class="bitfields">110</td><td>DC IGDSW</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">010</td><td>DC CSW</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">100</td><td>DC CGSW</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">110</td><td>DC CGDSW</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">010</td><td>DC CISW</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">100</td><td>DC CIGSW</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">110</td><td>DC CIGDSW</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1111</td><td class="bitfields">001</td><td>DC CIVAPS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1111</td><td class="bitfields">101</td><td>DC CIGDVAPS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>DC ZVA</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>DC GVA</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>DC GZVA</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">001</td><td>DC CVAC</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">011</td><td>DC CGVAC</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1010</td><td class="bitfields">101</td><td>DC CGDVAC</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1011</td><td class="bitfields">000</td><td>DC CVAOC</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>DC CVAU</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1011</td><td class="bitfields">111</td><td>DC CGDVAOC</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>DC CVAP</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>DC CGVAP</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>DC CGDVAP</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1101</td><td class="bitfields">001</td><td>DC CVADP</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>DC CGVADP</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1101</td><td class="bitfields">101</td><td>DC CGDVADP</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">001</td><td>DC CIVAC</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">011</td><td>DC CIGVAC</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">101</td><td>DC CIGDVAC</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1111</td><td class="bitfields">000</td><td>DC CIVAOC</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">1111</td><td class="bitfields">111</td><td>DC CIGDVAOC</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">000</td><td>DC CIPAE</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">111</td><td>DC CIGDPAE</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">001</td><td>DC CIPAPA</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">101</td><td>DC CIGDPAPA</td></tr></tbody></table><h2 class="sysregindex"><a id="dvp_64">
		        Accessed using DVP:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>DVP RCTX</td></tr></tbody></table><h2 class="sysregindex"><a id="gcspopcx_64">
		        Accessed using GCSPOPCX:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>GCSPOPCX</td></tr></tbody></table><h2 class="sysregindex"><a id="gcspopx_64">
		        Accessed using GCSPOPX:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0111</td><td class="bitfields">110</td><td>GCSPOPX</td></tr></tbody></table><h2 class="sysregindex"><a id="gcspushm_64">
		        Accessed using GCSPUSHM:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>GCSPUSHM</td></tr></tbody></table><h2 class="sysregindex"><a id="gcspushx_64">
		        Accessed using GCSPUSHX:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0111</td><td class="bitfields">100</td><td>GCSPUSHX</td></tr></tbody></table><h2 class="sysregindex"><a id="gcsss1_64">
		        Accessed using GCSSS1:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0111</td><td class="bitfields">010</td><td>GCSSS1</td></tr></tbody></table><h2 class="sysregindex"><a id="gcspopm_64">
		        Accessed using GCSPOPM:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>GCSPOPM</td></tr></tbody></table><h2 class="sysregindex"><a id="gcsss2_64">
		        Accessed using GCSSS2:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0111</td><td class="bitfields">011</td><td>GCSSS2</td></tr></tbody></table><h2 class="sysregindex"><a id="ic_64">
		        Accessed using IC:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>IC IALLUIS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>IC IALLU</td></tr><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>IC IVAU</td></tr></tbody></table><h2 class="sysregindex"><a id="mrrs_msrr_64">
		        Accessed using MRRS/MSRR:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>TTBR0_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>TTBR1_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>PAR_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RCWSMASK_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RCWMASK_EL1</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>TTBR0_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>TTBR1_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>VTTBR_EL2</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>TTBR0_EL12</td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>TTBR1_EL12</td></tr><tr><td class="bitfields">11</td><td class="bitfields">op1[2:0]</td><td class="bitfields">1x11</td><td class="bitfields">Cm[3:0]</td><td class="bitfields">op2[2:0]</td><td>S3_&lt;op1>_C&lt;Cn>_C&lt;Cm>_&lt;op2></td></tr></tbody></table><h2 class="sysregindex"><a id="mrs_msr_64">
		        Accessed using MRS/MSR:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Access</th><th>Mnemonic</th><th>Accesses</th></tr></thead><tbody><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>OSDTRRX_EL1</td><td><span class="brokenlink" title="file AArch64-osdtrrx_el1.html unchanged">OSDTRRX_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>MDCCINT_EL1</td><td><span class="brokenlink" title="file AArch64-mdccint_el1.html unchanged">MDCCINT_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>MDSCR_EL1</td><td><span class="goodlink"><a href="AArch64-mdscr_el1.html">MDSCR_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td>OSDTRTX_EL1</td><td><span class="brokenlink" title="file AArch64-osdtrtx_el1.html unchanged">OSDTRTX_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td>MDSELR_EL1</td><td><span class="goodlink"><a href="AArch64-mdselr_el1.html">MDSELR_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>RW</td><td>MDSTEPOP_EL1</td><td><span class="brokenlink" title="file AArch64-mdstepop_el1.html unchanged">MDSTEPOP_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>RW</td><td>OSECCR_EL1</td><td><span class="goodlink"><a href="AArch64-oseccr_el1.html">OSECCR_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">100</td><td>RW</td><td>DBGBVR&lt;m>_EL1</td><td><span class="brokenlink" title="file AArch64-dbgbvrn_el1.html unchanged">DBGBVR&lt;n>_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">101</td><td>RW</td><td>DBGBCR&lt;m>_EL1</td><td><span class="brokenlink" title="file AArch64-dbgbcrn_el1.html unchanged">DBGBCR&lt;n>_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">110</td><td>RW</td><td>DBGWVR&lt;m>_EL1</td><td><span class="brokenlink" title="file AArch64-dbgwvrn_el1.html unchanged">DBGWVR&lt;n>_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">m[3:0]</td><td class="bitfields">111</td><td>RW</td><td>DBGWCR&lt;m>_EL1</td><td><span class="brokenlink" title="file AArch64-dbgwcrn_el1.html unchanged">DBGWCR&lt;n>_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td>MDRAR_EL1</td><td><span class="brokenlink" title="file AArch64-mdrar_el1.html unchanged">MDRAR_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>WO</td><td>OSLAR_EL1</td><td><span class="brokenlink" title="file AArch64-oslar_el1.html unchanged">OSLAR_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RO</td><td>OSLSR_EL1</td><td><span class="brokenlink" title="file AArch64-oslsr_el1.html unchanged">OSLSR_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>RW</td><td>OSDLR_EL1</td><td><span class="brokenlink" title="file AArch64-osdlr_el1.html unchanged">OSDLR_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>RW</td><td>DBGPRCR_EL1</td><td><span class="goodlink"><a href="AArch64-dbgprcr_el1.html">DBGPRCR_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">110</td><td>RW</td><td>DBGCLAIMSET_EL1</td><td><span class="goodlink"><a href="AArch64-dbgclaimset_el1.html">DBGCLAIMSET_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">110</td><td>RW</td><td>DBGCLAIMCLR_EL1</td><td><span class="goodlink"><a href="AArch64-dbgclaimclr_el1.html">DBGCLAIMCLR_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">110</td><td>RO</td><td>DBGAUTHSTATUS_EL1</td><td><span class="brokenlink" title="file AArch64-dbgauthstatus_el1.html unchanged">DBGAUTHSTATUS_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">00:m[0]</td><td>RO</td><td>SPMCGCR&lt;m>_EL1</td><td><span class="brokenlink" title="file AArch64-spmcgcrn_el1.html unchanged">SPMCGCR&lt;n>_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td>SPMACCESSR_EL1</td><td><span class="brokenlink" title="file AArch64-spmaccessr_el1.html unchanged">SPMACCESSR_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td>SPMACCESSR_EL1</td><td><span class="brokenlink" title="file AArch64-spmaccessr_el2.html unchanged">SPMACCESSR_EL2</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">100</td><td>RO</td><td>SPMIIDR_EL1</td><td><span class="brokenlink" title="file AArch64-spmiidr_el1.html unchanged">SPMIIDR_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">101</td><td>RO</td><td>SPMDEVARCH_EL1</td><td><span class="brokenlink" title="file AArch64-spmdevarch_el1.html unchanged">SPMDEVARCH_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">110</td><td>RO</td><td>SPMDEVAFF_EL1</td><td><span class="brokenlink" title="file AArch64-spmdevaff_el1.html unchanged">SPMDEVAFF_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">111</td><td>RO</td><td>SPMCFGR_EL1</td><td><span class="brokenlink" title="file AArch64-spmcfgr_el1.html unchanged">SPMCFGR_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">001</td><td>RW</td><td>SPMINTENSET_EL1</td><td><span class="goodlink"><a href="AArch64-spmintenset_el1.html">SPMINTENSET_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">010</td><td>RW</td><td>SPMINTENCLR_EL1</td><td><span class="goodlink"><a href="AArch64-spmintenclr_el1.html">SPMINTENCLR_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">1011</td><td class="bitfields">111</td><td>RO</td><td>PMCCNTSVR_EL1</td><td><span class="brokenlink" title="file AArch64-pmccntsvr_el1.html unchanged">PMCCNTSVR_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">10:m[4:3]</td><td class="bitfields">m[2:0]</td><td>RO</td><td>PMEVCNTSVR&lt;m>_EL1</td><td><span class="brokenlink" title="file AArch64-pmevcntsvrn_el1.html unchanged">PMEVCNTSVR&lt;n>_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td>PMICNTSVR_EL1</td><td><span class="brokenlink" title="file AArch64-pmicntsvr_el1.html unchanged">PMICNTSVR_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>TRCTRACEIDR</td><td><span class="brokenlink" title="file AArch64-trctraceidr.html unchanged">TRCTRACEIDR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>TRCVICTLR</td><td><span class="goodlink"><a href="AArch64-trcvictlr.html">TRCVICTLR</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RO</td><td>TRCIDR8</td><td><span class="brokenlink" title="file AArch64-trcidr8.html unchanged">TRCIDR8</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td>TRCIMSPEC0</td><td><span class="brokenlink" title="file AArch64-trcimspec0.html unchanged">TRCIMSPEC0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>TRCPRGCTLR</td><td><span class="brokenlink" title="file AArch64-trcprgctlr.html unchanged">TRCPRGCTLR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>TRCQCTLR</td><td><span class="brokenlink" title="file AArch64-trcqctlr.html unchanged">TRCQCTLR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td>TRCVIIECTLR</td><td><span class="brokenlink" title="file AArch64-trcviiectlr.html unchanged">TRCVIIECTLR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>RO</td><td>TRCIDR9</td><td><span class="brokenlink" title="file AArch64-trcidr9.html unchanged">TRCIDR9</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>TRCITEEDCR</td><td><span class="brokenlink" title="file AArch64-trciteedcr.html unchanged">TRCITEEDCR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>TRCVISSCTLR</td><td><span class="brokenlink" title="file AArch64-trcvissctlr.html unchanged">TRCVISSCTLR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RO</td><td>TRCIDR10</td><td><span class="brokenlink" title="file AArch64-trcidr10.html unchanged">TRCIDR10</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RO</td><td>TRCSTATR</td><td><span class="brokenlink" title="file AArch64-trcstatr.html unchanged">TRCSTATR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td>TRCVIPCSSCTLR</td><td><span class="brokenlink" title="file AArch64-trcvipcssctlr.html unchanged">TRCVIPCSSCTLR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">110</td><td>RO</td><td>TRCIDR11</td><td><span class="brokenlink" title="file AArch64-trcidr11.html unchanged">TRCIDR11</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">00:m[1:0]</td><td class="bitfields">100</td><td>RW</td><td>TRCSEQEVR&lt;m></td><td><span class="brokenlink" title="file AArch64-trcseqevrn.html unchanged">TRCSEQEVR&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">00:m[1:0]</td><td class="bitfields">101</td><td>RW</td><td>TRCCNTRLDVR&lt;m></td><td><span class="brokenlink" title="file AArch64-trccntrldvrn.html unchanged">TRCCNTRLDVR&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td>TRCCONFIGR</td><td><span class="brokenlink" title="file AArch64-trcconfigr.html unchanged">TRCCONFIGR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">110</td><td>RO</td><td>TRCIDR12</td><td><span class="brokenlink" title="file AArch64-trcidr12.html unchanged">TRCIDR12</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">110</td><td>RO</td><td>TRCIDR13</td><td><span class="brokenlink" title="file AArch64-trcidr13.html unchanged">TRCIDR13</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>TRCAUXCTLR</td><td><span class="brokenlink" title="file AArch64-trcauxctlr.html unchanged">TRCAUXCTLR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">100</td><td>RW</td><td>TRCSEQRSTEVR</td><td><span class="brokenlink" title="file AArch64-trcseqrstevr.html unchanged">TRCSEQRSTEVR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">100</td><td>RW</td><td>TRCSEQSTR</td><td><span class="brokenlink" title="file AArch64-trcseqstr.html unchanged">TRCSEQSTR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">01:m[1:0]</td><td class="bitfields">101</td><td>RW</td><td>TRCCNTCTLR&lt;m></td><td><span class="brokenlink" title="file AArch64-trccntctlrn.html unchanged">TRCCNTCTLR&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0:m[2:0]</td><td class="bitfields">111</td><td>RW</td><td>TRCIMSPEC&lt;m></td><td><span class="brokenlink" title="file AArch64-trcimspecn.html unchanged">TRCIMSPEC&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RW</td><td>TRCEVENTCTL0R</td><td><span class="brokenlink" title="file AArch64-trceventctl0r.html unchanged">TRCEVENTCTL0R</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1000</td><td class="bitfields">111</td><td>RO</td><td>TRCIDR0</td><td><span class="goodlink"><a href="AArch64-trcidr0.html">TRCIDR0</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td>TRCEVENTCTL1R</td><td><span class="goodlink"><a href="AArch64-trceventctl1r.html">TRCEVENTCTL1R</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1001</td><td class="bitfields">111</td><td>RO</td><td>TRCIDR1</td><td><span class="brokenlink" title="file AArch64-trcidr1.html unchanged">TRCIDR1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1010</td><td class="bitfields">000</td><td>RW</td><td>TRCRSR</td><td><span class="goodlink"><a href="AArch64-trcrsr.html">TRCRSR</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1010</td><td class="bitfields">111</td><td>RO</td><td>TRCIDR2</td><td><span class="brokenlink" title="file AArch64-trcidr2.html unchanged">TRCIDR2</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1011</td><td class="bitfields">000</td><td>RW</td><td>TRCSTALLCTLR</td><td><span class="brokenlink" title="file AArch64-trcstallctlr.html unchanged">TRCSTALLCTLR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1011</td><td class="bitfields">111</td><td>RO</td><td>TRCIDR3</td><td><span class="brokenlink" title="file AArch64-trcidr3.html unchanged">TRCIDR3</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">10:m[1:0]</td><td class="bitfields">100</td><td>RW</td><td>TRCEXTINSELR&lt;m></td><td><span class="brokenlink" title="file AArch64-trcextinselrn.html unchanged">TRCEXTINSELR&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">10:m[1:0]</td><td class="bitfields">101</td><td>RW</td><td>TRCCNTVR&lt;m></td><td><span class="brokenlink" title="file AArch64-trccntvrn.html unchanged">TRCCNTVR&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RW</td><td>TRCTSCTLR</td><td><span class="brokenlink" title="file AArch64-trctsctlr.html unchanged">TRCTSCTLR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RO</td><td>TRCIDR4</td><td><span class="brokenlink" title="file AArch64-trcidr4.html unchanged">TRCIDR4</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1101</td><td class="bitfields">000</td><td>RW</td><td>TRCSYNCPR</td><td><span class="brokenlink" title="file AArch64-trcsyncpr.html unchanged">TRCSYNCPR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1101</td><td class="bitfields">111</td><td>RO</td><td>TRCIDR5</td><td><span class="brokenlink" title="file AArch64-trcidr5.html unchanged">TRCIDR5</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1110</td><td class="bitfields">000</td><td>RW</td><td>TRCCCCTLR</td><td><span class="brokenlink" title="file AArch64-trcccctlr.html unchanged">TRCCCCTLR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1110</td><td class="bitfields">111</td><td>RO</td><td>TRCIDR6</td><td><span class="brokenlink" title="file AArch64-trcidr6.html unchanged">TRCIDR6</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1111</td><td class="bitfields">000</td><td>RW</td><td>TRCBBCTLR</td><td><span class="brokenlink" title="file AArch64-trcbbctlr.html unchanged">TRCBBCTLR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">1111</td><td class="bitfields">111</td><td>RO</td><td>TRCIDR7</td><td><span class="brokenlink" title="file AArch64-trcidr7.html unchanged">TRCIDR7</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RO</td><td>TRCOSLSR</td><td><span class="brokenlink" title="file AArch64-trcoslsr.html unchanged">TRCOSLSR</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0001</td><td class="bitfields">0:m[2:0]</td><td class="bitfields">010</td><td>RW</td><td>TRCSSCCR&lt;m></td><td><span class="brokenlink" title="file AArch64-trcssccrn.html unchanged">TRCSSCCR&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0001</td><td class="bitfields">0:m[2:0]</td><td class="bitfields">011</td><td>RW</td><td>TRCSSPCICR&lt;m></td><td><span class="brokenlink" title="file AArch64-trcsspcicrn.html unchanged">TRCSSPCICR&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0001</td><td class="bitfields">1:m[2:0]</td><td class="bitfields">010</td><td>RW</td><td>TRCSSCSR&lt;m></td><td><span class="brokenlink" title="file AArch64-trcsscsrn.html unchanged">TRCSSCSR&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0001</td><td class="bitfields">m[3:0]</td><td class="bitfields">00:m[4]</td><td>RW</td><td>TRCRSCTLR&lt;m></td><td><span class="brokenlink" title="file AArch64-trcrsctlrn.html unchanged">TRCRSCTLR&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0010</td><td class="bitfields">m[2:0]:0</td><td class="bitfields">00:m[3]</td><td>RW</td><td>TRCACVR&lt;m></td><td><span class="brokenlink" title="file AArch64-trcacvrn.html unchanged">TRCACVR&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0010</td><td class="bitfields">m[2:0]:0</td><td class="bitfields">01:m[3]</td><td>RW</td><td>TRCACATR&lt;m></td><td><span class="brokenlink" title="file AArch64-trcacatrn.html unchanged">TRCACATR&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0011</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>TRCCIDCCTLR0</td><td><span class="brokenlink" title="file AArch64-trccidcctlr0.html unchanged">TRCCIDCCTLR0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td>TRCCIDCCTLR1</td><td><span class="brokenlink" title="file AArch64-trccidcctlr1.html unchanged">TRCCIDCCTLR1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0011</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>TRCVMIDCCTLR0</td><td><span class="brokenlink" title="file AArch64-trcvmidcctlr0.html unchanged">TRCVMIDCCTLR0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0011</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td>TRCVMIDCCTLR1</td><td><span class="brokenlink" title="file AArch64-trcvmidcctlr1.html unchanged">TRCVMIDCCTLR1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0011</td><td class="bitfields">m[2:0]:0</td><td class="bitfields">000</td><td>RW</td><td>TRCCIDCVR&lt;m></td><td><span class="brokenlink" title="file AArch64-trccidcvrn.html unchanged">TRCCIDCVR&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0011</td><td class="bitfields">m[2:0]:0</td><td class="bitfields">001</td><td>RW</td><td>TRCVMIDCVR&lt;m></td><td><span class="brokenlink" title="file AArch64-trcvmidcvrn.html unchanged">TRCVMIDCVR&lt;n></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>RO</td><td>TRCDEVID</td><td><span class="brokenlink" title="file AArch64-trcdevid.html unchanged">TRCDEVID</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">1000</td><td class="bitfields">110</td><td>RW</td><td>TRCCLAIMSET</td><td><span class="goodlink"><a href="AArch64-trcclaimset.html">TRCCLAIMSET</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">1001</td><td class="bitfields">110</td><td>RW</td><td>TRCCLAIMCLR</td><td><span class="goodlink"><a href="AArch64-trcclaimclr.html">TRCCLAIMCLR</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">1110</td><td class="bitfields">110</td><td>RO</td><td>TRCAUTHSTATUS</td><td><span class="brokenlink" title="file AArch64-trcauthstatus.html unchanged">TRCAUTHSTATUS</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">0111</td><td class="bitfields">1111</td><td class="bitfields">110</td><td>RO</td><td>TRCDEVARCH</td><td><span class="brokenlink" title="file AArch64-trcdevarch.html unchanged">TRCDEVARCH</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1000</td><td class="bitfields">m[3:0]</td><td class="bitfields">m[4]:00</td><td>RO</td><td>BRBINF&lt;m>_EL1</td><td><span class="goodlink"><a href="AArch64-brbinfn_el1.html">BRBINF&lt;n>_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1000</td><td class="bitfields">m[3:0]</td><td class="bitfields">m[4]:01</td><td>RO</td><td>BRBSRC&lt;m>_EL1</td><td><span class="goodlink"><a href="AArch64-brbsrcn_el1.html">BRBSRC&lt;n>_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1000</td><td class="bitfields">m[3:0]</td><td class="bitfields">m[4]:10</td><td>RO</td><td>BRBTGT&lt;m>_EL1</td><td><span class="goodlink"><a href="AArch64-brbtgtn_el1.html">BRBTGT&lt;n>_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>BRBCR_EL1</td><td><span class="brokenlink" title="file AArch64-brbcr_el1.html unchanged">BRBCR_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>BRBCR_EL1</td><td><span class="brokenlink" title="file AArch64-brbcr_el2.html unchanged">BRBCR_EL2</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>BRBFCR_EL1</td><td><span class="brokenlink" title="file AArch64-brbfcr_el1.html unchanged">BRBFCR_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>BRBTS_EL1</td><td><span class="brokenlink" title="file AArch64-brbts_el1.html unchanged">BRBTS_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>BRBINFINJ_EL1</td><td><span class="goodlink"><a href="AArch64-brbinfinj_el1.html">BRBINFINJ_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>BRBSRCINJ_EL1</td><td><span class="goodlink"><a href="AArch64-brbsrcinj_el1.html">BRBSRCINJ_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td>BRBTGTINJ_EL1</td><td><span class="goodlink"><a href="AArch64-brbtgtinj_el1.html">BRBTGTINJ_EL1</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">001</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RO</td><td>BRBIDR0_EL1</td><td><span class="brokenlink" title="file AArch64-brbidr0_el1.html unchanged">BRBIDR0_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RO</td><td>MDCCSR_EL0</td><td><span class="brokenlink" title="file AArch64-mdccsr_el0.html unchanged">MDCCSR_EL0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td>DBGDTR_EL0</td><td><span class="brokenlink" title="file AArch64-dbgdtr_el0.html unchanged">DBGDTR_EL0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RO</td><td>DBGDTRRX_EL0</td><td><span class="brokenlink" title="file AArch64-dbgdtrrx_el0.html unchanged">DBGDTRRX_EL0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>WO</td><td>DBGDTRTX_EL0</td><td><span class="brokenlink" title="file AArch64-dbgdtrtx_el0.html unchanged">DBGDTRTX_EL0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RW</td><td>SPMCR_EL0</td><td><span class="brokenlink" title="file AArch64-spmcr_el0.html unchanged">SPMCR_EL0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>RW</td><td>SPMCNTENSET_EL0</td><td><span class="brokenlink" title="file AArch64-spmcntenset_el0.html unchanged">SPMCNTENSET_EL0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RW</td><td>SPMCNTENCLR_EL0</td><td><span class="brokenlink" title="file AArch64-spmcntenclr_el0.html unchanged">SPMCNTENCLR_EL0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td>SPMOVSCLR_EL0</td><td><span class="goodlink"><a href="AArch64-spmovsclr_el0.html">SPMOVSCLR_EL0</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>WO</td><td>SPMZR_EL0</td><td><span class="brokenlink" title="file AArch64-spmzr_el0.html unchanged">SPMZR_EL0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td>SPMSELR_EL0</td><td><span class="brokenlink" title="file AArch64-spmselr_el0.html unchanged">SPMSELR_EL0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">011</td><td>RW</td><td>SPMOVSSET_EL0</td><td><span class="goodlink"><a href="AArch64-spmovsset_el0.html">SPMOVSSET_EL0</a></span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">000:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>SPMEVCNTR&lt;m>_EL0</td><td><span class="brokenlink" title="file AArch64-spmevcntrn_el0.html unchanged">SPMEVCNTR&lt;n>_EL0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">001:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>SPMEVTYPER&lt;m>_EL0</td><td><span class="brokenlink" title="file AArch64-spmevtypern_el0.html unchanged">SPMEVTYPER&lt;n>_EL0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">010:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>SPMEVFILTR&lt;m>_EL0</td><td><span class="brokenlink" title="file AArch64-spmevfiltrn_el0.html unchanged">SPMEVFILTR&lt;n>_EL0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">011:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>SPMEVFILT2R&lt;m>_EL0</td><td><span class="brokenlink" title="file AArch64-spmevfilt2rn_el0.html unchanged">SPMEVFILT2R&lt;n>_EL0</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>RW</td><td>DBGVCR32_EL2</td><td><span class="brokenlink" title="file AArch64-dbgvcr32_el2.html unchanged">DBGVCR32_EL2</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>BRBCR_EL2</td><td><span class="brokenlink" title="file AArch64-brbcr_el2.html unchanged">BRBCR_EL2</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td>SPMACCESSR_EL2</td><td><span class="brokenlink" title="file AArch64-spmaccessr_el2.html unchanged">SPMACCESSR_EL2</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">101</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>BRBCR_EL12</td><td><span class="brokenlink" title="file AArch64-brbcr_el1.html unchanged">BRBCR_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">101</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td>SPMACCESSR_EL12</td><td><span class="brokenlink" title="file AArch64-spmaccessr_el1.html unchanged">SPMACCESSR_EL1</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td>SPMACCESSR_EL3</td><td><span class="brokenlink" title="file AArch64-spmaccessr_el3.html unchanged">SPMACCESSR_EL3</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">111</td><td>RW</td><td>SPMROOTCR_EL3</td><td><span class="brokenlink" title="file AArch64-spmrootcr_el3.html unchanged">SPMROOTCR_EL3</span></td></tr><tr><td class="bitfields">10</td><td class="bitfields">111</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">111</td><td>RW</td><td>SPMSCR_EL1</td><td><span class="brokenlink" title="file AArch64-spmscr_el1.html unchanged">SPMSCR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td>MIDR_EL1</td><td><span class="brokenlink" title="file AArch64-midr_el1.html unchanged">MIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td>MIDR_EL1</td><td><span class="brokenlink" title="file AArch64-vpidr_el2.html unchanged">VPIDR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td>MPIDR_EL1</td><td><span class="brokenlink" title="file AArch64-mpidr_el1.html unchanged">MPIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td>MPIDR_EL1</td><td><span class="brokenlink" title="file AArch64-vmpidr_el2.html unchanged">VMPIDR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RO</td><td>REVIDR_EL1</td><td><span class="brokenlink" title="file AArch64-revidr_el1.html unchanged">REVIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RO</td><td>ID_PFR0_EL1</td><td><span class="brokenlink" title="file AArch64-id_pfr0_el1.html unchanged">ID_PFR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RO</td><td>ID_PFR1_EL1</td><td><span class="brokenlink" title="file AArch64-id_pfr1_el1.html unchanged">ID_PFR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RO</td><td>ID_DFR0_EL1</td><td><span class="brokenlink" title="file AArch64-id_dfr0_el1.html unchanged">ID_DFR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>RO</td><td>ID_AFR0_EL1</td><td><span class="brokenlink" title="file AArch64-id_afr0_el1.html unchanged">ID_AFR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RO</td><td>ID_MMFR0_EL1</td><td><span class="brokenlink" title="file AArch64-id_mmfr0_el1.html unchanged">ID_MMFR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>RO</td><td>ID_MMFR1_EL1</td><td><span class="brokenlink" title="file AArch64-id_mmfr1_el1.html unchanged">ID_MMFR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>RO</td><td>ID_MMFR2_EL1</td><td><span class="brokenlink" title="file AArch64-id_mmfr2_el1.html unchanged">ID_MMFR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>RO</td><td>ID_MMFR3_EL1</td><td><span class="brokenlink" title="file AArch64-id_mmfr3_el1.html unchanged">ID_MMFR3_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RO</td><td>ID_ISAR0_EL1</td><td><span class="brokenlink" title="file AArch64-id_isar0_el1.html unchanged">ID_ISAR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RO</td><td>ID_ISAR1_EL1</td><td><span class="brokenlink" title="file AArch64-id_isar1_el1.html unchanged">ID_ISAR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RO</td><td>ID_ISAR2_EL1</td><td><span class="brokenlink" title="file AArch64-id_isar2_el1.html unchanged">ID_ISAR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RO</td><td>ID_ISAR3_EL1</td><td><span class="brokenlink" title="file AArch64-id_isar3_el1.html unchanged">ID_ISAR3_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RO</td><td>ID_ISAR4_EL1</td><td><span class="brokenlink" title="file AArch64-id_isar4_el1.html unchanged">ID_ISAR4_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RO</td><td>ID_ISAR5_EL1</td><td><span class="brokenlink" title="file AArch64-id_isar5_el1.html unchanged">ID_ISAR5_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RO</td><td>ID_MMFR4_EL1</td><td><span class="brokenlink" title="file AArch64-id_mmfr4_el1.html unchanged">ID_MMFR4_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>RO</td><td>ID_ISAR6_EL1</td><td><span class="brokenlink" title="file AArch64-id_isar6_el1.html unchanged">ID_ISAR6_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RO</td><td>MVFR0_EL1</td><td><span class="brokenlink" title="file AArch64-mvfr0_el1.html unchanged">MVFR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RO</td><td>MVFR1_EL1</td><td><span class="brokenlink" title="file AArch64-mvfr1_el1.html unchanged">MVFR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RO</td><td>MVFR2_EL1</td><td><span class="brokenlink" title="file AArch64-mvfr2_el1.html unchanged">MVFR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>RO</td><td>ID_PFR2_EL1</td><td><span class="brokenlink" title="file AArch64-id_pfr2_el1.html unchanged">ID_PFR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>RO</td><td>ID_DFR1_EL1</td><td><span class="brokenlink" title="file AArch64-id_dfr1_el1.html unchanged">ID_DFR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0011</td><td class="bitfields">110</td><td>RO</td><td>ID_MMFR5_EL1</td><td><span class="brokenlink" title="file AArch64-id_mmfr5_el1.html unchanged">ID_MMFR5_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RO</td><td>ID_AA64PFR0_EL1</td><td><span class="goodlink"><a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RO</td><td>ID_AA64PFR1_EL1</td><td><span class="brokenlink" title="file AArch64-id_aa64pfr1_el1.html unchanged">ID_AA64PFR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RO</td><td>ID_AA64PFR2_EL1</td><td><span class="brokenlink" title="file AArch64-id_aa64pfr2_el1.html unchanged">ID_AA64PFR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>RO</td><td>ID_AA64ZFR0_EL1</td><td><span class="goodlink"><a href="AArch64-id_aa64zfr0_el1.html">ID_AA64ZFR0_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>RO</td><td>ID_AA64SMFR0_EL1</td><td><span class="goodlink"><a href="AArch64-id_aa64smfr0_el1.html">ID_AA64SMFR0_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0100</td><td class="bitfields">111</td><td>RO</td><td>ID_AA64FPFR0_EL1</td><td><span class="brokenlink" title="file AArch64-id_aa64fpfr0_el1.html unchanged">ID_AA64FPFR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RO</td><td>ID_AA64DFR0_EL1</td><td><span class="brokenlink" title="file AArch64-id_aa64dfr0_el1.html unchanged">ID_AA64DFR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RO</td><td>ID_AA64DFR1_EL1</td><td><span class="brokenlink" title="file AArch64-id_aa64dfr1_el1.html unchanged">ID_AA64DFR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>RO</td><td>ID_AA64DFR2_EL1</td><td><span class="brokenlink" title="file AArch64-id_aa64dfr2_el1.html unchanged">ID_AA64DFR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">100</td><td>RO</td><td>ID_AA64AFR0_EL1</td><td><span class="brokenlink" title="file AArch64-id_aa64afr0_el1.html unchanged">ID_AA64AFR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>RO</td><td>ID_AA64AFR1_EL1</td><td><span class="brokenlink" title="file AArch64-id_aa64afr1_el1.html unchanged">ID_AA64AFR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RO</td><td>ID_AA64ISAR0_EL1</td><td><span class="goodlink"><a href="AArch64-id_aa64isar0_el1.html">ID_AA64ISAR0_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>RO</td><td>ID_AA64ISAR1_EL1</td><td><span class="goodlink"><a href="AArch64-id_aa64isar1_el1.html">ID_AA64ISAR1_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>RO</td><td>ID_AA64ISAR2_EL1</td><td><span class="goodlink"><a href="AArch64-id_aa64isar2_el1.html">ID_AA64ISAR2_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0110</td><td class="bitfields">011</td><td>RO</td><td>ID_AA64ISAR3_EL1</td><td><span class="brokenlink" title="file AArch64-id_aa64isar3_el1.html unchanged">ID_AA64ISAR3_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>RO</td><td>ID_AA64MMFR0_EL1</td><td><span class="brokenlink" title="file AArch64-id_aa64mmfr0_el1.html unchanged">ID_AA64MMFR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>RO</td><td>ID_AA64MMFR1_EL1</td><td><span class="brokenlink" title="file AArch64-id_aa64mmfr1_el1.html unchanged">ID_AA64MMFR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">010</td><td>RO</td><td>ID_AA64MMFR2_EL1</td><td><span class="goodlink"><a href="AArch64-id_aa64mmfr2_el1.html">ID_AA64MMFR2_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">011</td><td>RO</td><td>ID_AA64MMFR3_EL1</td><td><span class="brokenlink" title="file AArch64-id_aa64mmfr3_el1.html unchanged">ID_AA64MMFR3_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0000</td><td class="bitfields">0111</td><td class="bitfields">100</td><td>RO</td><td>ID_AA64MMFR4_EL1</td><td><span class="brokenlink" title="file AArch64-id_aa64mmfr4_el1.html unchanged">ID_AA64MMFR4_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>SCTLR_EL1</td><td><span class="goodlink"><a href="AArch64-sctlr_el1.html">SCTLR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>SCTLR_EL1</td><td><span class="goodlink"><a href="AArch64-sctlr_el2.html">SCTLR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>ACTLR_EL1</td><td><span class="brokenlink" title="file AArch64-actlr_el1.html unchanged">ACTLR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>ACTLR_EL1</td><td><span class="brokenlink" title="file AArch64-actlr_el2.html unchanged">ACTLR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>CPACR_EL1</td><td><span class="brokenlink" title="file AArch64-cpacr_el1.html unchanged">CPACR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>CPACR_EL1</td><td><span class="brokenlink" title="file AArch64-cptr_el2.html unchanged">CPTR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>SCTLR2_EL1</td><td><span class="brokenlink" title="file AArch64-sctlr2_el1.html unchanged">SCTLR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>SCTLR2_EL1</td><td><span class="brokenlink" title="file AArch64-sctlr2_el2.html unchanged">SCTLR2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td>RGSR_EL1</td><td><span class="goodlink"><a href="AArch64-rgsr_el1.html">RGSR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RW</td><td>GCR_EL1</td><td><span class="brokenlink" title="file AArch64-gcr_el1.html unchanged">GCR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>ZCR_EL1</td><td><span class="brokenlink" title="file AArch64-zcr_el1.html unchanged">ZCR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>ZCR_EL1</td><td><span class="brokenlink" title="file AArch64-zcr_el2.html unchanged">ZCR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>TRFCR_EL1</td><td><span class="brokenlink" title="file AArch64-trfcr_el1.html unchanged">TRFCR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>TRFCR_EL1</td><td><span class="brokenlink" title="file AArch64-trfcr_el2.html unchanged">TRFCR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>TRCITECR_EL1</td><td><span class="brokenlink" title="file AArch64-trcitecr_el1.html unchanged">TRCITECR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>TRCITECR_EL1</td><td><span class="brokenlink" title="file AArch64-trcitecr_el2.html unchanged">TRCITECR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td>SMPRI_EL1</td><td><span class="brokenlink" title="file AArch64-smpri_el1.html unchanged">SMPRI_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RW</td><td>SMCR_EL1</td><td><span class="goodlink"><a href="AArch64-smcr_el1.html">SMCR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RW</td><td>SMCR_EL1</td><td><span class="goodlink"><a href="AArch64-smcr_el2.html">SMCR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td>SCTLRMASK_EL1</td><td><span class="goodlink"><a href="AArch64-sctlrmask_el1.html">SCTLRMASK_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td>SCTLRMASK_EL1</td><td><span class="goodlink"><a href="AArch64-sctlrmask_el2.html">SCTLRMASK_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td>ACTLRMASK_EL1</td><td><span class="brokenlink" title="file AArch64-actlrmask_el1.html unchanged">ACTLRMASK_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td>ACTLRMASK_EL1</td><td><span class="brokenlink" title="file AArch64-actlrmask_el2.html unchanged">ACTLRMASK_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td>CPACRMASK_EL1</td><td><span class="brokenlink" title="file AArch64-cpacrmask_el1.html unchanged">CPACRMASK_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td>CPACRMASK_EL1</td><td><span class="brokenlink" title="file AArch64-cptrmask_el2.html unchanged">CPTRMASK_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>RW</td><td>SCTLR2MASK_EL1</td><td><span class="brokenlink" title="file AArch64-sctlr2mask_el1.html unchanged">SCTLR2MASK_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>RW</td><td>SCTLR2MASK_EL1</td><td><span class="brokenlink" title="file AArch64-sctlr2mask_el2.html unchanged">SCTLR2MASK_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>RW</td><td>CPACRALIAS_EL1</td><td><span class="brokenlink" title="file AArch64-cpacr_el1.html unchanged">CPACR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>RW</td><td>ACTLRALIAS_EL1</td><td><span class="brokenlink" title="file AArch64-actlr_el1.html unchanged">ACTLR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">110</td><td>RW</td><td>SCTLRALIAS_EL1</td><td><span class="goodlink"><a href="AArch64-sctlr_el1.html">SCTLR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">111</td><td>RW</td><td>SCTLR2ALIAS_EL1</td><td><span class="brokenlink" title="file AArch64-sctlr2_el1.html unchanged">SCTLR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>TTBR0_EL1</td><td><span class="brokenlink" title="file AArch64-ttbr0_el1.html unchanged">TTBR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>TTBR0_EL1</td><td><span class="goodlink"><a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>TTBR1_EL1</td><td><span class="brokenlink" title="file AArch64-ttbr1_el1.html unchanged">TTBR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>TTBR1_EL1</td><td><span class="brokenlink" title="file AArch64-ttbr1_el2.html unchanged">TTBR1_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>TCR_EL1</td><td><span class="goodlink"><a href="AArch64-tcr_el1.html">TCR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>TCR_EL1</td><td><span class="goodlink"><a href="AArch64-tcr_el2.html">TCR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>TCR2_EL1</td><td><span class="goodlink"><a href="AArch64-tcr2_el1.html">TCR2_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>TCR2_EL1</td><td><span class="goodlink"><a href="AArch64-tcr2_el2.html">TCR2_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>APIAKeyLo_EL1</td><td><span class="brokenlink" title="file AArch64-apiakeylo_el1.html unchanged">APIAKeyLo_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>APIAKeyHi_EL1</td><td><span class="brokenlink" title="file AArch64-apiakeyhi_el1.html unchanged">APIAKeyHi_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td>APIBKeyLo_EL1</td><td><span class="brokenlink" title="file AArch64-apibkeylo_el1.html unchanged">APIBKeyLo_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>RW</td><td>APIBKeyHi_EL1</td><td><span class="brokenlink" title="file AArch64-apibkeyhi_el1.html unchanged">APIBKeyHi_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>APDAKeyLo_EL1</td><td><span class="brokenlink" title="file AArch64-apdakeylo_el1.html unchanged">APDAKeyLo_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>APDAKeyHi_EL1</td><td><span class="brokenlink" title="file AArch64-apdakeyhi_el1.html unchanged">APDAKeyHi_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>APDBKeyLo_EL1</td><td><span class="brokenlink" title="file AArch64-apdbkeylo_el1.html unchanged">APDBKeyLo_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>APDBKeyHi_EL1</td><td><span class="brokenlink" title="file AArch64-apdbkeyhi_el1.html unchanged">APDBKeyHi_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>APGAKeyLo_EL1</td><td><span class="brokenlink" title="file AArch64-apgakeylo_el1.html unchanged">APGAKeyLo_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>APGAKeyHi_EL1</td><td><span class="brokenlink" title="file AArch64-apgakeyhi_el1.html unchanged">APGAKeyHi_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>GCSCR_EL1</td><td><span class="brokenlink" title="file AArch64-gcscr_el1.html unchanged">GCSCR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>GCSCR_EL1</td><td><span class="brokenlink" title="file AArch64-gcscr_el2.html unchanged">GCSCR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td>GCSPR_EL1</td><td><span class="brokenlink" title="file AArch64-gcspr_el1.html unchanged">GCSPR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td>GCSPR_EL1</td><td><span class="brokenlink" title="file AArch64-gcspr_el2.html unchanged">GCSPR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>RW</td><td>GCSCRE0_EL1</td><td><span class="brokenlink" title="file AArch64-gcscre0_el1.html unchanged">GCSCRE0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0111</td><td class="bitfields">010</td><td>RW</td><td>TCRMASK_EL1</td><td><span class="brokenlink" title="file AArch64-tcrmask_el1.html unchanged">TCRMASK_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0111</td><td class="bitfields">010</td><td>RW</td><td>TCRMASK_EL1</td><td><span class="brokenlink" title="file AArch64-tcrmask_el2.html unchanged">TCRMASK_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0111</td><td class="bitfields">011</td><td>RW</td><td>TCR2MASK_EL1</td><td><span class="brokenlink" title="file AArch64-tcr2mask_el1.html unchanged">TCR2MASK_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0111</td><td class="bitfields">011</td><td>RW</td><td>TCR2MASK_EL1</td><td><span class="brokenlink" title="file AArch64-tcr2mask_el2.html unchanged">TCR2MASK_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0111</td><td class="bitfields">110</td><td>RW</td><td>TCRALIAS_EL1</td><td><span class="goodlink"><a href="AArch64-tcr_el1.html">TCR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0010</td><td class="bitfields">0111</td><td class="bitfields">111</td><td>RW</td><td>TCR2ALIAS_EL1</td><td><span class="goodlink"><a href="AArch64-tcr2_el1.html">TCR2_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>SPSR_EL1</td><td><span class="brokenlink" title="file AArch64-spsr_el1.html unchanged">SPSR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>SPSR_EL1</td><td><span class="brokenlink" title="file AArch64-spsr_el2.html unchanged">SPSR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>ELR_EL1</td><td><span class="brokenlink" title="file AArch64-elr_el1.html unchanged">ELR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>ELR_EL1</td><td><span class="brokenlink" title="file AArch64-elr_el2.html unchanged">ELR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>SP_EL0</td><td><span class="brokenlink" title="file AArch64-sp_el0.html unchanged">SP_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>SPSel</td><td><span class="brokenlink" title="file AArch64-spsel.html unchanged">SPSel</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RO</td><td>CurrentEL</td><td><span class="brokenlink" title="file AArch64-currentel.html unchanged">CurrentEL</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>PAN</td><td><span class="brokenlink" title="file AArch64-pan.html unchanged">PAN</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td>UAO</td><td><span class="brokenlink" title="file AArch64-uao.html unchanged">UAO</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>ALLINT</td><td><span class="brokenlink" title="file AArch64-allint.html unchanged">ALLINT</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>PM</td><td><span class="brokenlink" title="file AArch64-pm.html unchanged">PM</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>ICC_PMR_EL1</td><td><span class="brokenlink" title="file AArch64-icc_pmr_el1.html unchanged">ICC_PMR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0100</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>ICC_PMR_EL1</td><td><span class="goodlink"><a href="AArch64-icv_pmr_el1.html">ICV_PMR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>AFSR0_EL1</td><td><span class="brokenlink" title="file AArch64-afsr0_el1.html unchanged">AFSR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>AFSR0_EL1</td><td><span class="brokenlink" title="file AArch64-afsr0_el2.html unchanged">AFSR0_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>AFSR1_EL1</td><td><span class="brokenlink" title="file AArch64-afsr1_el1.html unchanged">AFSR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>AFSR1_EL1</td><td><span class="brokenlink" title="file AArch64-afsr1_el2.html unchanged">AFSR1_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>ESR_EL1</td><td><span class="goodlink"><a href="AArch64-esr_el1.html">ESR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>ESR_EL1</td><td><span class="goodlink"><a href="AArch64-esr_el2.html">ESR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RO</td><td>ERRIDR_EL1</td><td><span class="brokenlink" title="file AArch64-erridr_el1.html unchanged">ERRIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>ERRSELR_EL1</td><td><span class="brokenlink" title="file AArch64-errselr_el1.html unchanged">ERRSELR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RO</td><td>ERXGSR_EL1</td><td><span class="brokenlink" title="file AArch64-erxgsr_el1.html unchanged">ERXGSR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RO</td><td>ERXFR_EL1</td><td><span class="brokenlink" title="file AArch64-erxfr_el1.html unchanged">ERXFR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td>ERXCTLR_EL1</td><td><span class="brokenlink" title="file AArch64-erxctlr_el1.html unchanged">ERXCTLR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td>ERXSTATUS_EL1</td><td><span class="brokenlink" title="file AArch64-erxstatus_el1.html unchanged">ERXSTATUS_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>RW</td><td>ERXADDR_EL1</td><td><span class="brokenlink" title="file AArch64-erxaddr_el1.html unchanged">ERXADDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>RO</td><td>ERXPFGF_EL1</td><td><span class="brokenlink" title="file AArch64-erxpfgf_el1.html unchanged">ERXPFGF_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>RW</td><td>ERXPFGCTL_EL1</td><td><span class="brokenlink" title="file AArch64-erxpfgctl_el1.html unchanged">ERXPFGCTL_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0100</td><td class="bitfields">110</td><td>RW</td><td>ERXPFGCDN_EL1</td><td><span class="brokenlink" title="file AArch64-erxpfgcdn_el1.html unchanged">ERXPFGCDN_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>ERXMISC0_EL1</td><td><span class="brokenlink" title="file AArch64-erxmisc0_el1.html unchanged">ERXMISC0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td>ERXMISC1_EL1</td><td><span class="brokenlink" title="file AArch64-erxmisc1_el1.html unchanged">ERXMISC1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>RW</td><td>ERXMISC2_EL1</td><td><span class="brokenlink" title="file AArch64-erxmisc2_el1.html unchanged">ERXMISC2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0101</td><td class="bitfields">011</td><td>RW</td><td>ERXMISC3_EL1</td><td><span class="brokenlink" title="file AArch64-erxmisc3_el1.html unchanged">ERXMISC3_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>TFSR_EL1</td><td><span class="brokenlink" title="file AArch64-tfsr_el1.html unchanged">TFSR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>TFSR_EL1</td><td><span class="brokenlink" title="file AArch64-tfsr_el2.html unchanged">TFSR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>RW</td><td>TFSRE0_EL1</td><td><span class="brokenlink" title="file AArch64-tfsre0_el1.html unchanged">TFSRE0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>FAR_EL1</td><td><span class="brokenlink" title="file AArch64-far_el1.html unchanged">FAR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>FAR_EL1</td><td><span class="brokenlink" title="file AArch64-far_el2.html unchanged">FAR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td>PFAR_EL1</td><td><span class="brokenlink" title="file AArch64-pfar_el1.html unchanged">PFAR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">0111</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td>PAR_EL1</td><td><span class="goodlink"><a href="AArch64-par_el1.html">PAR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td>PMSCR_EL1</td><td><span class="goodlink"><a href="AArch64-pmscr_el1.html">PMSCR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td>PMSCR_EL1</td><td><span class="goodlink"><a href="AArch64-pmscr_el2.html">PMSCR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">001</td><td>RW</td><td>PMSNEVFR_EL1</td><td><span class="goodlink"><a href="AArch64-pmsnevfr_el1.html">PMSNEVFR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">010</td><td>RW</td><td>PMSICR_EL1</td><td><span class="brokenlink" title="file AArch64-pmsicr_el1.html unchanged">PMSICR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">011</td><td>RW</td><td>PMSIRR_EL1</td><td><span class="brokenlink" title="file AArch64-pmsirr_el1.html unchanged">PMSIRR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">100</td><td>RW</td><td>PMSFCR_EL1</td><td><span class="brokenlink" title="file AArch64-pmsfcr_el1.html unchanged">PMSFCR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">101</td><td>RW</td><td>PMSEVFR_EL1</td><td><span class="goodlink"><a href="AArch64-pmsevfr_el1.html">PMSEVFR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">110</td><td>RW</td><td>PMSLATFR_EL1</td><td><span class="brokenlink" title="file AArch64-pmslatfr_el1.html unchanged">PMSLATFR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">111</td><td>RO</td><td>PMSIDR_EL1</td><td><span class="brokenlink" title="file AArch64-pmsidr_el1.html unchanged">PMSIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">000</td><td>RW</td><td>PMBLIMITR_EL1</td><td><span class="brokenlink" title="file AArch64-pmblimitr_el1.html unchanged">PMBLIMITR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">001</td><td>RW</td><td>PMBPTR_EL1</td><td><span class="brokenlink" title="file AArch64-pmbptr_el1.html unchanged">PMBPTR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">011</td><td>RW</td><td>PMBSR_EL1</td><td><span class="brokenlink" title="file AArch64-pmbsr_el1.html unchanged">PMBSR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">011</td><td>RW</td><td>PMBSR_EL1</td><td><span class="brokenlink" title="file AArch64-pmbsr_el2.html unchanged">PMBSR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">100</td><td>RW</td><td>PMSDSFR_EL1</td><td><span class="brokenlink" title="file AArch64-pmsdsfr_el1.html unchanged">PMSDSFR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">101</td><td>RW</td><td>PMBMAR_EL1</td><td><span class="brokenlink" title="file AArch64-pmbmar_el1.html unchanged">PMBMAR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">111</td><td>RO</td><td>PMBIDR_EL1</td><td><span class="brokenlink" title="file AArch64-pmbidr_el1.html unchanged">PMBIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">000</td><td>RW</td><td>TRBLIMITR_EL1</td><td><span class="goodlink"><a href="AArch64-trblimitr_el1.html">TRBLIMITR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>RW</td><td>TRBPTR_EL1</td><td><span class="brokenlink" title="file AArch64-trbptr_el1.html unchanged">TRBPTR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">010</td><td>RW</td><td>TRBBASER_EL1</td><td><span class="brokenlink" title="file AArch64-trbbaser_el1.html unchanged">TRBBASER_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RW</td><td>TRBSR_EL1</td><td><span class="brokenlink" title="file AArch64-trbsr_el1.html unchanged">TRBSR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RW</td><td>TRBSR_EL1</td><td><span class="brokenlink" title="file AArch64-trbsr_el2.html unchanged">TRBSR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">100</td><td>RW</td><td>TRBMAR_EL1</td><td><span class="brokenlink" title="file AArch64-trbmar_el1.html unchanged">TRBMAR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">101</td><td>RW</td><td>TRBMPAM_EL1</td><td><span class="brokenlink" title="file AArch64-trbmpam_el1.html unchanged">TRBMPAM_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">110</td><td>RW</td><td>TRBTRG_EL1</td><td><span class="brokenlink" title="file AArch64-trbtrg_el1.html unchanged">TRBTRG_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">111</td><td>RO</td><td>TRBIDR_EL1</td><td><span class="brokenlink" title="file AArch64-trbidr_el1.html unchanged">TRBIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">011</td><td>RW</td><td>PMSSCR_EL1</td><td><span class="brokenlink" title="file AArch64-pmsscr_el1.html unchanged">PMSSCR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">001</td><td>RW</td><td>PMINTENSET_EL1</td><td><span class="goodlink"><a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">010</td><td>RW</td><td>PMINTENCLR_EL1</td><td><span class="goodlink"><a href="AArch64-pmintenclr_el1.html">PMINTENCLR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">100</td><td>RW</td><td>PMUACR_EL1</td><td><span class="goodlink"><a href="AArch64-pmuacr_el1.html">PMUACR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">101</td><td>RW</td><td>PMECR_EL1</td><td><span class="brokenlink" title="file AArch64-pmecr_el1.html unchanged">PMECR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">110</td><td>RO</td><td>PMMIR_EL1</td><td><span class="brokenlink" title="file AArch64-pmmir_el1.html unchanged">PMMIR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">111</td><td>RW</td><td>PMIAR_EL1</td><td><span class="brokenlink" title="file AArch64-pmiar_el1.html unchanged">PMIAR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>MAIR_EL1</td><td><span class="brokenlink" title="file AArch64-mair_el1.html unchanged">MAIR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>MAIR_EL1</td><td><span class="brokenlink" title="file AArch64-mair_el2.html unchanged">MAIR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>MAIR2_EL1</td><td><span class="brokenlink" title="file AArch64-mair2_el1.html unchanged">MAIR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>MAIR2_EL1</td><td><span class="brokenlink" title="file AArch64-mair2_el2.html unchanged">MAIR2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>PIRE0_EL1</td><td><span class="goodlink"><a href="AArch64-pire0_el1.html">PIRE0_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>PIRE0_EL1</td><td><span class="goodlink"><a href="AArch64-pire0_el2.html">PIRE0_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>PIR_EL1</td><td><span class="goodlink"><a href="AArch64-pir_el1.html">PIR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>PIR_EL1</td><td><span class="goodlink"><a href="AArch64-pir_el2.html">PIR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td>POR_EL1</td><td><span class="brokenlink" title="file AArch64-por_el1.html unchanged">POR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td>POR_EL1</td><td><span class="brokenlink" title="file AArch64-por_el2.html unchanged">POR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RW</td><td>S2POR_EL1</td><td><span class="brokenlink" title="file AArch64-s2por_el1.html unchanged">S2POR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>AMAIR_EL1</td><td><span class="brokenlink" title="file AArch64-amair_el1.html unchanged">AMAIR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>AMAIR_EL1</td><td><span class="brokenlink" title="file AArch64-amair_el2.html unchanged">AMAIR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>AMAIR2_EL1</td><td><span class="brokenlink" title="file AArch64-amair2_el1.html unchanged">AMAIR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>AMAIR2_EL1</td><td><span class="brokenlink" title="file AArch64-amair2_el2.html unchanged">AMAIR2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td>LORSA_EL1</td><td><span class="brokenlink" title="file AArch64-lorsa_el1.html unchanged">LORSA_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td>LOREA_EL1</td><td><span class="brokenlink" title="file AArch64-lorea_el1.html unchanged">LOREA_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td>LORN_EL1</td><td><span class="brokenlink" title="file AArch64-lorn_el1.html unchanged">LORN_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>RW</td><td>LORC_EL1</td><td><span class="brokenlink" title="file AArch64-lorc_el1.html unchanged">LORC_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>RO</td><td>MPAMIDR_EL1</td><td><span class="brokenlink" title="file AArch64-mpamidr_el1.html unchanged">MPAMIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>RO</td><td>MPAMBWIDR_EL1</td><td><span class="brokenlink" title="file AArch64-mpambwidr_el1.html unchanged">MPAMBWIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">111</td><td>RO</td><td>LORID_EL1</td><td><span class="brokenlink" title="file AArch64-lorid_el1.html unchanged">LORID_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>MPAM1_EL1</td><td><span class="goodlink"><a href="AArch64-mpam1_el1.html">MPAM1_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>MPAM1_EL1</td><td><span class="goodlink"><a href="AArch64-mpam2_el2.html">MPAM2_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td>MPAM0_EL1</td><td><span class="brokenlink" title="file AArch64-mpam0_el1.html unchanged">MPAM0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">011</td><td>RW</td><td>MPAMSM_EL1</td><td><span class="brokenlink" title="file AArch64-mpamsm_el1.html unchanged">MPAMSM_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">100</td><td>RW</td><td>MPAMBW1_EL1</td><td><span class="brokenlink" title="file AArch64-mpambw1_el1.html unchanged">MPAMBW1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">100</td><td>RW</td><td>MPAMBW1_EL1</td><td><span class="brokenlink" title="file AArch64-mpambw2_el2.html unchanged">MPAMBW2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>RW</td><td>MPAMBW0_EL1</td><td><span class="brokenlink" title="file AArch64-mpambw0_el1.html unchanged">MPAMBW0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">111</td><td>RW</td><td>MPAMBWSM_EL1</td><td><span class="brokenlink" title="file AArch64-mpambwsm_el1.html unchanged">MPAMBWSM_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>VBAR_EL1</td><td><span class="brokenlink" title="file AArch64-vbar_el1.html unchanged">VBAR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>VBAR_EL1</td><td><span class="brokenlink" title="file AArch64-vbar_el2.html unchanged">VBAR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td>RVBAR_EL1</td><td><span class="brokenlink" title="file AArch64-rvbar_el1.html unchanged">RVBAR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>RMR_EL1</td><td><span class="brokenlink" title="file AArch64-rmr_el1.html unchanged">RMR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RO</td><td>ISR_EL1</td><td><span class="brokenlink" title="file AArch64-isr_el1.html unchanged">ISR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>DISR_EL1</td><td><span class="brokenlink" title="file AArch64-disr_el1.html unchanged">DISR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>DISR_EL1</td><td><span class="brokenlink" title="file AArch64-vdisr_el2.html unchanged">VDISR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>DISR_EL1</td><td><span class="brokenlink" title="file AArch64-vdisr_el3.html unchanged">VDISR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RO</td><td>ICC_IAR0_EL1</td><td><span class="brokenlink" title="file AArch64-icc_iar0_el1.html unchanged">ICC_IAR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RO</td><td>ICC_IAR0_EL1</td><td><span class="goodlink"><a href="AArch64-icv_iar0_el1.html">ICV_IAR0_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td>ICC_EOIR0_EL1</td><td><span class="brokenlink" title="file AArch64-icc_eoir0_el1.html unchanged">ICC_EOIR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>WO</td><td>ICC_EOIR0_EL1</td><td><span class="goodlink"><a href="AArch64-icv_eoir0_el1.html">ICV_EOIR0_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RO</td><td>ICC_HPPIR0_EL1</td><td><span class="brokenlink" title="file AArch64-icc_hppir0_el1.html unchanged">ICC_HPPIR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RO</td><td>ICC_HPPIR0_EL1</td><td><span class="goodlink"><a href="AArch64-icv_hppir0_el1.html">ICV_HPPIR0_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td>ICC_BPR0_EL1</td><td><span class="brokenlink" title="file AArch64-icc_bpr0_el1.html unchanged">ICC_BPR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td>ICC_BPR0_EL1</td><td><span class="goodlink"><a href="AArch64-icv_bpr0_el1.html">ICV_BPR0_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">1:m[1:0]</td><td>RW</td><td>ICC_AP0R&lt;m>_EL1</td><td><span class="brokenlink" title="file AArch64-icc_ap0rn_el1.html unchanged">ICC_AP0R&lt;n>_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">1:m[1:0]</td><td>RW</td><td>ICC_AP0R&lt;m>_EL1</td><td><span class="goodlink"><a href="AArch64-icv_ap0rn_el1.html">ICV_AP0R&lt;n>_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td>ICC_AP1R&lt;m>_EL1</td><td><span class="brokenlink" title="file AArch64-icc_ap1rn_el1.html unchanged">ICC_AP1R&lt;n>_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td>ICC_AP1R&lt;m>_EL1</td><td><span class="goodlink"><a href="AArch64-icv_ap1rn_el1.html">ICV_AP1R&lt;n>_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">101</td><td>RO</td><td>ICC_NMIAR1_EL1</td><td><span class="brokenlink" title="file AArch64-icc_nmiar1_el1.html unchanged">ICC_NMIAR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">101</td><td>RO</td><td>ICC_NMIAR1_EL1</td><td><span class="goodlink"><a href="AArch64-icv_nmiar1_el1.html">ICV_NMIAR1_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>WO</td><td>ICC_DIR_EL1</td><td><span class="brokenlink" title="file AArch64-icc_dir_el1.html unchanged">ICC_DIR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>WO</td><td>ICC_DIR_EL1</td><td><span class="goodlink"><a href="AArch64-icv_dir_el1.html">ICV_DIR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td>ICC_RPR_EL1</td><td><span class="brokenlink" title="file AArch64-icc_rpr_el1.html unchanged">ICC_RPR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td>ICC_RPR_EL1</td><td><span class="goodlink"><a href="AArch64-icv_rpr_el1.html">ICV_RPR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">101</td><td>WO</td><td>ICC_SGI1R_EL1</td><td><span class="brokenlink" title="file AArch64-icc_sgi1r_el1.html unchanged">ICC_SGI1R_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">110</td><td>WO</td><td>ICC_ASGI1R_EL1</td><td><span class="brokenlink" title="file AArch64-icc_asgi1r_el1.html unchanged">ICC_ASGI1R_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">111</td><td>WO</td><td>ICC_SGI0R_EL1</td><td><span class="brokenlink" title="file AArch64-icc_sgi0r_el1.html unchanged">ICC_SGI0R_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td>ICC_IAR1_EL1</td><td><span class="brokenlink" title="file AArch64-icc_iar1_el1.html unchanged">ICC_IAR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RO</td><td>ICC_IAR1_EL1</td><td><span class="goodlink"><a href="AArch64-icv_iar1_el1.html">ICV_IAR1_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>WO</td><td>ICC_EOIR1_EL1</td><td><span class="brokenlink" title="file AArch64-icc_eoir1_el1.html unchanged">ICC_EOIR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>WO</td><td>ICC_EOIR1_EL1</td><td><span class="goodlink"><a href="AArch64-icv_eoir1_el1.html">ICV_EOIR1_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RO</td><td>ICC_HPPIR1_EL1</td><td><span class="brokenlink" title="file AArch64-icc_hppir1_el1.html unchanged">ICC_HPPIR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RO</td><td>ICC_HPPIR1_EL1</td><td><span class="goodlink"><a href="AArch64-icv_hppir1_el1.html">ICV_HPPIR1_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td>ICC_BPR1_EL1</td><td><span class="brokenlink" title="file AArch64-icc_bpr1_el1.html unchanged">ICC_BPR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td>ICC_BPR1_EL1</td><td><span class="goodlink"><a href="AArch64-icv_bpr1_el1.html">ICV_BPR1_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td>ICC_CTLR_EL1</td><td><span class="brokenlink" title="file AArch64-icc_ctlr_el1.html unchanged">ICC_CTLR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td>ICC_CTLR_EL1</td><td><span class="goodlink"><a href="AArch64-icv_ctlr_el1.html">ICV_CTLR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td>ICC_SRE_EL1</td><td><span class="brokenlink" title="file AArch64-icc_sre_el1.html unchanged">ICC_SRE_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RW</td><td>ICC_IGRPEN0_EL1</td><td><span class="brokenlink" title="file AArch64-icc_igrpen0_el1.html unchanged">ICC_IGRPEN0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RW</td><td>ICC_IGRPEN0_EL1</td><td><span class="goodlink"><a href="AArch64-icv_igrpen0_el1.html">ICV_IGRPEN0_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td>ICC_IGRPEN1_EL1</td><td><span class="brokenlink" title="file AArch64-icc_igrpen1_el1.html unchanged">ICC_IGRPEN1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td>ICC_IGRPEN1_EL1</td><td><span class="goodlink"><a href="AArch64-icv_igrpen1_el1.html">ICV_IGRPEN1_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>CONTEXTIDR_EL1</td><td><span class="brokenlink" title="file AArch64-contextidr_el1.html unchanged">CONTEXTIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>CONTEXTIDR_EL1</td><td><span class="brokenlink" title="file AArch64-contextidr_el2.html unchanged">CONTEXTIDR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>RCWSMASK_EL1</td><td><span class="brokenlink" title="file AArch64-rcwsmask_el1.html unchanged">RCWSMASK_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>RW</td><td>TPIDR_EL1</td><td><span class="brokenlink" title="file AArch64-tpidr_el1.html unchanged">TPIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td>ACCDATA_EL1</td><td><span class="brokenlink" title="file AArch64-accdata_el1.html unchanged">ACCDATA_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RW</td><td>RCWMASK_EL1</td><td><span class="brokenlink" title="file AArch64-rcwmask_el1.html unchanged">RCWMASK_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td>SCXTNUM_EL1</td><td><span class="brokenlink" title="file AArch64-scxtnum_el1.html unchanged">SCXTNUM_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td>SCXTNUM_EL1</td><td><span class="brokenlink" title="file AArch64-scxtnum_el2.html unchanged">SCXTNUM_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>CNTKCTL_EL1</td><td><span class="brokenlink" title="file AArch64-cnthctl_el2.html unchanged">CNTHCTL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">000</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>CNTKCTL_EL1</td><td><span class="brokenlink" title="file AArch64-cntkctl_el1.html unchanged">CNTKCTL_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RO</td><td>CCSIDR_EL1</td><td><span class="brokenlink" title="file AArch64-ccsidr_el1.html unchanged">CCSIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td>CLIDR_EL1</td><td><span class="brokenlink" title="file AArch64-clidr_el1.html unchanged">CLIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RO</td><td>CCSIDR2_EL1</td><td><span class="brokenlink" title="file AArch64-ccsidr2_el1.html unchanged">CCSIDR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>RO</td><td>GMID_EL1</td><td><span class="brokenlink" title="file AArch64-gmid_el1.html unchanged">GMID_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RO</td><td>SMIDR_EL1</td><td><span class="goodlink"><a href="AArch64-smidr_el1.html">SMIDR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">001</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RO</td><td>AIDR_EL1</td><td><span class="brokenlink" title="file AArch64-aidr_el1.html unchanged">AIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">010</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>CSSELR_EL1</td><td><span class="brokenlink" title="file AArch64-csselr_el1.html unchanged">CSSELR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td>CTR_EL0</td><td><span class="goodlink"><a href="AArch64-ctr_el0.html">CTR_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RO</td><td>DCZID_EL0</td><td><span class="brokenlink" title="file AArch64-dczid_el0.html unchanged">DCZID_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0010</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RO</td><td>RNDR</td><td><span class="brokenlink" title="file AArch64-rndr.html unchanged">RNDR</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0010</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RO</td><td>RNDRRS</td><td><span class="brokenlink" title="file AArch64-rndrrs.html unchanged">RNDRRS</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td>GCSPR_EL0</td><td><span class="brokenlink" title="file AArch64-gcspr_el0.html unchanged">GCSPR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>NZCV</td><td><span class="brokenlink" title="file AArch64-nzcv.html unchanged">NZCV</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>DAIF</td><td><span class="brokenlink" title="file AArch64-daif.html unchanged">DAIF</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>SVCR</td><td><span class="brokenlink" title="file AArch64-svcr.html unchanged">SVCR</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RW</td><td>DIT</td><td><span class="brokenlink" title="file AArch64-dit.html unchanged">DIT</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RW</td><td>SSBS</td><td><span class="brokenlink" title="file AArch64-ssbs.html unchanged">SSBS</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>RW</td><td>TCO</td><td><span class="brokenlink" title="file AArch64-tco.html unchanged">TCO</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td>FPCR</td><td><span class="brokenlink" title="file AArch64-fpcr.html unchanged">FPCR</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td>FPSR</td><td><span class="brokenlink" title="file AArch64-fpsr.html unchanged">FPSR</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td>FPMR</td><td><span class="brokenlink" title="file AArch64-fpmr.html unchanged">FPMR</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>DSPSR_EL0</td><td><span class="brokenlink" title="file AArch64-dspsr_el0.html unchanged">DSPSR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">0100</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td>DLR_EL0</td><td><span class="brokenlink" title="file AArch64-dlr_el0.html unchanged">DLR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td>PMICNTR_EL0</td><td><span class="brokenlink" title="file AArch64-pmicntr_el0.html unchanged">PMICNTR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>PMICFILTR_EL0</td><td><span class="brokenlink" title="file AArch64-pmicfiltr_el0.html unchanged">PMICFILTR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">000</td><td>RW</td><td>PMCR_EL0</td><td><span class="goodlink"><a href="AArch64-pmcr_el0.html">PMCR_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">001</td><td>RW</td><td>PMCNTENSET_EL0</td><td><span class="goodlink"><a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">010</td><td>RW</td><td>PMCNTENCLR_EL0</td><td><span class="goodlink"><a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">011</td><td>RW</td><td>PMOVSCLR_EL0</td><td><span class="goodlink"><a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>WO</td><td>PMSWINC_EL0</td><td><span class="brokenlink" title="file AArch64-pmswinc_el0.html unchanged">PMSWINC_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td>PMSELR_EL0</td><td><span class="brokenlink" title="file AArch64-pmselr_el0.html unchanged">PMSELR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">110</td><td>RO</td><td>PMCEID0_EL0</td><td><span class="brokenlink" title="file AArch64-pmceid0_el0.html unchanged">PMCEID0_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RO</td><td>PMCEID1_EL0</td><td><span class="brokenlink" title="file AArch64-pmceid1_el0.html unchanged">PMCEID1_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">000</td><td>RW</td><td>PMCCNTR_EL0</td><td><span class="brokenlink" title="file AArch64-pmccntr_el0.html unchanged">PMCCNTR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">001</td><td>RW</td><td>PMXEVTYPER_EL0</td><td><span class="brokenlink" title="file AArch64-pmxevtyper_el0.html unchanged">PMXEVTYPER_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">010</td><td>RW</td><td>PMXEVCNTR_EL0</td><td><span class="brokenlink" title="file AArch64-pmxevcntr_el0.html unchanged">PMXEVCNTR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1101</td><td class="bitfields">100</td><td>WO</td><td>PMZR_EL0</td><td><span class="goodlink"><a href="AArch64-pmzr_el0.html">PMZR_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">000</td><td>RW</td><td>PMUSERENR_EL0</td><td><span class="brokenlink" title="file AArch64-pmuserenr_el0.html unchanged">PMUSERENR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1001</td><td class="bitfields">1110</td><td class="bitfields">011</td><td>RW</td><td>PMOVSSET_EL0</td><td><span class="goodlink"><a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td>POR_EL0</td><td><span class="brokenlink" title="file AArch64-por_el0.html unchanged">POR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>TPIDR_EL0</td><td><span class="brokenlink" title="file AArch64-tpidr_el0.html unchanged">TPIDR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>TPIDRRO_EL0</td><td><span class="brokenlink" title="file AArch64-tpidrro_el0.html unchanged">TPIDRRO_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td>TPIDR2_EL0</td><td><span class="brokenlink" title="file AArch64-tpidr2_el0.html unchanged">TPIDR2_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td>SCXTNUM_EL0</td><td><span class="brokenlink" title="file AArch64-scxtnum_el0.html unchanged">SCXTNUM_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>AMCR_EL0</td><td><span class="brokenlink" title="file AArch64-amcr_el0.html unchanged">AMCR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RO</td><td>AMCFGR_EL0</td><td><span class="brokenlink" title="file AArch64-amcfgr_el0.html unchanged">AMCFGR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RO</td><td>AMCGCR_EL0</td><td><span class="brokenlink" title="file AArch64-amcgcr_el0.html unchanged">AMCGCR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>AMUSERENR_EL0</td><td><span class="brokenlink" title="file AArch64-amuserenr_el0.html unchanged">AMUSERENR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td>AMCNTENCLR0_EL0</td><td><span class="brokenlink" title="file AArch64-amcntenclr0_el0.html unchanged">AMCNTENCLR0_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RW</td><td>AMCNTENSET0_EL0</td><td><span class="brokenlink" title="file AArch64-amcntenset0_el0.html unchanged">AMCNTENSET0_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RO</td><td>AMCG1IDR_EL0</td><td><span class="brokenlink" title="file AArch64-amcg1idr_el0.html unchanged">AMCG1IDR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>AMCNTENCLR1_EL0</td><td><span class="brokenlink" title="file AArch64-amcntenclr1_el0.html unchanged">AMCNTENCLR1_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>AMCNTENSET1_EL0</td><td><span class="brokenlink" title="file AArch64-amcntenset1_el0.html unchanged">AMCNTENSET1_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">010:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>AMEVCNTR0&lt;m>_EL0</td><td><span class="brokenlink" title="file AArch64-amevcntr0n_el0.html unchanged">AMEVCNTR0&lt;n>_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">011:m[3]</td><td class="bitfields">m[2:0]</td><td>RO</td><td>AMEVTYPER0&lt;m>_EL0</td><td><span class="brokenlink" title="file AArch64-amevtyper0n_el0.html unchanged">AMEVTYPER0&lt;n>_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">110:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>AMEVCNTR1&lt;m>_EL0</td><td><span class="brokenlink" title="file AArch64-amevcntr1n_el0.html unchanged">AMEVCNTR1&lt;n>_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1101</td><td class="bitfields">111:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>AMEVTYPER1&lt;m>_EL0</td><td><span class="brokenlink" title="file AArch64-amevtyper1n_el0.html unchanged">AMEVTYPER1&lt;n>_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>CNTFRQ_EL0</td><td><span class="brokenlink" title="file AArch64-cntfrq_el0.html unchanged">CNTFRQ_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td>CNTPCT_EL0</td><td><span class="goodlink"><a href="AArch64-cntpct_el0.html">CNTPCT_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RO</td><td>CNTVCT_EL0</td><td><span class="goodlink"><a href="AArch64-cntvct_el0.html">CNTVCT_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RO</td><td>CNTPCTSS_EL0</td><td><span class="goodlink"><a href="AArch64-cntpctss_el0.html">CNTPCTSS_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RO</td><td>CNTVCTSS_EL0</td><td><span class="goodlink"><a href="AArch64-cntvctss_el0.html">CNTVCTSS_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>CNTP_TVAL_EL0</td><td><span class="goodlink"><a href="AArch64-cnthp_tval_el2.html">CNTHP_TVAL_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>CNTP_TVAL_EL0</td><td><span class="goodlink"><a href="AArch64-cnthps_tval_el2.html">CNTHPS_TVAL_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>CNTP_TVAL_EL0</td><td><span class="goodlink"><a href="AArch64-cntp_tval_el0.html">CNTP_TVAL_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>CNTP_CTL_EL0</td><td><span class="brokenlink" title="file AArch64-cnthp_ctl_el2.html unchanged">CNTHP_CTL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>CNTP_CTL_EL0</td><td><span class="brokenlink" title="file AArch64-cnthps_ctl_el2.html unchanged">CNTHPS_CTL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>CNTP_CTL_EL0</td><td><span class="brokenlink" title="file AArch64-cntp_ctl_el0.html unchanged">CNTP_CTL_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>CNTP_CVAL_EL0</td><td><span class="brokenlink" title="file AArch64-cnthp_cval_el2.html unchanged">CNTHP_CVAL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>CNTP_CVAL_EL0</td><td><span class="brokenlink" title="file AArch64-cnthps_cval_el2.html unchanged">CNTHPS_CVAL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>CNTP_CVAL_EL0</td><td><span class="brokenlink" title="file AArch64-cntp_cval_el0.html unchanged">CNTP_CVAL_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>CNTV_TVAL_EL0</td><td><span class="goodlink"><a href="AArch64-cnthv_tval_el2.html">CNTHV_TVAL_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>CNTV_TVAL_EL0</td><td><span class="goodlink"><a href="AArch64-cnthvs_tval_el2.html">CNTHVS_TVAL_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>CNTV_TVAL_EL0</td><td><span class="goodlink"><a href="AArch64-cntv_tval_el0.html">CNTV_TVAL_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>CNTV_CTL_EL0</td><td><span class="brokenlink" title="file AArch64-cnthv_ctl_el2.html unchanged">CNTHV_CTL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>CNTV_CTL_EL0</td><td><span class="brokenlink" title="file AArch64-cnthvs_ctl_el2.html unchanged">CNTHVS_CTL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>CNTV_CTL_EL0</td><td><span class="brokenlink" title="file AArch64-cntv_ctl_el0.html unchanged">CNTV_CTL_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td>CNTV_CVAL_EL0</td><td><span class="brokenlink" title="file AArch64-cnthv_cval_el2.html unchanged">CNTHV_CVAL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td>CNTV_CVAL_EL0</td><td><span class="brokenlink" title="file AArch64-cnthvs_cval_el2.html unchanged">CNTHVS_CVAL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td>CNTV_CVAL_EL0</td><td><span class="brokenlink" title="file AArch64-cntv_cval_el0.html unchanged">CNTV_CVAL_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">10:m[4:3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>PMEVCNTR&lt;m>_EL0</td><td><span class="brokenlink" title="file AArch64-pmevcntrn_el0.html unchanged">PMEVCNTR&lt;n>_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">1111</td><td class="bitfields">111</td><td>RW</td><td>PMCCFILTR_EL0</td><td><span class="brokenlink" title="file AArch64-pmccfiltr_el0.html unchanged">PMCCFILTR_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">011</td><td class="bitfields">1110</td><td class="bitfields">11:m[4:3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>PMEVTYPER&lt;m>_EL0</td><td><span class="goodlink"><a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n>_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>VPIDR_EL2</td><td><span class="brokenlink" title="file AArch64-vpidr_el2.html unchanged">VPIDR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td>VMPIDR_EL2</td><td><span class="brokenlink" title="file AArch64-vmpidr_el2.html unchanged">VMPIDR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>SCTLR_EL2</td><td><span class="goodlink"><a href="AArch64-sctlr_el2.html">SCTLR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>ACTLR_EL2</td><td><span class="brokenlink" title="file AArch64-actlr_el2.html unchanged">ACTLR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>SCTLR2_EL2</td><td><span class="brokenlink" title="file AArch64-sctlr2_el2.html unchanged">SCTLR2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>HCR_EL2</td><td><span class="goodlink"><a href="AArch64-hcr_el2.html">HCR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>MDCR_EL2</td><td><span class="goodlink"><a href="AArch64-mdcr_el2.html">MDCR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td>CPTR_EL2</td><td><span class="brokenlink" title="file AArch64-cptr_el2.html unchanged">CPTR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>RW</td><td>HSTR_EL2</td><td><span class="brokenlink" title="file AArch64-hstr_el2.html unchanged">HSTR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RW</td><td>HFGRTR_EL2</td><td><span class="brokenlink" title="file AArch64-hfgrtr_el2.html unchanged">HFGRTR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>RW</td><td>HFGWTR_EL2</td><td><span class="brokenlink" title="file AArch64-hfgwtr_el2.html unchanged">HFGWTR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>RW</td><td>HFGITR_EL2</td><td><span class="brokenlink" title="file AArch64-hfgitr_el2.html unchanged">HFGITR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>RW</td><td>HACR_EL2</td><td><span class="brokenlink" title="file AArch64-hacr_el2.html unchanged">HACR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>ZCR_EL2</td><td><span class="brokenlink" title="file AArch64-zcr_el2.html unchanged">ZCR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>TRFCR_EL2</td><td><span class="brokenlink" title="file AArch64-trfcr_el2.html unchanged">TRFCR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>HCRX_EL2</td><td><span class="goodlink"><a href="AArch64-hcrx_el2.html">HCRX_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>TRCITECR_EL2</td><td><span class="brokenlink" title="file AArch64-trcitecr_el2.html unchanged">TRCITECR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RW</td><td>SMPRIMAP_EL2</td><td><span class="brokenlink" title="file AArch64-smprimap_el2.html unchanged">SMPRIMAP_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RW</td><td>SMCR_EL2</td><td><span class="goodlink"><a href="AArch64-smcr_el2.html">SMCR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>SDER32_EL2</td><td><span class="goodlink"><a href="AArch64-sder32_el2.html">SDER32_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td>SCTLRMASK_EL2</td><td><span class="goodlink"><a href="AArch64-sctlrmask_el2.html">SCTLRMASK_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td>ACTLRMASK_EL2</td><td><span class="brokenlink" title="file AArch64-actlrmask_el2.html unchanged">ACTLRMASK_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td>CPTRMASK_EL2</td><td><span class="brokenlink" title="file AArch64-cptrmask_el2.html unchanged">CPTRMASK_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>RW</td><td>SCTLR2MASK_EL2</td><td><span class="brokenlink" title="file AArch64-sctlr2mask_el2.html unchanged">SCTLR2MASK_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>TTBR0_EL2</td><td><span class="goodlink"><a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>TTBR1_EL2</td><td><span class="brokenlink" title="file AArch64-ttbr1_el2.html unchanged">TTBR1_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>TCR_EL2</td><td><span class="goodlink"><a href="AArch64-tcr_el2.html">TCR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>TCR2_EL2</td><td><span class="goodlink"><a href="AArch64-tcr2_el2.html">TCR2_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>VTTBR_EL2</td><td><span class="brokenlink" title="file AArch64-vttbr_el2.html unchanged">VTTBR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td>VTCR_EL2</td><td><span class="goodlink"><a href="AArch64-vtcr_el2.html">VTCR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>VNCR_EL2</td><td><span class="brokenlink" title="file AArch64-vncr_el2.html unchanged">VNCR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td>HDBSSBR_EL2</td><td><span class="brokenlink" title="file AArch64-hdbssbr_el2.html unchanged">HDBSSBR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0011</td><td class="bitfields">011</td><td>RW</td><td>HDBSSPROD_EL2</td><td><span class="brokenlink" title="file AArch64-hdbssprod_el2.html unchanged">HDBSSPROD_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>RW</td><td>HACDBSBR_EL2</td><td><span class="brokenlink" title="file AArch64-hacdbsbr_el2.html unchanged">HACDBSBR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>RW</td><td>HACDBSCONS_EL2</td><td><span class="brokenlink" title="file AArch64-hacdbscons_el2.html unchanged">HACDBSCONS_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>GCSCR_EL2</td><td><span class="brokenlink" title="file AArch64-gcscr_el2.html unchanged">GCSCR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td>GCSPR_EL2</td><td><span class="brokenlink" title="file AArch64-gcspr_el2.html unchanged">GCSPR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>VSTTBR_EL2</td><td><span class="brokenlink" title="file AArch64-vsttbr_el2.html unchanged">VSTTBR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>RW</td><td>VSTCR_EL2</td><td><span class="brokenlink" title="file AArch64-vstcr_el2.html unchanged">VSTCR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0111</td><td class="bitfields">010</td><td>RW</td><td>TCRMASK_EL2</td><td><span class="brokenlink" title="file AArch64-tcrmask_el2.html unchanged">TCRMASK_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0010</td><td class="bitfields">0111</td><td class="bitfields">011</td><td>RW</td><td>TCR2MASK_EL2</td><td><span class="brokenlink" title="file AArch64-tcr2mask_el2.html unchanged">TCR2MASK_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>DACR32_EL2</td><td><span class="brokenlink" title="file AArch64-dacr32_el2.html unchanged">DACR32_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>HDFGRTR2_EL2</td><td><span class="brokenlink" title="file AArch64-hdfgrtr2_el2.html unchanged">HDFGRTR2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>HDFGWTR2_EL2</td><td><span class="brokenlink" title="file AArch64-hdfgwtr2_el2.html unchanged">HDFGWTR2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td>HFGRTR2_EL2</td><td><span class="brokenlink" title="file AArch64-hfgrtr2_el2.html unchanged">HFGRTR2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>RW</td><td>HFGWTR2_EL2</td><td><span class="brokenlink" title="file AArch64-hfgwtr2_el2.html unchanged">HFGWTR2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RW</td><td>HDFGRTR_EL2</td><td><span class="brokenlink" title="file AArch64-hdfgrtr_el2.html unchanged">HDFGRTR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>RW</td><td>HDFGWTR_EL2</td><td><span class="brokenlink" title="file AArch64-hdfgwtr_el2.html unchanged">HDFGWTR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>RW</td><td>HAFGRTR_EL2</td><td><span class="goodlink"><a href="AArch64-hafgrtr_el2.html">HAFGRTR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0011</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>RW</td><td>HFGITR2_EL2</td><td><span class="brokenlink" title="file AArch64-hfgitr2_el2.html unchanged">HFGITR2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>SPSR_EL2</td><td><span class="brokenlink" title="file AArch64-spsr_el1.html unchanged">SPSR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>SPSR_EL2</td><td><span class="brokenlink" title="file AArch64-spsr_el2.html unchanged">SPSR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>ELR_EL2</td><td><span class="brokenlink" title="file AArch64-elr_el1.html unchanged">ELR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>ELR_EL2</td><td><span class="brokenlink" title="file AArch64-elr_el2.html unchanged">ELR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>SP_EL1</td><td><span class="brokenlink" title="file AArch64-sp_el1.html unchanged">SP_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>SPSR_irq</td><td><span class="goodlink"><a href="AArch64-spsr_irq.html">SPSR_irq</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>SPSR_abt</td><td><span class="goodlink"><a href="AArch64-spsr_abt.html">SPSR_abt</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td>SPSR_und</td><td><span class="goodlink"><a href="AArch64-spsr_und.html">SPSR_und</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0100</td><td class="bitfields">0011</td><td class="bitfields">011</td><td>RW</td><td>SPSR_fiq</td><td><span class="goodlink"><a href="AArch64-spsr_fiq.html">SPSR_fiq</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>IFSR32_EL2</td><td><span class="brokenlink" title="file AArch64-ifsr32_el2.html unchanged">IFSR32_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>AFSR0_EL2</td><td><span class="brokenlink" title="file AArch64-afsr0_el2.html unchanged">AFSR0_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>AFSR1_EL2</td><td><span class="brokenlink" title="file AArch64-afsr1_el2.html unchanged">AFSR1_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>ESR_EL2</td><td><span class="goodlink"><a href="AArch64-esr_el1.html">ESR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>ESR_EL2</td><td><span class="goodlink"><a href="AArch64-esr_el2.html">ESR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>VSESR_EL2</td><td><span class="brokenlink" title="file AArch64-vsesr_el2.html unchanged">VSESR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>FPEXC32_EL2</td><td><span class="brokenlink" title="file AArch64-fpexc32_el2.html unchanged">FPEXC32_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>TFSR_EL2</td><td><span class="brokenlink" title="file AArch64-tfsr_el1.html unchanged">TFSR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>TFSR_EL2</td><td><span class="brokenlink" title="file AArch64-tfsr_el2.html unchanged">TFSR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>FAR_EL2</td><td><span class="brokenlink" title="file AArch64-far_el1.html unchanged">FAR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>FAR_EL2</td><td><span class="brokenlink" title="file AArch64-far_el2.html unchanged">FAR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">100</td><td>RW</td><td>HPFAR_EL2</td><td><span class="goodlink"><a href="AArch64-hpfar_el2.html">HPFAR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td>PFAR_EL2</td><td><span class="brokenlink" title="file AArch64-pfar_el2.html unchanged">PFAR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td>PMSCR_EL2</td><td><span class="goodlink"><a href="AArch64-pmscr_el2.html">PMSCR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">011</td><td>RW</td><td>PMBSR_EL2</td><td><span class="brokenlink" title="file AArch64-pmbsr_el2.html unchanged">PMBSR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RW</td><td>TRBSR_EL2</td><td><span class="brokenlink" title="file AArch64-trbsr_el2.html unchanged">TRBSR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>MAIR2_EL2</td><td><span class="brokenlink" title="file AArch64-mair2_el2.html unchanged">MAIR2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>MAIR_EL2</td><td><span class="brokenlink" title="file AArch64-mair_el2.html unchanged">MAIR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>PIRE0_EL2</td><td><span class="goodlink"><a href="AArch64-pire0_el2.html">PIRE0_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>PIR_EL2</td><td><span class="goodlink"><a href="AArch64-pir_el2.html">PIR_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td>POR_EL2</td><td><span class="brokenlink" title="file AArch64-por_el2.html unchanged">POR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>RW</td><td>S2PIR_EL2</td><td><span class="brokenlink" title="file AArch64-s2pir_el2.html unchanged">S2PIR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>AMAIR_EL2</td><td><span class="brokenlink" title="file AArch64-amair_el2.html unchanged">AMAIR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>AMAIR2_EL2</td><td><span class="brokenlink" title="file AArch64-amair2_el2.html unchanged">AMAIR2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td>MPAMHCR_EL2</td><td><span class="brokenlink" title="file AArch64-mpamhcr_el2.html unchanged">MPAMHCR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td>MPAMVPMV_EL2</td><td><span class="brokenlink" title="file AArch64-mpamvpmv_el2.html unchanged">MPAMVPMV_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>MPAM2_EL2</td><td><span class="goodlink"><a href="AArch64-mpam2_el2.html">MPAM2_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">100</td><td>RW</td><td>MPAMBW2_EL2</td><td><span class="brokenlink" title="file AArch64-mpambw2_el2.html unchanged">MPAMBW2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">110</td><td>RW</td><td>MPAMBWCAP_EL2</td><td><span class="brokenlink" title="file AArch64-mpambwcap_el2.html unchanged">MPAMBWCAP_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>MPAMVPM0_EL2</td><td><span class="brokenlink" title="file AArch64-mpamvpm0_el2.html unchanged">MPAMVPM0_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>RW</td><td>MPAMVPM1_EL2</td><td><span class="brokenlink" title="file AArch64-mpamvpm1_el2.html unchanged">MPAMVPM1_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>RW</td><td>MPAMVPM2_EL2</td><td><span class="brokenlink" title="file AArch64-mpamvpm2_el2.html unchanged">MPAMVPM2_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">011</td><td>RW</td><td>MPAMVPM3_EL2</td><td><span class="brokenlink" title="file AArch64-mpamvpm3_el2.html unchanged">MPAMVPM3_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">100</td><td>RW</td><td>MPAMVPM4_EL2</td><td><span class="brokenlink" title="file AArch64-mpamvpm4_el2.html unchanged">MPAMVPM4_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>RW</td><td>MPAMVPM5_EL2</td><td><span class="brokenlink" title="file AArch64-mpamvpm5_el2.html unchanged">MPAMVPM5_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">110</td><td>RW</td><td>MPAMVPM6_EL2</td><td><span class="brokenlink" title="file AArch64-mpamvpm6_el2.html unchanged">MPAMVPM6_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">0110</td><td class="bitfields">111</td><td>RW</td><td>MPAMVPM7_EL2</td><td><span class="brokenlink" title="file AArch64-mpamvpm7_el2.html unchanged">MPAMVPM7_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1000</td><td class="bitfields">000</td><td>RW</td><td>MECID_P0_EL2</td><td><span class="brokenlink" title="file AArch64-mecid_p0_el2.html unchanged">MECID_P0_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1000</td><td class="bitfields">001</td><td>RW</td><td>MECID_A0_EL2</td><td><span class="brokenlink" title="file AArch64-mecid_a0_el2.html unchanged">MECID_A0_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1000</td><td class="bitfields">010</td><td>RW</td><td>MECID_P1_EL2</td><td><span class="brokenlink" title="file AArch64-mecid_p1_el2.html unchanged">MECID_P1_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1000</td><td class="bitfields">011</td><td>RW</td><td>MECID_A1_EL2</td><td><span class="brokenlink" title="file AArch64-mecid_a1_el2.html unchanged">MECID_A1_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1000</td><td class="bitfields">111</td><td>RO</td><td>MECIDR_EL2</td><td><span class="brokenlink" title="file AArch64-mecidr_el2.html unchanged">MECIDR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td>VMECID_P_EL2</td><td><span class="brokenlink" title="file AArch64-vmecid_p_el2.html unchanged">VMECID_P_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1010</td><td class="bitfields">1001</td><td class="bitfields">001</td><td>RW</td><td>VMECID_A_EL2</td><td><span class="brokenlink" title="file AArch64-vmecid_a_el2.html unchanged">VMECID_A_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>VBAR_EL2</td><td><span class="brokenlink" title="file AArch64-vbar_el2.html unchanged">VBAR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td>RVBAR_EL2</td><td><span class="brokenlink" title="file AArch64-rvbar_el2.html unchanged">RVBAR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>RMR_EL2</td><td><span class="brokenlink" title="file AArch64-rmr_el2.html unchanged">RMR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>VDISR_EL2</td><td><span class="brokenlink" title="file AArch64-vdisr_el2.html unchanged">VDISR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1000</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td>ICH_AP0R&lt;m>_EL2</td><td><span class="brokenlink" title="file AArch64-ich_ap0rn_el2.html unchanged">ICH_AP0R&lt;n>_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">0:m[1:0]</td><td>RW</td><td>ICH_AP1R&lt;m>_EL2</td><td><span class="brokenlink" title="file AArch64-ich_ap1rn_el2.html unchanged">ICH_AP1R&lt;n>_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1001</td><td class="bitfields">101</td><td>RW</td><td>ICC_SRE_EL2</td><td><span class="brokenlink" title="file AArch64-icc_sre_el2.html unchanged">ICC_SRE_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">000</td><td>RW</td><td>ICH_HCR_EL2</td><td><span class="brokenlink" title="file AArch64-ich_hcr_el2.html unchanged">ICH_HCR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">001</td><td>RO</td><td>ICH_VTR_EL2</td><td><span class="brokenlink" title="file AArch64-ich_vtr_el2.html unchanged">ICH_VTR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">010</td><td>RO</td><td>ICH_MISR_EL2</td><td><span class="brokenlink" title="file AArch64-ich_misr_el2.html unchanged">ICH_MISR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RO</td><td>ICH_EISR_EL2</td><td><span class="brokenlink" title="file AArch64-ich_eisr_el2.html unchanged">ICH_EISR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">101</td><td>RO</td><td>ICH_ELRSR_EL2</td><td><span class="brokenlink" title="file AArch64-ich_elrsr_el2.html unchanged">ICH_ELRSR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">1011</td><td class="bitfields">111</td><td>RW</td><td>ICH_VMCR_EL2</td><td><span class="brokenlink" title="file AArch64-ich_vmcr_el2.html unchanged">ICH_VMCR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1100</td><td class="bitfields">110:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>ICH_LR&lt;m>_EL2</td><td><span class="brokenlink" title="file AArch64-ich_lrn_el2.html unchanged">ICH_LR&lt;n>_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>CONTEXTIDR_EL2</td><td><span class="brokenlink" title="file AArch64-contextidr_el2.html unchanged">CONTEXTIDR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>TPIDR_EL2</td><td><span class="brokenlink" title="file AArch64-tpidr_el2.html unchanged">TPIDR_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td>SCXTNUM_EL2</td><td><span class="brokenlink" title="file AArch64-scxtnum_el2.html unchanged">SCXTNUM_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1101</td><td class="bitfields">100:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>AMEVCNTVOFF0&lt;m>_EL2</td><td><span class="brokenlink" title="file AArch64-amevcntvoff0n_el2.html unchanged">AMEVCNTVOFF0&lt;n>_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1101</td><td class="bitfields">101:m[3]</td><td class="bitfields">m[2:0]</td><td>RW</td><td>AMEVCNTVOFF1&lt;m>_EL2</td><td><span class="brokenlink" title="file AArch64-amevcntvoff1n_el2.html unchanged">AMEVCNTVOFF1&lt;n>_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>CNTVOFF_EL2</td><td><span class="goodlink"><a href="AArch64-cntvoff_el2.html">CNTVOFF_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>RW</td><td>CNTPOFF_EL2</td><td><span class="brokenlink" title="file AArch64-cntpoff_el2.html unchanged">CNTPOFF_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>CNTHCTL_EL2</td><td><span class="brokenlink" title="file AArch64-cnthctl_el2.html unchanged">CNTHCTL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>CNTHP_TVAL_EL2</td><td><span class="goodlink"><a href="AArch64-cnthp_tval_el2.html">CNTHP_TVAL_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>CNTHP_CTL_EL2</td><td><span class="brokenlink" title="file AArch64-cnthp_ctl_el2.html unchanged">CNTHP_CTL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>CNTHP_CVAL_EL2</td><td><span class="brokenlink" title="file AArch64-cnthp_cval_el2.html unchanged">CNTHP_CVAL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>CNTHV_TVAL_EL2</td><td><span class="goodlink"><a href="AArch64-cnthv_tval_el2.html">CNTHV_TVAL_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>CNTHV_CTL_EL2</td><td><span class="brokenlink" title="file AArch64-cnthv_ctl_el2.html unchanged">CNTHV_CTL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td>CNTHV_CVAL_EL2</td><td><span class="brokenlink" title="file AArch64-cnthv_cval_el2.html unchanged">CNTHV_CVAL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td>CNTHVS_TVAL_EL2</td><td><span class="goodlink"><a href="AArch64-cnthvs_tval_el2.html">CNTHVS_TVAL_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td>CNTHVS_CTL_EL2</td><td><span class="brokenlink" title="file AArch64-cnthvs_ctl_el2.html unchanged">CNTHVS_CTL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td>CNTHVS_CVAL_EL2</td><td><span class="brokenlink" title="file AArch64-cnthvs_cval_el2.html unchanged">CNTHVS_CVAL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>CNTHPS_TVAL_EL2</td><td><span class="goodlink"><a href="AArch64-cnthps_tval_el2.html">CNTHPS_TVAL_EL2</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td>CNTHPS_CTL_EL2</td><td><span class="brokenlink" title="file AArch64-cnthps_ctl_el2.html unchanged">CNTHPS_CTL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">100</td><td class="bitfields">1110</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>RW</td><td>CNTHPS_CVAL_EL2</td><td><span class="brokenlink" title="file AArch64-cnthps_cval_el2.html unchanged">CNTHPS_CVAL_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>SCTLR_EL12</td><td><span class="goodlink"><a href="AArch64-sctlr_el1.html">SCTLR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>ACTLR_EL12</td><td><span class="brokenlink" title="file AArch64-actlr_el1.html unchanged">ACTLR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>CPACR_EL12</td><td><span class="brokenlink" title="file AArch64-cpacr_el1.html unchanged">CPACR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>SCTLR2_EL12</td><td><span class="brokenlink" title="file AArch64-sctlr2_el1.html unchanged">SCTLR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>ZCR_EL12</td><td><span class="brokenlink" title="file AArch64-zcr_el1.html unchanged">ZCR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>TRFCR_EL12</td><td><span class="brokenlink" title="file AArch64-trfcr_el1.html unchanged">TRFCR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>TRCITECR_EL12</td><td><span class="brokenlink" title="file AArch64-trcitecr_el1.html unchanged">TRCITECR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RW</td><td>SMCR_EL12</td><td><span class="goodlink"><a href="AArch64-smcr_el1.html">SMCR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>RW</td><td>SCTLRMASK_EL12</td><td><span class="goodlink"><a href="AArch64-sctlrmask_el1.html">SCTLRMASK_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>RW</td><td>ACTLRMASK_EL12</td><td><span class="brokenlink" title="file AArch64-actlrmask_el1.html unchanged">ACTLRMASK_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>RW</td><td>CPACRMASK_EL12</td><td><span class="brokenlink" title="file AArch64-cpacrmask_el1.html unchanged">CPACRMASK_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0001</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>RW</td><td>SCTLR2MASK_EL12</td><td><span class="brokenlink" title="file AArch64-sctlr2mask_el1.html unchanged">SCTLR2MASK_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>TTBR0_EL12</td><td><span class="brokenlink" title="file AArch64-ttbr0_el1.html unchanged">TTBR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>TTBR1_EL12</td><td><span class="brokenlink" title="file AArch64-ttbr1_el1.html unchanged">TTBR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>TCR_EL12</td><td><span class="goodlink"><a href="AArch64-tcr_el1.html">TCR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>TCR2_EL12</td><td><span class="goodlink"><a href="AArch64-tcr2_el1.html">TCR2_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>GCSCR_EL12</td><td><span class="brokenlink" title="file AArch64-gcscr_el1.html unchanged">GCSCR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td>GCSPR_EL12</td><td><span class="brokenlink" title="file AArch64-gcspr_el1.html unchanged">GCSPR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0111</td><td class="bitfields">010</td><td>RW</td><td>TCRMASK_EL12</td><td><span class="brokenlink" title="file AArch64-tcrmask_el1.html unchanged">TCRMASK_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0010</td><td class="bitfields">0111</td><td class="bitfields">011</td><td>RW</td><td>TCR2MASK_EL12</td><td><span class="brokenlink" title="file AArch64-tcr2mask_el1.html unchanged">TCR2MASK_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>SPSR_EL12</td><td><span class="brokenlink" title="file AArch64-spsr_el1.html unchanged">SPSR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>ELR_EL12</td><td><span class="brokenlink" title="file AArch64-elr_el1.html unchanged">ELR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>AFSR0_EL12</td><td><span class="brokenlink" title="file AArch64-afsr0_el1.html unchanged">AFSR0_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>AFSR1_EL12</td><td><span class="brokenlink" title="file AArch64-afsr1_el1.html unchanged">AFSR1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>ESR_EL12</td><td><span class="goodlink"><a href="AArch64-esr_el1.html">ESR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>TFSR_EL12</td><td><span class="brokenlink" title="file AArch64-tfsr_el1.html unchanged">TFSR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>FAR_EL12</td><td><span class="brokenlink" title="file AArch64-far_el1.html unchanged">FAR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td>PFAR_EL12</td><td><span class="brokenlink" title="file AArch64-pfar_el1.html unchanged">PFAR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1001</td><td class="bitfields">1001</td><td class="bitfields">000</td><td>RW</td><td>PMSCR_EL12</td><td><span class="goodlink"><a href="AArch64-pmscr_el1.html">PMSCR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">011</td><td>RW</td><td>PMBSR_EL12</td><td><span class="brokenlink" title="file AArch64-pmbsr_el1.html unchanged">PMBSR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RW</td><td>TRBSR_EL12</td><td><span class="brokenlink" title="file AArch64-trbsr_el1.html unchanged">TRBSR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>MAIR_EL12</td><td><span class="brokenlink" title="file AArch64-mair_el1.html unchanged">MAIR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>MAIR2_EL12</td><td><span class="brokenlink" title="file AArch64-mair2_el1.html unchanged">MAIR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>PIRE0_EL12</td><td><span class="goodlink"><a href="AArch64-pire0_el1.html">PIRE0_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>PIR_EL12</td><td><span class="goodlink"><a href="AArch64-pir_el1.html">PIR_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td>POR_EL12</td><td><span class="brokenlink" title="file AArch64-por_el1.html unchanged">POR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>AMAIR_EL12</td><td><span class="brokenlink" title="file AArch64-amair_el1.html unchanged">AMAIR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>AMAIR2_EL12</td><td><span class="brokenlink" title="file AArch64-amair2_el1.html unchanged">AMAIR2_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>MPAM1_EL12</td><td><span class="goodlink"><a href="AArch64-mpam1_el1.html">MPAM1_EL1</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">100</td><td>RW</td><td>MPAMBW1_EL12</td><td><span class="brokenlink" title="file AArch64-mpambw1_el1.html unchanged">MPAMBW1_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>VBAR_EL12</td><td><span class="brokenlink" title="file AArch64-vbar_el1.html unchanged">VBAR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>CONTEXTIDR_EL12</td><td><span class="brokenlink" title="file AArch64-contextidr_el1.html unchanged">CONTEXTIDR_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td>SCXTNUM_EL12</td><td><span class="brokenlink" title="file AArch64-scxtnum_el1.html unchanged">SCXTNUM_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>CNTKCTL_EL12</td><td><span class="brokenlink" title="file AArch64-cntkctl_el1.html unchanged">CNTKCTL_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>CNTP_TVAL_EL02</td><td><span class="goodlink"><a href="AArch64-cntp_tval_el0.html">CNTP_TVAL_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>CNTP_CTL_EL02</td><td><span class="brokenlink" title="file AArch64-cntp_ctl_el0.html unchanged">CNTP_CTL_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>CNTP_CVAL_EL02</td><td><span class="brokenlink" title="file AArch64-cntp_cval_el0.html unchanged">CNTP_CVAL_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>CNTV_TVAL_EL02</td><td><span class="goodlink"><a href="AArch64-cntv_tval_el0.html">CNTV_TVAL_EL0</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>CNTV_CTL_EL02</td><td><span class="brokenlink" title="file AArch64-cntv_ctl_el0.html unchanged">CNTV_CTL_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">101</td><td class="bitfields">1110</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>RW</td><td>CNTV_CVAL_EL02</td><td><span class="brokenlink" title="file AArch64-cntv_cval_el0.html unchanged">CNTV_CVAL_EL0</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>SCTLR_EL3</td><td><span class="goodlink"><a href="AArch64-sctlr_el3.html">SCTLR_EL3</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>ACTLR_EL3</td><td><span class="brokenlink" title="file AArch64-actlr_el3.html unchanged">ACTLR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0000</td><td class="bitfields">011</td><td>RW</td><td>SCTLR2_EL3</td><td><span class="brokenlink" title="file AArch64-sctlr2_el3.html unchanged">SCTLR2_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>SCR_EL3</td><td><span class="goodlink"><a href="AArch64-scr_el3.html">SCR_EL3</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>SDER32_EL3</td><td><span class="goodlink"><a href="AArch64-sder32_el3.html">SDER32_EL3</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>RW</td><td>CPTR_EL3</td><td><span class="brokenlink" title="file AArch64-cptr_el3.html unchanged">CPTR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>RW</td><td>FGWTE3_EL3</td><td><span class="brokenlink" title="file AArch64-fgwte3_el3.html unchanged">FGWTE3_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>ZCR_EL3</td><td><span class="brokenlink" title="file AArch64-zcr_el3.html unchanged">ZCR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0010</td><td class="bitfields">110</td><td>RW</td><td>SMCR_EL3</td><td><span class="goodlink"><a href="AArch64-smcr_el3.html">SMCR_EL3</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>MDCR_EL3</td><td><span class="brokenlink" title="file AArch64-mdcr_el3.html unchanged">MDCR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>TTBR0_EL3</td><td><span class="brokenlink" title="file AArch64-ttbr0_el3.html unchanged">TTBR0_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0010</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>TCR_EL3</td><td><span class="goodlink"><a href="AArch64-tcr_el3.html">TCR_EL3</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>RW</td><td>GPTBR_EL3</td><td><span class="brokenlink" title="file AArch64-gptbr_el3.html unchanged">GPTBR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>RW</td><td>GPCBW_EL3</td><td><span class="brokenlink" title="file AArch64-gpcbw_el3.html unchanged">GPCBW_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0010</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>RW</td><td>GPCCR_EL3</td><td><span class="brokenlink" title="file AArch64-gpccr_el3.html unchanged">GPCCR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>GCSCR_EL3</td><td><span class="brokenlink" title="file AArch64-gcscr_el3.html unchanged">GCSCR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0010</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>RW</td><td>GCSPR_EL3</td><td><span class="brokenlink" title="file AArch64-gcspr_el3.html unchanged">GCSPR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>SPSR_EL3</td><td><span class="brokenlink" title="file AArch64-spsr_el3.html unchanged">SPSR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RW</td><td>ELR_EL3</td><td><span class="brokenlink" title="file AArch64-elr_el3.html unchanged">ELR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0100</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>SP_EL2</td><td><span class="brokenlink" title="file AArch64-sp_el2.html unchanged">SP_EL2</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>RW</td><td>AFSR0_EL3</td><td><span class="brokenlink" title="file AArch64-afsr0_el3.html unchanged">AFSR0_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0101</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>AFSR1_EL3</td><td><span class="brokenlink" title="file AArch64-afsr1_el3.html unchanged">AFSR1_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>ESR_EL3</td><td><span class="goodlink"><a href="AArch64-esr_el3.html">ESR_EL3</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0101</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>VSESR_EL3</td><td><span class="brokenlink" title="file AArch64-vsesr_el3.html unchanged">VSESR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0101</td><td class="bitfields">0110</td><td class="bitfields">000</td><td>RW</td><td>TFSR_EL3</td><td><span class="brokenlink" title="file AArch64-tfsr_el3.html unchanged">TFSR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>FAR_EL3</td><td><span class="brokenlink" title="file AArch64-far_el3.html unchanged">FAR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">0110</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>RW</td><td>MFAR_EL3</td><td><span class="brokenlink" title="file AArch64-mfar_el3.html unchanged">MFAR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">1010</td><td class="bitfields">011</td><td>RW</td><td>PMBSR_EL3</td><td><span class="brokenlink" title="file AArch64-pmbsr_el3.html unchanged">PMBSR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">1011</td><td class="bitfields">011</td><td>RW</td><td>TRBSR_EL3</td><td><span class="brokenlink" title="file AArch64-trbsr_el3.html unchanged">TRBSR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>MAIR2_EL3</td><td><span class="brokenlink" title="file AArch64-mair2_el3.html unchanged">MAIR2_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>MAIR_EL3</td><td><span class="brokenlink" title="file AArch64-mair_el3.html unchanged">MAIR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>RW</td><td>PIR_EL3</td><td><span class="goodlink"><a href="AArch64-pir_el3.html">PIR_EL3</a></span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0010</td><td class="bitfields">100</td><td>RW</td><td>POR_EL3</td><td><span class="brokenlink" title="file AArch64-por_el3.html unchanged">POR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>RW</td><td>AMAIR_EL3</td><td><span class="brokenlink" title="file AArch64-amair_el3.html unchanged">AMAIR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>RW</td><td>AMAIR2_EL3</td><td><span class="brokenlink" title="file AArch64-amair2_el3.html unchanged">AMAIR2_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">000</td><td>RW</td><td>MPAM3_EL3</td><td><span class="brokenlink" title="file AArch64-mpam3_el3.html unchanged">MPAM3_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">0101</td><td class="bitfields">100</td><td>RW</td><td>MPAMBW3_EL3</td><td><span class="brokenlink" title="file AArch64-mpambw3_el3.html unchanged">MPAMBW3_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1010</td><td class="bitfields">1010</td><td class="bitfields">001</td><td>RW</td><td>MECID_RL_A_EL3</td><td><span class="brokenlink" title="file AArch64-mecid_rl_a_el3.html unchanged">MECID_RL_A_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">000</td><td>RW</td><td>VBAR_EL3</td><td><span class="brokenlink" title="file AArch64-vbar_el3.html unchanged">VBAR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>RO</td><td>RVBAR_EL3</td><td><span class="brokenlink" title="file AArch64-rvbar_el3.html unchanged">RVBAR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>RMR_EL3</td><td><span class="brokenlink" title="file AArch64-rmr_el3.html unchanged">RMR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>RW</td><td>VDISR_EL3</td><td><span class="brokenlink" title="file AArch64-vdisr_el3.html unchanged">VDISR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">100</td><td>RW</td><td>ICC_CTLR_EL3</td><td><span class="brokenlink" title="file AArch64-icc_ctlr_el3.html unchanged">ICC_CTLR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">101</td><td>RW</td><td>ICC_SRE_EL3</td><td><span class="brokenlink" title="file AArch64-icc_sre_el3.html unchanged">ICC_SRE_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1100</td><td class="bitfields">1100</td><td class="bitfields">111</td><td>RW</td><td>ICC_IGRPEN1_EL3</td><td><span class="brokenlink" title="file AArch64-icc_igrpen1_el3.html unchanged">ICC_IGRPEN1_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>RW</td><td>TPIDR_EL3</td><td><span class="brokenlink" title="file AArch64-tpidr_el3.html unchanged">TPIDR_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">110</td><td class="bitfields">1101</td><td class="bitfields">0000</td><td class="bitfields">111</td><td>RW</td><td>SCXTNUM_EL3</td><td><span class="brokenlink" title="file AArch64-scxtnum_el3.html unchanged">SCXTNUM_EL3</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">111</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">000</td><td>RW</td><td>CNTPS_TVAL_EL1</td><td><span class="brokenlink" title="file AArch64-cntps_tval_el1.html unchanged">CNTPS_TVAL_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">111</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>RW</td><td>CNTPS_CTL_EL1</td><td><span class="brokenlink" title="file AArch64-cntps_ctl_el1.html unchanged">CNTPS_CTL_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">111</td><td class="bitfields">1110</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>RW</td><td>CNTPS_CVAL_EL1</td><td><span class="brokenlink" title="file AArch64-cntps_cval_el1.html unchanged">CNTPS_CVAL_EL1</span></td></tr><tr><td class="bitfields">11</td><td class="bitfields">op1[2:0]</td><td class="bitfields">1x11</td><td class="bitfields">Cm[3:0]</td><td class="bitfields">op2[2:0]</td><td>RW</td><td>S3_&lt;op1>_C&lt;Cn>_C&lt;Cm>_&lt;op2></td><td><span class="brokenlink" title="file AArch64-s3_op1_cn_cm_op2.html unchanged">S3_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2></span></td></tr></tbody></table><h2 class="sysregindex"><a id="tlbi_64">
		        Accessed using TLBI:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>TLBI VMALLE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>TLBI VAE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>TLBI ASIDE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>TLBI VAAE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>TLBI VALE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>TLBI VAALE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>TLBI RVAE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>TLBI RVAAE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>TLBI RVALE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>TLBI RVAALE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>TLBI VMALLE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>TLBI VAE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>TLBI ASIDE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">011</td><td>TLBI VAAE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>TLBI VALE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">111</td><td>TLBI VAALE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>TLBI RVAE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">011</td><td>TLBI RVAAE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>TLBI RVALE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">111</td><td>TLBI RVAALE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>TLBI RVAE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">011</td><td>TLBI RVAAE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>TLBI RVALE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">111</td><td>TLBI RVAALE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>TLBI VMALLE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>TLBI VAE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">010</td><td>TLBI ASIDE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">011</td><td>TLBI VAAE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>TLBI VALE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">111</td><td>TLBI VAALE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>TLBI VMALLE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>TLBI VAE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">010</td><td>TLBI ASIDE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>TLBI VAAE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>TLBI VALE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>TLBI VAALE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>TLBI RVAE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>TLBI RVAAE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>TLBI RVALE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>TLBI RVAALE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>TLBI VMALLE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>TLBI VAE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">010</td><td>TLBI ASIDE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">011</td><td>TLBI VAAE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>TLBI VALE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">111</td><td>TLBI VAALE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>TLBI RVAE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">011</td><td>TLBI RVAAE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>TLBI RVALE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">111</td><td>TLBI RVAALE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>TLBI RVAE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">011</td><td>TLBI RVAAE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>TLBI RVALE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">111</td><td>TLBI RVAALE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>TLBI VMALLE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>TLBI VAE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">010</td><td>TLBI ASIDE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">011</td><td>TLBI VAAE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>TLBI VALE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">111</td><td>TLBI VAALE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>TLBI IPAS2E1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>TLBI RIPAS2E1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>TLBI IPAS2LE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>TLBI RIPAS2LE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>TLBI ALLE2OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>TLBI VAE2OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>TLBI ALLE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>TLBI VALE2OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>TLBI VMALLS12E1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>TLBI RVAE2IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>TLBI VMALLWS2E1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>TLBI RVALE2IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>TLBI ALLE2IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>TLBI VAE2IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>TLBI ALLE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>TLBI VALE2IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">110</td><td>TLBI VMALLS12E1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>TLBI IPAS2E1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>TLBI IPAS2E1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>TLBI RIPAS2E1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>TLBI RIPAS2E1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>TLBI IPAS2LE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>TLBI IPAS2LE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">110</td><td>TLBI RIPAS2LE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">111</td><td>TLBI RIPAS2LE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>TLBI RVAE2OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>TLBI VMALLWS2E1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>TLBI RVALE2OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>TLBI RVAE2</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>TLBI VMALLWS2E1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>TLBI RVALE2</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>TLBI ALLE2</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>TLBI VAE2</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">100</td><td>TLBI ALLE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>TLBI VALE2</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">110</td><td>TLBI VMALLS12E1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>TLBI IPAS2E1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>TLBI RIPAS2E1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>TLBI IPAS2LE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>TLBI RIPAS2LE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>TLBI ALLE2OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>TLBI VAE2OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>TLBI ALLE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>TLBI VALE2OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">110</td><td>TLBI VMALLS12E1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>TLBI RVAE2ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">010</td><td>TLBI VMALLWS2E1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>TLBI RVALE2ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>TLBI ALLE2ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>TLBI VAE2ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">100</td><td>TLBI ALLE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>TLBI VALE2ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">110</td><td>TLBI VMALLS12E1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>TLBI IPAS2E1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>TLBI IPAS2E1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>TLBI RIPAS2E1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>TLBI RIPAS2E1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>TLBI IPAS2LE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>TLBI IPAS2LE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">110</td><td>TLBI RIPAS2LE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">111</td><td>TLBI RIPAS2LE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>TLBI RVAE2OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">010</td><td>TLBI VMALLWS2E1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>TLBI RVALE2OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>TLBI RVAE2NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">010</td><td>TLBI VMALLWS2E1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>TLBI RVALE2NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>TLBI ALLE2NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>TLBI VAE2NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">100</td><td>TLBI ALLE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>TLBI VALE2NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">110</td><td>TLBI VMALLS12E1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>TLBI ALLE3OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>TLBI VAE3OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">100</td><td>TLBI PAALLOS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>TLBI VALE3OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>TLBI RVAE3IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>TLBI RVALE3IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>TLBI ALLE3IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>TLBI VAE3IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>TLBI VALE3IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>TLBI RPAOS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">111</td><td>TLBI RPALOS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>TLBI RVAE3OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>TLBI RVALE3OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>TLBI RVAE3</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>TLBI RVALE3</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>TLBI ALLE3</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>TLBI VAE3</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">100</td><td>TLBI PAALL</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>TLBI VALE3</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">000</td><td>TLBI ALLE3OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>TLBI VAE3OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>TLBI VALE3OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>TLBI RVAE3ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>TLBI RVALE3ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">000</td><td>TLBI ALLE3ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>TLBI VAE3ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>TLBI VALE3ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>TLBI RVAE3OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>TLBI RVALE3OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>TLBI RVAE3NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>TLBI RVALE3NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">000</td><td>TLBI ALLE3NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>TLBI VAE3NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>TLBI VALE3NXS</td></tr></tbody></table><h2 class="sysregindex"><a id="tlbip_64">
		        Accessed using TLBIP:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>TLBIP VAE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>TLBIP VAAE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>TLBIP VALE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>TLBIP VAALE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>TLBIP RVAE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>TLBIP RVAAE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>TLBIP RVALE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>TLBIP RVAALE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>TLBIP VAE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">011</td><td>TLBIP VAAE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>TLBIP VALE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">111</td><td>TLBIP VAALE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>TLBIP RVAE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">011</td><td>TLBIP RVAAE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>TLBIP RVALE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">111</td><td>TLBIP RVAALE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>TLBIP RVAE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">011</td><td>TLBIP RVAAE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>TLBIP RVALE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">111</td><td>TLBIP RVAALE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>TLBIP VAE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">011</td><td>TLBIP VAAE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>TLBIP VALE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">111</td><td>TLBIP VAALE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>TLBIP VAE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">011</td><td>TLBIP VAAE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>TLBIP VALE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">111</td><td>TLBIP VAALE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>TLBIP RVAE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">011</td><td>TLBIP RVAAE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>TLBIP RVALE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>TLBIP RVAALE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>TLBIP VAE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">011</td><td>TLBIP VAAE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>TLBIP VALE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">111</td><td>TLBIP VAALE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>TLBIP RVAE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">011</td><td>TLBIP RVAAE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>TLBIP RVALE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">111</td><td>TLBIP RVAALE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>TLBIP RVAE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">011</td><td>TLBIP RVAAE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>TLBIP RVALE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">111</td><td>TLBIP RVAALE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>TLBIP VAE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">011</td><td>TLBIP VAAE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>TLBIP VALE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">000</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">111</td><td>TLBIP VAALE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>TLBIP IPAS2E1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>TLBIP RIPAS2E1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>TLBIP IPAS2LE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>TLBIP RIPAS2LE1IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>TLBIP VAE2OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>TLBIP VALE2OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>TLBIP RVAE2IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>TLBIP RVALE2IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>TLBIP VAE2IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>TLBIP VALE2IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>TLBIP IPAS2E1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>TLBIP IPAS2E1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>TLBIP RIPAS2E1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>TLBIP RIPAS2E1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>TLBIP IPAS2LE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>TLBIP IPAS2LE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">110</td><td>TLBIP RIPAS2LE1</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0100</td><td class="bitfields">111</td><td>TLBIP RIPAS2LE1OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>TLBIP RVAE2OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>TLBIP RVALE2OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>TLBIP RVAE2</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>TLBIP RVALE2</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>TLBIP VAE2</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>TLBIP VALE2</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">001</td><td>TLBIP IPAS2E1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">010</td><td>TLBIP RIPAS2E1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">101</td><td>TLBIP IPAS2LE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0000</td><td class="bitfields">110</td><td>TLBIP RIPAS2LE1ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>TLBIP VAE2OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>TLBIP VALE2OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>TLBIP RVAE2ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>TLBIP RVALE2ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>TLBIP VAE2ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>TLBIP VALE2ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">000</td><td>TLBIP IPAS2E1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">001</td><td>TLBIP IPAS2E1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">010</td><td>TLBIP RIPAS2E1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">011</td><td>TLBIP RIPAS2E1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">100</td><td>TLBIP IPAS2LE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">101</td><td>TLBIP IPAS2LE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">110</td><td>TLBIP RIPAS2LE1NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0100</td><td class="bitfields">111</td><td>TLBIP RIPAS2LE1OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>TLBIP RVAE2OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>TLBIP RVALE2OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>TLBIP RVAE2NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>TLBIP RVALE2NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>TLBIP VAE2NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">100</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>TLBIP VALE2NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>TLBIP VAE3OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>TLBIP VALE3OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>TLBIP RVAE3IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>TLBIP RVALE3IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>TLBIP VAE3IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>TLBIP VALE3IS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>TLBIP RVAE3OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>TLBIP RVALE3OS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>TLBIP RVAE3</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>TLBIP RVALE3</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>TLBIP VAE3</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1000</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>TLBIP VALE3</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">001</td><td>TLBIP VAE3OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0001</td><td class="bitfields">101</td><td>TLBIP VALE3OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">001</td><td>TLBIP RVAE3ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0010</td><td class="bitfields">101</td><td>TLBIP RVALE3ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">001</td><td>TLBIP VAE3ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0011</td><td class="bitfields">101</td><td>TLBIP VALE3ISNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">001</td><td>TLBIP RVAE3OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0101</td><td class="bitfields">101</td><td>TLBIP RVALE3OSNXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">001</td><td>TLBIP RVAE3NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0110</td><td class="bitfields">101</td><td>TLBIP RVALE3NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">001</td><td>TLBIP VAE3NXS</td></tr><tr><td class="bitfields">01</td><td class="bitfields">110</td><td class="bitfields">1001</td><td class="bitfields">0111</td><td class="bitfields">101</td><td>TLBIP VALE3NXS</td></tr></tbody></table><h2 class="sysregindex"><a id="trcit_64">
		        Accessed using TRCIT:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Mnemonic</th></tr></thead><tbody><tr><td class="bitfields">01</td><td class="bitfields">011</td><td class="bitfields">0111</td><td class="bitfields">0010</td><td class="bitfields">111</td><td>TRCIT</td></tr></tbody></table><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions"><ins>21</ins><del>18</del>/03/2025 <ins>17</ins><del>11</del>:<ins>53</ins><del>00</del></p><p class="copyconf">Copyright © <ins>2010-2025</ins><del>2010-2024</del> Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>