Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 03 11:24:34 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IterativeSorter_control_sets_placed.rpt
| Design       : IterativeSorter
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |     3 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | sorting_completed_i_1_n_0 | reset_IBUF       |                2 |              5 |
|  clk_IBUF_BUFG | MyAr[0][7]_i_1_n_0        |                  |                1 |              8 |
|  clk_IBUF_BUFG | MyAr[1][7]_i_1_n_0        |                  |                3 |              8 |
|  clk_IBUF_BUFG | MyAr[2][7]_i_1_n_0        |                  |                4 |              8 |
|  clk_IBUF_BUFG | MyAr[3][7]_i_1_n_0        |                  |                4 |              8 |
|  clk_IBUF_BUFG | MyAr[4][7]_i_1_n_0        |                  |                3 |              8 |
|  clk_IBUF_BUFG | MyAr[5][7]_i_1_n_0        |                  |                4 |              8 |
|  clk_IBUF_BUFG | MyAr[6][7]_i_1_n_0        |                  |                4 |              8 |
|  clk_IBUF_BUFG | MyAr[7][7]_i_1_n_0        |                  |                2 |              8 |
+----------------+---------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 8      |                     8 |
+--------+-----------------------+


