# Loading project neg
vsim work.neg_tb
# vsim work.neg_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.neg_tb(neg_tb_arq)
# Loading work.neg(neg_arq)
add wave -position insertpoint  \
sim:/neg_tb/a_tb \
sim:/neg_tb/b_tb
run -all
run -all
run
quit -sim
# reading /home/raxt/altera/13.1/modelsim_ase/linux/../modelsim.ini
# Loading project sum1b_tb
# Compile of sum1b.vhd failed with 1 errors.
# Compile of sum1b_tb.vhd failed with 1 errors.
# 2 compiles, 2 failed with 2 errors. 
# Compile of sum1b.vhd failed with 1 errors.
# Compile of sum1b.vhd failed with 1 errors.
# Compile of sum1b.vhd was successful.
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b.vhd was successful.
# Compile of sum1b.vhd was successful.
# Compile of sum1b.vhd was successful.
# Compile of sum1b_tb.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error. 
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b.vhd was successful.
# Compile of sum1b_tb.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error. 
# Compile of sum1b.vhd was successful.
# Compile of sum1b_tb.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error. 
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b.vhd was successful.
# Compile of sum1b_tb.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error. 
# reading /home/raxt/altera/13.1/modelsim_ase/linux/../modelsim.ini
# Loading project sum1b
# Compile of sum1b.vhd was successful.
# Compile of sum1b_tb.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error. 
# Compile of sum1b_tb.vhd failed with 2 errors.
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b_tb.vhd failed with 1 errors.
# Compile of sum1b.vhd was successful.
# Compile of sum1b_tb.vhd was successful.
# 2 compiles, 0 failed with no errors. 
vsim work.sum1b_tb
# vsim work.sum1b_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sum1b_tb(sum1b_tb_arq)
# Loading work.sum1b(sum1b_arq)
add wave -position insertpoint  \
sim:/sum1b_tb/a_tb \
sim:/sum1b_tb/b_tb \
sim:/sum1b_tb/ci_tb \
sim:/sum1b_tb/s_tb \
sim:/sum1b_tb/co_tb
run -all
# Compile of sum1b.vhd was successful.
# Compile of sum1b_tb.vhd was successful.
# 2 compiles, 0 failed with no errors. 
restart
# Loading work.sum1b_tb(sum1b_tb_arq)
# Loading work.sum1b(sum1b_arq)
run
# Compile of sum1b.vhd was successful.
# Compile of sum1b_tb.vhd was successful.
# 2 compiles, 0 failed with no errors. 
restart
# Loading work.sum1b_tb(sum1b_tb_arq)
# Loading work.sum1b(sum1b_arq)
run
# Compile of sum1b.vhd was successful.
# Compile of sum1b_tb.vhd was successful.
# 2 compiles, 0 failed with no errors. 
restart
# Loading work.sum1b_tb(sum1b_tb_arq)
# Loading work.sum1b(sum1b_arq)
run
# Compile of sum1b_tb.vhd was successful.
restart
# Loading work.sum1b_tb(sum1b_tb_arq)
run
quit -sim
quit
