// Seed: 873388655
module module_0 ();
  parameter id_1 = -1;
  parameter id_2 = id_1;
  wire id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    input  tri  id_3,
    output tri  id_4
);
  assign id_4 = 1;
  module_0 modCall_1 ();
  parameter id_6 = 1;
  assign id_4 = id_6 & "";
  assign id_0 = 1'b0;
endmodule
module module_2 (
    input tri0 id_0,
    input wand id_1
);
  id_3 :
  assert property (@(posedge id_3 ? -1'b0 : 1'b0) -1) id_3 = 1;
  module_0 modCall_1 ();
  logic id_4;
endmodule
