[2025-09-17 03:54:34] START suite=qualcomm_srv trace=srv88_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv88_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2828068 heartbeat IPC: 3.536 cumulative IPC: 3.536 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5448634 heartbeat IPC: 3.816 cumulative IPC: 3.671 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5448634 cumulative IPC: 3.671 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5448634 cumulative IPC: 3.671 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 11279941 heartbeat IPC: 1.715 cumulative IPC: 1.715 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 17086671 heartbeat IPC: 1.722 cumulative IPC: 1.719 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 22807274 heartbeat IPC: 1.748 cumulative IPC: 1.728 (Simulation time: 00 hr 04 min 05 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 28527954 heartbeat IPC: 1.748 cumulative IPC: 1.733 (Simulation time: 00 hr 05 min 04 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 34210716 heartbeat IPC: 1.76 cumulative IPC: 1.738 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 39923876 heartbeat IPC: 1.75 cumulative IPC: 1.74 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 45721495 heartbeat IPC: 1.725 cumulative IPC: 1.738 (Simulation time: 00 hr 07 min 51 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 51575383 heartbeat IPC: 1.708 cumulative IPC: 1.734 (Simulation time: 00 hr 08 min 50 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv88_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 57328051 heartbeat IPC: 1.738 cumulative IPC: 1.735 (Simulation time: 00 hr 09 min 47 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 57620931 cumulative IPC: 1.735 (Simulation time: 00 hr 10 min 47 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 57620931 cumulative IPC: 1.735 (Simulation time: 00 hr 10 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv88_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.735 instructions: 100000001 cycles: 57620931
CPU 0 Branch Prediction Accuracy: 96.69% MPKI: 5.684 Average ROB Occupancy at Mispredict: 66.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00156
BRANCH_INDIRECT: 0.06117
BRANCH_CONDITIONAL: 5.292
BRANCH_DIRECT_CALL: 0.00384
BRANCH_INDIRECT_CALL: 0.3041
BRANCH_RETURN: 0.02181


====Backend Stall Breakdown====
ROB_STALL: 385826
LQ_STALL: 0
SQ_STALL: 48288


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 189.075
REPLAY_LOAD: 58.22041
NON_REPLAY_LOAD: 20.620808

== Total ==
ADDR_TRANS: 30252
REPLAY_LOAD: 28528
NON_REPLAY_LOAD: 327046

== Counts ==
ADDR_TRANS: 160
REPLAY_LOAD: 490
NON_REPLAY_LOAD: 15860

cpu0->cpu0_STLB TOTAL        ACCESS:    2201703 HIT:    2190114 MISS:      11589 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2201703 HIT:    2190114 MISS:      11589 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 256.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9035072 HIT:    8657716 MISS:     377356 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8450791 HIT:    8147790 MISS:     303001 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     107841 HIT:      57817 MISS:      50024 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     450828 HIT:     449340 MISS:       1488 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25612 HIT:       2769 MISS:      22843 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.13 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17217343 HIT:    6344023 MISS:   10873320 MSHR_MERGE:    3161999
cpu0->cpu0_L1I LOAD         ACCESS:   17217343 HIT:    6344023 MISS:   10873320 MSHR_MERGE:    3161999
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26965626 HIT:   25491287 MISS:    1474339 MSHR_MERGE:     601416
cpu0->cpu0_L1D LOAD         ACCESS:   14737366 HIT:   13585937 MISS:    1151429 MSHR_MERGE:     411960
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12201001 HIT:   11904487 MISS:     296514 MSHR_MERGE:     188672
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27259 HIT:        863 MISS:      26396 MSHR_MERGE:        784
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 28.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13889993 HIT:   11177993 MISS:    2712000 MSHR_MERGE:    1503783
cpu0->cpu0_ITLB LOAD         ACCESS:   13889993 HIT:   11177993 MISS:    2712000 MSHR_MERGE:    1503783
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.069 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25242125 HIT:   23729870 MISS:    1512255 MSHR_MERGE:     518769
cpu0->cpu0_DTLB LOAD         ACCESS:   25242125 HIT:   23729870 MISS:    1512255 MSHR_MERGE:     518769
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.887 cycles
cpu0->LLC TOTAL        ACCESS:     581645 HIT:     526861 MISS:      54784 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     303001 HIT:     271342 MISS:      31659 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      50024 HIT:      39646 MISS:      10378 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     205777 HIT:     205336 MISS:        441 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22843 HIT:      10537 MISS:      12306 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.42 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1020
  ROW_BUFFER_MISS:      53300
  AVG DBUS CONGESTED CYCLE: 5.179
Channel 0 WQ ROW_BUFFER_HIT:       1079
  ROW_BUFFER_MISS:      13224
  FULL:          0
Channel 0 REFRESHES ISSUED:       4801

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1020759       157209        72340        13264
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          236          383          557
  STLB miss resolved @ L2C                0          124          337         1046         3155
  STLB miss resolved @ LLC                0           78          962         2810         8026
  STLB miss resolved @ MEM                0            0          989         5556        11307

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             266054        39785      1791649         7305          133
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          100           82           50
  STLB miss resolved @ L2C                0           76          139           85            6
  STLB miss resolved @ LLC                0           20          133          253           36
  STLB miss resolved @ MEM                0            4           15           55          176
[2025-09-17 04:05:21] END   suite=qualcomm_srv trace=srv88_ap (rc=0)
