{
  "module_name": "pinctrl-meson-a1.c",
  "hash_id": "de0d6a47af7f862ab5ba985d07574dc0b1b23e8b06a2ce9bc5a67b56e321144c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/meson/pinctrl-meson-a1.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/gpio/meson-a1-gpio.h>\n#include \"pinctrl-meson.h\"\n#include \"pinctrl-meson-axg-pmx.h\"\n\nstatic const struct pinctrl_pin_desc meson_a1_periphs_pins[] = {\n\tMESON_PIN(GPIOP_0),\n\tMESON_PIN(GPIOP_1),\n\tMESON_PIN(GPIOP_2),\n\tMESON_PIN(GPIOP_3),\n\tMESON_PIN(GPIOP_4),\n\tMESON_PIN(GPIOP_5),\n\tMESON_PIN(GPIOP_6),\n\tMESON_PIN(GPIOP_7),\n\tMESON_PIN(GPIOP_8),\n\tMESON_PIN(GPIOP_9),\n\tMESON_PIN(GPIOP_10),\n\tMESON_PIN(GPIOP_11),\n\tMESON_PIN(GPIOP_12),\n\tMESON_PIN(GPIOB_0),\n\tMESON_PIN(GPIOB_1),\n\tMESON_PIN(GPIOB_2),\n\tMESON_PIN(GPIOB_3),\n\tMESON_PIN(GPIOB_4),\n\tMESON_PIN(GPIOB_5),\n\tMESON_PIN(GPIOB_6),\n\tMESON_PIN(GPIOX_0),\n\tMESON_PIN(GPIOX_1),\n\tMESON_PIN(GPIOX_2),\n\tMESON_PIN(GPIOX_3),\n\tMESON_PIN(GPIOX_4),\n\tMESON_PIN(GPIOX_5),\n\tMESON_PIN(GPIOX_6),\n\tMESON_PIN(GPIOX_7),\n\tMESON_PIN(GPIOX_8),\n\tMESON_PIN(GPIOX_9),\n\tMESON_PIN(GPIOX_10),\n\tMESON_PIN(GPIOX_11),\n\tMESON_PIN(GPIOX_12),\n\tMESON_PIN(GPIOX_13),\n\tMESON_PIN(GPIOX_14),\n\tMESON_PIN(GPIOX_15),\n\tMESON_PIN(GPIOX_16),\n\tMESON_PIN(GPIOF_0),\n\tMESON_PIN(GPIOF_1),\n\tMESON_PIN(GPIOF_2),\n\tMESON_PIN(GPIOF_3),\n\tMESON_PIN(GPIOF_4),\n\tMESON_PIN(GPIOF_5),\n\tMESON_PIN(GPIOF_6),\n\tMESON_PIN(GPIOF_7),\n\tMESON_PIN(GPIOF_8),\n\tMESON_PIN(GPIOF_9),\n\tMESON_PIN(GPIOF_10),\n\tMESON_PIN(GPIOF_11),\n\tMESON_PIN(GPIOF_12),\n\tMESON_PIN(GPIOA_0),\n\tMESON_PIN(GPIOA_1),\n\tMESON_PIN(GPIOA_2),\n\tMESON_PIN(GPIOA_3),\n\tMESON_PIN(GPIOA_4),\n\tMESON_PIN(GPIOA_5),\n\tMESON_PIN(GPIOA_6),\n\tMESON_PIN(GPIOA_7),\n\tMESON_PIN(GPIOA_8),\n\tMESON_PIN(GPIOA_9),\n\tMESON_PIN(GPIOA_10),\n\tMESON_PIN(GPIOA_11),\n};\n\n \nstatic const unsigned int psram_clkn_pins[]\t\t= { GPIOP_0 };\nstatic const unsigned int psram_clkp_pins[]\t\t= { GPIOP_1 };\nstatic const unsigned int psram_ce_n_pins[]\t\t= { GPIOP_2 };\nstatic const unsigned int psram_rst_n_pins[]\t\t= { GPIOP_3 };\nstatic const unsigned int psram_adq0_pins[]\t\t= { GPIOP_4 };\nstatic const unsigned int psram_adq1_pins[]\t\t= { GPIOP_5 };\nstatic const unsigned int psram_adq2_pins[]\t\t= { GPIOP_6 };\nstatic const unsigned int psram_adq3_pins[]\t\t= { GPIOP_7 };\nstatic const unsigned int psram_adq4_pins[]\t\t= { GPIOP_8 };\nstatic const unsigned int psram_adq5_pins[]\t\t= { GPIOP_9 };\nstatic const unsigned int psram_adq6_pins[]\t\t= { GPIOP_10 };\nstatic const unsigned int psram_adq7_pins[]\t\t= { GPIOP_11 };\nstatic const unsigned int psram_dqs_dm_pins[]\t\t= { GPIOP_12 };\n\n \nstatic const unsigned int sdcard_d0_b_pins[]\t\t= { GPIOB_0 };\nstatic const unsigned int sdcard_d1_b_pins[]\t\t= { GPIOB_1 };\nstatic const unsigned int sdcard_d2_b_pins[]\t\t= { GPIOB_2 };\nstatic const unsigned int sdcard_d3_b_pins[]\t\t= { GPIOB_3 };\nstatic const unsigned int sdcard_clk_b_pins[]\t\t= { GPIOB_4 };\nstatic const unsigned int sdcard_cmd_b_pins[]\t\t= { GPIOB_5 };\n\nstatic const unsigned int sdcard_d0_x_pins[]\t\t= { GPIOX_0 };\nstatic const unsigned int sdcard_d1_x_pins[]\t\t= { GPIOX_1 };\nstatic const unsigned int sdcard_d2_x_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int sdcard_d3_x_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int sdcard_clk_x_pins[]\t\t= { GPIOX_4 };\nstatic const unsigned int sdcard_cmd_x_pins[]\t\t= { GPIOX_5 };\n\n \nstatic const unsigned int spif_mo_pins[]\t\t= { GPIOB_0 };\nstatic const unsigned int spif_mi_pins[]\t\t= { GPIOB_1 };\nstatic const unsigned int spif_wp_n_pins[]\t\t= { GPIOB_2 };\nstatic const unsigned int spif_hold_n_pins[]\t\t= { GPIOB_3 };\nstatic const unsigned int spif_clk_pins[]\t\t= { GPIOB_4 };\nstatic const unsigned int spif_cs_pins[]\t\t= { GPIOB_5 };\n\n \nstatic const unsigned int i2c0_sck_f9_pins[]\t\t= { GPIOF_9 };\nstatic const unsigned int i2c0_sda_f10_pins[]\t\t= { GPIOF_10 };\nstatic const unsigned int i2c0_sck_f11_pins[]\t\t= { GPIOF_11 };\nstatic const unsigned int i2c0_sda_f12_pins[]\t\t= { GPIOF_12 };\n\n \nstatic const unsigned int i2c1_sda_x_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int i2c1_sck_x_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int i2c1_sda_a_pins[]\t\t= { GPIOA_10 };\nstatic const unsigned int i2c1_sck_a_pins[]\t\t= { GPIOA_11 };\n\n \nstatic const unsigned int i2c2_sck_x0_pins[]\t\t= { GPIOX_0 };\nstatic const unsigned int i2c2_sda_x1_pins[]\t\t= { GPIOX_1 };\nstatic const unsigned int i2c2_sck_x15_pins[]\t\t= { GPIOX_15 };\nstatic const unsigned int i2c2_sda_x16_pins[]\t\t= { GPIOX_16 };\nstatic const unsigned int i2c2_sck_a4_pins[]\t\t= { GPIOA_4 };\nstatic const unsigned int i2c2_sda_a5_pins[]\t\t= { GPIOA_5 };\nstatic const unsigned int i2c2_sck_a8_pins[]\t\t= { GPIOA_8 };\nstatic const unsigned int i2c2_sda_a9_pins[]\t\t= { GPIOA_9 };\n\n \nstatic const unsigned int i2c3_sck_f_pins[]\t\t= { GPIOF_4 };\nstatic const unsigned int i2c3_sda_f_pins[]\t\t= { GPIOF_5 };\nstatic const unsigned int i2c3_sck_x_pins[]\t\t= { GPIOX_11 };\nstatic const unsigned int i2c3_sda_x_pins[]\t\t= { GPIOX_12 };\n\n \nstatic const unsigned int i2c_slave_sck_a_pins[]\t= { GPIOA_10 };\nstatic const unsigned int i2c_slave_sda_a_pins[]\t= { GPIOA_11 };\nstatic const unsigned int i2c_slave_sck_f_pins[]\t= { GPIOF_11 };\nstatic const unsigned int i2c_slave_sda_f_pins[]\t= { GPIOF_12 };\n\n \nstatic const unsigned int uart_a_tx_pins[]\t\t= { GPIOX_11 };\nstatic const unsigned int uart_a_rx_pins[]\t\t= { GPIOX_12 };\nstatic const unsigned int uart_a_cts_pins[]\t\t= { GPIOX_13 };\nstatic const unsigned int uart_a_rts_pins[]\t\t= { GPIOX_14 };\n\n \nstatic const unsigned int uart_b_tx_x_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int uart_b_rx_x_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int uart_b_tx_f_pins[]\t\t= { GPIOF_0 };\nstatic const unsigned int uart_b_rx_f_pins[]\t\t= { GPIOF_1 };\n\n \nstatic const unsigned int uart_c_tx_x0_pins[]\t\t= { GPIOX_0 };\nstatic const unsigned int uart_c_rx_x1_pins[]\t\t= { GPIOX_1 };\nstatic const unsigned int uart_c_cts_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int uart_c_rts_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int uart_c_tx_x15_pins[]\t\t= { GPIOX_15 };\nstatic const unsigned int uart_c_rx_x16_pins[]\t\t= { GPIOX_16 };\n\n \nstatic const unsigned int pwm_a_x6_pins[]\t\t= { GPIOX_6 };\nstatic const unsigned int pwm_a_x7_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int pwm_a_f6_pins[]\t\t= { GPIOF_6 };\nstatic const unsigned int pwm_a_f10_pins[]\t\t= { GPIOF_10 };\nstatic const unsigned int pwm_a_a_pins[]\t\t= { GPIOA_5 };\n\n \nstatic const unsigned int pwm_b_x_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int pwm_b_f_pins[]\t\t= { GPIOF_7 };\nstatic const unsigned int pwm_b_a_pins[]\t\t= { GPIOA_11 };\n\n \nstatic const unsigned int pwm_c_x_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int pwm_c_f3_pins[]\t\t= { GPIOF_3 };\nstatic const unsigned int pwm_c_f8_pins[]\t\t= { GPIOF_8 };\nstatic const unsigned int pwm_c_a_pins[]\t\t= { GPIOA_10 };\n\n \nstatic const unsigned int pwm_d_x10_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int pwm_d_x13_pins[]\t\t= { GPIOX_13 };\nstatic const unsigned int pwm_d_x15_pins[]\t\t= { GPIOX_15 };\nstatic const unsigned int pwm_d_f_pins[]\t\t= { GPIOF_11 };\n\n \nstatic const unsigned int pwm_e_p_pins[]\t\t= { GPIOP_3 };\nstatic const unsigned int pwm_e_x2_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int pwm_e_x14_pins[]\t\t= { GPIOX_14 };\nstatic const unsigned int pwm_e_x16_pins[]\t\t= { GPIOX_16 };\nstatic const unsigned int pwm_e_f_pins[]\t\t= { GPIOF_3 };\nstatic const unsigned int pwm_e_a_pins[]\t\t= { GPIOA_0 };\n\n \nstatic const unsigned int pwm_f_b_pins[]\t\t= { GPIOB_6 };\nstatic const unsigned int pwm_f_x_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int pwm_f_f4_pins[]\t\t= { GPIOF_4 };\nstatic const unsigned int pwm_f_f12_pins[]\t\t= { GPIOF_12 };\n\n \nstatic const unsigned int pwm_a_hiz_f8_pins[]\t\t= { GPIOF_8 };\nstatic const unsigned int pwm_a_hiz_f10_pins[]\t\t= { GPIOF_10 };\nstatic const unsigned int pmw_a_hiz_f6_pins[]\t\t= { GPIOF_6 };\n\n \nstatic const unsigned int pwm_b_hiz_pins[]\t\t= { GPIOF_7 };\n\n \nstatic const unsigned int pwm_c_hiz_pins[]\t\t= { GPIOF_8 };\n\n \nstatic const unsigned int tdm_a_dout1_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int tdm_a_dout0_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int tdm_a_fs_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int tdm_a_sclk_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int tdm_a_din1_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int tdm_a_din0_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int tdm_a_slv_fs_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int tdm_a_slv_sclk_pins[]\t\t= { GPIOX_10 };\n\n \nstatic const unsigned int spi_a_mosi_x2_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int spi_a_ss0_x3_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int spi_a_sclk_x4_pins[]\t\t= { GPIOX_4 };\nstatic const unsigned int spi_a_miso_x5_pins[]\t\t= { GPIOX_5 };\nstatic const unsigned int spi_a_mosi_x7_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int spi_a_miso_x8_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int spi_a_ss0_x9_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int spi_a_sclk_x10_pins[]\t\t= { GPIOX_10 };\n\nstatic const unsigned int spi_a_mosi_a_pins[]\t\t= { GPIOA_6 };\nstatic const unsigned int spi_a_miso_a_pins[]\t\t= { GPIOA_7 };\nstatic const unsigned int spi_a_ss0_a_pins[]\t\t= { GPIOA_8 };\nstatic const unsigned int spi_a_sclk_a_pins[]\t\t= { GPIOA_9 };\n\n \nstatic const unsigned int pdm_din0_x_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int pdm_din1_x_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int pdm_din2_x_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int pdm_dclk_x_pins[]\t\t= { GPIOX_10 };\n\nstatic const unsigned int pdm_din2_a_pins[]\t\t= { GPIOA_6 };\nstatic const unsigned int pdm_din1_a_pins[]\t\t= { GPIOA_7 };\nstatic const unsigned int pdm_din0_a_pins[]\t\t= { GPIOA_8 };\nstatic const unsigned int pdm_dclk_pins[]\t\t= { GPIOA_9 };\n\n \nstatic const unsigned int gen_clk_x_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int gen_clk_f8_pins[]\t\t= { GPIOF_8 };\nstatic const unsigned int gen_clk_f10_pins[]\t\t= { GPIOF_10 };\nstatic const unsigned int gen_clk_a_pins[]\t\t= { GPIOA_11 };\n\n \nstatic const unsigned int jtag_a_clk_pins[]\t\t= { GPIOF_4 };\nstatic const unsigned int jtag_a_tms_pins[]\t\t= { GPIOF_5 };\nstatic const unsigned int jtag_a_tdi_pins[]\t\t= { GPIOF_6 };\nstatic const unsigned int jtag_a_tdo_pins[]\t\t= { GPIOF_7 };\n\n \nstatic const unsigned int clk_32k_in_pins[]\t\t= { GPIOF_2 };\n\n \nstatic const unsigned int remote_input_f_pins[]\t\t= { GPIOF_3 };\nstatic const unsigned int remote_input_a_pins[]\t\t= { GPIOA_11 };\n\n \nstatic const unsigned int remote_out_pins[]\t\t= { GPIOF_5 };\n\n \nstatic const unsigned int spdif_in_f6_pins[]\t\t= { GPIOF_6 };\nstatic const unsigned int spdif_in_f7_pins[]\t\t= { GPIOF_7 };\n\n \nstatic const unsigned int swclk_pins[]\t\t\t= { GPIOF_4 };\nstatic const unsigned int swdio_pins[]\t\t\t= { GPIOF_5 };\n\n \nstatic const unsigned int clk25_pins[]\t\t\t= { GPIOF_10 };\n\n \nstatic const unsigned int cec_a_pins[]\t\t\t= { GPIOF_2 };\n\n \nstatic const unsigned int cec_b_pins[]\t\t\t= { GPIOF_2 };\n\n \nstatic const unsigned int clk12_24_pins[]\t\t= { GPIOF_10 };\n\n \nstatic const unsigned int mclk_0_pins[]\t\t\t= { GPIOA_0 };\n\n \nstatic const unsigned int tdm_b_sclk_pins[]\t\t= { GPIOA_1 };\nstatic const unsigned int tdm_b_fs_pins[]\t\t= { GPIOA_2 };\nstatic const unsigned int tdm_b_dout0_pins[]\t\t= { GPIOA_3 };\nstatic const unsigned int tdm_b_dout1_pins[]\t\t= { GPIOA_4 };\nstatic const unsigned int tdm_b_dout2_pins[]\t\t= { GPIOA_5 };\nstatic const unsigned int tdm_b_dout3_pins[]\t\t= { GPIOA_6 };\nstatic const unsigned int tdm_b_dout4_pins[]\t\t= { GPIOA_7 };\nstatic const unsigned int tdm_b_dout5_pins[]\t\t= { GPIOA_8 };\nstatic const unsigned int tdm_b_slv_sclk_pins[]\t\t= { GPIOA_5 };\nstatic const unsigned int tdm_b_slv_fs_pins[]\t\t= { GPIOA_6 };\nstatic const unsigned int tdm_b_din0_pins[]\t\t= { GPIOA_7 };\nstatic const unsigned int tdm_b_din1_pins[]\t\t= { GPIOA_8 };\nstatic const unsigned int tdm_b_din2_pins[]\t\t= { GPIOA_9 };\n\n \nstatic const unsigned int mclk_vad_pins[]\t\t= { GPIOA_0 };\n\n \nstatic const unsigned int tdm_vad_sclk_a1_pins[]\t= { GPIOA_1 };\nstatic const unsigned int tdm_vad_fs_a2_pins[]\t\t= { GPIOA_2 };\nstatic const unsigned int tdm_vad_sclk_a5_pins[]\t= { GPIOA_5 };\nstatic const unsigned int tdm_vad_fs_a6_pins[]\t\t= { GPIOA_6 };\n\n \nstatic const unsigned int tst_out0_pins[]\t\t= { GPIOA_0 };\nstatic const unsigned int tst_out1_pins[]\t\t= { GPIOA_1 };\nstatic const unsigned int tst_out2_pins[]\t\t= { GPIOA_2 };\nstatic const unsigned int tst_out3_pins[]\t\t= { GPIOA_3 };\nstatic const unsigned int tst_out4_pins[]\t\t= { GPIOA_4 };\nstatic const unsigned int tst_out5_pins[]\t\t= { GPIOA_5 };\nstatic const unsigned int tst_out6_pins[]\t\t= { GPIOA_6 };\nstatic const unsigned int tst_out7_pins[]\t\t= { GPIOA_7 };\nstatic const unsigned int tst_out8_pins[]\t\t= { GPIOA_8 };\nstatic const unsigned int tst_out9_pins[]\t\t= { GPIOA_9 };\nstatic const unsigned int tst_out10_pins[]\t\t= { GPIOA_10 };\nstatic const unsigned int tst_out11_pins[]\t\t= { GPIOA_11 };\n\n \nstatic const unsigned int mute_key_pins[]\t\t= { GPIOA_4 };\nstatic const unsigned int mute_en_pins[]\t\t= { GPIOA_5 };\n\nstatic struct meson_pmx_group meson_a1_periphs_groups[] = {\n\tGPIO_GROUP(GPIOP_0),\n\tGPIO_GROUP(GPIOP_1),\n\tGPIO_GROUP(GPIOP_2),\n\tGPIO_GROUP(GPIOP_3),\n\tGPIO_GROUP(GPIOP_4),\n\tGPIO_GROUP(GPIOP_5),\n\tGPIO_GROUP(GPIOP_6),\n\tGPIO_GROUP(GPIOP_7),\n\tGPIO_GROUP(GPIOP_8),\n\tGPIO_GROUP(GPIOP_9),\n\tGPIO_GROUP(GPIOP_10),\n\tGPIO_GROUP(GPIOP_11),\n\tGPIO_GROUP(GPIOP_12),\n\tGPIO_GROUP(GPIOB_0),\n\tGPIO_GROUP(GPIOB_1),\n\tGPIO_GROUP(GPIOB_2),\n\tGPIO_GROUP(GPIOB_3),\n\tGPIO_GROUP(GPIOB_4),\n\tGPIO_GROUP(GPIOB_5),\n\tGPIO_GROUP(GPIOB_6),\n\tGPIO_GROUP(GPIOX_0),\n\tGPIO_GROUP(GPIOX_1),\n\tGPIO_GROUP(GPIOX_2),\n\tGPIO_GROUP(GPIOX_3),\n\tGPIO_GROUP(GPIOX_4),\n\tGPIO_GROUP(GPIOX_5),\n\tGPIO_GROUP(GPIOX_6),\n\tGPIO_GROUP(GPIOX_7),\n\tGPIO_GROUP(GPIOX_8),\n\tGPIO_GROUP(GPIOX_9),\n\tGPIO_GROUP(GPIOX_10),\n\tGPIO_GROUP(GPIOX_11),\n\tGPIO_GROUP(GPIOX_12),\n\tGPIO_GROUP(GPIOX_13),\n\tGPIO_GROUP(GPIOX_14),\n\tGPIO_GROUP(GPIOX_15),\n\tGPIO_GROUP(GPIOX_16),\n\tGPIO_GROUP(GPIOF_0),\n\tGPIO_GROUP(GPIOF_1),\n\tGPIO_GROUP(GPIOF_2),\n\tGPIO_GROUP(GPIOF_3),\n\tGPIO_GROUP(GPIOF_4),\n\tGPIO_GROUP(GPIOF_5),\n\tGPIO_GROUP(GPIOF_6),\n\tGPIO_GROUP(GPIOF_7),\n\tGPIO_GROUP(GPIOF_8),\n\tGPIO_GROUP(GPIOF_9),\n\tGPIO_GROUP(GPIOF_10),\n\tGPIO_GROUP(GPIOF_11),\n\tGPIO_GROUP(GPIOF_12),\n\tGPIO_GROUP(GPIOA_0),\n\tGPIO_GROUP(GPIOA_1),\n\tGPIO_GROUP(GPIOA_2),\n\tGPIO_GROUP(GPIOA_3),\n\tGPIO_GROUP(GPIOA_4),\n\tGPIO_GROUP(GPIOA_5),\n\tGPIO_GROUP(GPIOA_6),\n\tGPIO_GROUP(GPIOA_7),\n\tGPIO_GROUP(GPIOA_8),\n\tGPIO_GROUP(GPIOA_9),\n\tGPIO_GROUP(GPIOA_10),\n\tGPIO_GROUP(GPIOA_11),\n\n\t \n\tGROUP(psram_clkn,\t\t1),\n\tGROUP(psram_clkp,\t\t1),\n\tGROUP(psram_ce_n,\t\t1),\n\tGROUP(psram_rst_n,\t\t1),\n\tGROUP(psram_adq0,\t\t1),\n\tGROUP(psram_adq1,\t\t1),\n\tGROUP(psram_adq2,\t\t1),\n\tGROUP(psram_adq3,\t\t1),\n\tGROUP(psram_adq4,\t\t1),\n\tGROUP(psram_adq5,\t\t1),\n\tGROUP(psram_adq6,\t\t1),\n\tGROUP(psram_adq7,\t\t1),\n\tGROUP(psram_dqs_dm,\t\t1),\n\n\t \n\tGROUP(pwm_e_p,\t\t\t2),\n\n\t \n\tGROUP(spif_mo,\t\t\t1),\n\tGROUP(spif_mi,\t\t\t1),\n\tGROUP(spif_wp_n,\t\t1),\n\tGROUP(spif_hold_n,\t\t1),\n\tGROUP(spif_clk,\t\t\t1),\n\tGROUP(spif_cs,\t\t\t1),\n\tGROUP(pwm_f_b,\t\t\t1),\n\n\t \n\tGROUP(sdcard_d0_b,\t\t2),\n\tGROUP(sdcard_d1_b,\t\t2),\n\tGROUP(sdcard_d2_b,\t\t2),\n\tGROUP(sdcard_d3_b,\t\t2),\n\tGROUP(sdcard_clk_b,\t\t2),\n\tGROUP(sdcard_cmd_b,\t\t2),\n\n\t \n\tGROUP(sdcard_d0_x,\t\t1),\n\tGROUP(sdcard_d1_x,\t\t1),\n\tGROUP(sdcard_d2_x,\t\t1),\n\tGROUP(sdcard_d3_x,\t\t1),\n\tGROUP(sdcard_clk_x,\t\t1),\n\tGROUP(sdcard_cmd_x,\t\t1),\n\tGROUP(pwm_a_x6,\t\t\t1),\n\tGROUP(tdm_a_dout1,\t\t1),\n\tGROUP(tdm_a_dout0,\t\t1),\n\tGROUP(tdm_a_fs,\t\t\t1),\n\tGROUP(tdm_a_sclk,\t\t1),\n\tGROUP(uart_a_tx,\t\t1),\n\tGROUP(uart_a_rx,\t\t1),\n\tGROUP(uart_a_cts,\t\t1),\n\tGROUP(uart_a_rts,\t\t1),\n\tGROUP(pwm_d_x15,\t\t1),\n\tGROUP(pwm_e_x16,\t\t1),\n\n\t \n\tGROUP(i2c2_sck_x0,\t\t2),\n\tGROUP(i2c2_sda_x1,\t\t2),\n\tGROUP(spi_a_mosi_x2,\t\t2),\n\tGROUP(spi_a_ss0_x3,\t\t2),\n\tGROUP(spi_a_sclk_x4,\t\t2),\n\tGROUP(spi_a_miso_x5,\t\t2),\n\tGROUP(tdm_a_din1,\t\t2),\n\tGROUP(tdm_a_din0,\t\t2),\n\tGROUP(tdm_a_slv_fs,\t\t2),\n\tGROUP(tdm_a_slv_sclk,\t\t2),\n\tGROUP(i2c3_sck_x,\t\t2),\n\tGROUP(i2c3_sda_x,\t\t2),\n\tGROUP(pwm_d_x13,\t\t2),\n\tGROUP(pwm_e_x14,\t\t2),\n\tGROUP(i2c2_sck_x15,\t\t2),\n\tGROUP(i2c2_sda_x16,\t\t2),\n\n\t \n\tGROUP(uart_c_tx_x0,\t\t3),\n\tGROUP(uart_c_rx_x1,\t\t3),\n\tGROUP(uart_c_cts,\t\t3),\n\tGROUP(uart_c_rts,\t\t3),\n\tGROUP(pdm_din0_x,\t\t3),\n\tGROUP(pdm_din1_x,\t\t3),\n\tGROUP(pdm_din2_x,\t\t3),\n\tGROUP(pdm_dclk_x,\t\t3),\n\tGROUP(uart_c_tx_x15,\t\t3),\n\tGROUP(uart_c_rx_x16,\t\t3),\n\n\t \n\tGROUP(pwm_e_x2,\t\t\t4),\n\tGROUP(pwm_f_x,\t\t\t4),\n\tGROUP(spi_a_mosi_x7,\t\t4),\n\tGROUP(spi_a_miso_x8,\t\t4),\n\tGROUP(spi_a_ss0_x9,\t\t4),\n\tGROUP(spi_a_sclk_x10,\t\t4),\n\n\t \n\tGROUP(uart_b_tx_x,\t\t5),\n\tGROUP(uart_b_rx_x,\t\t5),\n\tGROUP(i2c1_sda_x,\t\t5),\n\tGROUP(i2c1_sck_x,\t\t5),\n\n\t \n\tGROUP(pwm_a_x7,\t\t\t6),\n\tGROUP(pwm_b_x,\t\t\t6),\n\tGROUP(pwm_c_x,\t\t\t6),\n\tGROUP(pwm_d_x10,\t\t6),\n\n\t \n\tGROUP(gen_clk_x,\t\t7),\n\n\t \n\tGROUP(uart_b_tx_f,\t\t1),\n\tGROUP(uart_b_rx_f,\t\t1),\n\tGROUP(remote_input_f,\t\t1),\n\tGROUP(jtag_a_clk,\t\t1),\n\tGROUP(jtag_a_tms,\t\t1),\n\tGROUP(jtag_a_tdi,\t\t1),\n\tGROUP(jtag_a_tdo,\t\t1),\n\tGROUP(gen_clk_f8,\t\t1),\n\tGROUP(pwm_a_f10,\t\t1),\n\tGROUP(i2c0_sck_f11,\t\t1),\n\tGROUP(i2c0_sda_f12,\t\t1),\n\n\t \n\tGROUP(clk_32k_in,\t\t2),\n\tGROUP(pwm_e_f,\t\t\t2),\n\tGROUP(pwm_f_f4,\t\t\t2),\n\tGROUP(remote_out,\t\t2),\n\tGROUP(spdif_in_f6,\t\t2),\n\tGROUP(spdif_in_f7,\t\t2),\n\tGROUP(pwm_a_hiz_f8,\t\t2),\n\tGROUP(pwm_a_hiz_f10,\t\t2),\n\tGROUP(pwm_d_f,\t\t\t2),\n\tGROUP(pwm_f_f12,\t\t2),\n\n\t \n\tGROUP(pwm_c_f3,\t\t\t3),\n\tGROUP(swclk,\t\t\t3),\n\tGROUP(swdio,\t\t\t3),\n\tGROUP(pwm_a_f6,\t\t\t3),\n\tGROUP(pwm_b_f,\t\t\t3),\n\tGROUP(pwm_c_f8,\t\t\t3),\n\tGROUP(clk25,\t\t\t3),\n\tGROUP(i2c_slave_sck_f,\t\t3),\n\tGROUP(i2c_slave_sda_f,\t\t3),\n\n\t \n\tGROUP(cec_a,\t\t\t4),\n\tGROUP(i2c3_sck_f,\t\t4),\n\tGROUP(i2c3_sda_f,\t\t4),\n\tGROUP(pmw_a_hiz_f6,\t\t4),\n\tGROUP(pwm_b_hiz,\t\t4),\n\tGROUP(pwm_c_hiz,\t\t4),\n\tGROUP(i2c0_sck_f9,\t\t4),\n\tGROUP(i2c0_sda_f10,\t\t4),\n\n\t \n\tGROUP(cec_b,\t\t\t5),\n\tGROUP(clk12_24,\t\t\t5),\n\n\t \n\tGROUP(gen_clk_f10,\t\t7),\n\n\t \n\tGROUP(mclk_0,\t\t\t1),\n\tGROUP(tdm_b_sclk,\t\t1),\n\tGROUP(tdm_b_fs,\t\t\t1),\n\tGROUP(tdm_b_dout0,\t\t1),\n\tGROUP(tdm_b_dout1,\t\t1),\n\tGROUP(tdm_b_dout2,\t\t1),\n\tGROUP(tdm_b_dout3,\t\t1),\n\tGROUP(tdm_b_dout4,\t\t1),\n\tGROUP(tdm_b_dout5,\t\t1),\n\tGROUP(remote_input_a,\t\t1),\n\n\t \n\tGROUP(pwm_e_a,\t\t\t2),\n\tGROUP(tdm_b_slv_sclk,\t\t2),\n\tGROUP(tdm_b_slv_fs,\t\t2),\n\tGROUP(tdm_b_din0,\t\t2),\n\tGROUP(tdm_b_din1,\t\t2),\n\tGROUP(tdm_b_din2,\t\t2),\n\tGROUP(i2c1_sda_a,\t\t2),\n\tGROUP(i2c1_sck_a,\t\t2),\n\n\t \n\tGROUP(i2c2_sck_a4,\t\t3),\n\tGROUP(i2c2_sda_a5,\t\t3),\n\tGROUP(pdm_din2_a,\t\t3),\n\tGROUP(pdm_din1_a,\t\t3),\n\tGROUP(pdm_din0_a,\t\t3),\n\tGROUP(pdm_dclk,\t\t\t3),\n\tGROUP(pwm_c_a,\t\t\t3),\n\tGROUP(pwm_b_a,\t\t\t3),\n\n\t \n\tGROUP(pwm_a_a,\t\t\t4),\n\tGROUP(spi_a_mosi_a,\t\t4),\n\tGROUP(spi_a_miso_a,\t\t4),\n\tGROUP(spi_a_ss0_a,\t\t4),\n\tGROUP(spi_a_sclk_a,\t\t4),\n\tGROUP(i2c_slave_sck_a,\t\t4),\n\tGROUP(i2c_slave_sda_a,\t\t4),\n\n\t \n\tGROUP(mclk_vad,\t\t\t5),\n\tGROUP(tdm_vad_sclk_a1,\t\t5),\n\tGROUP(tdm_vad_fs_a2,\t\t5),\n\tGROUP(tdm_vad_sclk_a5,\t\t5),\n\tGROUP(tdm_vad_fs_a6,\t\t5),\n\tGROUP(i2c2_sck_a8,\t\t5),\n\tGROUP(i2c2_sda_a9,\t\t5),\n\n\t \n\tGROUP(tst_out0,\t\t\t6),\n\tGROUP(tst_out1,\t\t\t6),\n\tGROUP(tst_out2,\t\t\t6),\n\tGROUP(tst_out3,\t\t\t6),\n\tGROUP(tst_out4,\t\t\t6),\n\tGROUP(tst_out5,\t\t\t6),\n\tGROUP(tst_out6,\t\t\t6),\n\tGROUP(tst_out7,\t\t\t6),\n\tGROUP(tst_out8,\t\t\t6),\n\tGROUP(tst_out9,\t\t\t6),\n\tGROUP(tst_out10,\t\t6),\n\tGROUP(tst_out11,\t\t6),\n\n\t \n\tGROUP(mute_key,\t\t\t7),\n\tGROUP(mute_en,\t\t\t7),\n\tGROUP(gen_clk_a,\t\t7),\n};\n\nstatic const char * const gpio_periphs_groups[] = {\n\t\"GPIOP_0\", \"GPIOP_1\", \"GPIOP_2\", \"GPIOP_3\", \"GPIOP_4\",\n\t\"GPIOP_5\", \"GPIOP_6\", \"GPIOP_7\", \"GPIOP_8\", \"GPIOP_9\",\n\t\"GPIOP_10\", \"GPIOP_11\", \"GPIOP_12\",\n\n\t\"GPIOB_0\", \"GPIOB_1\", \"GPIOB_2\", \"GPIOB_3\", \"GPIOB_4\",\n\t\"GPIOB_5\", \"GPIOB_6\",\n\n\t\"GPIOX_0\", \"GPIOX_1\", \"GPIOX_2\", \"GPIOX_3\", \"GPIOX_4\",\n\t\"GPIOX_5\", \"GPIOX_6\", \"GPIOX_7\", \"GPIOX_8\", \"GPIOX_9\",\n\t\"GPIOX_10\", \"GPIOX_11\", \"GPIOX_12\", \"GPIOX_13\", \"GPIOX_14\",\n\t\"GPIOX_15\", \"GPIOX_16\",\n\n\t\"GPIOF_0\", \"GPIOF_1\", \"GPIOF_2\", \"GPIOF_3\", \"GPIOF_4\",\n\t\"GPIOF_5\", \"GPIOF_6\", \"GPIOF_7\", \"GPIOF_8\", \"GPIOF_9\",\n\t\"GPIOF_10\", \"GPIOF_11\", \"GPIOF_12\",\n\n\t\"GPIOA_0\", \"GPIOA_1\", \"GPIOA_2\", \"GPIOA_3\", \"GPIOA_4\",\n\t\"GPIOA_5\", \"GPIOA_6\", \"GPIOA_7\", \"GPIOA_8\", \"GPIOA_9\",\n\t\"GPIOA_10\", \"GPIOA_11\",\n};\n\nstatic const char * const psram_groups[] = {\n\t\"psram_clkn\", \"psram_clkp\", \"psram_ce_n\", \"psram_rst_n\", \"psram_adq0\",\n\t\"psram_adq1\", \"psram_adq2\", \"psram_adq3\", \"psram_adq4\", \"psram_adq5\",\n\t\"psram_adq6\", \"psram_adq7\", \"psram_dqs_dm\",\n};\n\nstatic const char * const pwm_a_groups[] = {\n\t\"pwm_a_x6\", \"pwm_a_x7\", \"pwm_a_f10\", \"pwm_a_f6\", \"pwm_a_a\",\n};\n\nstatic const char * const pwm_b_groups[] = {\n\t\"pwm_b_x\", \"pwm_b_f\", \"pwm_b_a\",\n};\n\nstatic const char * const pwm_c_groups[] = {\n\t\"pwm_c_x\", \"pwm_c_f3\", \"pwm_c_f8\", \"pwm_c_a\",\n};\n\nstatic const char * const pwm_d_groups[] = {\n\t\"pwm_d_x15\", \"pwm_d_x13\", \"pwm_d_x10\", \"pwm_d_f\",\n};\n\nstatic const char * const pwm_e_groups[] = {\n\t\"pwm_e_p\", \"pwm_e_x16\", \"pwm_e_x14\", \"pwm_e_x2\", \"pwm_e_f\",\n\t\"pwm_e_a\",\n};\n\nstatic const char * const pwm_f_groups[] = {\n\t\"pwm_f_b\", \"pwm_f_x\", \"pwm_f_f4\", \"pwm_f_f12\",\n};\n\nstatic const char * const pwm_a_hiz_groups[] = {\n\t\"pwm_a_hiz_f8\", \"pwm_a_hiz_f10\", \"pwm_a_hiz_f6\",\n};\n\nstatic const char * const pwm_b_hiz_groups[] = {\n\t\"pwm_b_hiz\",\n};\n\nstatic const char * const pwm_c_hiz_groups[] = {\n\t\"pwm_c_hiz\",\n};\n\nstatic const char * const spif_groups[] = {\n\t\"spif_mo\", \"spif_mi\", \"spif_wp_n\", \"spif_hold_n\", \"spif_clk\",\n\t\"spif_cs\",\n};\n\nstatic const char * const sdcard_groups[] = {\n\t\"sdcard_d0_b\", \"sdcard_d1_b\", \"sdcard_d2_b\", \"sdcard_d3_b\",\n\t\"sdcard_clk_b\", \"sdcard_cmd_b\",\n\n\t\"sdcard_d0_x\", \"sdcard_d1_x\", \"sdcard_d2_x\", \"sdcard_d3_x\",\n\t\"sdcard_clk_x\", \"sdcard_cmd_x\",\n};\n\nstatic const char * const tdm_a_groups[] = {\n\t\"tdm_a_din0\", \"tdm_a_din1\",  \"tdm_a_fs\", \"tdm_a_sclk\",\n\t\"tdm_a_slv_fs\", \"tdm_a_slv_sclk\", \"tdm_a_dout0\", \"tdm_a_dout1\",\n};\n\nstatic const char * const uart_a_groups[] = {\n\t\"uart_a_tx\", \"uart_a_rx\", \"uart_a_cts\", \"uart_a_rts\",\n};\n\nstatic const char * const uart_b_groups[] = {\n\t\"uart_b_tx_x\", \"uart_b_rx_x\", \"uart_b_tx_f\", \"uart_b_rx_f\",\n};\n\nstatic const char * const uart_c_groups[] = {\n\t\"uart_c_tx_x0\", \"uart_c_rx_x1\", \"uart_c_cts\", \"uart_c_rts\",\n\t\"uart_c_tx_x15\", \"uart_c_rx_x16\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0_sck_f11\", \"i2c0_sda_f12\", \"i2c0_sck_f9\", \"i2c0_sda_f10\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1_sda_x\", \"i2c1_sck_x\", \"i2c1_sda_a\", \"i2c1_sck_a\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2_sck_x0\", \"i2c2_sda_x1\", \"i2c2_sck_x15\", \"i2c2_sda_x16\",\n\t\"i2c2_sck_a4\", \"i2c2_sda_a5\", \"i2c2_sck_a8\", \"i2c2_sda_a9\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3_sck_x\", \"i2c3_sda_x\", \"i2c3_sck_f\", \"i2c3_sda_f\",\n};\n\nstatic const char * const spi_a_groups[] = {\n\t\"spi_a_mosi_x2\", \"spi_a_ss0_x3\", \"spi_a_sclk_x4\", \"spi_a_miso_x5\",\n\t\"spi_a_mosi_x7\", \"spi_a_miso_x8\", \"spi_a_ss0_x9\", \"spi_a_sclk_x10\",\n\n\t\"spi_a_mosi_a\", \"spi_a_miso_a\", \"spi_a_ss0_a\", \"spi_a_sclk_a\",\n};\n\nstatic const char * const pdm_groups[] = {\n\t\"pdm_din0_x\", \"pdm_din1_x\", \"pdm_din2_x\", \"pdm_dclk_x\", \"pdm_din2_a\",\n\t\"pdm_din1_a\", \"pdm_din0_a\", \"pdm_dclk\",\n};\n\nstatic const char * const gen_clk_groups[] = {\n\t\"gen_clk_x\", \"gen_clk_f8\", \"gen_clk_f10\", \"gen_clk_a\",\n};\n\nstatic const char * const remote_input_groups[] = {\n\t\"remote_input_f\",\n\t\"remote_input_a\",\n};\n\nstatic const char * const jtag_a_groups[] = {\n\t\"jtag_a_clk\", \"jtag_a_tms\", \"jtag_a_tdi\", \"jtag_a_tdo\",\n};\n\nstatic const char * const clk_32k_in_groups[] = {\n\t\"clk_32k_in\",\n};\n\nstatic const char * const remote_out_groups[] = {\n\t\"remote_out\",\n};\n\nstatic const char * const spdif_in_groups[] = {\n\t\"spdif_in_f6\", \"spdif_in_f7\",\n};\n\nstatic const char * const sw_groups[] = {\n\t\"swclk\", \"swdio\",\n};\n\nstatic const char * const clk25_groups[] = {\n\t\"clk_25\",\n};\n\nstatic const char * const cec_a_groups[] = {\n\t\"cec_a\",\n};\n\nstatic const char * const cec_b_groups[] = {\n\t\"cec_b\",\n};\n\nstatic const char * const clk12_24_groups[] = {\n\t\"clk12_24\",\n};\n\nstatic const char * const mclk_0_groups[] = {\n\t\"mclk_0\",\n};\n\nstatic const char * const tdm_b_groups[] = {\n\t\"tdm_b_din0\", \"tdm_b_din1\", \"tdm_b_din2\",\n\t\"tdm_b_sclk\", \"tdm_b_fs\", \"tdm_b_dout0\", \"tdm_b_dout1\",\n\t\"tdm_b_dout2\", \"tdm_b_dout3\", \"tdm_b_dout4\", \"tdm_b_dout5\",\n\t\"tdm_b_slv_sclk\", \"tdm_b_slv_fs\",\n};\n\nstatic const char * const mclk_vad_groups[] = {\n\t\"mclk_vad\",\n};\n\nstatic const char * const tdm_vad_groups[] = {\n\t\"tdm_vad_sclk_a1\", \"tdm_vad_fs_a2\", \"tdm_vad_sclk_a5\", \"tdm_vad_fs_a6\",\n};\n\nstatic const char * const tst_out_groups[] = {\n\t\"tst_out0\", \"tst_out1\", \"tst_out2\", \"tst_out3\",\n\t\"tst_out4\", \"tst_out5\", \"tst_out6\", \"tst_out7\",\n\t\"tst_out8\", \"tst_out9\", \"tst_out10\", \"tst_out11\",\n};\n\nstatic const char * const mute_groups[] = {\n\t\"mute_key\", \"mute_en\",\n};\n\nstatic struct meson_pmx_func meson_a1_periphs_functions[] = {\n\tFUNCTION(gpio_periphs),\n\tFUNCTION(psram),\n\tFUNCTION(pwm_a),\n\tFUNCTION(pwm_b),\n\tFUNCTION(pwm_c),\n\tFUNCTION(pwm_d),\n\tFUNCTION(pwm_e),\n\tFUNCTION(pwm_f),\n\tFUNCTION(pwm_a_hiz),\n\tFUNCTION(pwm_b_hiz),\n\tFUNCTION(pwm_c_hiz),\n\tFUNCTION(spif),\n\tFUNCTION(sdcard),\n\tFUNCTION(tdm_a),\n\tFUNCTION(uart_a),\n\tFUNCTION(uart_b),\n\tFUNCTION(uart_c),\n\tFUNCTION(i2c0),\n\tFUNCTION(i2c1),\n\tFUNCTION(i2c2),\n\tFUNCTION(i2c3),\n\tFUNCTION(spi_a),\n\tFUNCTION(pdm),\n\tFUNCTION(gen_clk),\n\tFUNCTION(remote_input),\n\tFUNCTION(jtag_a),\n\tFUNCTION(clk_32k_in),\n\tFUNCTION(remote_out),\n\tFUNCTION(spdif_in),\n\tFUNCTION(sw),\n\tFUNCTION(clk25),\n\tFUNCTION(cec_a),\n\tFUNCTION(cec_b),\n\tFUNCTION(clk12_24),\n\tFUNCTION(mclk_0),\n\tFUNCTION(tdm_b),\n\tFUNCTION(mclk_vad),\n\tFUNCTION(tdm_vad),\n\tFUNCTION(tst_out),\n\tFUNCTION(mute),\n};\n\nstatic struct meson_bank meson_a1_periphs_banks[] = {\n\t \n\tBANK_DS(\"P\",  GPIOP_0,  GPIOP_12,  0,  12, 0x3,  0,  0x4,  0,\n\t\t0x2,  0,  0x1,  0,  0x0,  0,  0x5,  0),\n\tBANK_DS(\"B\",  GPIOB_0,    GPIOB_6,   13,  19,  0x13,  0,  0x14,  0,\n\t\t0x12,  0,  0x11,  0,  0x10,  0,  0x15,  0),\n\tBANK_DS(\"X\",  GPIOX_0,    GPIOX_16,  20,  36,  0x23,  0,  0x24,  0,\n\t\t0x22,  0,  0x21,  0,  0x20,  0,  0x25,  0),\n\tBANK_DS(\"F\",  GPIOF_0,    GPIOF_12,  37,  49,  0x33,  0,  0x34,  0,\n\t\t0x32,  0,  0x31,  0,  0x30,  0,  0x35,  0),\n\tBANK_DS(\"A\",  GPIOA_0,    GPIOA_11,  50,  61,  0x43,  0,  0x44,  0,\n\t\t0x42,  0,  0x41,  0,  0x40,  0,  0x45,  0),\n};\n\nstatic struct meson_pmx_bank meson_a1_periphs_pmx_banks[] = {\n\t \n\tBANK_PMX(\"P\",    GPIOP_0, GPIOP_12, 0x0, 0),\n\tBANK_PMX(\"B\",    GPIOB_0, GPIOB_6,  0x2, 0),\n\tBANK_PMX(\"X\",    GPIOX_0, GPIOX_16, 0x3, 0),\n\tBANK_PMX(\"F\",    GPIOF_0, GPIOF_12, 0x6, 0),\n\tBANK_PMX(\"A\",    GPIOA_0, GPIOA_11, 0x8, 0),\n};\n\nstatic struct meson_axg_pmx_data meson_a1_periphs_pmx_banks_data = {\n\t.pmx_banks\t= meson_a1_periphs_pmx_banks,\n\t.num_pmx_banks\t= ARRAY_SIZE(meson_a1_periphs_pmx_banks),\n};\n\nstatic struct meson_pinctrl_data meson_a1_periphs_pinctrl_data = {\n\t.name\t\t= \"periphs-banks\",\n\t.pins\t\t= meson_a1_periphs_pins,\n\t.groups\t\t= meson_a1_periphs_groups,\n\t.funcs\t\t= meson_a1_periphs_functions,\n\t.banks\t\t= meson_a1_periphs_banks,\n\t.num_pins\t= ARRAY_SIZE(meson_a1_periphs_pins),\n\t.num_groups\t= ARRAY_SIZE(meson_a1_periphs_groups),\n\t.num_funcs\t= ARRAY_SIZE(meson_a1_periphs_functions),\n\t.num_banks\t= ARRAY_SIZE(meson_a1_periphs_banks),\n\t.pmx_ops\t= &meson_axg_pmx_ops,\n\t.pmx_data\t= &meson_a1_periphs_pmx_banks_data,\n\t.parse_dt\t= &meson_a1_parse_dt_extra,\n};\n\nstatic const struct of_device_id meson_a1_pinctrl_dt_match[] = {\n\t{\n\t\t.compatible = \"amlogic,meson-a1-periphs-pinctrl\",\n\t\t.data = &meson_a1_periphs_pinctrl_data,\n\t},\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, meson_a1_pinctrl_dt_match);\n\nstatic struct platform_driver meson_a1_pinctrl_driver = {\n\t.probe  = meson_pinctrl_probe,\n\t.driver = {\n\t\t.name\t= \"meson-a1-pinctrl\",\n\t\t.of_match_table = meson_a1_pinctrl_dt_match,\n\t},\n};\n\nmodule_platform_driver(meson_a1_pinctrl_driver);\nMODULE_LICENSE(\"Dual BSD/GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}