<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tfgg676-1" LaunchTime="1649052384">
  <File Type="VDS-TIMING-PB" Name="Md5Core_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Md5Core_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="Md5Core.dcp"/>
  <File Type="REPORTS-TCL" Name="Md5Core_reports.tcl"/>
  <File Type="PA-TCL" Name="Md5Core.tcl"/>
  <File Type="RDS-RDS" Name="Md5Core.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="Md5Core_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="Md5Core_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Md5Core_utilization_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../trunk/Md5Core.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Md5Core"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_AreaOptimized_high" Flow="Vivado Synthesis 2018">
      <Desc>Performs general area optimizations including changing the threshold for control set optimizations, forcing ternary adder implementation, applying lower thresholds for use of carry chain in comparators and also area optimized mux optimizations.</Desc>
    </StratHandle>
    <Step Id="synth_design">
      <Option Id="Directive">1</Option>
      <Option Id="ControlSetOptThreshold">1</Option>
    </Step>
  </Strategy>
</GenRun>
