{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 23:37:57 2010 " "Info: Processing started: Mon Aug 30 23:37:57 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off serial_1 -c serial_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serial_1 -c serial_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkbaud8x " "Info: Detected ripple clock \"clkbaud8x\" as buffer" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 31 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkbaud8x" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register key_entry2 register key_entry1 153.54 MHz 6.513 ns Internal " "Info: Clock \"clk\" has Internal fmax of 153.54 MHz between source register \"key_entry2\" and destination register \"key_entry1\" (period= 6.513 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.611 ns + Longest register register " "Info: + Longest register to register delay is 1.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_entry2 1 REG LCFF_X8_Y10_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y10_N17; Fanout = 20; REG Node = 'key_entry2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_entry2 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.822 ns) 1.611 ns key_entry1 2 REG LCFF_X9_Y10_N9 4 " "Info: 2: + IC(0.789 ns) + CELL(0.822 ns) = 1.611 ns; Loc. = LCFF_X9_Y10_N9; Fanout = 4; REG Node = 'key_entry1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { key_entry2 key_entry1 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.822 ns ( 51.02 % ) " "Info: Total cell delay = 0.822 ns ( 51.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.789 ns ( 48.98 % ) " "Info: Total interconnect delay = 0.789 ns ( 48.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { key_entry2 key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.611 ns" { key_entry2 {} key_entry1 {} } { 0.000ns 0.789ns } { 0.000ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.638 ns - Smallest " "Info: - Smallest clock skew is -4.638 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.813 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 2.813 ns key_entry1 3 REG LCFF_X9_Y10_N9 4 " "Info: 3: + IC(0.868 ns) + CELL(0.666 ns) = 2.813 ns; Loc. = LCFF_X9_Y10_N9; Fanout = 4; REG Node = 'key_entry1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clk~clkctrl key_entry1 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.20 % ) " "Info: Total cell delay = 1.806 ns ( 64.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 35.80 % ) " "Info: Total interconnect delay = 1.007 ns ( 35.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.139ns 0.868ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.451 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.970 ns) 3.614 ns clkbaud8x 2 REG LCFF_X13_Y5_N21 2 " "Info: 2: + IC(1.504 ns) + CELL(0.970 ns) = 3.614 ns; Loc. = LCFF_X13_Y5_N21; Fanout = 2; REG Node = 'clkbaud8x'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clkbaud8x } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.303 ns) + CELL(0.000 ns) 5.917 ns clkbaud8x~clkctrl 3 COMB CLKCTRL_G1 39 " "Info: 3: + IC(2.303 ns) + CELL(0.000 ns) = 5.917 ns; Loc. = CLKCTRL_G1; Fanout = 39; COMB Node = 'clkbaud8x~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { clkbaud8x clkbaud8x~clkctrl } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 7.451 ns key_entry2 4 REG LCFF_X8_Y10_N17 20 " "Info: 4: + IC(0.868 ns) + CELL(0.666 ns) = 7.451 ns; Loc. = LCFF_X8_Y10_N17; Fanout = 20; REG Node = 'key_entry2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.26 % ) " "Info: Total cell delay = 2.776 ns ( 37.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.675 ns ( 62.74 % ) " "Info: Total interconnect delay = 4.675 ns ( 62.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.504ns 2.303ns 0.868ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.139ns 0.868ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.504ns 2.303ns 0.868ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { key_entry2 key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.611 ns" { key_entry2 {} key_entry1 {} } { 0.000ns 0.789ns } { 0.000ns 0.822ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.139ns 0.868ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.504ns 2.303ns 0.868ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "key_entry1 key_entry2 clk 3.426 ns " "Info: Found hold time violation between source  pin or register \"key_entry1\" and destination pin or register \"key_entry2\" for clock \"clk\" (Hold time is 3.426 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.638 ns + Largest " "Info: + Largest clock skew is 4.638 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.451 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.970 ns) 3.614 ns clkbaud8x 2 REG LCFF_X13_Y5_N21 2 " "Info: 2: + IC(1.504 ns) + CELL(0.970 ns) = 3.614 ns; Loc. = LCFF_X13_Y5_N21; Fanout = 2; REG Node = 'clkbaud8x'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clkbaud8x } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.303 ns) + CELL(0.000 ns) 5.917 ns clkbaud8x~clkctrl 3 COMB CLKCTRL_G1 39 " "Info: 3: + IC(2.303 ns) + CELL(0.000 ns) = 5.917 ns; Loc. = CLKCTRL_G1; Fanout = 39; COMB Node = 'clkbaud8x~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { clkbaud8x clkbaud8x~clkctrl } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 7.451 ns key_entry2 4 REG LCFF_X8_Y10_N17 20 " "Info: 4: + IC(0.868 ns) + CELL(0.666 ns) = 7.451 ns; Loc. = LCFF_X8_Y10_N17; Fanout = 20; REG Node = 'key_entry2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.26 % ) " "Info: Total cell delay = 2.776 ns ( 37.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.675 ns ( 62.74 % ) " "Info: Total interconnect delay = 4.675 ns ( 62.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.504ns 2.303ns 0.868ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.813 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 2.813 ns key_entry1 3 REG LCFF_X9_Y10_N9 4 " "Info: 3: + IC(0.868 ns) + CELL(0.666 ns) = 2.813 ns; Loc. = LCFF_X9_Y10_N9; Fanout = 4; REG Node = 'key_entry1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clk~clkctrl key_entry1 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.20 % ) " "Info: Total cell delay = 1.806 ns ( 64.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 35.80 % ) " "Info: Total interconnect delay = 1.007 ns ( 35.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.139ns 0.868ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.504ns 2.303ns 0.868ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.139ns 0.868ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.214 ns - Shortest register register " "Info: - Shortest register to register delay is 1.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_entry1 1 REG LCFF_X9_Y10_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N9; Fanout = 4; REG Node = 'key_entry1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_entry1 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.460 ns) 1.214 ns key_entry2 2 REG LCFF_X8_Y10_N17 20 " "Info: 2: + IC(0.754 ns) + CELL(0.460 ns) = 1.214 ns; Loc. = LCFF_X8_Y10_N17; Fanout = 20; REG Node = 'key_entry2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { key_entry1 key_entry2 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 37.89 % ) " "Info: Total cell delay = 0.460 ns ( 37.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.754 ns ( 62.11 % ) " "Info: Total interconnect delay = 0.754 ns ( 62.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { key_entry1 key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { key_entry1 {} key_entry2 {} } { 0.000ns 0.754ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.504ns 2.303ns 0.868ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.139ns 0.868ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { key_entry1 key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { key_entry1 {} key_entry2 {} } { 0.000ns 0.754ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cnt_delay\[8\] rst clk 2.344 ns register " "Info: tsu for register \"cnt_delay\[8\]\" (data pin = \"rst\", clock pin = \"clk\") is 2.344 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.232 ns + Longest pin register " "Info: + Longest pin to register delay is 5.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns rst 1 PIN PIN_28 7 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 7; PIN Node = 'rst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.651 ns) 3.352 ns cnt_delay\[8\]~99 2 COMB LCCOMB_X12_Y7_N26 20 " "Info: 2: + IC(1.561 ns) + CELL(0.651 ns) = 3.352 ns; Loc. = LCCOMB_X12_Y7_N26; Fanout = 20; COMB Node = 'cnt_delay\[8\]~99'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.212 ns" { rst cnt_delay[8]~99 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.855 ns) 5.232 ns cnt_delay\[8\] 3 REG LCFF_X12_Y8_N29 4 " "Info: 3: + IC(1.025 ns) + CELL(0.855 ns) = 5.232 ns; Loc. = LCFF_X12_Y8_N29; Fanout = 4; REG Node = 'cnt_delay\[8\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { cnt_delay[8]~99 cnt_delay[8] } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.646 ns ( 50.57 % ) " "Info: Total cell delay = 2.646 ns ( 50.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.586 ns ( 49.43 % ) " "Info: Total interconnect delay = 2.586 ns ( 49.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.232 ns" { rst cnt_delay[8]~99 cnt_delay[8] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.232 ns" { rst {} rst~combout {} cnt_delay[8]~99 {} cnt_delay[8] {} } { 0.000ns 0.000ns 1.561ns 1.025ns } { 0.000ns 1.140ns 0.651ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.848 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.848 ns cnt_delay\[8\] 3 REG LCFF_X12_Y8_N29 4 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X12_Y8_N29; Fanout = 4; REG Node = 'cnt_delay\[8\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl cnt_delay[8] } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.41 % ) " "Info: Total cell delay = 1.806 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 36.59 % ) " "Info: Total interconnect delay = 1.042 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clk clk~clkctrl cnt_delay[8] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clk {} clk~combout {} clk~clkctrl {} cnt_delay[8] {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.232 ns" { rst cnt_delay[8]~99 cnt_delay[8] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.232 ns" { rst {} rst~combout {} cnt_delay[8]~99 {} cnt_delay[8] {} } { 0.000ns 0.000ns 1.561ns 1.025ns } { 0.000ns 1.140ns 0.651ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clk clk~clkctrl cnt_delay[8] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clk {} clk~combout {} clk~clkctrl {} cnt_delay[8] {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_data\[1\] rxd_buf\[1\] 19.598 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_data\[1\]\" through register \"rxd_buf\[1\]\" is 19.598 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.472 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.970 ns) 3.614 ns clkbaud8x 2 REG LCFF_X13_Y5_N21 2 " "Info: 2: + IC(1.504 ns) + CELL(0.970 ns) = 3.614 ns; Loc. = LCFF_X13_Y5_N21; Fanout = 2; REG Node = 'clkbaud8x'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clkbaud8x } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.303 ns) + CELL(0.000 ns) 5.917 ns clkbaud8x~clkctrl 3 COMB CLKCTRL_G1 39 " "Info: 3: + IC(2.303 ns) + CELL(0.000 ns) = 5.917 ns; Loc. = CLKCTRL_G1; Fanout = 39; COMB Node = 'clkbaud8x~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { clkbaud8x clkbaud8x~clkctrl } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 7.472 ns rxd_buf\[1\] 4 REG LCFF_X23_Y8_N25 11 " "Info: 4: + IC(0.889 ns) + CELL(0.666 ns) = 7.472 ns; Loc. = LCFF_X23_Y8_N25; Fanout = 11; REG Node = 'rxd_buf\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clkbaud8x~clkctrl rxd_buf[1] } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.15 % ) " "Info: Total cell delay = 2.776 ns ( 37.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.696 ns ( 62.85 % ) " "Info: Total interconnect delay = 4.696 ns ( 62.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.472 ns" { clk clkbaud8x clkbaud8x~clkctrl rxd_buf[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.472 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} rxd_buf[1] {} } { 0.000ns 0.000ns 1.504ns 2.303ns 0.889ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 287 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.822 ns + Longest register pin " "Info: + Longest register to pin delay is 11.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rxd_buf\[1\] 1 REG LCFF_X23_Y8_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y8_N25; Fanout = 11; REG Node = 'rxd_buf\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd_buf[1] } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.206 ns) 1.445 ns WideOr9~0 2 COMB LCCOMB_X24_Y11_N2 1 " "Info: 2: + IC(1.239 ns) + CELL(0.206 ns) = 1.445 ns; Loc. = LCCOMB_X24_Y11_N2; Fanout = 1; COMB Node = 'WideOr9~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { rxd_buf[1] WideOr9~0 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.370 ns) 2.482 ns WideOr5~0 3 COMB LCCOMB_X24_Y11_N26 3 " "Info: 3: + IC(0.667 ns) + CELL(0.370 ns) = 2.482 ns; Loc. = LCCOMB_X24_Y11_N26; Fanout = 3; COMB Node = 'WideOr5~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { WideOr9~0 WideOr5~0 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.650 ns) 4.319 ns WideOr9~1 4 COMB LCCOMB_X23_Y8_N10 3 " "Info: 4: + IC(1.187 ns) + CELL(0.650 ns) = 4.319 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 3; COMB Node = 'WideOr9~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { WideOr5~0 WideOr9~1 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.651 ns) 5.372 ns WideOr9~4 5 COMB LCCOMB_X23_Y8_N4 1 " "Info: 5: + IC(0.402 ns) + CELL(0.651 ns) = 5.372 ns; Loc. = LCCOMB_X23_Y8_N4; Fanout = 1; COMB Node = 'WideOr9~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { WideOr9~1 WideOr9~4 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.154 ns) + CELL(3.296 ns) 11.822 ns seg_data\[1\] 6 PIN PIN_63 0 " "Info: 6: + IC(3.154 ns) + CELL(3.296 ns) = 11.822 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'seg_data\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.450 ns" { WideOr9~4 seg_data[1] } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.173 ns ( 43.76 % ) " "Info: Total cell delay = 5.173 ns ( 43.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.649 ns ( 56.24 % ) " "Info: Total interconnect delay = 6.649 ns ( 56.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.822 ns" { rxd_buf[1] WideOr9~0 WideOr5~0 WideOr9~1 WideOr9~4 seg_data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.822 ns" { rxd_buf[1] {} WideOr9~0 {} WideOr5~0 {} WideOr9~1 {} WideOr9~4 {} seg_data[1] {} } { 0.000ns 1.239ns 0.667ns 1.187ns 0.402ns 3.154ns } { 0.000ns 0.206ns 0.370ns 0.650ns 0.651ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.472 ns" { clk clkbaud8x clkbaud8x~clkctrl rxd_buf[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.472 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} rxd_buf[1] {} } { 0.000ns 0.000ns 1.504ns 2.303ns 0.889ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.822 ns" { rxd_buf[1] WideOr9~0 WideOr5~0 WideOr9~1 WideOr9~4 seg_data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.822 ns" { rxd_buf[1] {} WideOr9~0 {} WideOr5~0 {} WideOr9~1 {} WideOr9~4 {} seg_data[1] {} } { 0.000ns 1.239ns 0.667ns 1.187ns 0.402ns 3.154ns } { 0.000ns 0.206ns 0.370ns 0.650ns 0.651ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clkbaud8x rst clk -0.007 ns register " "Info: th for register \"clkbaud8x\" (data pin = \"rst\", clock pin = \"clk\") is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.310 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.666 ns) 3.310 ns clkbaud8x 2 REG LCFF_X13_Y5_N21 2 " "Info: 2: + IC(1.504 ns) + CELL(0.666 ns) = 3.310 ns; Loc. = LCFF_X13_Y5_N21; Fanout = 2; REG Node = 'clkbaud8x'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { clk clkbaud8x } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 54.56 % ) " "Info: Total cell delay = 1.806 ns ( 54.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.504 ns ( 45.44 % ) " "Info: Total interconnect delay = 1.504 ns ( 45.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { clk clkbaud8x } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.310 ns" { clk {} clk~combout {} clkbaud8x {} } { 0.000ns 0.000ns 1.504ns } { 0.000ns 1.140ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.623 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns rst 1 PIN PIN_28 7 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 7; PIN Node = 'rst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.660 ns) 3.623 ns clkbaud8x 2 REG LCFF_X13_Y5_N21 2 " "Info: 2: + IC(1.823 ns) + CELL(0.660 ns) = 3.623 ns; Loc. = LCFF_X13_Y5_N21; Fanout = 2; REG Node = 'clkbaud8x'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { rst clkbaud8x } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c8q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 49.68 % ) " "Info: Total cell delay = 1.800 ns ( 49.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 50.32 % ) " "Info: Total interconnect delay = 1.823 ns ( 50.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.623 ns" { rst clkbaud8x } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.623 ns" { rst {} rst~combout {} clkbaud8x {} } { 0.000ns 0.000ns 1.823ns } { 0.000ns 1.140ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { clk clkbaud8x } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.310 ns" { clk {} clk~combout {} clkbaud8x {} } { 0.000ns 0.000ns 1.504ns } { 0.000ns 1.140ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.623 ns" { rst clkbaud8x } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.623 ns" { rst {} rst~combout {} clkbaud8x {} } { 0.000ns 0.000ns 1.823ns } { 0.000ns 1.140ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 23:37:58 2010 " "Info: Processing ended: Mon Aug 30 23:37:58 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
