{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488823338152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488823338159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 18:02:18 2017 " "Processing started: Mon Mar 06 18:02:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488823338159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1488823338159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FlipFlopD_Demo -c FlipFlopD_Demo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FlipFlopD_Demo -c FlipFlopD_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1488823338159 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlipFlopD_Demo_7_1200mv_85c_slow.vho C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/ simulation " "Generated file FlipFlopD_Demo_7_1200mv_85c_slow.vho in folder \"C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488823339013 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlipFlopD_Demo_7_1200mv_0c_slow.vho C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/ simulation " "Generated file FlipFlopD_Demo_7_1200mv_0c_slow.vho in folder \"C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488823339032 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlipFlopD_Demo_min_1200mv_0c_fast.vho C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/ simulation " "Generated file FlipFlopD_Demo_min_1200mv_0c_fast.vho in folder \"C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488823339051 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlipFlopD_Demo.vho C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/ simulation " "Generated file FlipFlopD_Demo.vho in folder \"C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488823339069 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlipFlopD_Demo_7_1200mv_85c_vhd_slow.sdo C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/ simulation " "Generated file FlipFlopD_Demo_7_1200mv_85c_vhd_slow.sdo in folder \"C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488823339085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlipFlopD_Demo_7_1200mv_0c_vhd_slow.sdo C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/ simulation " "Generated file FlipFlopD_Demo_7_1200mv_0c_vhd_slow.sdo in folder \"C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488823339101 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlipFlopD_Demo_min_1200mv_0c_vhd_fast.sdo C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/ simulation " "Generated file FlipFlopD_Demo_min_1200mv_0c_vhd_fast.sdo in folder \"C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488823339117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlipFlopD_Demo_vhd.sdo C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/ simulation " "Generated file FlipFlopD_Demo_vhd.sdo in folder \"C:/altera_lite/docs/Aula4/Parte1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1488823339133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488823339189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 18:02:19 2017 " "Processing ended: Mon Mar 06 18:02:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488823339189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488823339189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488823339189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1488823339189 ""}
