	component UART_qsys is
		port (
			clk_clk        : in  std_logic := 'X'; -- clk
			reset_reset_n  : in  std_logic := 'X'; -- reset_n
			uart_io_rxd    : in  std_logic := 'X'; -- rxd
			uart_io_txd    : out std_logic;        -- txd
			uart_led_led_0 : out std_logic;        -- led_0
			uart_led_led_1 : out std_logic         -- led_1
		);
	end component UART_qsys;

