INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/CS_Cousrces/2024 Fall Digital Design/Lab_2/Lab_2/Lab_2.sim/sim_1/synth/func/xsim/sim_alu_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/CS_Cousrces/2024 Fall Digital Design/Lab_2/Lab_2/Lab_2.srcs/sim_1/new/sim_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_alu
