<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='426' type='bool llvm::MachineRegisterInfo::def_empty(unsigned int RegNo) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='424'>/// def_empty - Return true if there are no instructions defining the
  /// specified register (it may be live-in).</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp' l='187' u='c' c='_ZN4llvm17InstructionSelect20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1472' u='c' c='_ZN12_GLOBAL__N_116HoistSpillHelper14hoistAllSpillsEv'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='306' u='c' c='_ZL5isSSARKN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='789' u='c' c='_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='412' u='c' c='_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='523' u='c' c='_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1888' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='119' u='c' c='_ZN12_GLOBAL__N_121RegUsageInfoCollector20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='163' u='c' c='_ZN4llvm19printRegClassOrBankEjRKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='208' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='221' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='301' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='320' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
