$date
	Mon May 10 17:55:51 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$scope module flipflop $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % reset $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
x"
x!
$end
#5
1!
0"
1$
1#
#10
0#
#15
0$
1#
#20
0#
#25
1$
1#
#30
0#
#35
0$
1#
#40
0#
#45
1$
1#
#50
0#
#55
0$
1#
#60
0#
#65
1$
1#
#70
0#
#75
0$
1#
#80
0#
#85
1$
1#
#90
0#
#95
0$
1#
#100
0#
#105
1$
1#
#110
0#
#115
0$
1#
#120
0#
#125
1$
1#
#130
0#
#135
0$
1#
#140
0#
#145
1$
1#
#150
0#
#155
0$
1#
#160
0#
#165
1$
1#
#170
0#
#175
0$
1#
#180
0#
#185
1$
1#
#190
0#
#195
0$
1#
#200
0#
