Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,65
design__inferred_latch__count,0
design__instance__count,1029
design__instance__area,13452
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00003302627374068834
power__switching__total,0.000011464811905170791
power__leakage__total,0.000001030708517646417
power__total,0.00004552179234451614
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.0
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.0
timing__hold__ws__corner:nom_fast_1p32V_m40C,7.9247295413368795
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.004031775027952
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.0
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.0
timing__hold__ws__corner:nom_slow_1p08V_125C,8.167446505844936
timing__setup__ws__corner:nom_slow_1p08V_125C,9.94943711135948
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.0
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.0
timing__hold__ws__corner:nom_typ_1p20V_25C,8.01144595561839
timing__setup__ws__corner:nom_typ_1p20V_25C,10.618169755103668
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,7.9247295413368795
timing__setup__ws,9.94943711135948
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1029
design__instance__area__stdcell,13452
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.464798
design__instance__utilization__stdcell,0.464798
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,152
design__instance__area__class:inverter,832.81
design__instance__count__class:sequential_cell,69
design__instance__area__class:sequential_cell,4234.81
design__instance__count__class:multi_input_combinational_cell,758
design__instance__area__class:multi_input_combinational_cell,7850.91
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,50
design__instance__area__class:timing_repair_buffer,533.434
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,13867.5
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1117
route__net__special,2
route__drc_errors__iter:0,166
route__wirelength__iter:0,15085
route__drc_errors__iter:1,78
route__wirelength__iter:1,14978
route__drc_errors__iter:2,107
route__wirelength__iter:2,15033
route__drc_errors__iter:3,25
route__wirelength__iter:3,14976
route__drc_errors__iter:4,22
route__wirelength__iter:4,14995
route__drc_errors__iter:5,0
route__wirelength__iter:5,14992
route__drc_errors,0
route__wirelength,14992
route__vias,4546
route__vias__singlecut,4546
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,225.33
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,1001
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,1001
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,1001
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,1001
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000373666
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000329795
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,5.32407E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000329795
design_powergrid__voltage__worst,0.00000329795
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000373666
design_powergrid__drop__worst__net:VPWR,0.00000373666
design_powergrid__voltage__worst__net:VGND,0.00000329795
design_powergrid__drop__worst__net:VGND,0.00000329795
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,6.190000000000000238698492395494898943297812365926802158355712890625E-7
ir__drop__worst,0.00000374000000000000019074694081189225158823319361545145511627197265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
