

================================================================
== Vitis HLS Report for 'sqrt_Pipeline_VITIS_LOOP_169_1'
================================================================
* Date:           Tue Feb  8 15:34:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       20|       20|        17|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     172|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      42|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     780|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     780|     474|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U354  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    |mux_32_32_1_1_U355  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    |mux_32_32_1_1_U356  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln169_fu_133_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln172_1_fu_199_p2   |         +|   0|  0|  10|           3|           3|
    |add_ln172_fu_166_p2     |         +|   0|  0|  10|           3|           2|
    |tmp_s_fu_182_p4         |         +|   0|  0|   9|           2|           2|
    |icmp_ln169_fu_127_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln172_1_fu_171_p2  |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_2_fu_204_p2  |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_fu_139_p2    |      icmp|   0|  0|   8|           3|           2|
    |tmp_1_fu_192_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_3_fu_225_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_7_fu_231_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |tmp_4_fu_215_p4         |       xor|   0|  0|   3|           2|           3|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 172|          29|         118|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_2_fu_52                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_2_fu_52                          |   3|   0|    3|          0|
    |i_reg_270                          |   3|   0|    3|          0|
    |icmp_ln172_1_reg_302               |   1|   0|    1|          0|
    |icmp_ln172_2_reg_323               |   1|   0|    1|          0|
    |icmp_ln172_reg_281                 |   1|   0|    1|          0|
    |mul_1_i_i_reg_318                  |  32|   0|   32|          0|
    |mul_2_i_i_reg_339                  |  32|   0|   32|          0|
    |mul_i_i_reg_297                    |  32|   0|   32|          0|
    |tmp_1_reg_312                      |  32|   0|   32|          0|
    |tmp_3_reg_333                      |  32|   0|   32|          0|
    |tmp_4_reg_328                      |  32|   0|   32|          0|
    |tmp_6_reg_292                      |  32|   0|   32|          0|
    |tmp_7_reg_344                      |  32|   0|   32|          0|
    |tmp_s_reg_307                      |  32|   0|   32|          0|
    |trunc_ln173_reg_286                |   2|   0|    2|          0|
    |i_reg_270                          |  64|  32|    3|          0|
    |icmp_ln172_1_reg_302               |  64|  32|    1|          0|
    |icmp_ln172_2_reg_323               |  64|  32|    1|          0|
    |icmp_ln172_reg_281                 |  64|  32|    1|          0|
    |tmp_1_reg_312                      |  64|  32|   32|          0|
    |tmp_3_reg_333                      |  64|  32|   32|          0|
    |trunc_ln173_reg_286                |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 780| 224|  404|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_209_p_din0    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_209_p_din1    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_209_p_opcode  |  out|    2|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_209_p_dout0   |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_209_p_ce      |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_222_p_din0    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_222_p_din1    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_222_p_dout0   |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_222_p_ce      |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_227_p_din0    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_227_p_din1    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_227_p_dout0   |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_227_p_ce      |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_232_p_din0    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_232_p_din1    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_232_p_dout0   |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_232_p_ce      |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_214_p_din0    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_214_p_din1    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_214_p_opcode  |  out|    2|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_214_p_dout0   |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_214_p_ce      |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_218_p_din0    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_218_p_din1    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_218_p_opcode  |  out|    2|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_218_p_dout0   |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_218_p_ce      |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|eps_1_1_02_reload    |   in|   32|     ap_none|               eps_1_1_02_reload|        scalar|
|eps_1_2_01_reload    |   in|   32|     ap_none|               eps_1_2_01_reload|        scalar|
|eps_2_1_08_reload    |   in|   32|     ap_none|               eps_2_1_08_reload|        scalar|
|eps_2_2_07_reload    |   in|   32|     ap_none|               eps_2_2_07_reload|        scalar|
|aux_address0         |  out|    3|   ap_memory|                             aux|         array|
|aux_ce0              |  out|    1|   ap_memory|                             aux|         array|
|aux_we0              |  out|    1|   ap_memory|                             aux|         array|
|aux_d0               |  out|   32|   ap_memory|                             aux|         array|
+---------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 20 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%eps_2_2_07_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %eps_2_2_07_reload"   --->   Operation 21 'read' 'eps_2_2_07_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%eps_2_1_08_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %eps_2_1_08_reload"   --->   Operation 22 'read' 'eps_2_1_08_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%eps_1_2_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %eps_1_2_01_reload"   --->   Operation 23 'read' 'eps_1_2_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%eps_1_1_02_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %eps_1_1_02_reload"   --->   Operation 24 'read' 'eps_1_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i_2"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = load i3 %i_2" [../src/ban.cpp:173]   --->   Operation 27 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i, i3 5" [../src/ban.cpp:169]   --->   Operation 29 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%add_ln169 = add i3 %i, i3 1" [../src/ban.cpp:169]   --->   Operation 31 'add' 'add_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split4_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader.exitStub" [../src/ban.cpp:169]   --->   Operation 32 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.58ns)   --->   "%icmp_ln172 = icmp_ult  i3 %i, i3 3" [../src/ban.cpp:172]   --->   Operation 33 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i3 %i" [../src/ban.cpp:173]   --->   Operation 34 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.47ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %eps_1_1_02_reload_read, i32 %eps_1_2_01_reload_read, i2 %trunc_ln173" [../src/ban.cpp:173]   --->   Operation 35 'mux' 'tmp_6' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %i_2" [../src/ban.cpp:169]   --->   Operation 36 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 37 [3/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %tmp_6, i32 0" [../src/ban.cpp:173]   --->   Operation 37 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 38 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %tmp_6, i32 0" [../src/ban.cpp:173]   --->   Operation 38 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 39 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %tmp_6, i32 0" [../src/ban.cpp:173]   --->   Operation 39 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 40 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 40 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.67ns)   --->   "%add_ln172 = add i3 %i, i3 7" [../src/ban.cpp:172]   --->   Operation 41 'add' 'add_ln172' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.58ns)   --->   "%icmp_ln172_1 = icmp_ult  i3 %add_ln172, i3 3" [../src/ban.cpp:172]   --->   Operation 42 'icmp' 'icmp_ln172_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.54ns)   --->   "%add_ln173 = add i2 %trunc_ln173, i2 3" [../src/ban.cpp:173]   --->   Operation 43 'add' 'add_ln173' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %eps_1_1_02_reload_read, i32 %eps_1_2_01_reload_read, i2 %add_ln173" [../src/ban.cpp:173]   --->   Operation 44 'mux' 'tmp_s' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 45 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 45 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [3/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %tmp_s, i32 %eps_2_1_08_reload_read" [../src/ban.cpp:173]   --->   Operation 46 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 47 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 47 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [2/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %tmp_s, i32 %eps_2_1_08_reload_read" [../src/ban.cpp:173]   --->   Operation 48 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 49 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 49 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 50 [1/1] (0.44ns)   --->   "%tmp_1 = select i1 %icmp_ln172, i32 %tmp2, i32 0" [../src/ban.cpp:172]   --->   Operation 50 'select' 'tmp_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 51 [1/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %tmp_s, i32 %eps_2_1_08_reload_read" [../src/ban.cpp:173]   --->   Operation 51 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 52 [4/4] (6.43ns)   --->   "%tmp2_1 = fadd i32 %tmp_1, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 52 'fadd' 'tmp2_1' <Predicate = (icmp_ln172_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.67ns)   --->   "%add_ln172_1 = add i3 %i, i3 6" [../src/ban.cpp:172]   --->   Operation 53 'add' 'add_ln172_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (0.58ns)   --->   "%icmp_ln172_2 = icmp_ult  i3 %add_ln172_1, i3 3" [../src/ban.cpp:172]   --->   Operation 54 'icmp' 'icmp_ln172_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 55 [1/1] (0.28ns)   --->   "%xor_ln173 = xor i2 %trunc_ln173, i2 2" [../src/ban.cpp:173]   --->   Operation 55 'xor' 'xor_ln173' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.47ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %eps_1_1_02_reload_read, i32 %eps_1_2_01_reload_read, i2 %xor_ln173" [../src/ban.cpp:173]   --->   Operation 56 'mux' 'tmp_4' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 57 [3/4] (6.43ns)   --->   "%tmp2_1 = fadd i32 %tmp_1, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 57 'fadd' 'tmp2_1' <Predicate = (icmp_ln172_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [3/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %tmp_4, i32 %eps_2_2_07_reload_read" [../src/ban.cpp:173]   --->   Operation 58 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_2)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 59 [2/4] (6.43ns)   --->   "%tmp2_1 = fadd i32 %tmp_1, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 59 'fadd' 'tmp2_1' <Predicate = (icmp_ln172_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [2/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %tmp_4, i32 %eps_2_2_07_reload_read" [../src/ban.cpp:173]   --->   Operation 60 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_2)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 61 [1/4] (6.43ns)   --->   "%tmp2_1 = fadd i32 %tmp_1, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 61 'fadd' 'tmp2_1' <Predicate = (icmp_ln172_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 62 [1/1] (0.44ns)   --->   "%tmp_3 = select i1 %icmp_ln172_1, i32 %tmp2_1, i32 %tmp_1" [../src/ban.cpp:172]   --->   Operation 62 'select' 'tmp_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 63 [1/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %tmp_4, i32 %eps_2_2_07_reload_read" [../src/ban.cpp:173]   --->   Operation 63 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_2)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 64 [4/4] (6.43ns)   --->   "%tmp2_2 = fadd i32 %tmp_3, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 64 'fadd' 'tmp2_2' <Predicate = (icmp_ln172_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 65 [3/4] (6.43ns)   --->   "%tmp2_2 = fadd i32 %tmp_3, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 65 'fadd' 'tmp2_2' <Predicate = (icmp_ln172_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 66 [2/4] (6.43ns)   --->   "%tmp2_2 = fadd i32 %tmp_3, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 66 'fadd' 'tmp2_2' <Predicate = (icmp_ln172_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.88>
ST_16 : Operation 67 [1/4] (6.43ns)   --->   "%tmp2_2 = fadd i32 %tmp_3, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 67 'fadd' 'tmp2_2' <Predicate = (icmp_ln172_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 68 [1/1] (0.44ns)   --->   "%tmp_7 = select i1 %icmp_ln172_2, i32 %tmp2_2, i32 %tmp_3" [../src/ban.cpp:172]   --->   Operation 68 'select' 'tmp_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.67>
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln172_cast = zext i3 %i" [../src/ban.cpp:173]   --->   Operation 69 'zext' 'trunc_ln172_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/ban.cpp:169]   --->   Operation 70 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 71 [1/1] (0.00ns)   --->   "%aux_addr = getelementptr i32 %aux, i64 0, i64 %trunc_ln172_cast" [../src/ban.cpp:177]   --->   Operation 71 'getelementptr' 'aux_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 72 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_7, i3 %aux_addr" [../src/ban.cpp:177]   --->   Operation 72 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_17 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ eps_1_1_02_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eps_1_2_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eps_2_1_08_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eps_2_2_07_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aux]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                    (alloca           ) [ 010000000000000000]
eps_2_2_07_reload_read (read             ) [ 011111111111100000]
eps_2_1_08_reload_read (read             ) [ 011111111000000000]
eps_1_2_01_reload_read (read             ) [ 011111111100000000]
eps_1_1_02_reload_read (read             ) [ 011111111100000000]
store_ln0              (store            ) [ 000000000000000000]
br_ln0                 (br               ) [ 000000000000000000]
i                      (load             ) [ 011111111111111111]
specpipeline_ln0       (specpipeline     ) [ 000000000000000000]
icmp_ln169             (icmp             ) [ 011111111111111110]
empty                  (speclooptripcount) [ 000000000000000000]
add_ln169              (add              ) [ 000000000000000000]
br_ln169               (br               ) [ 000000000000000000]
icmp_ln172             (icmp             ) [ 011111111000000000]
trunc_ln173            (trunc            ) [ 011111111100000000]
tmp_6                  (mux              ) [ 011110000000000000]
store_ln169            (store            ) [ 000000000000000000]
mul_i_i                (fmul             ) [ 010001111000000000]
add_ln172              (add              ) [ 000000000000000000]
icmp_ln172_1           (icmp             ) [ 010000111111100000]
add_ln173              (add              ) [ 000000000000000000]
tmp_s                  (mux              ) [ 010000111000000000]
tmp2                   (fadd             ) [ 000000000000000000]
tmp_1                  (select           ) [ 010000000111100000]
mul_1_i_i              (fmul             ) [ 010000000111100000]
add_ln172_1            (add              ) [ 000000000000000000]
icmp_ln172_2           (icmp             ) [ 010000000011111110]
xor_ln173              (xor              ) [ 000000000000000000]
tmp_4                  (mux              ) [ 010000000011100000]
tmp2_1                 (fadd             ) [ 000000000000000000]
tmp_3                  (select           ) [ 010000000000011110]
mul_2_i_i              (fmul             ) [ 010000000000011110]
tmp2_2                 (fadd             ) [ 000000000000000000]
tmp_7                  (select           ) [ 010000000000000001]
trunc_ln172_cast       (zext             ) [ 000000000000000000]
specloopname_ln169     (specloopname     ) [ 000000000000000000]
aux_addr               (getelementptr    ) [ 000000000000000000]
store_ln177            (store            ) [ 000000000000000000]
br_ln0                 (br               ) [ 000000000000000000]
ret_ln0                (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="eps_1_1_02_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_1_1_02_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eps_1_2_01_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_1_2_01_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="eps_2_1_08_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_2_1_08_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="eps_2_2_07_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_2_2_07_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="aux">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="eps_2_2_07_reload_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eps_2_2_07_reload_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="eps_2_1_08_reload_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eps_2_1_08_reload_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="eps_1_2_01_reload_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eps_1_2_01_reload_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="eps_1_1_02_reload_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eps_1_1_02_reload_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="aux_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_addr/17 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln177_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/17 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2_1/9 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2_2/13 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i_i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="0" index="1" bw="32" slack="5"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_i_i/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="9"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_i_i/10 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="3" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln169_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln169_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln172_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="0" index="1" bw="3" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln173_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_6_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="0" index="3" bw="32" slack="0"/>
<pin id="154" dir="0" index="4" bw="2" slack="0"/>
<pin id="155" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln169_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="3" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln172_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="4"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln172_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_1/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln173_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="4"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_s_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="4"/>
<pin id="186" dir="0" index="3" bw="32" slack="4"/>
<pin id="187" dir="0" index="4" bw="2" slack="0"/>
<pin id="188" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="7"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln172_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="8"/>
<pin id="201" dir="0" index="1" bw="2" slack="0"/>
<pin id="202" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_1/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln172_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_2/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="xor_ln173_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="8"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln173/9 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="8"/>
<pin id="219" dir="0" index="3" bw="32" slack="8"/>
<pin id="220" dir="0" index="4" bw="2" slack="0"/>
<pin id="221" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="7"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="4"/>
<pin id="229" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_7_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="7"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="4"/>
<pin id="235" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/16 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln172_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="16"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln172_cast/17 "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_2_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="eps_2_2_07_reload_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="9"/>
<pin id="250" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="eps_2_2_07_reload_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="eps_2_1_08_reload_read_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="5"/>
<pin id="255" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="eps_2_1_08_reload_read "/>
</bind>
</comp>

<comp id="258" class="1005" name="eps_1_2_01_reload_read_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="4"/>
<pin id="260" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="eps_1_2_01_reload_read "/>
</bind>
</comp>

<comp id="264" class="1005" name="eps_1_1_02_reload_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="4"/>
<pin id="266" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="eps_1_1_02_reload_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="4"/>
<pin id="272" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="277" class="1005" name="icmp_ln169_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="15"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169 "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln172_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="286" class="1005" name="trunc_ln173_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="4"/>
<pin id="288" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln173 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_6_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="297" class="1005" name="mul_i_i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="302" class="1005" name="icmp_ln172_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="tmp_s_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="mul_1_i_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_i_i "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln172_2_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172_2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_4_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_3_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="339" class="1005" name="mul_2_i_i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2_i_i "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_7_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="124" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="124" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="124" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="74" pin="2"/><net_sink comp="149" pin=2"/></net>

<net id="159"><net_src comp="68" pin="2"/><net_sink comp="149" pin=3"/></net>

<net id="160"><net_src comp="145" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="165"><net_src comp="133" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="177" pin="2"/><net_sink comp="182" pin=4"/></net>

<net id="197"><net_src comp="93" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="210" pin="2"/><net_sink comp="215" pin=4"/></net>

<net id="230"><net_src comp="98" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="102" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="244"><net_src comp="52" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="251"><net_src comp="56" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="256"><net_src comp="62" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="261"><net_src comp="68" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="215" pin=3"/></net>

<net id="267"><net_src comp="74" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="273"><net_src comp="124" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="280"><net_src comp="127" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="139" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="289"><net_src comp="145" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="295"><net_src comp="149" pin="5"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="300"><net_src comp="106" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="305"><net_src comp="171" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="310"><net_src comp="182" pin="5"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="315"><net_src comp="192" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="321"><net_src comp="111" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="326"><net_src comp="204" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="331"><net_src comp="215" pin="5"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="336"><net_src comp="225" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="342"><net_src comp="115" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="347"><net_src comp="231" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="87" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aux | {17 }
 - Input state : 
	Port: sqrt_Pipeline_VITIS_LOOP_169_1 : eps_1_1_02_reload | {1 }
	Port: sqrt_Pipeline_VITIS_LOOP_169_1 : eps_1_2_01_reload | {1 }
	Port: sqrt_Pipeline_VITIS_LOOP_169_1 : eps_2_1_08_reload | {1 }
	Port: sqrt_Pipeline_VITIS_LOOP_169_1 : eps_2_2_07_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln169 : 2
		add_ln169 : 2
		br_ln169 : 3
		icmp_ln172 : 2
		trunc_ln173 : 2
		tmp_6 : 3
		store_ln169 : 3
	State 2
	State 3
	State 4
	State 5
		icmp_ln172_1 : 1
		tmp_s : 1
	State 6
	State 7
	State 8
		tmp_1 : 1
	State 9
		icmp_ln172_2 : 1
	State 10
	State 11
	State 12
		tmp_3 : 1
	State 13
	State 14
	State 15
	State 16
		tmp_7 : 1
	State 17
		aux_addr : 1
		store_ln177 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_93             |    2    |   227   |   214   |
|   fadd   |             grp_fu_98             |    2    |   227   |   214   |
|          |             grp_fu_102            |    2    |   227   |   214   |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_106            |    3    |   128   |   135   |
|   fmul   |             grp_fu_111            |    3    |   128   |   135   |
|          |             grp_fu_115            |    3    |   128   |   135   |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_1_fu_192           |    0    |    0    |    32   |
|  select  |            tmp_3_fu_225           |    0    |    0    |    32   |
|          |            tmp_7_fu_231           |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_6_fu_149           |    0    |    0    |    14   |
|    mux   |            tmp_s_fu_182           |    0    |    0    |    14   |
|          |            tmp_4_fu_215           |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln169_fu_133         |    0    |    0    |    10   |
|    add   |          add_ln172_fu_166         |    0    |    0    |    10   |
|          |          add_ln173_fu_177         |    0    |    0    |    9    |
|          |         add_ln172_1_fu_199        |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln169_fu_127         |    0    |    0    |    8    |
|   icmp   |         icmp_ln172_fu_139         |    0    |    0    |    8    |
|          |        icmp_ln172_1_fu_171        |    0    |    0    |    8    |
|          |        icmp_ln172_2_fu_204        |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|    xor   |          xor_ln173_fu_210         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          | eps_2_2_07_reload_read_read_fu_56 |    0    |    0    |    0    |
|   read   | eps_2_1_08_reload_read_read_fu_62 |    0    |    0    |    0    |
|          | eps_1_2_01_reload_read_read_fu_68 |    0    |    0    |    0    |
|          | eps_1_1_02_reload_read_read_fu_74 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln173_fu_145        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |      trunc_ln172_cast_fu_237      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    15   |   1065  |   1258  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|eps_1_1_02_reload_read_reg_264|   32   |
|eps_1_2_01_reload_read_reg_258|   32   |
|eps_2_1_08_reload_read_reg_253|   32   |
|eps_2_2_07_reload_read_reg_248|   32   |
|          i_2_reg_241         |    3   |
|           i_reg_270          |    3   |
|      icmp_ln169_reg_277      |    1   |
|     icmp_ln172_1_reg_302     |    1   |
|     icmp_ln172_2_reg_323     |    1   |
|      icmp_ln172_reg_281      |    1   |
|       mul_1_i_i_reg_318      |   32   |
|       mul_2_i_i_reg_339      |   32   |
|        mul_i_i_reg_297       |   32   |
|         tmp_1_reg_312        |   32   |
|         tmp_3_reg_333        |   32   |
|         tmp_4_reg_328        |   32   |
|         tmp_6_reg_292        |   32   |
|         tmp_7_reg_344        |   32   |
|         tmp_s_reg_307        |   32   |
|      trunc_ln173_reg_286     |    2   |
+------------------------------+--------+
|             Total            |   428  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |  1065  |  1258  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   428  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |  1493  |  1258  |
+-----------+--------+--------+--------+
