{
    "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through.blif",
        "max_rss(MiB)": 58.7,
        "exec_time(ms)": 176.1,
        "techmap_time(ms)": 8.2,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through_module.blif",
        "max_rss(MiB)": 58.5,
        "exec_time(ms)": 169.5,
        "techmap_time(ms)": 13.8,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "syntax/8_bit_for_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_module/no_arch",
        "input_blif": "8_bit_for_pass_through_module.blif",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 20,
        "techmap_time(ms)": 14.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "syntax/8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through/no_arch",
        "input_blif": "8_bit_for_pass_through.blif",
        "max_rss(MiB)": 42.3,
        "exec_time(ms)": 14.1,
        "techmap_time(ms)": 9.9,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through_off_by_1.blif",
        "max_rss(MiB)": 58.9,
        "exec_time(ms)": 185.4,
        "techmap_time(ms)": 8.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "syntax/8_bit_for_pass_through_off_by_1/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/no_arch",
        "input_blif": "8_bit_for_pass_through_off_by_1.blif",
        "max_rss(MiB)": 41.7,
        "exec_time(ms)": 13.6,
        "techmap_time(ms)": 9.2,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_pass_through_module.blif",
        "max_rss(MiB)": 59.7,
        "exec_time(ms)": 176.3,
        "techmap_time(ms)": 13.2,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "syntax/8_bit_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_pass_through_module/no_arch",
        "input_blif": "8_bit_pass_through_module.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 18.1,
        "techmap_time(ms)": 14.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "and_primitive.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 183,
        "techmap_time(ms)": 3.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/and_primitive/no_arch": {
        "test_name": "syntax/and_primitive/no_arch",
        "input_blif": "and_primitive.blif",
        "max_rss(MiB)": 39.2,
        "exec_time(ms)": 8.8,
        "techmap_time(ms)": 5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "basic_expression_in_module_port.blif",
        "max_rss(MiB)": 66.8,
        "exec_time(ms)": 195.1,
        "techmap_time(ms)": 26.1,
        "Pi": 7,
        "Po": 4,
        "logic element": 2,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 10
    },
    "syntax/basic_expression_in_module_port/no_arch": {
        "test_name": "syntax/basic_expression_in_module_port/no_arch",
        "input_blif": "basic_expression_in_module_port.blif",
        "max_rss(MiB)": 50.9,
        "exec_time(ms)": 29.2,
        "techmap_time(ms)": 25.3,
        "Pi": 7,
        "Po": 4,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bitwise_op_expression_in_module_port.blif",
        "max_rss(MiB)": 70.1,
        "exec_time(ms)": 218.2,
        "techmap_time(ms)": 35.4,
        "Pi": 10,
        "Po": 4,
        "logic element": 7,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 16
    },
    "syntax/bitwise_op_expression_in_module_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/no_arch",
        "input_blif": "bitwise_op_expression_in_module_port.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 36.6,
        "techmap_time(ms)": 33.9,
        "Pi": 10,
        "Po": 4,
        "logic element": 19,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag5_mod.blif",
        "max_rss(MiB)": 62.7,
        "exec_time(ms)": 190,
        "techmap_time(ms)": 27.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 3,
        "logic element": 14,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 24
    },
    "syntax/bm_dag5_mod/no_arch": {
        "test_name": "syntax/bm_dag5_mod/no_arch",
        "input_blif": "bm_dag5_mod.blif",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 26.3,
        "techmap_time(ms)": 23,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 3,
        "logic element": 14,
        "latch": 9,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 24
    },
    "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag6_mod_log.blif",
        "max_rss(MiB)": 57.5,
        "exec_time(ms)": 195,
        "techmap_time(ms)": 15.4,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "syntax/bm_dag6_mod_log/no_arch": {
        "test_name": "syntax/bm_dag6_mod_log/no_arch",
        "input_blif": "bm_dag6_mod_log.blif",
        "max_rss(MiB)": 41.6,
        "exec_time(ms)": 19.9,
        "techmap_time(ms)": 16,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag7_mod_log.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 172.3,
        "techmap_time(ms)": 6.4,
        "Pi": 6,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/bm_dag7_mod_log/no_arch": {
        "test_name": "syntax/bm_dag7_mod_log/no_arch",
        "input_blif": "bm_dag7_mod_log.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 11.4,
        "techmap_time(ms)": 7.8,
        "Pi": 6,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_updown_counter.blif",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 194,
        "techmap_time(ms)": 16.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "syntax/bm_DL_4_bit_updown_counter/no_arch": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/no_arch",
        "input_blif": "bm_DL_4_bit_updown_counter.blif",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 20.6,
        "techmap_time(ms)": 17.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 3,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow.blif",
        "max_rss(MiB)": 82,
        "exec_time(ms)": 244.3,
        "techmap_time(ms)": 66.3,
        "Pi": 65,
        "Po": 34,
        "logic element": 15,
        "Adder": 66,
        "generic logic size": 4,
        "Longest Path": 46,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 81
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 71.4,
        "techmap_time(ms)": 67.3,
        "Pi": 65,
        "Po": 34,
        "logic element": 141,
        "Longest Path": 45,
        "Average Path": 4,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified.blif",
        "max_rss(MiB)": 83,
        "exec_time(ms)": 222.8,
        "techmap_time(ms)": 61.9,
        "Pi": 65,
        "Po": 34,
        "logic element": 9,
        "Adder": 68,
        "generic logic size": 4,
        "Longest Path": 43,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 77
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified.blif",
        "max_rss(MiB)": 62.6,
        "exec_time(ms)": 61.5,
        "techmap_time(ms)": 57.6,
        "Pi": 65,
        "Po": 34,
        "logic element": 139,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 139,
        "Total Node": 139
    },
    "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_simple_fsm.blif",
        "max_rss(MiB)": 60.4,
        "exec_time(ms)": 195,
        "techmap_time(ms)": 17.4,
        "Pi": 3,
        "Po": 1,
        "logic element": 14,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 16
    },
    "syntax/bm_DL_simple_fsm/no_arch": {
        "test_name": "syntax/bm_DL_simple_fsm/no_arch",
        "input_blif": "bm_DL_simple_fsm.blif",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 23.8,
        "techmap_time(ms)": 20.6,
        "Pi": 3,
        "Po": 1,
        "logic element": 14,
        "latch": 2,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 16
    },
    "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_jk_rtl.blif",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 195.2,
        "techmap_time(ms)": 16.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 14,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 15
    },
    "syntax/bm_jk_rtl/no_arch": {
        "test_name": "syntax/bm_jk_rtl/no_arch",
        "input_blif": "bm_jk_rtl.blif",
        "max_rss(MiB)": 43.4,
        "exec_time(ms)": 19.3,
        "techmap_time(ms)": 15.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 14,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 15
    },
    "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_log_all.blif",
        "max_rss(MiB)": 97.7,
        "exec_time(ms)": 396.9,
        "techmap_time(ms)": 222,
        "Pi": 64,
        "Po": 256,
        "logic element": 448,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 448,
        "Total Node": 448
    },
    "syntax/bm_log_all/no_arch": {
        "test_name": "syntax/bm_log_all/no_arch",
        "input_blif": "bm_log_all.blif",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 216.6,
        "techmap_time(ms)": 212.9,
        "Pi": 64,
        "Po": 256,
        "logic element": 448,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 448,
        "Total Node": 448
    },
    "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_simple_memory.blif",
        "max_rss(MiB)": 61.1,
        "exec_time(ms)": 185.5,
        "techmap_time(ms)": 11.7,
        "Pi": 9,
        "Po": 3,
        "Memory": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "syntax/bm_simple_memory/no_arch": {
        "test_name": "syntax/bm_simple_memory/no_arch",
        "input_blif": "bm_simple_memory.blif",
        "max_rss(MiB)": 44.4,
        "exec_time(ms)": 23.2,
        "techmap_time(ms)": 19.4,
        "Pi": 9,
        "Po": 3,
        "logic element": 235,
        "latch": 48,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 235,
        "Total Node": 283
    },
    "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_unused_input_pins.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 165.4,
        "techmap_time(ms)": 2.9,
        "Pi": 4,
        "Po": 8,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/bm_unused_input_pins/no_arch": {
        "test_name": "syntax/bm_unused_input_pins/no_arch",
        "input_blif": "bm_unused_input_pins.blif",
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 7.2,
        "techmap_time(ms)": 4,
        "Pi": 4,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 84.2,
        "exec_time(ms)": 230.7,
        "techmap_time(ms)": 89.6,
        "Pi": 41,
        "Po": 40,
        "latch": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 64
    },
    "syntax/both_ram/no_arch": {
        "test_name": "syntax/both_ram/no_arch",
        "input_blif": "both_ram.blif",
        "max_rss(MiB)": 2432.2,
        "exec_time(ms)": 13124.6,
        "techmap_time(ms)": 13121.4,
        "Pi": 41,
        "Po": 40,
        "logic element": 155943,
        "latch": 49192,
        "Longest Path": 13,
        "Average Path": 4,
        "Estimated LUTs": 155943,
        "Total Node": 205135
    },
    "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fft_1024_16.blif",
        "max_rss(MiB)": 2424,
        "exec_time(ms)": 14618.7,
        "techmap_time(ms)": 14452.8,
        "Pi": 68,
        "Po": 65,
        "logic element": 32611,
        "latch": 6273,
        "Adder": 1195,
        "Multiplier": 38,
        "generic logic size": 4,
        "Longest Path": 400,
        "Average Path": 6,
        "Estimated LUTs": 35974,
        "Total Node": 40117
    },
    "syntax/cf_fft_1024_16/no_arch": {
        "test_name": "syntax/cf_fft_1024_16/no_arch",
        "input_blif": "cf_fft_1024_16.blif",
        "max_rss(MiB)": 2772.8,
        "exec_time(ms)": 17182.3,
        "techmap_time(ms)": 17177.7,
        "Pi": 68,
        "Po": 65,
        "logic element": 84983,
        "latch": 6273,
        "Longest Path": 854,
        "Average Path": 6,
        "Estimated LUTs": 84983,
        "Total Node": 91256
    },
    "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "complex_post_for_loop.blif",
        "max_rss(MiB)": 60.9,
        "exec_time(ms)": 177.6,
        "techmap_time(ms)": 9,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "syntax/complex_post_for_loop/no_arch": {
        "test_name": "syntax/complex_post_for_loop/no_arch",
        "input_blif": "complex_post_for_loop.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 13.3,
        "techmap_time(ms)": 9.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "conditional_expression_in_module_port.blif",
        "max_rss(MiB)": 69.3,
        "exec_time(ms)": 199.8,
        "techmap_time(ms)": 33.6,
        "Pi": 9,
        "Po": 4,
        "logic element": 6,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 15
    },
    "syntax/conditional_expression_in_module_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_module_port/no_arch",
        "input_blif": "conditional_expression_in_module_port.blif",
        "max_rss(MiB)": 52.2,
        "exec_time(ms)": 35.5,
        "techmap_time(ms)": 32,
        "Pi": 9,
        "Po": 4,
        "logic element": 18,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "constant_module_inst.blif",
        "max_rss(MiB)": 61.3,
        "exec_time(ms)": 194,
        "techmap_time(ms)": 23.5,
        "Pi": 5,
        "Po": 4,
        "latch": 4,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 8
    },
    "syntax/constant_module_inst/no_arch": {
        "test_name": "syntax/constant_module_inst/no_arch",
        "input_blif": "constant_module_inst.blif",
        "max_rss(MiB)": 45.8,
        "exec_time(ms)": 29.9,
        "techmap_time(ms)": 25.7,
        "Pi": 5,
        "Po": 4,
        "logic element": 168,
        "latch": 68,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 168,
        "Total Node": 236
    },
    "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "delay_syntax.blif",
        "max_rss(MiB)": 56.7,
        "exec_time(ms)": 176.1,
        "techmap_time(ms)": 4.6,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "syntax/delay_syntax/no_arch": {
        "test_name": "syntax/delay_syntax/no_arch",
        "input_blif": "delay_syntax.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 9.3,
        "techmap_time(ms)": 5.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq_f_systemC.blif",
        "max_rss(MiB)": 98.7,
        "exec_time(ms)": 369.6,
        "techmap_time(ms)": 193.7,
        "Pi": 66,
        "Po": 96,
        "logic element": 351,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 361,
        "Total Node": 584
    },
    "syntax/diffeq_f_systemC/no_arch": {
        "test_name": "syntax/diffeq_f_systemC/no_arch",
        "input_blif": "diffeq_f_systemC.blif",
        "max_rss(MiB)": 113.5,
        "exec_time(ms)": 445,
        "techmap_time(ms)": 440.4,
        "Pi": 66,
        "Po": 96,
        "logic element": 5260,
        "latch": 96,
        "Longest Path": 1461,
        "Average Path": 4,
        "Estimated LUTs": 5260,
        "Total Node": 5356
    },
    "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq_paj_convert.blif",
        "max_rss(MiB)": 100.8,
        "exec_time(ms)": 464.8,
        "techmap_time(ms)": 310.6,
        "Pi": 162,
        "Po": 96,
        "logic element": 551,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 126,
        "Average Path": 4,
        "Estimated LUTs": 561,
        "Total Node": 881
    },
    "syntax/diffeq_paj_convert/no_arch": {
        "test_name": "syntax/diffeq_paj_convert/no_arch",
        "input_blif": "diffeq_paj_convert.blif",
        "max_rss(MiB)": 114,
        "exec_time(ms)": 526.5,
        "techmap_time(ms)": 523,
        "Pi": 162,
        "Po": 96,
        "logic element": 5460,
        "latch": 193,
        "Longest Path": 1580,
        "Average Path": 4,
        "Estimated LUTs": 5460,
        "Total Node": 5653
    },
    "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "expression_in_chain_modules.blif",
        "max_rss(MiB)": 61.7,
        "exec_time(ms)": 201.6,
        "techmap_time(ms)": 22.3,
        "Pi": 9,
        "Po": 16,
        "latch": 20,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Total Node": 37
    },
    "syntax/expression_in_chain_modules/no_arch": {
        "test_name": "syntax/expression_in_chain_modules/no_arch",
        "input_blif": "expression_in_chain_modules.blif",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 26.5,
        "techmap_time(ms)": 22.9,
        "Pi": 9,
        "Po": 16,
        "logic element": 37,
        "latch": 20,
        "Longest Path": 13,
        "Average Path": 4,
        "Estimated LUTs": 37,
        "Total Node": 57
    },
    "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "flip_flop_enable.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 167.9,
        "techmap_time(ms)": 1.2,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/flip_flop_enable/no_arch": {
        "test_name": "syntax/flip_flop_enable/no_arch",
        "input_blif": "flip_flop_enable.blif",
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 5.3,
        "techmap_time(ms)": 1.7,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "flip_flop_enable_w_begin_label.blif",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 153,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/flip_flop_enable_w_begin_label/no_arch": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/no_arch",
        "input_blif": "flip_flop_enable_w_begin_label.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 1.6,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "for_loop_adv_post.blif",
        "max_rss(MiB)": 57.8,
        "exec_time(ms)": 176.1,
        "techmap_time(ms)": 7.8,
        "Pi": 6,
        "Po": 8,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 8
    },
    "syntax/for_loop_adv_post/no_arch": {
        "test_name": "syntax/for_loop_adv_post/no_arch",
        "input_blif": "for_loop_adv_post.blif",
        "max_rss(MiB)": 41.8,
        "exec_time(ms)": 11.5,
        "techmap_time(ms)": 8.1,
        "Pi": 6,
        "Po": 8,
        "logic element": 4,
        "latch": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 8
    },
    "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "for_loop_adv_pre.blif",
        "max_rss(MiB)": 60.5,
        "exec_time(ms)": 184.8,
        "techmap_time(ms)": 7.9,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "syntax/for_loop_adv_pre/no_arch": {
        "test_name": "syntax/for_loop_adv_pre/no_arch",
        "input_blif": "for_loop_adv_pre.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 13.2,
        "techmap_time(ms)": 10,
        "Pi": 10,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "freq_division.blif",
        "max_rss(MiB)": 62.9,
        "exec_time(ms)": 179.2,
        "techmap_time(ms)": 28.3,
        "Pi": 2,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 38,
        "Total Node": 41
    },
    "syntax/freq_division/no_arch": {
        "test_name": "syntax/freq_division/no_arch",
        "input_blif": "freq_division.blif",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 32.3,
        "techmap_time(ms)": 28.1,
        "Pi": 2,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 38,
        "Total Node": 41
    },
    "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "function_automatic.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 175.2,
        "techmap_time(ms)": 9.6,
        "Pi": 6,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 10
    },
    "syntax/function_automatic/no_arch": {
        "test_name": "syntax/function_automatic/no_arch",
        "input_blif": "function_automatic.blif",
        "max_rss(MiB)": 42.5,
        "exec_time(ms)": 13.8,
        "techmap_time(ms)": 9.7,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "function_hdr.blif",
        "max_rss(MiB)": 71.4,
        "exec_time(ms)": 182.9,
        "techmap_time(ms)": 39.8,
        "Pi": 6,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 10
    },
    "syntax/function_hdr/no_arch": {
        "test_name": "syntax/function_hdr/no_arch",
        "input_blif": "function_hdr.blif",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 43.5,
        "techmap_time(ms)": 40.2,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "function_syntax.blif",
        "max_rss(MiB)": 56.7,
        "exec_time(ms)": 176.6,
        "techmap_time(ms)": 4.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/function_syntax/no_arch": {
        "test_name": "syntax/function_syntax/no_arch",
        "input_blif": "function_syntax.blif",
        "max_rss(MiB)": 40.9,
        "exec_time(ms)": 8.6,
        "techmap_time(ms)": 4.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "h7_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 165.1,
        "techmap_time(ms)": 9.3,
        "Pi": 9,
        "Po": 8,
        "logic element": 7,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 14
    },
    "syntax/h7_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/no_arch",
        "input_blif": "h7_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 12.9,
        "techmap_time(ms)": 9.7,
        "Pi": 9,
        "Po": 8,
        "logic element": 7,
        "latch": 7,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 14
    },
    "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ifdef-else-syntax.blif",
        "max_rss(MiB)": 86.8,
        "exec_time(ms)": 219.4,
        "techmap_time(ms)": 83.1,
        "Pi": 48,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 83
    },
    "syntax/ifdef-else-syntax/no_arch": {
        "test_name": "syntax/ifdef-else-syntax/no_arch",
        "input_blif": "ifdef-else-syntax.blif",
        "max_rss(MiB)": 72.9,
        "exec_time(ms)": 106.9,
        "techmap_time(ms)": 103.6,
        "Pi": 48,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 764
    },
    "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ifndef-else-syntax.blif",
        "max_rss(MiB)": 91.9,
        "exec_time(ms)": 254.8,
        "techmap_time(ms)": 93.1,
        "Pi": 48,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 83
    },
    "syntax/ifndef-else-syntax/no_arch": {
        "test_name": "syntax/ifndef-else-syntax/no_arch",
        "input_blif": "ifndef-else-syntax.blif",
        "max_rss(MiB)": 75.4,
        "exec_time(ms)": 113.5,
        "techmap_time(ms)": 109.7,
        "Pi": 48,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 764
    },
    "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "include-syntax.blif",
        "max_rss(MiB)": 86.8,
        "exec_time(ms)": 229.6,
        "techmap_time(ms)": 85.8,
        "Pi": 48,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 83
    },
    "syntax/include-syntax/no_arch": {
        "test_name": "syntax/include-syntax/no_arch",
        "input_blif": "include-syntax.blif",
        "max_rss(MiB)": 72.6,
        "exec_time(ms)": 115.3,
        "techmap_time(ms)": 111.6,
        "Pi": 48,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 764
    },
    "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "inferred_DPram.blif",
        "max_rss(MiB)": 95,
        "exec_time(ms)": 277.6,
        "techmap_time(ms)": 121.7,
        "Pi": 73,
        "Po": 64,
        "latch": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 96
    },
    "syntax/inferred_DPram/no_arch": {
        "test_name": "syntax/inferred_DPram/no_arch",
        "input_blif": "inferred_DPram.blif",
        "max_rss(MiB)": 83.3,
        "exec_time(ms)": 169.8,
        "techmap_time(ms)": 166.1,
        "Pi": 73,
        "Po": 64,
        "logic element": 1688,
        "latch": 576,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 1688,
        "Total Node": 2264
    },
    "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "inferred_ram_w_clog2.blif",
        "max_rss(MiB)": 94.8,
        "exec_time(ms)": 286.7,
        "techmap_time(ms)": 115.4,
        "Pi": 38,
        "Po": 160,
        "latch": 96,
        "Memory": 96,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 192
    },
    "syntax/inferred_ram_w_clog2/no_arch": {
        "test_name": "syntax/inferred_ram_w_clog2/no_arch",
        "input_blif": "inferred_ram_w_clog2.blif",
        "max_rss(MiB)": 153.3,
        "exec_time(ms)": 426.1,
        "techmap_time(ms)": 422.4,
        "Pi": 38,
        "Po": 160,
        "logic element": 6447,
        "latch": 3168,
        "Longest Path": 10,
        "Average Path": 3,
        "Estimated LUTs": 6447,
        "Total Node": 9615
    },
    "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "inferred_SPram.blif",
        "max_rss(MiB)": 66.3,
        "exec_time(ms)": 204.5,
        "techmap_time(ms)": 20.8,
        "Pi": 33,
        "Po": 32,
        "latch": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32
    },
    "syntax/inferred_SPram/no_arch": {
        "test_name": "syntax/inferred_SPram/no_arch",
        "input_blif": "inferred_SPram.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 26.8,
        "techmap_time(ms)": 23.2,
        "Pi": 33,
        "Po": 32,
        "latch": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32
    },
    "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "instantiated_by_name_function_valid.blif",
        "max_rss(MiB)": 58.2,
        "exec_time(ms)": 162.4,
        "techmap_time(ms)": 8.2,
        "Pi": 5,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 10
    },
    "syntax/instantiated_by_name_function_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_valid/no_arch",
        "input_blif": "instantiated_by_name_function_valid.blif",
        "max_rss(MiB)": 41.3,
        "exec_time(ms)": 15.4,
        "techmap_time(ms)": 11,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "instantiated_by_name_task_valid.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 166.6,
        "techmap_time(ms)": 2.2,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/instantiated_by_name_task_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_valid/no_arch",
        "input_blif": "instantiated_by_name_task_valid.blif",
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 6,
        "techmap_time(ms)": 2.7,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "l2_and_h2_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 58.1,
        "exec_time(ms)": 163.6,
        "techmap_time(ms)": 7.7,
        "Pi": 6,
        "Po": 8,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 8
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch",
        "input_blif": "l2_and_h2_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 41.5,
        "exec_time(ms)": 9.5,
        "techmap_time(ms)": 6.5,
        "Pi": 6,
        "Po": 8,
        "logic element": 4,
        "latch": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 8
    },
    "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "macro_in_module_declaration.blif",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 184,
        "techmap_time(ms)": 22.5,
        "Pi": 33,
        "Po": 32,
        "latch": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32
    },
    "syntax/macro_in_module_declaration/no_arch": {
        "test_name": "syntax/macro_in_module_declaration/no_arch",
        "input_blif": "macro_in_module_declaration.blif",
        "max_rss(MiB)": 49.2,
        "exec_time(ms)": 26.2,
        "techmap_time(ms)": 22.9,
        "Pi": 33,
        "Po": 32,
        "latch": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32
    },
    "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "memlooptesting.blif",
        "max_rss(MiB)": 95.6,
        "exec_time(ms)": 296.7,
        "techmap_time(ms)": 136.3,
        "Pi": 39,
        "Po": 32,
        "logic element": 64,
        "latch": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 160
    },
    "syntax/memlooptesting/no_arch": {
        "test_name": "syntax/memlooptesting/no_arch",
        "input_blif": "memlooptesting.blif",
        "max_rss(MiB)": 79.5,
        "exec_time(ms)": 168.4,
        "techmap_time(ms)": 165,
        "Pi": 39,
        "Po": 32,
        "logic element": 1156,
        "latch": 576,
        "Longest Path": 13,
        "Average Path": 4,
        "Estimated LUTs": 1156,
        "Total Node": 1732
    },
    "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memory_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "memory_combinational.blif",
        "max_rss(MiB)": 98.5,
        "exec_time(ms)": 411.6,
        "techmap_time(ms)": 241.4,
        "Pi": 80,
        "Po": 32,
        "logic element": 82,
        "latch": 33,
        "Adder": 2,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 82,
        "Total Node": 149
    },
    "syntax/memory_combinational/no_arch": {
        "test_name": "syntax/memory_combinational/no_arch",
        "input_blif": "memory_combinational.blif",
        "max_rss(MiB)": 506.2,
        "exec_time(ms)": 1419.2,
        "techmap_time(ms)": 1415.7,
        "Pi": 80,
        "Po": 32,
        "logic element": 25987,
        "latch": 8225,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 25987,
        "Total Node": 34212
    },
    "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mix_expression_in_module_port.blif",
        "max_rss(MiB)": 60.6,
        "exec_time(ms)": 179.3,
        "techmap_time(ms)": 15.7,
        "Pi": 6,
        "Po": 8,
        "logic element": 4,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 10
    },
    "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mix_expression_in_module_port_nested.blif",
        "max_rss(MiB)": 61.4,
        "exec_time(ms)": 185.4,
        "techmap_time(ms)": 14.2,
        "Pi": 4,
        "Po": 8,
        "logic element": 1,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 6
    },
    "syntax/mix_expression_in_module_port_nested/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port_nested/no_arch",
        "input_blif": "mix_expression_in_module_port_nested.blif",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 17.7,
        "techmap_time(ms)": 14.3,
        "Pi": 4,
        "Po": 8,
        "logic element": 14,
        "Longest Path": 10,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "syntax/mix_expression_in_module_port/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port/no_arch",
        "input_blif": "mix_expression_in_module_port.blif",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 20.8,
        "techmap_time(ms)": 17,
        "Pi": 6,
        "Po": 8,
        "logic element": 19,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_assignment.blif",
        "max_rss(MiB)": 58.7,
        "exec_time(ms)": 171.1,
        "techmap_time(ms)": 8.6,
        "Pi": 5,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/multi_assignment/no_arch": {
        "test_name": "syntax/multi_assignment/no_arch",
        "input_blif": "multi_assignment.blif",
        "max_rss(MiB)": 41.3,
        "exec_time(ms)": 15.7,
        "techmap_time(ms)": 11.5,
        "Pi": 5,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_clock_reader_writer.blif",
        "max_rss(MiB)": 68.3,
        "exec_time(ms)": 239.3,
        "techmap_time(ms)": 73.6,
        "Pi": 6,
        "Po": 4,
        "logic element": 173,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 173,
        "Total Node": 206
    },
    "syntax/multi_clock_reader_writer/no_arch": {
        "test_name": "syntax/multi_clock_reader_writer/no_arch",
        "input_blif": "multi_clock_reader_writer.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 74.8,
        "techmap_time(ms)": 71.1,
        "Pi": 6,
        "Po": 4,
        "logic element": 173,
        "latch": 33,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 173,
        "Total Node": 206
    },
    "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_edge_reader_writer.blif",
        "max_rss(MiB)": 62.4,
        "exec_time(ms)": 186.3,
        "techmap_time(ms)": 19.1,
        "Pi": 11,
        "Po": 4,
        "latch": 4,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 8
    },
    "syntax/multi_edge_reader_writer/no_arch": {
        "test_name": "syntax/multi_edge_reader_writer/no_arch",
        "input_blif": "multi_edge_reader_writer.blif",
        "max_rss(MiB)": 47.3,
        "exec_time(ms)": 28.1,
        "techmap_time(ms)": 25,
        "Pi": 11,
        "Po": 4,
        "logic element": 146,
        "latch": 36,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 146,
        "Total Node": 182
    },
    "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_module_io_data_types.blif",
        "max_rss(MiB)": 85.6,
        "exec_time(ms)": 239.8,
        "techmap_time(ms)": 77.3,
        "Pi": 64,
        "Po": 64,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/multi_module_io_data_types/no_arch": {
        "test_name": "syntax/multi_module_io_data_types/no_arch",
        "input_blif": "multi_module_io_data_types.blif",
        "max_rss(MiB)": 69.5,
        "exec_time(ms)": 78.5,
        "techmap_time(ms)": 74.8,
        "Pi": 64,
        "Po": 64,
        "logic element": 64,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_module.blif",
        "max_rss(MiB)": 71.4,
        "exec_time(ms)": 197.4,
        "techmap_time(ms)": 38.3,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "syntax/multi_module/no_arch": {
        "test_name": "syntax/multi_module/no_arch",
        "input_blif": "multi_module.blif",
        "max_rss(MiB)": 52.7,
        "exec_time(ms)": 44.8,
        "techmap_time(ms)": 41.7,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "nested-ifdef-syntax.blif",
        "max_rss(MiB)": 91.6,
        "exec_time(ms)": 244,
        "techmap_time(ms)": 92.8,
        "Pi": 48,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 83
    },
    "syntax/nested-ifdef-syntax/no_arch": {
        "test_name": "syntax/nested-ifdef-syntax/no_arch",
        "input_blif": "nested-ifdef-syntax.blif",
        "max_rss(MiB)": 75.6,
        "exec_time(ms)": 112.9,
        "techmap_time(ms)": 109.6,
        "Pi": 48,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 764
    },
    "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "no_input.blif",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 158.7,
        "techmap_time(ms)": 0.8,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/no_input/no_arch": {
        "test_name": "syntax/no_input/no_arch",
        "input_blif": "no_input.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 4.9,
        "techmap_time(ms)": 1.5,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "no_output.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 155.2,
        "techmap_time(ms)": 0.8,
        "generic logic size": 4
    },
    "syntax/no_output/no_arch": {
        "test_name": "syntax/no_output/no_arch",
        "input_blif": "no_output.blif",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 4.9,
        "techmap_time(ms)": 0.8
    },
    "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "no_port.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 173.2,
        "techmap_time(ms)": 0.8,
        "generic logic size": 4
    },
    "syntax/no_port/no_arch": {
        "test_name": "syntax/no_port/no_arch",
        "input_blif": "no_port.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 5.1,
        "techmap_time(ms)": 1.4
    },
    "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "not_enough_wires.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 165.6,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/not_enough_wires/no_arch": {
        "test_name": "syntax/not_enough_wires/no_arch",
        "input_blif": "not_enough_wires.blif",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 1.6,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "part_select.blif",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 164,
        "techmap_time(ms)": 2.7,
        "Po": 6,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/part_select/no_arch": {
        "test_name": "syntax/part_select/no_arch",
        "input_blif": "part_select.blif",
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 7.2,
        "techmap_time(ms)": 3.5,
        "Po": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "rs_decoder_1.blif",
        "max_rss(MiB)": 189.2,
        "exec_time(ms)": 1272.1,
        "techmap_time(ms)": 1107.6,
        "Pi": 13,
        "Po": 7,
        "logic element": 3409,
        "latch": 517,
        "Adder": 31,
        "Multiplier": 13,
        "generic logic size": 4,
        "Longest Path": 1082,
        "Average Path": 7,
        "Estimated LUTs": 3516,
        "Total Node": 3970
    },
    "syntax/rs_decoder_1/no_arch": {
        "test_name": "syntax/rs_decoder_1/no_arch",
        "input_blif": "rs_decoder_1.blif",
        "max_rss(MiB)": 184.8,
        "exec_time(ms)": 1119.4,
        "techmap_time(ms)": 1115.7,
        "Pi": 13,
        "Po": 7,
        "logic element": 3856,
        "latch": 517,
        "Longest Path": 1303,
        "Average Path": 7,
        "Estimated LUTs": 3856,
        "Total Node": 4373
    },
    "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "rs_decoder_2.blif",
        "max_rss(MiB)": 543.7,
        "exec_time(ms)": 2520.4,
        "techmap_time(ms)": 2356.2,
        "Pi": 21,
        "Po": 11,
        "logic element": 11071,
        "latch": 616,
        "Adder": 41,
        "Multiplier": 9,
        "generic logic size": 4,
        "Longest Path": 1184,
        "Average Path": 8,
        "Estimated LUTs": 13011,
        "Total Node": 11737
    },
    "syntax/rs_decoder_2/no_arch": {
        "test_name": "syntax/rs_decoder_2/no_arch",
        "input_blif": "rs_decoder_2.blif",
        "max_rss(MiB)": 551.7,
        "exec_time(ms)": 2446.4,
        "techmap_time(ms)": 2443.2,
        "Pi": 21,
        "Po": 11,
        "logic element": 12116,
        "latch": 616,
        "Longest Path": 1650,
        "Average Path": 8,
        "Estimated LUTs": 12116,
        "Total Node": 12732
    },
    "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sign_extend_nomem.blif",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 223.4,
        "techmap_time(ms)": 68.1,
        "Pi": 38,
        "Po": 32,
        "logic element": 82,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 82,
        "Total Node": 83
    },
    "syntax/sign_extend_nomem/no_arch": {
        "test_name": "syntax/sign_extend_nomem/no_arch",
        "input_blif": "sign_extend_nomem.blif",
        "max_rss(MiB)": 46.7,
        "exec_time(ms)": 76.5,
        "techmap_time(ms)": 73.4,
        "Pi": 38,
        "Po": 32,
        "logic element": 82,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 82,
        "Total Node": 83
    },
    "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "simple_function.blif",
        "max_rss(MiB)": 58.4,
        "exec_time(ms)": 165.1,
        "techmap_time(ms)": 9.6,
        "Pi": 6,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 10
    },
    "syntax/simple_function/no_arch": {
        "test_name": "syntax/simple_function/no_arch",
        "input_blif": "simple_function.blif",
        "max_rss(MiB)": 41,
        "exec_time(ms)": 13.5,
        "techmap_time(ms)": 9.9,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "simple_module.blif",
        "max_rss(MiB)": 59.9,
        "exec_time(ms)": 179,
        "techmap_time(ms)": 10.3,
        "Pi": 6,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 10
    },
    "syntax/simple_module/no_arch": {
        "test_name": "syntax/simple_module/no_arch",
        "input_blif": "simple_module.blif",
        "max_rss(MiB)": 41.5,
        "exec_time(ms)": 14.2,
        "techmap_time(ms)": 10.3,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "simple_task.blif",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 165.3,
        "techmap_time(ms)": 2.1,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/simple_task/no_arch": {
        "test_name": "syntax/simple_task/no_arch",
        "input_blif": "simple_task.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 6.3,
        "techmap_time(ms)": 2.3,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spram_big.blif",
        "max_rss(MiB)": 85.1,
        "exec_time(ms)": 241,
        "techmap_time(ms)": 71.9,
        "Pi": 18,
        "Po": 16,
        "logic element": 8,
        "latch": 24,
        "Adder": 9,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 57
    },
    "syntax/spram_big/no_arch": {
        "test_name": "syntax/spram_big/no_arch",
        "input_blif": "spram_big.blif",
        "max_rss(MiB)": 208.6,
        "exec_time(ms)": 550.5,
        "techmap_time(ms)": 547.3,
        "Pi": 18,
        "Po": 16,
        "logic element": 8751,
        "latch": 4120,
        "Longest Path": 41,
        "Average Path": 5,
        "Estimated LUTs": 8751,
        "Total Node": 12871
    },
    "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "task_automatic.blif",
        "max_rss(MiB)": 57.5,
        "exec_time(ms)": 169.9,
        "techmap_time(ms)": 1.8,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/task_automatic/no_arch": {
        "test_name": "syntax/task_automatic/no_arch",
        "input_blif": "task_automatic.blif",
        "max_rss(MiB)": 36,
        "exec_time(ms)": 6.4,
        "techmap_time(ms)": 2.5,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "task_multiple_instances.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 166,
        "techmap_time(ms)": 2.5,
        "Pi": 1,
        "Po": 7,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/task_multiple_instances/no_arch": {
        "test_name": "syntax/task_multiple_instances/no_arch",
        "input_blif": "task_multiple_instances.blif",
        "max_rss(MiB)": 36.9,
        "exec_time(ms)": 6.6,
        "techmap_time(ms)": 3.7,
        "Pi": 1,
        "Po": 7,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "timescale_syntax.blif",
        "max_rss(MiB)": 58.4,
        "exec_time(ms)": 173.3,
        "techmap_time(ms)": 3.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/timescale_syntax/no_arch": {
        "test_name": "syntax/timescale_syntax/no_arch",
        "input_blif": "timescale_syntax.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 8,
        "techmap_time(ms)": 4.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unconnected_input.blif",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 166.3,
        "techmap_time(ms)": 5.7,
        "Pi": 6,
        "Po": 4,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/unconnected_input/no_arch": {
        "test_name": "syntax/unconnected_input/no_arch",
        "input_blif": "unconnected_input.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 11.5,
        "techmap_time(ms)": 7.8,
        "Pi": 6,
        "Po": 4,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "undeclared_signal.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 170.2,
        "techmap_time(ms)": 0.8,
        "generic logic size": 4
    },
    "syntax/undeclared_signal/no_arch": {
        "test_name": "syntax/undeclared_signal/no_arch",
        "input_blif": "undeclared_signal.blif",
        "max_rss(MiB)": 37.1,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 0.9
    },
    "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unordered_ports.blif",
        "max_rss(MiB)": 58.4,
        "exec_time(ms)": 155.4,
        "techmap_time(ms)": 3.8,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/unordered_ports/no_arch": {
        "test_name": "syntax/unordered_ports/no_arch",
        "input_blif": "unordered_ports.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 9.5,
        "techmap_time(ms)": 5.8,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "vector_and.blif",
        "max_rss(MiB)": 56.4,
        "exec_time(ms)": 172.7,
        "techmap_time(ms)": 4.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/vector_and/no_arch": {
        "test_name": "syntax/vector_and/no_arch",
        "input_blif": "vector_and.blif",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 9.4,
        "techmap_time(ms)": 5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "vector_buf.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 146.6,
        "techmap_time(ms)": 1.2,
        "Pi": 2,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "syntax/vector_buf/no_arch": {
        "test_name": "syntax/vector_buf/no_arch",
        "input_blif": "vector_buf.blif",
        "max_rss(MiB)": 36.8,
        "exec_time(ms)": 4.5,
        "techmap_time(ms)": 1.6,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
