0.6
2016.4
Jan 23 2017
19:37:30
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/hdl/design_1.v,1510936210,verilog,,,,design_1,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.v,1510476723,verilog,,,,design_1_ALU_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_CLK_div1_0_0/sim/design_1_CLK_div1_0_0.v,1510928350,verilog,,,,design_1_CLK_div1_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_ControlUnit_0_0/sim/design_1_ControlUnit_0_0.v,1510748921,verilog,,,,design_1_ControlUnit_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_DataMem_0_0/sim/design_1_DataMem_0_0.v,1510748921,verilog,,,,design_1_DataMem_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_DisplayControl_0_0/sim/design_1_DisplayControl_0_0.v,1510930785,verilog,,,,design_1_DisplayControl_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_InsMemory_0_0/sim/design_1_InsMemory_0_0.v,1510848277,verilog,,,,design_1_InsMemory_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_MuxForReadData1_0_0/sim/design_1_MuxForReadData1_0_0.v,1510476723,verilog,,,,design_1_MuxForReadData1_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_MuxForReadData2_0_0/sim/design_1_MuxForReadData2_0_0.v,1510476723,verilog,,,,design_1_MuxForReadData2_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_MuxForWriteData_0_0/sim/design_1_MuxForWriteData_0_0.v,1510492336,verilog,,,,design_1_MuxForWriteData_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_MuxForWriteReg_0_1/sim/design_1_MuxForWriteReg_0_1.v,1510476723,verilog,,,,design_1_MuxForWriteReg_0_1,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_PC_0_0/sim/design_1_PC_0_0.v,1510933826,verilog,,,,design_1_PC_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_RegisterFile_0_1/sim/design_1_RegisterFile_0_1.v,1510495403,verilog,,,,design_1_RegisterFile_0_1,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_SignZeroExtend_0_0/sim/design_1_SignZeroExtend_0_0.v,1510480603,verilog,,,,design_1_SignZeroExtend_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_avoidshake_0_0/sim/design_1_avoidshake_0_0.v,1510936527,verilog,,,,design_1_avoidshake_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_choose_0_0/sim/design_1_choose_0_0.v,1510936211,verilog,,,,design_1_choose_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_clk_40hz_0_0/sim/design_1_clk_40hz_0_0.v,1510936527,verilog,,,,design_1_clk_40hz_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_x7seg_msg_0_0/sim/design_1_x7seg_msg_0_0.v,1510888387,verilog,,,,design_1_x7seg_msg_0_0,,,,,,,,
C:/.Xilinx/CPU/CPU.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sim_1/new/simulation.v,1510935275,verilog,,,,simulation,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/ALU.v,1510392374,verilog,,,,ALU,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/CLK_div1.v,1510928321,verilog,,,,CLK_div1,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/ControlUnit.v,1510576485,verilog,,,,ControlUnit,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/DataMem.v,1510572378,verilog,,,,DataMem,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/DisplayControl.v,1510930758,verilog,,,,DisplayControl,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/InsMemory.v,1510846747,verilog,,,,InsMemory,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/MuxForReadData1.v,1510392853,verilog,,,,MuxForReadData1,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/MuxForReadData2.v,1510392911,verilog,,,,MuxForReadData2,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/MuxForWriteData.v,1510492306,verilog,,,,MuxForWriteData,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/MuxForWriteReg.v,1510392676,verilog,,,,MuxForWriteReg,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/PC.v,1511079494,verilog,,,,PC,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/RegisterFile.v,1511080692,verilog,,,,RegisterFile,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/SignZeroExtend.v,1510480591,verilog,,,,SignZeroExtend,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/avoidshake.v,1510917998,verilog,,,,avoidshake,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/choose.v,1511081317,verilog,,,,choose,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/clk_40hz.v,1510917986,verilog,,,,clk_40hz,,,,,,,,
C:/.Xilinx/CPU/CPU.srcs/sources_1/new/x7seg_msg.v,1510885211,verilog,,,,x7seg_msg,,,,,,,,
