|jt1942_mc2
clock_50_i => clock_50_i.IN1
btn_n_i[1] => comb.IN1
btn_n_i[2] => _.IN1
btn_n_i[3] => _.IN1
btn_n_i[4] => rst_req.IN1
sram_addr_o[0] <= <GND>
sram_addr_o[1] <= <GND>
sram_addr_o[2] <= <GND>
sram_addr_o[3] <= <GND>
sram_addr_o[4] <= <GND>
sram_addr_o[5] <= <GND>
sram_addr_o[6] <= <GND>
sram_addr_o[7] <= <GND>
sram_addr_o[8] <= <GND>
sram_addr_o[9] <= <GND>
sram_addr_o[10] <= <GND>
sram_addr_o[11] <= <GND>
sram_addr_o[12] <= <GND>
sram_addr_o[13] <= <GND>
sram_addr_o[14] <= <GND>
sram_addr_o[15] <= <GND>
sram_addr_o[16] <= <GND>
sram_addr_o[17] <= <GND>
sram_addr_o[18] <= <GND>
sram_data_io[0] <> <UNC>
sram_data_io[1] <> <UNC>
sram_data_io[2] <> <UNC>
sram_data_io[3] <> <UNC>
sram_data_io[4] <> <UNC>
sram_data_io[5] <> <UNC>
sram_data_io[6] <> <UNC>
sram_data_io[7] <> <UNC>
sram_we_n_o <= <GND>
sram_oe_n_o <= <GND>
sdram_ad_o[0] <= jtframe_mc2:u_frame.SDRAM_A
sdram_ad_o[1] <= jtframe_mc2:u_frame.SDRAM_A
sdram_ad_o[2] <= jtframe_mc2:u_frame.SDRAM_A
sdram_ad_o[3] <= jtframe_mc2:u_frame.SDRAM_A
sdram_ad_o[4] <= jtframe_mc2:u_frame.SDRAM_A
sdram_ad_o[5] <= jtframe_mc2:u_frame.SDRAM_A
sdram_ad_o[6] <= jtframe_mc2:u_frame.SDRAM_A
sdram_ad_o[7] <= jtframe_mc2:u_frame.SDRAM_A
sdram_ad_o[8] <= jtframe_mc2:u_frame.SDRAM_A
sdram_ad_o[9] <= jtframe_mc2:u_frame.SDRAM_A
sdram_ad_o[10] <= jtframe_mc2:u_frame.SDRAM_A
sdram_ad_o[11] <= jtframe_mc2:u_frame.SDRAM_A
sdram_ad_o[12] <= jtframe_mc2:u_frame.SDRAM_A
sdram_da_io[0] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[1] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[2] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[3] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[4] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[5] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[6] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[7] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[8] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[9] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[10] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[11] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[12] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[13] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[14] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_da_io[15] <> jtframe_mc2:u_frame.SDRAM_DQ
sdram_ba_o[0] <= jtframe_mc2:u_frame.SDRAM_BA
sdram_ba_o[1] <= jtframe_mc2:u_frame.SDRAM_BA
sdram_dqm_o[0] <= jtframe_mc2:u_frame.SDRAM_DQML
sdram_dqm_o[1] <= jtframe_mc2:u_frame.SDRAM_DQMH
sdram_ras_o <= jtframe_mc2:u_frame.SDRAM_nRAS
sdram_cas_o <= jtframe_mc2:u_frame.SDRAM_nCAS
sdram_cke_o <= jtframe_mc2:u_frame.SDRAM_CKE
sdram_clk_o <= sdram_clk_o.DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_o <= jtframe_mc2:u_frame.SDRAM_nCS
sdram_we_o <= jtframe_mc2:u_frame.SDRAM_nWE
ps2_clk_io <> jtframe_mc2:u_frame.ps2_kbd_clk
ps2_data_io <> jtframe_mc2:u_frame.ps2_kbd_data
ps2_mouse_clk_io <> <UNC>
ps2_mouse_data_io <> <UNC>
sd_cs_n_o <= <GND>
sd_sclk_o <= <GND>
sd_mosi_o <= <GND>
sd_miso_i => ~NO_FANOUT~
joy1_up_i => joy1_s[0].DATAIN
joy1_down_i => joy1_s[1].DATAIN
joy1_left_i => always0.IN0
joy1_left_i => joy1_s[2].DATAIN
joy1_right_i => always0.IN1
joy1_right_i => joy1_s[3].DATAIN
joy1_p6_i => joy1_s.DATAB
joy1_p6_i => joy1_s.DATAA
joy1_p6_i => Selector1.IN4
joy1_p9_i => joy1_s.DATAB
joy1_p9_i => joy1_s.DATAA
joy1_p9_i => Selector0.IN4
joy2_up_i => ~NO_FANOUT~
joy2_down_i => ~NO_FANOUT~
joy2_left_i => ~NO_FANOUT~
joy2_right_i => ~NO_FANOUT~
joy2_p6_i => ~NO_FANOUT~
joy2_p9_i => ~NO_FANOUT~
joyX_p7_o <= joyP7_s.DB_MAX_OUTPUT_PORT_TYPE
dac_l_o <= jtframe_mc2:u_frame.AUDIO_L
dac_r_o <= jtframe_mc2:u_frame.AUDIO_R
ear_i => ~NO_FANOUT~
mic_o <= <GND>
vga_r_o[0] <= jtframe_mc2:u_frame.VGA_R
vga_r_o[1] <= jtframe_mc2:u_frame.VGA_R
vga_r_o[2] <= jtframe_mc2:u_frame.VGA_R
vga_r_o[3] <= jtframe_mc2:u_frame.VGA_R
vga_r_o[4] <= jtframe_mc2:u_frame.VGA_R
vga_g_o[0] <= jtframe_mc2:u_frame.VGA_G
vga_g_o[1] <= jtframe_mc2:u_frame.VGA_G
vga_g_o[2] <= jtframe_mc2:u_frame.VGA_G
vga_g_o[3] <= jtframe_mc2:u_frame.VGA_G
vga_g_o[4] <= jtframe_mc2:u_frame.VGA_G
vga_b_o[0] <= jtframe_mc2:u_frame.VGA_B
vga_b_o[1] <= jtframe_mc2:u_frame.VGA_B
vga_b_o[2] <= jtframe_mc2:u_frame.VGA_B
vga_b_o[3] <= jtframe_mc2:u_frame.VGA_B
vga_b_o[4] <= jtframe_mc2:u_frame.VGA_B
vga_hsync_n_o <= jtframe_mc2:u_frame.VGA_HS
vga_vsync_n_o <= jtframe_mc2:u_frame.VGA_VS
tmds_o[0] <= <GND>
tmds_o[1] <= <GND>
tmds_o[2] <= <GND>
tmds_o[3] <= <GND>
tmds_o[4] <= <GND>
tmds_o[5] <= <GND>
tmds_o[6] <= <GND>
tmds_o[7] <= <GND>
stm_tx_i => ~NO_FANOUT~
stm_rx_o <= <GND>
stm_rst_o <= stm_rst_o.DB_MAX_OUTPUT_PORT_TYPE
stm_b8_io <> <UNC>
stm_b9_io <> <UNC>
stm_b12_io <> jtframe_mc2:u_frame.SPI_SS2
stm_b13_io <> jtframe_mc2:u_frame.SPI_SCK
stm_b14_io <> jtframe_mc2:u_frame.SPI_DO
stm_b15_io <> jtframe_mc2:u_frame.SPI_DI


|jt1942_mc2|jtgng_pll0:u_pll_game
inclk0 => sub_wire6[0].IN1
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|jt1942_mc2|jtgng_pll0:u_pll_game|altpll:altpll_component
inclk[0] => jtgng_pll0_altpll:auto_generated.inclk[0]
inclk[1] => jtgng_pll0_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= jtgng_pll0_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|jt1942_mc2|jtgng_pll0:u_pll_game|altpll:altpll_component|jtgng_pll0_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|jt1942_mc2|jtframe_mc2:u_frame
clk_sys => clk_sys.IN3
clk_rom => clk_rom.IN2
clk_vga => clk_vga.IN2
pll_locked => LED.IN0
status[0] <= status[0].DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1].DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2].DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3].DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4].DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5].DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6].DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7].DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8].DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9].DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10].DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11].DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12].DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13].DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14].DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15].DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16].DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17].DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18].DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19].DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20].DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21].DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22].DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23].DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24].DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25].DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26].DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27].DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28].DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29].DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30].DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31].DB_MAX_OUTPUT_PORT_TYPE
game_r[0] => game_r[0].IN2
game_r[1] => game_r[1].IN2
game_r[2] => game_r[2].IN2
game_r[3] => game_r[3].IN2
game_g[0] => game_g[0].IN2
game_g[1] => game_g[1].IN2
game_g[2] => game_g[2].IN2
game_g[3] => game_g[3].IN2
game_b[0] => game_b[0].IN2
game_b[1] => game_b[1].IN2
game_b[2] => game_b[2].IN2
game_b[3] => game_b[3].IN2
LHBL => LHBL.IN2
LVBL => LVBL.IN2
hs => hs.IN2
vs => vs.IN2
pxl_cen => pxl_cen.IN2
pxl2_cen => pxl2_cen.IN1
VGA_R[0] <= jtgng_mc2_base:u_base.VIDEO_R
VGA_R[1] <= jtgng_mc2_base:u_base.VIDEO_R
VGA_R[2] <= jtgng_mc2_base:u_base.VIDEO_R
VGA_R[3] <= jtgng_mc2_base:u_base.VIDEO_R
VGA_R[4] <= jtgng_mc2_base:u_base.VIDEO_R
VGA_G[0] <= jtgng_mc2_base:u_base.VIDEO_G
VGA_G[1] <= jtgng_mc2_base:u_base.VIDEO_G
VGA_G[2] <= jtgng_mc2_base:u_base.VIDEO_G
VGA_G[3] <= jtgng_mc2_base:u_base.VIDEO_G
VGA_G[4] <= jtgng_mc2_base:u_base.VIDEO_G
VGA_B[0] <= jtgng_mc2_base:u_base.VIDEO_B
VGA_B[1] <= jtgng_mc2_base:u_base.VIDEO_B
VGA_B[2] <= jtgng_mc2_base:u_base.VIDEO_B
VGA_B[3] <= jtgng_mc2_base:u_base.VIDEO_B
VGA_B[4] <= jtgng_mc2_base:u_base.VIDEO_B
VGA_HS <= jtgng_mc2_base:u_base.VIDEO_HS
VGA_VS <= jtgng_mc2_base:u_base.VIDEO_VS
SDRAM_DQ[0] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[1] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[2] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[3] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[4] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[5] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[6] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[7] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[8] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[9] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[10] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[11] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[12] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[13] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[14] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_DQ[15] <> jtframe_board:u_board.SDRAM_DQ
SDRAM_A[0] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[1] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[2] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[3] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[4] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[5] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[6] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[7] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[8] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[9] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[10] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[11] <= jtframe_board:u_board.SDRAM_A
SDRAM_A[12] <= jtframe_board:u_board.SDRAM_A
SDRAM_DQML <= jtframe_board:u_board.SDRAM_DQML
SDRAM_DQMH <= jtframe_board:u_board.SDRAM_DQMH
SDRAM_nWE <= jtframe_board:u_board.SDRAM_nWE
SDRAM_nCAS <= jtframe_board:u_board.SDRAM_nCAS
SDRAM_nRAS <= jtframe_board:u_board.SDRAM_nRAS
SDRAM_nCS <= jtframe_board:u_board.SDRAM_nCS
SDRAM_BA[0] <= jtframe_board:u_board.SDRAM_BA
SDRAM_BA[1] <= jtframe_board:u_board.SDRAM_BA
SDRAM_CLK => SDRAM_CLK.IN1
SDRAM_CKE <= jtframe_board:u_board.SDRAM_CKE
sdram_req => sdram_req.IN1
sdram_ack <= jtframe_board:u_board.sdram_ack
sdram_addr[0] => sdram_addr[0].IN1
sdram_addr[1] => sdram_addr[1].IN1
sdram_addr[2] => sdram_addr[2].IN1
sdram_addr[3] => sdram_addr[3].IN1
sdram_addr[4] => sdram_addr[4].IN1
sdram_addr[5] => sdram_addr[5].IN1
sdram_addr[6] => sdram_addr[6].IN1
sdram_addr[7] => sdram_addr[7].IN1
sdram_addr[8] => sdram_addr[8].IN1
sdram_addr[9] => sdram_addr[9].IN1
sdram_addr[10] => sdram_addr[10].IN1
sdram_addr[11] => sdram_addr[11].IN1
sdram_addr[12] => sdram_addr[12].IN1
sdram_addr[13] => sdram_addr[13].IN1
sdram_addr[14] => sdram_addr[14].IN1
sdram_addr[15] => sdram_addr[15].IN1
sdram_addr[16] => sdram_addr[16].IN1
sdram_addr[17] => sdram_addr[17].IN1
sdram_addr[18] => sdram_addr[18].IN1
sdram_addr[19] => sdram_addr[19].IN1
sdram_addr[20] => sdram_addr[20].IN1
sdram_addr[21] => sdram_addr[21].IN1
data_read[0] <= jtframe_board:u_board.data_read
data_read[1] <= jtframe_board:u_board.data_read
data_read[2] <= jtframe_board:u_board.data_read
data_read[3] <= jtframe_board:u_board.data_read
data_read[4] <= jtframe_board:u_board.data_read
data_read[5] <= jtframe_board:u_board.data_read
data_read[6] <= jtframe_board:u_board.data_read
data_read[7] <= jtframe_board:u_board.data_read
data_read[8] <= jtframe_board:u_board.data_read
data_read[9] <= jtframe_board:u_board.data_read
data_read[10] <= jtframe_board:u_board.data_read
data_read[11] <= jtframe_board:u_board.data_read
data_read[12] <= jtframe_board:u_board.data_read
data_read[13] <= jtframe_board:u_board.data_read
data_read[14] <= jtframe_board:u_board.data_read
data_read[15] <= jtframe_board:u_board.data_read
data_read[16] <= jtframe_board:u_board.data_read
data_read[17] <= jtframe_board:u_board.data_read
data_read[18] <= jtframe_board:u_board.data_read
data_read[19] <= jtframe_board:u_board.data_read
data_read[20] <= jtframe_board:u_board.data_read
data_read[21] <= jtframe_board:u_board.data_read
data_read[22] <= jtframe_board:u_board.data_read
data_read[23] <= jtframe_board:u_board.data_read
data_read[24] <= jtframe_board:u_board.data_read
data_read[25] <= jtframe_board:u_board.data_read
data_read[26] <= jtframe_board:u_board.data_read
data_read[27] <= jtframe_board:u_board.data_read
data_read[28] <= jtframe_board:u_board.data_read
data_read[29] <= jtframe_board:u_board.data_read
data_read[30] <= jtframe_board:u_board.data_read
data_read[31] <= jtframe_board:u_board.data_read
data_rdy <= jtframe_board:u_board.data_rdy
loop_rst <= jtframe_board:u_board.loop_rst
refresh_en => refresh_en.IN1
SPI_DO <= jtgng_mc2_base:u_base.SPI_DO
SPI_DI => SPI_DI.IN1
SPI_SCK => SPI_SCK.IN1
SPI_SS2 => SPI_SS2.IN1
ioctl_addr[0] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[1] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[2] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[3] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[4] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[5] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[6] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[7] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[8] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[9] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[10] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[11] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[12] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[13] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[14] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[15] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[16] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[17] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[18] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[19] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[20] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_addr[21] <= jtgng_mc2_base:u_base.ioctl_addr
ioctl_data[0] <= jtgng_mc2_base:u_base.ioctl_data
ioctl_data[1] <= jtgng_mc2_base:u_base.ioctl_data
ioctl_data[2] <= jtgng_mc2_base:u_base.ioctl_data
ioctl_data[3] <= jtgng_mc2_base:u_base.ioctl_data
ioctl_data[4] <= jtgng_mc2_base:u_base.ioctl_data
ioctl_data[5] <= jtgng_mc2_base:u_base.ioctl_data
ioctl_data[6] <= jtgng_mc2_base:u_base.ioctl_data
ioctl_data[7] <= jtgng_mc2_base:u_base.ioctl_data
ioctl_wr <= jtgng_mc2_base:u_base.ioctl_wr
prog_addr[0] => prog_addr[0].IN1
prog_addr[1] => prog_addr[1].IN1
prog_addr[2] => prog_addr[2].IN1
prog_addr[3] => prog_addr[3].IN1
prog_addr[4] => prog_addr[4].IN1
prog_addr[5] => prog_addr[5].IN1
prog_addr[6] => prog_addr[6].IN1
prog_addr[7] => prog_addr[7].IN1
prog_addr[8] => prog_addr[8].IN1
prog_addr[9] => prog_addr[9].IN1
prog_addr[10] => prog_addr[10].IN1
prog_addr[11] => prog_addr[11].IN1
prog_addr[12] => prog_addr[12].IN1
prog_addr[13] => prog_addr[13].IN1
prog_addr[14] => prog_addr[14].IN1
prog_addr[15] => prog_addr[15].IN1
prog_addr[16] => prog_addr[16].IN1
prog_addr[17] => prog_addr[17].IN1
prog_addr[18] => prog_addr[18].IN1
prog_addr[19] => prog_addr[19].IN1
prog_addr[20] => prog_addr[20].IN1
prog_addr[21] => prog_addr[21].IN1
prog_data[0] => prog_data[0].IN1
prog_data[1] => prog_data[1].IN1
prog_data[2] => prog_data[2].IN1
prog_data[3] => prog_data[3].IN1
prog_data[4] => prog_data[4].IN1
prog_data[5] => prog_data[5].IN1
prog_data[6] => prog_data[6].IN1
prog_data[7] => prog_data[7].IN1
prog_mask[0] => prog_mask[0].IN1
prog_mask[1] => prog_mask[1].IN1
prog_we => prog_we.IN1
downloading <= downloading.DB_MAX_OUTPUT_PORT_TYPE
rst <= rst.DB_MAX_OUTPUT_PORT_TYPE
rst_n <= jtframe_board:u_board.rst_n
game_rst <= jtframe_board:u_board.game_rst
game_rst_n <= jtframe_board:u_board.game_rst_n
rst_req => rst_req.IN1
snd[0] => snd[0].IN1
snd[1] => snd[1].IN1
snd[2] => snd[2].IN1
snd[3] => snd[3].IN1
snd[4] => snd[4].IN1
snd[5] => snd[5].IN1
snd[6] => snd[6].IN1
snd[7] => snd[7].IN1
snd[8] => snd[8].IN1
snd[9] => snd[9].IN1
snd[10] => snd[10].IN1
snd[11] => snd[11].IN1
snd[12] => snd[12].IN1
snd[13] => snd[13].IN1
snd[14] => snd[14].IN1
snd[15] => snd[15].IN1
AUDIO_L <= jtgng_mc2_base:u_base.snd_pwm
AUDIO_R <= jtgng_mc2_base:u_base.snd_pwm
game_joystick1[0] <= jtframe_board:u_board.game_joystick1
game_joystick1[1] <= jtframe_board:u_board.game_joystick1
game_joystick1[2] <= jtframe_board:u_board.game_joystick1
game_joystick1[3] <= jtframe_board:u_board.game_joystick1
game_joystick1[4] <= jtframe_board:u_board.game_joystick1
game_joystick1[5] <= jtframe_board:u_board.game_joystick1
game_joystick1[6] <= jtframe_board:u_board.game_joystick1
game_joystick1[7] <= jtframe_board:u_board.game_joystick1
game_joystick1[8] <= jtframe_board:u_board.game_joystick1
game_joystick1[9] <= jtframe_board:u_board.game_joystick1
game_joystick2[0] <= jtframe_board:u_board.game_joystick2
game_joystick2[1] <= jtframe_board:u_board.game_joystick2
game_joystick2[2] <= jtframe_board:u_board.game_joystick2
game_joystick2[3] <= jtframe_board:u_board.game_joystick2
game_joystick2[4] <= jtframe_board:u_board.game_joystick2
game_joystick2[5] <= jtframe_board:u_board.game_joystick2
game_joystick2[6] <= jtframe_board:u_board.game_joystick2
game_joystick2[7] <= jtframe_board:u_board.game_joystick2
game_joystick2[8] <= jtframe_board:u_board.game_joystick2
game_joystick2[9] <= jtframe_board:u_board.game_joystick2
game_coin[0] <= jtframe_board:u_board.game_coin
game_coin[1] <= jtframe_board:u_board.game_coin
game_start[0] <= jtframe_board:u_board.game_start
game_start[1] <= jtframe_board:u_board.game_start
game_pause <= <GND>
game_service <= jtframe_board:u_board.game_service
hdmi_arx[0] <= <GND>
hdmi_arx[1] <= <GND>
hdmi_arx[2] <= <GND>
hdmi_arx[3] <= <GND>
hdmi_arx[4] <= <GND>
hdmi_arx[5] <= <GND>
hdmi_arx[6] <= <GND>
hdmi_arx[7] <= <GND>
hdmi_ary[0] <= <GND>
hdmi_ary[1] <= <GND>
hdmi_ary[2] <= <GND>
hdmi_ary[3] <= <GND>
hdmi_ary[4] <= <GND>
hdmi_ary[5] <= <GND>
hdmi_ary[6] <= <GND>
hdmi_ary[7] <= <GND>
vertical_n <= <GND>
enable_fm <= jtframe_board:u_board.enable_fm
enable_psg <= jtframe_board:u_board.enable_psg
dip_test <= jtframe_board:u_board.dip_test
dip_pause <= jtframe_board:u_board.dip_pause
dip_flip <= jtframe_board:u_board.dip_flip
dip_fxlevel[0] <= jtframe_board:u_board.dip_fxlevel
dip_fxlevel[1] <= jtframe_board:u_board.dip_fxlevel
LED <= LED.DB_MAX_OUTPUT_PORT_TYPE
gfx_en[0] <= jtframe_board:u_board.gfx_en
gfx_en[1] <= jtframe_board:u_board.gfx_en
gfx_en[2] <= jtframe_board:u_board.gfx_en
gfx_en[3] <= jtframe_board:u_board.gfx_en
ps2_kbd_clk => ps2_kbd_clk.IN1
ps2_kbd_data => ps2_kbd_data.IN1
fpga_joystick1[0] => fpga_joystick1[0].IN2
fpga_joystick1[1] => fpga_joystick1[1].IN2
fpga_joystick1[2] => fpga_joystick1[2].IN2
fpga_joystick1[3] => fpga_joystick1[3].IN2
fpga_joystick1[4] => fpga_joystick1[4].IN2
fpga_joystick1[5] => fpga_joystick1[5].IN2
fpga_joystick1[6] => fpga_joystick1[6].IN2
fpga_joystick1[7] => fpga_joystick1[7].IN2
fpga_joystick1[8] => fpga_joystick1[8].IN2
fpga_joystick1[9] => fpga_joystick1[9].IN2
fpga_joystick1[10] => fpga_joystick1[10].IN2
fpga_joystick1[11] => fpga_joystick1[11].IN2
fpga_joystick1[12] => fpga_joystick1[12].IN2
fpga_joystick1[13] => fpga_joystick1[13].IN2
fpga_joystick1[14] => fpga_joystick1[14].IN2
fpga_joystick1[15] => fpga_joystick1[15].IN2


|jt1942_mc2|jtframe_mc2:u_frame|jtgng_mc2_base:u_base
rst => rst.IN2
clk_sys => osd_s[0].CLK
clk_sys => osd_s[1].CLK
clk_sys => osd_s[2].CLK
clk_sys => osd_s[3].CLK
clk_sys => osd_s[4].CLK
clk_sys => osd_s[5].CLK
clk_sys => osd_s[6].CLK
clk_sys => osd_s[7].CLK
clk_sys => power_on_s[0].CLK
clk_sys => power_on_s[1].CLK
clk_sys => power_on_s[2].CLK
clk_sys => power_on_s[3].CLK
clk_sys => power_on_s[4].CLK
clk_sys => power_on_s[5].CLK
clk_sys => power_on_s[6].CLK
clk_sys => power_on_s[7].CLK
clk_sys => power_on_s[8].CLK
clk_sys => power_on_s[9].CLK
clk_sys => power_on_s[10].CLK
clk_sys => power_on_s[11].CLK
clk_sys => power_on_s[12].CLK
clk_sys => power_on_s[13].CLK
clk_sys => power_on_s[14].CLK
clk_sys => power_on_s[15].CLK
clk_rom => clk_rom.IN1
clk_vga => ~NO_FANOUT~
SDRAM_CLK => ~NO_FANOUT~
osd_shown <= <GND>
osd_rotate[0] => ~NO_FANOUT~
osd_rotate[1] => ~NO_FANOUT~
game_r[0] => ~NO_FANOUT~
game_r[1] => ~NO_FANOUT~
game_r[2] => ~NO_FANOUT~
game_r[3] => ~NO_FANOUT~
game_g[0] => ~NO_FANOUT~
game_g[1] => ~NO_FANOUT~
game_g[2] => ~NO_FANOUT~
game_g[3] => ~NO_FANOUT~
game_b[0] => ~NO_FANOUT~
game_b[1] => ~NO_FANOUT~
game_b[2] => ~NO_FANOUT~
game_b[3] => ~NO_FANOUT~
LHBL => ~NO_FANOUT~
LVBL => ~NO_FANOUT~
hs => ~NO_FANOUT~
vs => ~NO_FANOUT~
pxl_cen => ~NO_FANOUT~
scan2x_r[0] => ~NO_FANOUT~
scan2x_r[1] => VIDEO_R[0].DATAIN
scan2x_r[2] => VIDEO_R[1].DATAIN
scan2x_r[3] => VIDEO_R[2].DATAIN
scan2x_r[4] => VIDEO_R[3].DATAIN
scan2x_r[5] => VIDEO_R[4].DATAIN
scan2x_g[0] => ~NO_FANOUT~
scan2x_g[1] => VIDEO_G[0].DATAIN
scan2x_g[2] => VIDEO_G[1].DATAIN
scan2x_g[3] => VIDEO_G[2].DATAIN
scan2x_g[4] => VIDEO_G[3].DATAIN
scan2x_g[5] => VIDEO_G[4].DATAIN
scan2x_b[0] => ~NO_FANOUT~
scan2x_b[1] => VIDEO_B[0].DATAIN
scan2x_b[2] => VIDEO_B[1].DATAIN
scan2x_b[3] => VIDEO_B[2].DATAIN
scan2x_b[4] => VIDEO_B[3].DATAIN
scan2x_b[5] => VIDEO_B[4].DATAIN
scan2x_hs => VIDEO_HS.DATAIN
scan2x_vs => VIDEO_VS.DATAIN
scan2x_enb <= <GND>
VIDEO_R[0] <= scan2x_r[1].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_R[1] <= scan2x_r[2].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_R[2] <= scan2x_r[3].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_R[3] <= scan2x_r[4].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_R[4] <= scan2x_r[5].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_G[0] <= scan2x_g[1].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_G[1] <= scan2x_g[2].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_G[2] <= scan2x_g[3].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_G[3] <= scan2x_g[4].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_G[4] <= scan2x_g[5].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_B[0] <= scan2x_b[1].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_B[1] <= scan2x_b[2].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_B[2] <= scan2x_b[3].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_B[3] <= scan2x_b[4].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_B[4] <= scan2x_b[5].DB_MAX_OUTPUT_PORT_TYPE
VIDEO_HS <= scan2x_hs.DB_MAX_OUTPUT_PORT_TYPE
VIDEO_VS <= scan2x_vs.DB_MAX_OUTPUT_PORT_TYPE
SPI_DO <= data_io:u_datain.sdo
SPI_DI => SPI_DI.IN1
SPI_SCK => SPI_SCK.IN1
SPI_SS2 => SPI_SS2.IN1
status[0] <= <GND>
status[1] <= <GND>
status[2] <= <GND>
status[3] <= <GND>
status[4] <= <GND>
status[5] <= <GND>
status[6] <= <GND>
status[7] <= <GND>
status[8] <= <GND>
status[9] <= <GND>
status[10] <= <GND>
status[11] <= <GND>
status[12] <= <GND>
status[13] <= <GND>
status[14] <= <GND>
status[15] <= <GND>
status[16] <= <GND>
status[17] <= <GND>
status[18] <= <GND>
status[19] <= <GND>
status[20] <= <GND>
status[21] <= <GND>
status[22] <= <GND>
status[23] <= <GND>
status[24] <= <GND>
status[25] <= <GND>
status[26] <= <GND>
status[27] <= <GND>
status[28] <= <GND>
status[29] <= <GND>
status[30] <= <GND>
status[31] <= <GND>
clk_dac => clk_dac.IN1
snd[0] => snd_padded[3].IN1
snd[1] => snd_padded[4].IN1
snd[2] => snd_padded[5].IN1
snd[3] => snd_padded[6].IN1
snd[4] => snd_padded[7].IN1
snd[5] => snd_padded[8].IN1
snd[6] => snd_padded[9].IN1
snd[7] => snd_padded[10].IN1
snd[8] => snd_padded[11].IN1
snd[9] => snd_padded[12].IN1
snd[10] => snd_padded[13].IN1
snd[11] => snd_padded[14].IN1
snd[12] => snd_padded[15].IN1
snd[13] => snd_padded[16].IN1
snd[14] => snd_padded[17].IN1
snd[15] => snd_padded[18].IN1
snd_pwm <= hifi_1bit_dac:u_dac.dac_out
ioctl_addr[0] <= data_io:u_datain.ioctl_addr
ioctl_addr[1] <= data_io:u_datain.ioctl_addr
ioctl_addr[2] <= data_io:u_datain.ioctl_addr
ioctl_addr[3] <= data_io:u_datain.ioctl_addr
ioctl_addr[4] <= data_io:u_datain.ioctl_addr
ioctl_addr[5] <= data_io:u_datain.ioctl_addr
ioctl_addr[6] <= data_io:u_datain.ioctl_addr
ioctl_addr[7] <= data_io:u_datain.ioctl_addr
ioctl_addr[8] <= data_io:u_datain.ioctl_addr
ioctl_addr[9] <= data_io:u_datain.ioctl_addr
ioctl_addr[10] <= data_io:u_datain.ioctl_addr
ioctl_addr[11] <= data_io:u_datain.ioctl_addr
ioctl_addr[12] <= data_io:u_datain.ioctl_addr
ioctl_addr[13] <= data_io:u_datain.ioctl_addr
ioctl_addr[14] <= data_io:u_datain.ioctl_addr
ioctl_addr[15] <= data_io:u_datain.ioctl_addr
ioctl_addr[16] <= data_io:u_datain.ioctl_addr
ioctl_addr[17] <= data_io:u_datain.ioctl_addr
ioctl_addr[18] <= data_io:u_datain.ioctl_addr
ioctl_addr[19] <= data_io:u_datain.ioctl_addr
ioctl_addr[20] <= data_io:u_datain.ioctl_addr
ioctl_addr[21] <= data_io:u_datain.ioctl_addr
ioctl_data[0] <= data_io:u_datain.ioctl_data
ioctl_data[1] <= data_io:u_datain.ioctl_data
ioctl_data[2] <= data_io:u_datain.ioctl_data
ioctl_data[3] <= data_io:u_datain.ioctl_data
ioctl_data[4] <= data_io:u_datain.ioctl_data
ioctl_data[5] <= data_io:u_datain.ioctl_data
ioctl_data[6] <= data_io:u_datain.ioctl_data
ioctl_data[7] <= data_io:u_datain.ioctl_data
ioctl_wr <= data_io:u_datain.ioctl_wr
downloading <= data_io:u_datain.downloading_sdram


|jt1942_mc2|jtframe_mc2:u_frame|jtgng_mc2_base:u_base|hifi_1bit_dac:u_dac
reset => dac_out~reg0.ACLR
reset => r_data_fwd_p2[0].ACLR
reset => r_data_fwd_p2[1].ACLR
reset => r_data_fwd_p2[2].ACLR
reset => r_data_fwd_p2[3].ACLR
reset => r_data_fwd_p2[4].ACLR
reset => r_data_fwd_p2[5].ACLR
reset => r_data_fwd_p2[6].ACLR
reset => r_data_fwd_p2[7].ACLR
reset => r_data_fwd_p2[8].ACLR
reset => r_data_fwd_p2[9].ACLR
reset => r_data_fwd_p2[10].ACLR
reset => r_data_fwd_p2[11].ACLR
reset => r_data_fwd_p2[12].ACLR
reset => r_data_fwd_p2[13].ACLR
reset => r_data_fwd_p2[14].ACLR
reset => r_data_fwd_p2[15].ACLR
reset => r_data_fwd_p2[16].ACLR
reset => r_data_fwd_p2[17].ACLR
reset => r_data_fwd_p2[18].ACLR
reset => r_data_fwd_p2[19].ACLR
reset => r_data_fwd_p2[20].ACLR
reset => r_data_fwd_p2[21].ACLR
reset => r_data_fwd_p2[22].ACLR
reset => r_data_fwd_p2[23].ACLR
reset => r_data_lpf_p2[0].ACLR
reset => r_data_lpf_p2[1].ACLR
reset => r_data_lpf_p2[2].ACLR
reset => r_data_lpf_p2[3].ACLR
reset => r_data_lpf_p2[4].ACLR
reset => r_data_lpf_p2[5].ACLR
reset => r_data_lpf_p2[6].ACLR
reset => r_data_lpf_p2[7].ACLR
reset => r_data_lpf_p2[8].ACLR
reset => r_data_lpf_p2[9].ACLR
reset => r_data_lpf_p2[10].ACLR
reset => r_data_lpf_p2[11].ACLR
reset => r_data_lpf_p2[12].ACLR
reset => r_data_lpf_p2[13].ACLR
reset => r_data_lpf_p2[14].ACLR
reset => r_data_lpf_p2[15].ACLR
reset => r_data_lpf_p2[16].ACLR
reset => r_data_lpf_p2[17].ACLR
reset => r_data_lpf_p2[18].ACLR
reset => r_data_lpf_p2[19].ACLR
reset => r_data_lpf_p2[20].ACLR
reset => r_data_lpf_p2[21].ACLR
reset => r_data_lpf_p2[22].ACLR
reset => r_data_lpf_p2[23].ACLR
reset => r_data_fwd_p1[0].ACLR
reset => r_data_fwd_p1[1].ACLR
reset => r_data_fwd_p1[2].ACLR
reset => r_data_fwd_p1[3].ACLR
reset => r_data_fwd_p1[4].ACLR
reset => r_data_fwd_p1[5].ACLR
reset => r_data_fwd_p1[6].ACLR
reset => r_data_fwd_p1[7].ACLR
reset => r_data_fwd_p1[8].ACLR
reset => r_data_fwd_p1[9].ACLR
reset => r_data_fwd_p1[10].ACLR
reset => r_data_fwd_p1[11].ACLR
reset => r_data_fwd_p1[12].ACLR
reset => r_data_fwd_p1[13].ACLR
reset => r_data_fwd_p1[14].ACLR
reset => r_data_fwd_p1[15].ACLR
reset => r_data_fwd_p1[16].ACLR
reset => r_data_fwd_p1[17].ACLR
reset => r_data_fwd_p1[18].ACLR
reset => r_data_fwd_p1[19].ACLR
reset => r_data_fwd_p1[20].ACLR
reset => r_data_fwd_p1[21].ACLR
reset => r_data_fwd_p1[22].ACLR
reset => r_data_fwd_p1[23].ACLR
clk => dac_out~reg0.CLK
clk => r_data_fwd_p2[0].CLK
clk => r_data_fwd_p2[1].CLK
clk => r_data_fwd_p2[2].CLK
clk => r_data_fwd_p2[3].CLK
clk => r_data_fwd_p2[4].CLK
clk => r_data_fwd_p2[5].CLK
clk => r_data_fwd_p2[6].CLK
clk => r_data_fwd_p2[7].CLK
clk => r_data_fwd_p2[8].CLK
clk => r_data_fwd_p2[9].CLK
clk => r_data_fwd_p2[10].CLK
clk => r_data_fwd_p2[11].CLK
clk => r_data_fwd_p2[12].CLK
clk => r_data_fwd_p2[13].CLK
clk => r_data_fwd_p2[14].CLK
clk => r_data_fwd_p2[15].CLK
clk => r_data_fwd_p2[16].CLK
clk => r_data_fwd_p2[17].CLK
clk => r_data_fwd_p2[18].CLK
clk => r_data_fwd_p2[19].CLK
clk => r_data_fwd_p2[20].CLK
clk => r_data_fwd_p2[21].CLK
clk => r_data_fwd_p2[22].CLK
clk => r_data_fwd_p2[23].CLK
clk => r_data_lpf_p2[0].CLK
clk => r_data_lpf_p2[1].CLK
clk => r_data_lpf_p2[2].CLK
clk => r_data_lpf_p2[3].CLK
clk => r_data_lpf_p2[4].CLK
clk => r_data_lpf_p2[5].CLK
clk => r_data_lpf_p2[6].CLK
clk => r_data_lpf_p2[7].CLK
clk => r_data_lpf_p2[8].CLK
clk => r_data_lpf_p2[9].CLK
clk => r_data_lpf_p2[10].CLK
clk => r_data_lpf_p2[11].CLK
clk => r_data_lpf_p2[12].CLK
clk => r_data_lpf_p2[13].CLK
clk => r_data_lpf_p2[14].CLK
clk => r_data_lpf_p2[15].CLK
clk => r_data_lpf_p2[16].CLK
clk => r_data_lpf_p2[17].CLK
clk => r_data_lpf_p2[18].CLK
clk => r_data_lpf_p2[19].CLK
clk => r_data_lpf_p2[20].CLK
clk => r_data_lpf_p2[21].CLK
clk => r_data_lpf_p2[22].CLK
clk => r_data_lpf_p2[23].CLK
clk => r_data_fwd_p1[0].CLK
clk => r_data_fwd_p1[1].CLK
clk => r_data_fwd_p1[2].CLK
clk => r_data_fwd_p1[3].CLK
clk => r_data_fwd_p1[4].CLK
clk => r_data_fwd_p1[5].CLK
clk => r_data_fwd_p1[6].CLK
clk => r_data_fwd_p1[7].CLK
clk => r_data_fwd_p1[8].CLK
clk => r_data_fwd_p1[9].CLK
clk => r_data_fwd_p1[10].CLK
clk => r_data_fwd_p1[11].CLK
clk => r_data_fwd_p1[12].CLK
clk => r_data_fwd_p1[13].CLK
clk => r_data_fwd_p1[14].CLK
clk => r_data_fwd_p1[15].CLK
clk => r_data_fwd_p1[16].CLK
clk => r_data_fwd_p1[17].CLK
clk => r_data_fwd_p1[18].CLK
clk => r_data_fwd_p1[19].CLK
clk => r_data_fwd_p1[20].CLK
clk => r_data_fwd_p1[21].CLK
clk => r_data_fwd_p1[22].CLK
clk => r_data_fwd_p1[23].CLK
clk_ena => r_data_fwd_p1[23].ENA
clk_ena => r_data_fwd_p1[22].ENA
clk_ena => r_data_fwd_p1[21].ENA
clk_ena => r_data_fwd_p1[20].ENA
clk_ena => r_data_fwd_p1[19].ENA
clk_ena => r_data_fwd_p1[18].ENA
clk_ena => r_data_fwd_p1[17].ENA
clk_ena => r_data_fwd_p1[16].ENA
clk_ena => r_data_fwd_p1[15].ENA
clk_ena => r_data_fwd_p1[14].ENA
clk_ena => r_data_fwd_p1[13].ENA
clk_ena => r_data_fwd_p1[12].ENA
clk_ena => r_data_fwd_p1[11].ENA
clk_ena => r_data_fwd_p1[10].ENA
clk_ena => r_data_fwd_p1[9].ENA
clk_ena => r_data_fwd_p1[8].ENA
clk_ena => r_data_fwd_p1[7].ENA
clk_ena => r_data_fwd_p1[6].ENA
clk_ena => r_data_fwd_p1[5].ENA
clk_ena => r_data_fwd_p1[4].ENA
clk_ena => r_data_fwd_p1[3].ENA
clk_ena => r_data_fwd_p1[2].ENA
clk_ena => r_data_fwd_p1[1].ENA
clk_ena => r_data_fwd_p1[0].ENA
clk_ena => r_data_lpf_p2[23].ENA
clk_ena => r_data_lpf_p2[22].ENA
clk_ena => r_data_lpf_p2[21].ENA
clk_ena => r_data_lpf_p2[20].ENA
clk_ena => r_data_lpf_p2[19].ENA
clk_ena => r_data_lpf_p2[18].ENA
clk_ena => r_data_lpf_p2[17].ENA
clk_ena => r_data_lpf_p2[16].ENA
clk_ena => r_data_lpf_p2[15].ENA
clk_ena => r_data_lpf_p2[14].ENA
clk_ena => r_data_lpf_p2[13].ENA
clk_ena => r_data_lpf_p2[12].ENA
clk_ena => r_data_lpf_p2[11].ENA
clk_ena => r_data_lpf_p2[10].ENA
clk_ena => r_data_lpf_p2[9].ENA
clk_ena => r_data_lpf_p2[8].ENA
clk_ena => r_data_lpf_p2[7].ENA
clk_ena => r_data_lpf_p2[6].ENA
clk_ena => r_data_lpf_p2[5].ENA
clk_ena => r_data_lpf_p2[4].ENA
clk_ena => r_data_lpf_p2[3].ENA
clk_ena => r_data_lpf_p2[2].ENA
clk_ena => r_data_lpf_p2[1].ENA
clk_ena => r_data_lpf_p2[0].ENA
clk_ena => r_data_fwd_p2[23].ENA
clk_ena => r_data_fwd_p2[22].ENA
clk_ena => r_data_fwd_p2[21].ENA
clk_ena => r_data_fwd_p2[20].ENA
clk_ena => r_data_fwd_p2[19].ENA
clk_ena => r_data_fwd_p2[18].ENA
clk_ena => r_data_fwd_p2[17].ENA
clk_ena => r_data_fwd_p2[16].ENA
clk_ena => r_data_fwd_p2[15].ENA
clk_ena => r_data_fwd_p2[14].ENA
clk_ena => r_data_fwd_p2[13].ENA
clk_ena => r_data_fwd_p2[12].ENA
clk_ena => r_data_fwd_p2[11].ENA
clk_ena => r_data_fwd_p2[10].ENA
clk_ena => r_data_fwd_p2[9].ENA
clk_ena => r_data_fwd_p2[8].ENA
clk_ena => r_data_fwd_p2[7].ENA
clk_ena => r_data_fwd_p2[6].ENA
clk_ena => r_data_fwd_p2[5].ENA
clk_ena => r_data_fwd_p2[4].ENA
clk_ena => r_data_fwd_p2[3].ENA
clk_ena => r_data_fwd_p2[2].ENA
clk_ena => r_data_fwd_p2[1].ENA
clk_ena => r_data_fwd_p2[0].ENA
clk_ena => dac_out~reg0.ENA
pcm_in[0] => Add0.IN48
pcm_in[1] => Add0.IN47
pcm_in[2] => Add0.IN46
pcm_in[3] => Add0.IN45
pcm_in[4] => Add0.IN44
pcm_in[5] => Add0.IN43
pcm_in[6] => Add0.IN42
pcm_in[7] => Add0.IN41
pcm_in[8] => Add0.IN40
pcm_in[9] => Add0.IN39
pcm_in[10] => Add0.IN38
pcm_in[11] => Add0.IN37
pcm_in[12] => Add0.IN36
pcm_in[13] => Add0.IN35
pcm_in[14] => Add0.IN34
pcm_in[15] => Add0.IN33
pcm_in[16] => Add0.IN32
pcm_in[17] => Add0.IN31
pcm_in[18] => Add0.IN30
pcm_in[19] => Add0.IN25
pcm_in[19] => Add0.IN26
pcm_in[19] => Add0.IN27
pcm_in[19] => Add0.IN28
pcm_in[19] => Add0.IN29
dac_out <= dac_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jtframe_mc2:u_frame|jtgng_mc2_base:u_base|data_io:u_datain
sck => data[0].CLK
sck => data[1].CLK
sck => data[2].CLK
sck => data[3].CLK
sck => data[4].CLK
sck => data[5].CLK
sck => data[6].CLK
sck => data[7].CLK
sck => downloading_reg.CLK
sck => cmd[0].CLK
sck => cmd[1].CLK
sck => cmd[2].CLK
sck => cmd[3].CLK
sck => cmd[4].CLK
sck => cmd[5].CLK
sck => cmd[6].CLK
sck => cmd[7].CLK
sck => sbuf[0].CLK
sck => sbuf[1].CLK
sck => sbuf[2].CLK
sck => sbuf[3].CLK
sck => sbuf[4].CLK
sck => sbuf[5].CLK
sck => sbuf[6].CLK
sck => rclk.CLK
sck => cnt[0].CLK
sck => cnt[1].CLK
sck => cnt[2].CLK
sck => cnt[3].CLK
sck => cnt[4].CLK
sck => byte_cnt[0].CLK
sck => byte_cnt[1].CLK
sck => byte_cnt[2].CLK
sck => byte_cnt[3].CLK
sck => byte_cnt[4].CLK
sck => byte_cnt[5].CLK
sck => byte_cnt[6].CLK
sck => byte_cnt[7].CLK
sck => sdo~reg0.CLK
sck => sdo~en.CLK
ss => cnt[0].ACLR
ss => cnt[1].ACLR
ss => cnt[2].ACLR
ss => cnt[3].ACLR
ss => cnt[4].ACLR
ss => byte_cnt[0].ACLR
ss => byte_cnt[1].ACLR
ss => byte_cnt[2].ACLR
ss => byte_cnt[3].ACLR
ss => byte_cnt[4].ACLR
ss => byte_cnt[5].ACLR
ss => byte_cnt[6].ACLR
ss => byte_cnt[7].ACLR
ss => sdo~en.ACLR
ss => rclk.ENA
ss => sbuf[6].ENA
ss => sbuf[5].ENA
ss => sbuf[4].ENA
ss => sbuf[3].ENA
ss => sbuf[2].ENA
ss => sbuf[1].ENA
ss => sbuf[0].ENA
ss => cmd[7].ENA
ss => cmd[6].ENA
ss => cmd[5].ENA
ss => cmd[4].ENA
ss => cmd[3].ENA
ss => cmd[2].ENA
ss => cmd[1].ENA
ss => cmd[0].ENA
ss => downloading_reg.ENA
ss => data[7].ENA
ss => data[6].ENA
ss => data[5].ENA
ss => data[4].ENA
ss => data[3].ENA
ss => data[2].ENA
ss => data[1].ENA
ss => data[0].ENA
sdi => sbuf.DATAB
sdi => always1.IN1
sdi => cmd.DATAB
sdi => data.DATAB
sdi => always1.IN1
sdo <= sdo.DB_MAX_OUTPUT_PORT_TYPE
index[0] <= <GND>
index[1] <= <GND>
index[2] <= <GND>
index[3] <= <GND>
index[4] <= <GND>
data_in[0] => Mux0.IN3
data_in[1] => Mux0.IN4
data_in[2] => Mux0.IN5
data_in[3] => Mux0.IN6
data_in[4] => Mux0.IN7
data_in[5] => Mux0.IN8
data_in[6] => Mux0.IN9
data_in[7] => Mux0.IN10
conf_str[0] => Mux3.IN127
conf_str[1] => Mux3.IN128
conf_str[2] => Mux3.IN129
conf_str[3] => Mux3.IN130
conf_str[4] => Mux3.IN131
conf_str[5] => Mux3.IN132
conf_str[6] => Mux3.IN133
conf_str[7] => Mux3.IN134
conf_str[8] => Mux3.IN119
conf_str[9] => Mux3.IN120
conf_str[10] => Mux3.IN121
conf_str[11] => Mux3.IN122
conf_str[12] => Mux3.IN123
conf_str[13] => Mux3.IN124
conf_str[14] => Mux3.IN125
conf_str[15] => Mux3.IN126
conf_str[16] => Mux3.IN111
conf_str[17] => Mux3.IN112
conf_str[18] => Mux3.IN113
conf_str[19] => Mux3.IN114
conf_str[20] => Mux3.IN115
conf_str[21] => Mux3.IN116
conf_str[22] => Mux3.IN117
conf_str[23] => Mux3.IN118
conf_str[24] => Mux3.IN103
conf_str[25] => Mux3.IN104
conf_str[26] => Mux3.IN105
conf_str[27] => Mux3.IN106
conf_str[28] => Mux3.IN107
conf_str[29] => Mux3.IN108
conf_str[30] => Mux3.IN109
conf_str[31] => Mux3.IN110
conf_str[32] => Mux3.IN95
conf_str[33] => Mux3.IN96
conf_str[34] => Mux3.IN97
conf_str[35] => Mux3.IN98
conf_str[36] => Mux3.IN99
conf_str[37] => Mux3.IN100
conf_str[38] => Mux3.IN101
conf_str[39] => Mux3.IN102
conf_str[40] => Mux3.IN87
conf_str[41] => Mux3.IN88
conf_str[42] => Mux3.IN89
conf_str[43] => Mux3.IN90
conf_str[44] => Mux3.IN91
conf_str[45] => Mux3.IN92
conf_str[46] => Mux3.IN93
conf_str[47] => Mux3.IN94
conf_str[48] => Mux3.IN79
conf_str[49] => Mux3.IN80
conf_str[50] => Mux3.IN81
conf_str[51] => Mux3.IN82
conf_str[52] => Mux3.IN83
conf_str[53] => Mux3.IN84
conf_str[54] => Mux3.IN85
conf_str[55] => Mux3.IN86
conf_str[56] => Mux3.IN71
conf_str[57] => Mux3.IN72
conf_str[58] => Mux3.IN73
conf_str[59] => Mux3.IN74
conf_str[60] => Mux3.IN75
conf_str[61] => Mux3.IN76
conf_str[62] => Mux3.IN77
conf_str[63] => Mux3.IN78
conf_str[64] => Mux3.IN63
conf_str[65] => Mux3.IN64
conf_str[66] => Mux3.IN65
conf_str[67] => Mux3.IN66
conf_str[68] => Mux3.IN67
conf_str[69] => Mux3.IN68
conf_str[70] => Mux3.IN69
conf_str[71] => Mux3.IN70
conf_str[72] => Mux3.IN55
conf_str[73] => Mux3.IN56
conf_str[74] => Mux3.IN57
conf_str[75] => Mux3.IN58
conf_str[76] => Mux3.IN59
conf_str[77] => Mux3.IN60
conf_str[78] => Mux3.IN61
conf_str[79] => Mux3.IN62
rst => ioctl_data[0]~reg0.ACLR
rst => ioctl_data[1]~reg0.ACLR
rst => ioctl_data[2]~reg0.ACLR
rst => ioctl_data[3]~reg0.ACLR
rst => ioctl_data[4]~reg0.ACLR
rst => ioctl_data[5]~reg0.ACLR
rst => ioctl_data[6]~reg0.ACLR
rst => ioctl_data[7]~reg0.ACLR
rst => ioctl_wr~reg0.ACLR
rst => ioctl_addr[0]~reg0.PRESET
rst => ioctl_addr[1]~reg0.PRESET
rst => ioctl_addr[2]~reg0.PRESET
rst => ioctl_addr[3]~reg0.PRESET
rst => ioctl_addr[4]~reg0.PRESET
rst => ioctl_addr[5]~reg0.PRESET
rst => ioctl_addr[6]~reg0.PRESET
rst => ioctl_addr[7]~reg0.PRESET
rst => ioctl_addr[8]~reg0.PRESET
rst => ioctl_addr[9]~reg0.PRESET
rst => ioctl_addr[10]~reg0.PRESET
rst => ioctl_addr[11]~reg0.PRESET
rst => ioctl_addr[12]~reg0.PRESET
rst => ioctl_addr[13]~reg0.PRESET
rst => ioctl_addr[14]~reg0.PRESET
rst => ioctl_addr[15]~reg0.PRESET
rst => ioctl_addr[16]~reg0.PRESET
rst => ioctl_addr[17]~reg0.PRESET
rst => ioctl_addr[18]~reg0.PRESET
rst => ioctl_addr[19]~reg0.PRESET
rst => ioctl_addr[20]~reg0.PRESET
rst => ioctl_addr[21]~reg0.PRESET
rst => rclkD2.ENA
rst => downloading_sdram~reg0.ENA
rst => sync_aux.ENA
rst => rclkD.ENA
clk_sdram => rclkD2.CLK
clk_sdram => rclkD.CLK
clk_sdram => sync_aux.CLK
clk_sdram => downloading_sdram~reg0.CLK
clk_sdram => ioctl_data[0]~reg0.CLK
clk_sdram => ioctl_data[1]~reg0.CLK
clk_sdram => ioctl_data[2]~reg0.CLK
clk_sdram => ioctl_data[3]~reg0.CLK
clk_sdram => ioctl_data[4]~reg0.CLK
clk_sdram => ioctl_data[5]~reg0.CLK
clk_sdram => ioctl_data[6]~reg0.CLK
clk_sdram => ioctl_data[7]~reg0.CLK
clk_sdram => ioctl_wr~reg0.CLK
clk_sdram => ioctl_addr[0]~reg0.CLK
clk_sdram => ioctl_addr[1]~reg0.CLK
clk_sdram => ioctl_addr[2]~reg0.CLK
clk_sdram => ioctl_addr[3]~reg0.CLK
clk_sdram => ioctl_addr[4]~reg0.CLK
clk_sdram => ioctl_addr[5]~reg0.CLK
clk_sdram => ioctl_addr[6]~reg0.CLK
clk_sdram => ioctl_addr[7]~reg0.CLK
clk_sdram => ioctl_addr[8]~reg0.CLK
clk_sdram => ioctl_addr[9]~reg0.CLK
clk_sdram => ioctl_addr[10]~reg0.CLK
clk_sdram => ioctl_addr[11]~reg0.CLK
clk_sdram => ioctl_addr[12]~reg0.CLK
clk_sdram => ioctl_addr[13]~reg0.CLK
clk_sdram => ioctl_addr[14]~reg0.CLK
clk_sdram => ioctl_addr[15]~reg0.CLK
clk_sdram => ioctl_addr[16]~reg0.CLK
clk_sdram => ioctl_addr[17]~reg0.CLK
clk_sdram => ioctl_addr[18]~reg0.CLK
clk_sdram => ioctl_addr[19]~reg0.CLK
clk_sdram => ioctl_addr[20]~reg0.CLK
clk_sdram => ioctl_addr[21]~reg0.CLK
downloading_sdram <= downloading_sdram~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[0] <= ioctl_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[1] <= ioctl_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[2] <= ioctl_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[3] <= ioctl_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[4] <= ioctl_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[5] <= ioctl_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[6] <= ioctl_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[7] <= ioctl_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[8] <= ioctl_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[9] <= ioctl_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[10] <= ioctl_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[11] <= ioctl_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[12] <= ioctl_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[13] <= ioctl_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[14] <= ioctl_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[15] <= ioctl_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[16] <= ioctl_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[17] <= ioctl_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[18] <= ioctl_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[19] <= ioctl_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[20] <= ioctl_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[21] <= ioctl_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_data[0] <= ioctl_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_data[1] <= ioctl_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_data[2] <= ioctl_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_data[3] <= ioctl_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_data[4] <= ioctl_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_data[5] <= ioctl_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_data[6] <= ioctl_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_data[7] <= ioctl_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_wr <= ioctl_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jtframe_mc2:u_frame|jtframe_board:u_board
rst <= rst.DB_MAX_OUTPUT_PORT_TYPE
rst_n <= rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_rst <= game_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_rst_n <= game_rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_req => always2.IN1
clk_sys => clk_sys.IN3
clk_rom => clk_rom.IN1
clk_vga => clk_vga.IN2
sdram_req => sdram_req.IN1
sdram_ack <= jtgng_sdram:u_sdram.sdram_ack
refresh_en => refresh_en.IN1
sdram_addr[0] => sdram_addr[0].IN1
sdram_addr[1] => sdram_addr[1].IN1
sdram_addr[2] => sdram_addr[2].IN1
sdram_addr[3] => sdram_addr[3].IN1
sdram_addr[4] => sdram_addr[4].IN1
sdram_addr[5] => sdram_addr[5].IN1
sdram_addr[6] => sdram_addr[6].IN1
sdram_addr[7] => sdram_addr[7].IN1
sdram_addr[8] => sdram_addr[8].IN1
sdram_addr[9] => sdram_addr[9].IN1
sdram_addr[10] => sdram_addr[10].IN1
sdram_addr[11] => sdram_addr[11].IN1
sdram_addr[12] => sdram_addr[12].IN1
sdram_addr[13] => sdram_addr[13].IN1
sdram_addr[14] => sdram_addr[14].IN1
sdram_addr[15] => sdram_addr[15].IN1
sdram_addr[16] => sdram_addr[16].IN1
sdram_addr[17] => sdram_addr[17].IN1
sdram_addr[18] => sdram_addr[18].IN1
sdram_addr[19] => sdram_addr[19].IN1
sdram_addr[20] => sdram_addr[20].IN1
sdram_addr[21] => sdram_addr[21].IN1
data_read[0] <= jtgng_sdram:u_sdram.data_read
data_read[1] <= jtgng_sdram:u_sdram.data_read
data_read[2] <= jtgng_sdram:u_sdram.data_read
data_read[3] <= jtgng_sdram:u_sdram.data_read
data_read[4] <= jtgng_sdram:u_sdram.data_read
data_read[5] <= jtgng_sdram:u_sdram.data_read
data_read[6] <= jtgng_sdram:u_sdram.data_read
data_read[7] <= jtgng_sdram:u_sdram.data_read
data_read[8] <= jtgng_sdram:u_sdram.data_read
data_read[9] <= jtgng_sdram:u_sdram.data_read
data_read[10] <= jtgng_sdram:u_sdram.data_read
data_read[11] <= jtgng_sdram:u_sdram.data_read
data_read[12] <= jtgng_sdram:u_sdram.data_read
data_read[13] <= jtgng_sdram:u_sdram.data_read
data_read[14] <= jtgng_sdram:u_sdram.data_read
data_read[15] <= jtgng_sdram:u_sdram.data_read
data_read[16] <= jtgng_sdram:u_sdram.data_read
data_read[17] <= jtgng_sdram:u_sdram.data_read
data_read[18] <= jtgng_sdram:u_sdram.data_read
data_read[19] <= jtgng_sdram:u_sdram.data_read
data_read[20] <= jtgng_sdram:u_sdram.data_read
data_read[21] <= jtgng_sdram:u_sdram.data_read
data_read[22] <= jtgng_sdram:u_sdram.data_read
data_read[23] <= jtgng_sdram:u_sdram.data_read
data_read[24] <= jtgng_sdram:u_sdram.data_read
data_read[25] <= jtgng_sdram:u_sdram.data_read
data_read[26] <= jtgng_sdram:u_sdram.data_read
data_read[27] <= jtgng_sdram:u_sdram.data_read
data_read[28] <= jtgng_sdram:u_sdram.data_read
data_read[29] <= jtgng_sdram:u_sdram.data_read
data_read[30] <= jtgng_sdram:u_sdram.data_read
data_read[31] <= jtgng_sdram:u_sdram.data_read
data_rdy <= jtgng_sdram:u_sdram.data_rdy
loop_rst <= jtgng_sdram:u_sdram.loop_rst
prog_addr[0] => prog_addr[0].IN1
prog_addr[1] => prog_addr[1].IN1
prog_addr[2] => prog_addr[2].IN1
prog_addr[3] => prog_addr[3].IN1
prog_addr[4] => prog_addr[4].IN1
prog_addr[5] => prog_addr[5].IN1
prog_addr[6] => prog_addr[6].IN1
prog_addr[7] => prog_addr[7].IN1
prog_addr[8] => prog_addr[8].IN1
prog_addr[9] => prog_addr[9].IN1
prog_addr[10] => prog_addr[10].IN1
prog_addr[11] => prog_addr[11].IN1
prog_addr[12] => prog_addr[12].IN1
prog_addr[13] => prog_addr[13].IN1
prog_addr[14] => prog_addr[14].IN1
prog_addr[15] => prog_addr[15].IN1
prog_addr[16] => prog_addr[16].IN1
prog_addr[17] => prog_addr[17].IN1
prog_addr[18] => prog_addr[18].IN1
prog_addr[19] => prog_addr[19].IN1
prog_addr[20] => prog_addr[20].IN1
prog_addr[21] => prog_addr[21].IN1
prog_data[0] => prog_data[0].IN1
prog_data[1] => prog_data[1].IN1
prog_data[2] => prog_data[2].IN1
prog_data[3] => prog_data[3].IN1
prog_data[4] => prog_data[4].IN1
prog_data[5] => prog_data[5].IN1
prog_data[6] => prog_data[6].IN1
prog_data[7] => prog_data[7].IN1
prog_mask[0] => prog_mask[0].IN1
prog_mask[1] => prog_mask[1].IN1
prog_we => prog_we.IN1
downloading => downloading.IN1
SDRAM_DQ[0] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[1] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[2] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[3] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[4] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[5] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[6] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[7] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[8] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[9] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[10] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[11] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[12] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[13] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[14] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_DQ[15] <> jtgng_sdram:u_sdram.SDRAM_DQ
SDRAM_A[0] <= jtgng_sdram:u_sdram.SDRAM_A
SDRAM_A[1] <= jtgng_sdram:u_sdram.SDRAM_A
SDRAM_A[2] <= jtgng_sdram:u_sdram.SDRAM_A
SDRAM_A[3] <= jtgng_sdram:u_sdram.SDRAM_A
SDRAM_A[4] <= jtgng_sdram:u_sdram.SDRAM_A
SDRAM_A[5] <= jtgng_sdram:u_sdram.SDRAM_A
SDRAM_A[6] <= jtgng_sdram:u_sdram.SDRAM_A
SDRAM_A[7] <= jtgng_sdram:u_sdram.SDRAM_A
SDRAM_A[8] <= jtgng_sdram:u_sdram.SDRAM_A
SDRAM_A[9] <= jtgng_sdram:u_sdram.SDRAM_A
SDRAM_A[10] <= jtgng_sdram:u_sdram.SDRAM_A
SDRAM_A[11] <= jtgng_sdram:u_sdram.SDRAM_A
SDRAM_A[12] <= jtgng_sdram:u_sdram.SDRAM_A
SDRAM_DQML <= jtgng_sdram:u_sdram.SDRAM_DQML
SDRAM_DQMH <= jtgng_sdram:u_sdram.SDRAM_DQMH
SDRAM_nWE <= jtgng_sdram:u_sdram.SDRAM_nWE
SDRAM_nCAS <= jtgng_sdram:u_sdram.SDRAM_nCAS
SDRAM_nRAS <= jtgng_sdram:u_sdram.SDRAM_nRAS
SDRAM_nCS <= jtgng_sdram:u_sdram.SDRAM_nCS
SDRAM_BA[0] <= jtgng_sdram:u_sdram.SDRAM_BA
SDRAM_BA[1] <= jtgng_sdram:u_sdram.SDRAM_BA
SDRAM_CKE <= jtgng_sdram:u_sdram.SDRAM_CKE
ps2_kbd_clk => ps2_kbd_clk.IN1
ps2_kbd_data => ps2_kbd_data.IN1
board_joystick1[0] => joy1_sync[0].DATAIN
board_joystick1[1] => joy1_sync[1].DATAIN
board_joystick1[2] => joy1_sync[2].DATAIN
board_joystick1[3] => joy1_sync[3].DATAIN
board_joystick1[4] => joy1_sync[4].DATAIN
board_joystick1[5] => joy1_sync[5].DATAIN
board_joystick1[6] => joy1_sync[6].DATAIN
board_joystick1[7] => joy1_sync[7].DATAIN
board_joystick1[8] => joy1_sync[8].DATAIN
board_joystick1[9] => joy1_sync[9].DATAIN
board_joystick1[10] => joy1_sync[10].DATAIN
board_joystick1[11] => ~NO_FANOUT~
board_joystick1[12] => ~NO_FANOUT~
board_joystick1[13] => ~NO_FANOUT~
board_joystick1[14] => ~NO_FANOUT~
board_joystick1[15] => ~NO_FANOUT~
board_joystick2[0] => joy2_sync[0].DATAIN
board_joystick2[1] => joy2_sync[1].DATAIN
board_joystick2[2] => joy2_sync[2].DATAIN
board_joystick2[3] => joy2_sync[3].DATAIN
board_joystick2[4] => joy2_sync[4].DATAIN
board_joystick2[5] => joy2_sync[5].DATAIN
board_joystick2[6] => joy2_sync[6].DATAIN
board_joystick2[7] => joy2_sync[7].DATAIN
board_joystick2[8] => joy2_sync[8].DATAIN
board_joystick2[9] => joy2_sync[9].DATAIN
board_joystick2[10] => joy2_sync[10].DATAIN
board_joystick2[11] => ~NO_FANOUT~
board_joystick2[12] => ~NO_FANOUT~
board_joystick2[13] => ~NO_FANOUT~
board_joystick2[14] => ~NO_FANOUT~
board_joystick2[15] => ~NO_FANOUT~
game_joystick1[0] <= game_joystick1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[1] <= game_joystick1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[2] <= game_joystick1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[3] <= game_joystick1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[4] <= game_joystick1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[5] <= game_joystick1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[6] <= game_joystick1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[7] <= game_joystick1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[8] <= game_joystick1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick1[9] <= game_joystick1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[0] <= game_joystick2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[1] <= game_joystick2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[2] <= game_joystick2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[3] <= game_joystick2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[4] <= game_joystick2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[5] <= game_joystick2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[6] <= game_joystick2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[7] <= game_joystick2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[8] <= game_joystick2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_joystick2[9] <= game_joystick2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_coin[0] <= game_coin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_coin[1] <= game_coin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_start[0] <= game_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_start[1] <= game_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_service <= game_service~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[0] => status[0].IN1
status[1] => status[1].IN1
status[2] => status[2].IN1
status[3] => status[3].IN1
status[4] => status[4].IN1
status[5] => status[5].IN1
status[6] => status[6].IN1
status[7] => status[7].IN1
status[8] => status[8].IN1
status[9] => status[9].IN1
status[10] => status[10].IN1
status[11] => status[11].IN1
status[12] => status[12].IN1
status[13] => status[13].IN1
status[14] => status[14].IN1
status[15] => status[15].IN1
status[16] => status[16].IN1
status[17] => status[17].IN1
status[18] => status[18].IN1
status[19] => status[19].IN1
status[20] => status[20].IN1
status[21] => status[21].IN1
status[22] => status[22].IN1
status[23] => status[23].IN1
status[24] => status[24].IN1
status[25] => status[25].IN1
status[26] => status[26].IN1
status[27] => status[27].IN1
status[28] => status[28].IN1
status[29] => status[29].IN1
status[30] => status[30].IN1
status[31] => status[31].IN1
hdmi_arx[0] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[1] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[2] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[3] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[4] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[5] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[6] <= jtframe_dip:u_dip.hdmi_arx
hdmi_arx[7] <= jtframe_dip:u_dip.hdmi_arx
hdmi_ary[0] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[1] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[2] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[3] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[4] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[5] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[6] <= jtframe_dip:u_dip.hdmi_ary
hdmi_ary[7] <= jtframe_dip:u_dip.hdmi_ary
rotate[0] <= jtframe_dip:u_dip.rotate
rotate[1] <= jtframe_dip:u_dip.rotate
enable_fm <= jtframe_dip:u_dip.enable_fm
enable_psg <= jtframe_dip:u_dip.enable_psg
dip_test <= jtframe_dip:u_dip.dip_test
dip_pause <= jtframe_dip:u_dip.dip_pause
dip_flip <= jtframe_dip:u_dip.dip_flip
dip_fxlevel[0] <= jtframe_dip:u_dip.dip_fxlevel
dip_fxlevel[1] <= jtframe_dip:u_dip.dip_fxlevel
osd_rotate[0] => ~NO_FANOUT~
osd_rotate[1] => ~NO_FANOUT~
game_r[0] => game_r[0].IN1
game_r[1] => game_r[1].IN1
game_r[2] => game_r[2].IN1
game_r[3] => game_r[3].IN1
game_g[0] => game_g[0].IN1
game_g[1] => game_g[1].IN1
game_g[2] => game_g[2].IN1
game_g[3] => game_g[3].IN1
game_b[0] => game_b[0].IN1
game_b[1] => game_b[1].IN1
game_b[2] => game_b[2].IN1
game_b[3] => game_b[3].IN1
LHBL => LHBL.IN1
LVBL => LVBL.IN1
hs => ~NO_FANOUT~
vs => ~NO_FANOUT~
pxl_cen => pxl_cen.IN1
pxl2_cen => ~NO_FANOUT~
hdmi_clk <= clk_vga.DB_MAX_OUTPUT_PORT_TYPE
hdmi_cen <= <VCC>
hdmi_r[0] <= video_cleaner:u_cleaner.VGA_R
hdmi_r[1] <= video_cleaner:u_cleaner.VGA_R
hdmi_r[2] <= video_cleaner:u_cleaner.VGA_R
hdmi_r[3] <= video_cleaner:u_cleaner.VGA_R
hdmi_r[4] <= video_cleaner:u_cleaner.VGA_R
hdmi_r[5] <= video_cleaner:u_cleaner.VGA_R
hdmi_r[6] <= video_cleaner:u_cleaner.VGA_R
hdmi_r[7] <= video_cleaner:u_cleaner.VGA_R
hdmi_g[0] <= video_cleaner:u_cleaner.VGA_G
hdmi_g[1] <= video_cleaner:u_cleaner.VGA_G
hdmi_g[2] <= video_cleaner:u_cleaner.VGA_G
hdmi_g[3] <= video_cleaner:u_cleaner.VGA_G
hdmi_g[4] <= video_cleaner:u_cleaner.VGA_G
hdmi_g[5] <= video_cleaner:u_cleaner.VGA_G
hdmi_g[6] <= video_cleaner:u_cleaner.VGA_G
hdmi_g[7] <= video_cleaner:u_cleaner.VGA_G
hdmi_b[0] <= video_cleaner:u_cleaner.VGA_B
hdmi_b[1] <= video_cleaner:u_cleaner.VGA_B
hdmi_b[2] <= video_cleaner:u_cleaner.VGA_B
hdmi_b[3] <= video_cleaner:u_cleaner.VGA_B
hdmi_b[4] <= video_cleaner:u_cleaner.VGA_B
hdmi_b[5] <= video_cleaner:u_cleaner.VGA_B
hdmi_b[6] <= video_cleaner:u_cleaner.VGA_B
hdmi_b[7] <= video_cleaner:u_cleaner.VGA_B
hdmi_hs <= video_cleaner:u_cleaner.VGA_HS
hdmi_vs <= video_cleaner:u_cleaner.VGA_VS
hdmi_de <= video_cleaner:u_cleaner.VGA_DE
hdmi_sl[0] <= <GND>
hdmi_sl[1] <= <GND>
scan2x_enb => ~NO_FANOUT~
scan2x_r[0] <= video_cleaner:u_cleaner.VGA_R
scan2x_r[1] <= video_cleaner:u_cleaner.VGA_R
scan2x_r[2] <= video_cleaner:u_cleaner.VGA_R
scan2x_r[3] <= video_cleaner:u_cleaner.VGA_R
scan2x_r[4] <= video_cleaner:u_cleaner.VGA_R
scan2x_r[5] <= video_cleaner:u_cleaner.VGA_R
scan2x_r[6] <= video_cleaner:u_cleaner.VGA_R
scan2x_r[7] <= video_cleaner:u_cleaner.VGA_R
scan2x_g[0] <= video_cleaner:u_cleaner.VGA_G
scan2x_g[1] <= video_cleaner:u_cleaner.VGA_G
scan2x_g[2] <= video_cleaner:u_cleaner.VGA_G
scan2x_g[3] <= video_cleaner:u_cleaner.VGA_G
scan2x_g[4] <= video_cleaner:u_cleaner.VGA_G
scan2x_g[5] <= video_cleaner:u_cleaner.VGA_G
scan2x_g[6] <= video_cleaner:u_cleaner.VGA_G
scan2x_g[7] <= video_cleaner:u_cleaner.VGA_G
scan2x_b[0] <= video_cleaner:u_cleaner.VGA_B
scan2x_b[1] <= video_cleaner:u_cleaner.VGA_B
scan2x_b[2] <= video_cleaner:u_cleaner.VGA_B
scan2x_b[3] <= video_cleaner:u_cleaner.VGA_B
scan2x_b[4] <= video_cleaner:u_cleaner.VGA_B
scan2x_b[5] <= video_cleaner:u_cleaner.VGA_B
scan2x_b[6] <= video_cleaner:u_cleaner.VGA_B
scan2x_b[7] <= video_cleaner:u_cleaner.VGA_B
scan2x_hs <= video_cleaner:u_cleaner.VGA_HS
scan2x_vs <= video_cleaner:u_cleaner.VGA_VS
scan2x_clk <= clk_vga.DB_MAX_OUTPUT_PORT_TYPE
scan2x_cen <= <VCC>
scan2x_de <= video_cleaner:u_cleaner.VGA_DE
gfx_en[0] <= gfx_en[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gfx_en[1] <= gfx_en[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gfx_en[2] <= gfx_en[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gfx_en[3] <= gfx_en[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jtframe_mc2:u_frame|jtframe_board:u_board|jtgng_keyboard:u_keyboard
clk => clk.IN1
rst => key_released.OUTPUTSELECT
rst => key_extended.OUTPUTSELECT
rst => key_joy1.OUTPUTSELECT
rst => key_joy1.OUTPUTSELECT
rst => key_joy1.OUTPUTSELECT
rst => key_joy1.OUTPUTSELECT
rst => key_joy1.OUTPUTSELECT
rst => key_joy1.OUTPUTSELECT
rst => key_joy1.OUTPUTSELECT
rst => key_joy2.OUTPUTSELECT
rst => key_joy2.OUTPUTSELECT
rst => key_joy2.OUTPUTSELECT
rst => key_joy2.OUTPUTSELECT
rst => key_joy2.OUTPUTSELECT
rst => key_joy2.OUTPUTSELECT
rst => key_joy2.OUTPUTSELECT
rst => key_coin.OUTPUTSELECT
rst => key_coin.OUTPUTSELECT
rst => key_start.OUTPUTSELECT
rst => key_start.OUTPUTSELECT
rst => key_reset.OUTPUTSELECT
rst => key_pause.OUTPUTSELECT
rst => key_service.OUTPUTSELECT
rst => _.IN1
rst => key_gfx[2]~reg0.ENA
rst => key_gfx[1]~reg0.ENA
rst => key_gfx[0]~reg0.ENA
rst => key_gfx[3]~reg0.ENA
rst => key_joy2[7]~reg0.ENA
rst => key_joy2[8]~reg0.ENA
rst => key_joy2[9]~reg0.ENA
rst => key_joy1[7]~reg0.ENA
rst => key_joy1[8]~reg0.ENA
rst => key_joy1[9]~reg0.ENA
ps2_clk => ps2_clk.IN1
ps2_data => ps2_data.IN1
key_joy1[0] <= key_joy1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[1] <= key_joy1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[2] <= key_joy1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[3] <= key_joy1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[4] <= key_joy1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[5] <= key_joy1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[6] <= key_joy1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[7] <= key_joy1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[8] <= key_joy1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy1[9] <= key_joy1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[0] <= key_joy2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[1] <= key_joy2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[2] <= key_joy2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[3] <= key_joy2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[4] <= key_joy2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[5] <= key_joy2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[6] <= key_joy2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[7] <= key_joy2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[8] <= key_joy2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_joy2[9] <= key_joy2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_start[0] <= key_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_start[1] <= key_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_coin[0] <= key_coin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_coin[1] <= key_coin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_reset <= key_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_pause <= key_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_service <= key_service~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_gfx[0] <= key_gfx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_gfx[1] <= key_gfx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_gfx[2] <= key_gfx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_gfx[3] <= key_gfx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jtframe_mc2:u_frame|jtframe_board:u_board|jtgng_keyboard:u_keyboard|ps2_intf:ps2_keyboard
CLK => ERROR~reg0.CLK
CLK => VALID~reg0.CLK
CLK => DATA[0]~reg0.CLK
CLK => DATA[1]~reg0.CLK
CLK => DATA[2]~reg0.CLK
CLK => DATA[3]~reg0.CLK
CLK => DATA[4]~reg0.CLK
CLK => DATA[5]~reg0.CLK
CLK => DATA[6]~reg0.CLK
CLK => DATA[7]~reg0.CLK
CLK => parity.CLK
CLK => shiftreg[0].CLK
CLK => shiftreg[1].CLK
CLK => shiftreg[2].CLK
CLK => shiftreg[3].CLK
CLK => shiftreg[4].CLK
CLK => shiftreg[5].CLK
CLK => shiftreg[6].CLK
CLK => shiftreg[7].CLK
CLK => shiftreg[8].CLK
CLK => bit_count[0].CLK
CLK => bit_count[1].CLK
CLK => bit_count[2].CLK
CLK => bit_count[3].CLK
CLK => clk_edge.CLK
CLK => clk_filter[0].CLK
CLK => clk_filter[1].CLK
CLK => clk_filter[2].CLK
CLK => clk_filter[3].CLK
CLK => clk_filter[4].CLK
CLK => clk_filter[5].CLK
CLK => clk_filter[6].CLK
CLK => clk_filter[7].CLK
CLK => ps2_dat_in.CLK
CLK => ps2_clk_in.CLK
nRESET => ERROR~reg0.ACLR
nRESET => VALID~reg0.ACLR
nRESET => DATA[0]~reg0.ACLR
nRESET => DATA[1]~reg0.ACLR
nRESET => DATA[2]~reg0.ACLR
nRESET => DATA[3]~reg0.ACLR
nRESET => DATA[4]~reg0.ACLR
nRESET => DATA[5]~reg0.ACLR
nRESET => DATA[6]~reg0.ACLR
nRESET => DATA[7]~reg0.ACLR
nRESET => parity.ACLR
nRESET => shiftreg[0].ACLR
nRESET => shiftreg[1].ACLR
nRESET => shiftreg[2].ACLR
nRESET => shiftreg[3].ACLR
nRESET => shiftreg[4].ACLR
nRESET => shiftreg[5].ACLR
nRESET => shiftreg[6].ACLR
nRESET => shiftreg[7].ACLR
nRESET => shiftreg[8].ACLR
nRESET => bit_count[0].ACLR
nRESET => bit_count[1].ACLR
nRESET => bit_count[2].ACLR
nRESET => bit_count[3].ACLR
nRESET => clk_edge.ACLR
nRESET => clk_filter[0].PRESET
nRESET => clk_filter[1].PRESET
nRESET => clk_filter[2].PRESET
nRESET => clk_filter[3].PRESET
nRESET => clk_filter[4].PRESET
nRESET => clk_filter[5].PRESET
nRESET => clk_filter[6].PRESET
nRESET => clk_filter[7].PRESET
nRESET => ps2_dat_in.PRESET
nRESET => ps2_clk_in.PRESET
PS2_CLK => clk_filter[7].DATAIN
PS2_DATA => ps2_dat_in.DATAIN
DATA[0] <= DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALID <= VALID~reg0.DB_MAX_OUTPUT_PORT_TYPE
ERROR <= ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jtframe_mc2:u_frame|jtframe_board:u_board|jtframe_dip:u_dip
clk => dip_pause~reg0.CLK
clk => dip_test~reg0.CLK
clk => hdmi_ary[0]~reg0.CLK
clk => hdmi_ary[1]~reg0.CLK
clk => hdmi_ary[2]~reg0.CLK
clk => hdmi_ary[3]~reg0.CLK
clk => hdmi_ary[4]~reg0.CLK
clk => hdmi_ary[5]~reg0.CLK
clk => hdmi_ary[6]~reg0.CLK
clk => hdmi_ary[7]~reg0.CLK
clk => hdmi_arx[0]~reg0.CLK
clk => hdmi_arx[1]~reg0.CLK
clk => hdmi_arx[2]~reg0.CLK
clk => hdmi_arx[3]~reg0.CLK
clk => hdmi_arx[4]~reg0.CLK
clk => hdmi_arx[5]~reg0.CLK
clk => hdmi_arx[6]~reg0.CLK
clk => hdmi_arx[7]~reg0.CLK
clk => enable_psg~reg0.CLK
clk => enable_fm~reg0.CLK
clk => en_mixing~reg0.CLK
clk => dip_fxlevel[0]~reg0.CLK
clk => dip_fxlevel[1]~reg0.CLK
clk => rotate[0]~reg0.CLK
clk => rotate[1]~reg0.CLK
status[0] => ~NO_FANOUT~
status[1] => dip_pause.IN0
status[2] => hdmi_arx[4]~reg0.DATAIN
status[2] => hdmi_ary[3]~reg0.DATAIN
status[2] => hdmi_arx[2]~reg0.DATAIN
status[2] => hdmi_ary[1]~reg0.DATAIN
status[3] => scanlines[0].DATAIN
status[4] => scanlines[1].DATAIN
status[5] => scanlines[2].DATAIN
status[6] => dip_test~reg0.DATAIN
status[7] => enable_psg~reg0.DATAIN
status[8] => enable_fm~reg0.DATAIN
status[9] => en_mixing~reg0.DATAIN
status[10] => dip_fxlevel[0]~reg0.DATAIN
status[11] => dip_fxlevel[1]~reg0.DATAIN
status[12] => rotate[1]~reg0.DATAIN
status[12] => dip_flip.DATAIN
status[13] => rot_control.DATAIN
status[13] => rotate[0]~reg0.DATAIN
status[14] => ~NO_FANOUT~
status[15] => ~NO_FANOUT~
status[16] => ~NO_FANOUT~
status[17] => ~NO_FANOUT~
status[18] => ~NO_FANOUT~
status[19] => ~NO_FANOUT~
status[20] => ~NO_FANOUT~
status[21] => ~NO_FANOUT~
status[22] => ~NO_FANOUT~
status[23] => ~NO_FANOUT~
status[24] => ~NO_FANOUT~
status[25] => ~NO_FANOUT~
status[26] => ~NO_FANOUT~
status[27] => ~NO_FANOUT~
status[28] => ~NO_FANOUT~
status[29] => ~NO_FANOUT~
status[30] => ~NO_FANOUT~
status[31] => ~NO_FANOUT~
game_pause => dip_pause.IN1
hdmi_arx[0] <= hdmi_arx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[1] <= hdmi_arx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[2] <= hdmi_arx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[3] <= hdmi_arx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[4] <= hdmi_arx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[5] <= hdmi_arx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[6] <= hdmi_arx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_arx[7] <= hdmi_arx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[0] <= hdmi_ary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[1] <= hdmi_ary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[2] <= hdmi_ary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[3] <= hdmi_ary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[4] <= hdmi_ary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[5] <= hdmi_ary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[6] <= hdmi_ary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hdmi_ary[7] <= hdmi_ary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rotate[0] <= rotate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rotate[1] <= rotate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rot_control <= status[13].DB_MAX_OUTPUT_PORT_TYPE
en_mixing <= en_mixing~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanlines[0] <= status[3].DB_MAX_OUTPUT_PORT_TYPE
scanlines[1] <= status[4].DB_MAX_OUTPUT_PORT_TYPE
scanlines[2] <= status[5].DB_MAX_OUTPUT_PORT_TYPE
enable_fm <= enable_fm~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_psg <= enable_psg~reg0.DB_MAX_OUTPUT_PORT_TYPE
dip_test <= dip_test~reg0.DB_MAX_OUTPUT_PORT_TYPE
dip_pause <= dip_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE
dip_flip <= status[12].DB_MAX_OUTPUT_PORT_TYPE
dip_fxlevel[0] <= dip_fxlevel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dip_fxlevel[1] <= dip_fxlevel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jtframe_mc2:u_frame|jtframe_board:u_board|jtgng_sdram:u_sdram
rst => SDRAM_WRITE.OUTPUTSELECT
rst => SDRAM_CMD.OUTPUTSELECT
rst => SDRAM_CMD.OUTPUTSELECT
rst => SDRAM_CMD.OUTPUTSELECT
rst => SDRAM_CMD.OUTPUTSELECT
rst => init_cmd.OUTPUTSELECT
rst => init_cmd.OUTPUTSELECT
rst => init_cmd.OUTPUTSELECT
rst => init_cmd.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => wait_cnt.OUTPUTSELECT
rst => initialize.OUTPUTSELECT
rst => init_state.OUTPUTSELECT
rst => init_state.OUTPUTSELECT
rst => init_state.OUTPUTSELECT
rst => burst_done.OUTPUTSELECT
rst => cnt_state.OUTPUTSELECT
rst => cnt_state.OUTPUTSELECT
rst => cnt_state.OUTPUTSELECT
rst => data_rdy.OUTPUTSELECT
rst => sdram_ack.OUTPUTSELECT
rst => refresh_sr.OUTPUTSELECT
rst => refresh_sr.OUTPUTSELECT
rst => refresh_ok.OUTPUTSELECT
rst => set_burst.ACLR
rst => writeon.ENA
rst => downloading_last.ENA
rst => col_addr[4].ENA
rst => col_addr[3].ENA
rst => col_addr[2].ENA
rst => col_addr[1].ENA
rst => col_addr[0].ENA
rst => burst_mode.ENA
rst => col_addr[5].ENA
rst => col_addr[6].ENA
rst => col_addr[7].ENA
rst => col_addr[8].ENA
rst => SDRAM_DQML~reg0.ENA
rst => SDRAM_DQMH~reg0.ENA
rst => autorefresh_cycle.ENA
rst => read_cycle.ENA
rst => write_cycle.ENA
rst => write_data[0].ENA
rst => write_data[1].ENA
rst => write_data[2].ENA
rst => write_data[3].ENA
rst => write_data[4].ENA
rst => write_data[5].ENA
rst => write_data[6].ENA
rst => write_data[7].ENA
rst => data_read[0]~reg0.ENA
rst => data_read[1]~reg0.ENA
rst => data_read[2]~reg0.ENA
rst => data_read[3]~reg0.ENA
rst => data_read[4]~reg0.ENA
rst => data_read[5]~reg0.ENA
rst => data_read[6]~reg0.ENA
rst => data_read[7]~reg0.ENA
rst => data_read[8]~reg0.ENA
rst => data_read[9]~reg0.ENA
rst => data_read[10]~reg0.ENA
rst => data_read[11]~reg0.ENA
rst => data_read[12]~reg0.ENA
rst => data_read[13]~reg0.ENA
rst => data_read[14]~reg0.ENA
rst => data_read[15]~reg0.ENA
rst => data_read[16]~reg0.ENA
rst => data_read[17]~reg0.ENA
rst => data_read[18]~reg0.ENA
rst => data_read[19]~reg0.ENA
rst => data_read[20]~reg0.ENA
rst => data_read[21]~reg0.ENA
rst => data_read[22]~reg0.ENA
rst => data_read[23]~reg0.ENA
rst => data_read[24]~reg0.ENA
rst => data_read[25]~reg0.ENA
rst => data_read[26]~reg0.ENA
rst => data_read[27]~reg0.ENA
rst => data_read[28]~reg0.ENA
rst => data_read[29]~reg0.ENA
rst => data_read[30]~reg0.ENA
rst => data_read[31]~reg0.ENA
rst => SDRAM_A[0]~reg0.ENA
rst => SDRAM_A[1]~reg0.ENA
rst => SDRAM_A[2]~reg0.ENA
rst => SDRAM_A[3]~reg0.ENA
rst => SDRAM_A[4]~reg0.ENA
rst => SDRAM_A[5]~reg0.ENA
rst => SDRAM_A[6]~reg0.ENA
rst => SDRAM_A[7]~reg0.ENA
rst => SDRAM_A[8]~reg0.ENA
rst => SDRAM_A[9]~reg0.ENA
rst => SDRAM_A[10]~reg0.ENA
rst => SDRAM_A[11]~reg0.ENA
rst => SDRAM_A[12]~reg0.ENA
clk => col_addr[0].CLK
clk => col_addr[1].CLK
clk => col_addr[2].CLK
clk => col_addr[3].CLK
clk => col_addr[4].CLK
clk => col_addr[5].CLK
clk => col_addr[6].CLK
clk => col_addr[7].CLK
clk => col_addr[8].CLK
clk => SDRAM_DQML~reg0.CLK
clk => SDRAM_DQMH~reg0.CLK
clk => autorefresh_cycle.CLK
clk => read_cycle.CLK
clk => write_cycle.CLK
clk => write_data[0].CLK
clk => write_data[1].CLK
clk => write_data[2].CLK
clk => write_data[3].CLK
clk => write_data[4].CLK
clk => write_data[5].CLK
clk => write_data[6].CLK
clk => write_data[7].CLK
clk => data_read[0]~reg0.CLK
clk => data_read[1]~reg0.CLK
clk => data_read[2]~reg0.CLK
clk => data_read[3]~reg0.CLK
clk => data_read[4]~reg0.CLK
clk => data_read[5]~reg0.CLK
clk => data_read[6]~reg0.CLK
clk => data_read[7]~reg0.CLK
clk => data_read[8]~reg0.CLK
clk => data_read[9]~reg0.CLK
clk => data_read[10]~reg0.CLK
clk => data_read[11]~reg0.CLK
clk => data_read[12]~reg0.CLK
clk => data_read[13]~reg0.CLK
clk => data_read[14]~reg0.CLK
clk => data_read[15]~reg0.CLK
clk => data_read[16]~reg0.CLK
clk => data_read[17]~reg0.CLK
clk => data_read[18]~reg0.CLK
clk => data_read[19]~reg0.CLK
clk => data_read[20]~reg0.CLK
clk => data_read[21]~reg0.CLK
clk => data_read[22]~reg0.CLK
clk => data_read[23]~reg0.CLK
clk => data_read[24]~reg0.CLK
clk => data_read[25]~reg0.CLK
clk => data_read[26]~reg0.CLK
clk => data_read[27]~reg0.CLK
clk => data_read[28]~reg0.CLK
clk => data_read[29]~reg0.CLK
clk => data_read[30]~reg0.CLK
clk => data_read[31]~reg0.CLK
clk => SDRAM_A[0]~reg0.CLK
clk => SDRAM_A[1]~reg0.CLK
clk => SDRAM_A[2]~reg0.CLK
clk => SDRAM_A[3]~reg0.CLK
clk => SDRAM_A[4]~reg0.CLK
clk => SDRAM_A[5]~reg0.CLK
clk => SDRAM_A[6]~reg0.CLK
clk => SDRAM_A[7]~reg0.CLK
clk => SDRAM_A[8]~reg0.CLK
clk => SDRAM_A[9]~reg0.CLK
clk => SDRAM_A[10]~reg0.CLK
clk => SDRAM_A[11]~reg0.CLK
clk => SDRAM_A[12]~reg0.CLK
clk => refresh_ok.CLK
clk => refresh_sr[0].CLK
clk => refresh_sr[1].CLK
clk => sdram_ack~reg0.CLK
clk => data_rdy~reg0.CLK
clk => cnt_state[0].CLK
clk => cnt_state[1].CLK
clk => cnt_state[2].CLK
clk => burst_done.CLK
clk => init_state[0].CLK
clk => init_state[1].CLK
clk => init_state[2].CLK
clk => initialize.CLK
clk => wait_cnt[0].CLK
clk => wait_cnt[1].CLK
clk => wait_cnt[2].CLK
clk => wait_cnt[3].CLK
clk => wait_cnt[4].CLK
clk => wait_cnt[5].CLK
clk => wait_cnt[6].CLK
clk => wait_cnt[7].CLK
clk => wait_cnt[8].CLK
clk => wait_cnt[9].CLK
clk => wait_cnt[10].CLK
clk => wait_cnt[11].CLK
clk => wait_cnt[12].CLK
clk => wait_cnt[13].CLK
clk => init_cmd[0].CLK
clk => init_cmd[1].CLK
clk => init_cmd[2].CLK
clk => init_cmd[3].CLK
clk => SDRAM_CMD[0].CLK
clk => SDRAM_CMD[1].CLK
clk => SDRAM_CMD[2].CLK
clk => SDRAM_CMD[3].CLK
clk => SDRAM_WRITE.CLK
clk => burst_mode.CLK
clk => downloading_last.CLK
clk => writeon.CLK
clk => set_burst.CLK
loop_rst <= initialize.DB_MAX_OUTPUT_PORT_TYPE
read_req => always1.IN1
data_read[0] <= data_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[1] <= data_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[2] <= data_read[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[3] <= data_read[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[4] <= data_read[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[5] <= data_read[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[6] <= data_read[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[7] <= data_read[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[8] <= data_read[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[9] <= data_read[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[10] <= data_read[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[11] <= data_read[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[12] <= data_read[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[13] <= data_read[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[14] <= data_read[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[15] <= data_read[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[16] <= data_read[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[17] <= data_read[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[18] <= data_read[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[19] <= data_read[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[20] <= data_read[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[21] <= data_read[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[22] <= data_read[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[23] <= data_read[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[24] <= data_read[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[25] <= data_read[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[26] <= data_read[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[27] <= data_read[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[28] <= data_read[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[29] <= data_read[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[30] <= data_read[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[31] <= data_read[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] => col_addr.DATAB
sdram_addr[1] => col_addr.DATAB
sdram_addr[2] => col_addr.DATAB
sdram_addr[3] => col_addr.DATAB
sdram_addr[4] => col_addr.DATAB
sdram_addr[5] => col_addr.DATAB
sdram_addr[6] => col_addr.DATAB
sdram_addr[7] => col_addr.DATAB
sdram_addr[8] => col_addr.DATAB
sdram_addr[9] => SDRAM_A.DATAB
sdram_addr[10] => SDRAM_A.DATAB
sdram_addr[11] => SDRAM_A.DATAB
sdram_addr[12] => SDRAM_A.DATAB
sdram_addr[13] => SDRAM_A.DATAB
sdram_addr[14] => SDRAM_A.DATAB
sdram_addr[15] => SDRAM_A.DATAB
sdram_addr[16] => SDRAM_A.DATAB
sdram_addr[17] => SDRAM_A.DATAB
sdram_addr[18] => SDRAM_A.DATAB
sdram_addr[19] => SDRAM_A.DATAB
sdram_addr[20] => SDRAM_A.DATAB
sdram_addr[21] => SDRAM_A.DATAB
data_rdy <= data_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ack <= sdram_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
refresh_en => always1.IN0
downloading => writeon.IN0
downloading => always0.IN1
downloading => always1.IN1
downloading => burst_mode.DATAB
downloading => always1.IN1
downloading => downloading_last.DATAIN
prog_we => writeon.IN1
prog_addr[0] => col_addr.DATAB
prog_addr[1] => col_addr.DATAB
prog_addr[2] => col_addr.DATAB
prog_addr[3] => col_addr.DATAB
prog_addr[4] => col_addr.DATAB
prog_addr[5] => col_addr.DATAB
prog_addr[6] => col_addr.DATAB
prog_addr[7] => col_addr.DATAB
prog_addr[8] => col_addr.DATAB
prog_addr[9] => SDRAM_A.DATAB
prog_addr[10] => SDRAM_A.DATAB
prog_addr[11] => SDRAM_A.DATAB
prog_addr[12] => SDRAM_A.DATAB
prog_addr[13] => SDRAM_A.DATAB
prog_addr[14] => SDRAM_A.DATAB
prog_addr[15] => SDRAM_A.DATAB
prog_addr[16] => SDRAM_A.DATAB
prog_addr[17] => SDRAM_A.DATAB
prog_addr[18] => SDRAM_A.DATAB
prog_addr[19] => SDRAM_A.DATAB
prog_addr[20] => SDRAM_A.DATAB
prog_addr[21] => SDRAM_A.DATAB
prog_data[0] => write_data.DATAB
prog_data[1] => write_data.DATAB
prog_data[2] => write_data.DATAB
prog_data[3] => write_data.DATAB
prog_data[4] => write_data.DATAB
prog_data[5] => write_data.DATAB
prog_data[6] => write_data.DATAB
prog_data[7] => write_data.DATAB
prog_mask[0] => SDRAM_DQML.DATAB
prog_mask[1] => SDRAM_DQMH.DATAB
SDRAM_DQ[0] <> SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_DQ[15]
SDRAM_A[0] <= SDRAM_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[1] <= SDRAM_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[2] <= SDRAM_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[3] <= SDRAM_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[4] <= SDRAM_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[5] <= SDRAM_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[6] <= SDRAM_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[7] <= SDRAM_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[8] <= SDRAM_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[9] <= SDRAM_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[10] <= SDRAM_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[11] <= SDRAM_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[12] <= SDRAM_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQML <= SDRAM_DQML~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQMH <= SDRAM_DQMH~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nWE <= SDRAM_CMD[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCAS <= SDRAM_CMD[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nRAS <= SDRAM_CMD[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCS <= SDRAM_CMD[3].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[0] <= <GND>
SDRAM_BA[1] <= <GND>
SDRAM_CKE <= <VCC>


|jt1942_mc2|jtframe_mc2:u_frame|jtframe_board:u_board|jtgng_vga:u_gngvga
clk_rgb => clk_rgb.IN2
cen6 => cen6.IN2
clk_vga => clk_vga.IN4
rst => double.OUTPUTSELECT
rst => vga_hb~reg0.PRESET
rst => scanline.ACLR
rst => rd_sel.ACLR
rst => rd_sel_aux.ACLR
rst => vga_hsync~reg0.PRESET
rst => vga_vsync~reg0.PRESET
rst => vsync_cnt.ACLR
rst => wait_hsync.PRESET
rst => centre_done.ACLR
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].PRESET
rst => cnt[6].PRESET
rst => rd_addr[0].ACLR
rst => rd_addr[1].ACLR
rst => rd_addr[2].ACLR
rst => rd_addr[3].ACLR
rst => rd_addr[4].ACLR
rst => rd_addr[5].ACLR
rst => rd_addr[6].ACLR
rst => rd_addr[7].ACLR
rst => vga_vb~reg0.PRESET
rst => vsync_req.ACLR
rst => wr_vga.ACLR
rst => LVBL_vga.ACLR
rst => last_LVBL_vga.ACLR
rst => LHBL_vga.ACLR
rst => wr_sel.ACLR
rst => wr_addr[0].ACLR
rst => wr_addr[1].ACLR
rst => wr_addr[2].ACLR
rst => wr_addr[3].ACLR
rst => wr_addr[4].ACLR
rst => wr_addr[5].ACLR
rst => wr_addr[6].ACLR
rst => wr_addr[7].ACLR
rst => vga_blue[0]~reg0.ACLR
rst => vga_blue[1]~reg0.ACLR
rst => vga_blue[2]~reg0.ACLR
rst => vga_blue[3]~reg0.ACLR
rst => vga_blue[4]~reg0.ACLR
rst => vga_green[0]~reg0.ACLR
rst => vga_green[1]~reg0.ACLR
rst => vga_green[2]~reg0.ACLR
rst => vga_green[3]~reg0.ACLR
rst => vga_green[4]~reg0.ACLR
rst => vga_red[0]~reg0.ACLR
rst => vga_red[1]~reg0.ACLR
rst => vga_red[2]~reg0.ACLR
rst => vga_red[3]~reg0.ACLR
rst => vga_red[4]~reg0.ACLR
rst => pixel_mux.last_blank.ACLR
rst => state~7.DATAIN
rst => last_LHBL.ENA
rst => finish.ENA
rst => last_LHBL_vga.ENA
rst => blank.ENA
red[0] => rgb_dly[8].IN2
red[1] => rgb_dly[9].IN2
red[2] => rgb_dly[10].IN2
red[3] => rgb_dly[11].IN2
green[0] => rgb_dly[4].IN2
green[1] => rgb_dly[5].IN2
green[2] => rgb_dly[6].IN2
green[3] => rgb_dly[7].IN2
blue[0] => rgb_dly[0].IN2
blue[1] => rgb_dly[1].IN2
blue[2] => rgb_dly[2].IN2
blue[3] => rgb_dly[3].IN2
LHBL => always1.IN1
LHBL => LHBL_vga.DATAIN
LHBL => wr_addr.OUTPUTSELECT
LHBL => wr_addr.OUTPUTSELECT
LHBL => wr_addr.OUTPUTSELECT
LHBL => wr_addr.OUTPUTSELECT
LHBL => wr_addr.OUTPUTSELECT
LHBL => wr_addr.OUTPUTSELECT
LHBL => wr_addr.OUTPUTSELECT
LHBL => wr_addr.OUTPUTSELECT
LHBL => wr_sel.ENA
LHBL => last_LHBL.DATAIN
LVBL => LVBL_vga.DATAIN
en_mixing => en_mixing.IN2
vga_red[0] <= vga_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[1] <= vga_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[2] <= vga_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[3] <= vga_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[4] <= vga_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[0] <= vga_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[1] <= vga_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[2] <= vga_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[3] <= vga_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[4] <= vga_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[0] <= vga_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[1] <= vga_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[2] <= vga_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[3] <= vga_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[4] <= vga_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_hsync <= vga_hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vsync <= vga_vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_hb <= vga_hb~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vb <= vga_vb~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jtframe_mc2:u_frame|jtframe_board:u_board|jtgng_vga:u_gngvga|jtgng_vgapxl:u_pxl0
clk => pxl_b[0].CLK
clk => pxl_b[1].CLK
clk => pxl_b[2].CLK
clk => pxl_b[3].CLK
clk => pxl_b[4].CLK
clk => pxl_g[0].CLK
clk => pxl_g[1].CLK
clk => pxl_g[2].CLK
clk => pxl_g[3].CLK
clk => pxl_g[4].CLK
clk => pxl_r[0].CLK
clk => pxl_r[1].CLK
clk => pxl_r[2].CLK
clk => pxl_r[3].CLK
clk => pxl_r[4].CLK
clk => last_b[0].CLK
clk => last_b[1].CLK
clk => last_b[2].CLK
clk => last_b[3].CLK
clk => last_g[0].CLK
clk => last_g[1].CLK
clk => last_g[2].CLK
clk => last_g[3].CLK
clk => last_r[0].CLK
clk => last_r[1].CLK
clk => last_r[2].CLK
clk => last_r[3].CLK
double => always0.IN0
en_mix => always0.IN1
rgb_in[0] => Add2.IN5
rgb_in[0] => pxl_b.DATAB
rgb_in[0] => last_b[0].DATAIN
rgb_in[1] => Add2.IN4
rgb_in[1] => pxl_b.DATAB
rgb_in[1] => last_b[1].DATAIN
rgb_in[2] => Add2.IN3
rgb_in[2] => pxl_b.DATAB
rgb_in[2] => last_b[2].DATAIN
rgb_in[3] => Add2.IN1
rgb_in[3] => Add2.IN2
rgb_in[3] => pxl_b.DATAB
rgb_in[3] => pxl_b.DATAB
rgb_in[3] => last_b[3].DATAIN
rgb_in[4] => Add1.IN5
rgb_in[4] => pxl_g.DATAB
rgb_in[4] => last_g[0].DATAIN
rgb_in[5] => Add1.IN4
rgb_in[5] => pxl_g.DATAB
rgb_in[5] => last_g[1].DATAIN
rgb_in[6] => Add1.IN3
rgb_in[6] => pxl_g.DATAB
rgb_in[6] => last_g[2].DATAIN
rgb_in[7] => Add1.IN1
rgb_in[7] => Add1.IN2
rgb_in[7] => pxl_g.DATAB
rgb_in[7] => pxl_g.DATAB
rgb_in[7] => last_g[3].DATAIN
rgb_in[8] => Add0.IN5
rgb_in[8] => pxl_r.DATAB
rgb_in[8] => last_r[0].DATAIN
rgb_in[9] => Add0.IN4
rgb_in[9] => pxl_r.DATAB
rgb_in[9] => last_r[1].DATAIN
rgb_in[10] => Add0.IN3
rgb_in[10] => pxl_r.DATAB
rgb_in[10] => last_r[2].DATAIN
rgb_in[11] => Add0.IN1
rgb_in[11] => Add0.IN2
rgb_in[11] => pxl_r.DATAB
rgb_in[11] => pxl_r.DATAB
rgb_in[11] => last_r[3].DATAIN
rgb_out[0] <= pxl_b[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[1] <= pxl_b[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[2] <= pxl_b[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[3] <= pxl_b[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[4] <= pxl_b[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[5] <= pxl_g[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[6] <= pxl_g[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[7] <= pxl_g[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[8] <= pxl_g[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[9] <= pxl_g[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[10] <= pxl_r[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[11] <= pxl_r[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[12] <= pxl_r[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[13] <= pxl_r[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[14] <= pxl_r[4].DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jtframe_mc2:u_frame|jtframe_board:u_board|jtgng_vga:u_gngvga|jtgng_vgapxl:u_pxl1
clk => pxl_b[0].CLK
clk => pxl_b[1].CLK
clk => pxl_b[2].CLK
clk => pxl_b[3].CLK
clk => pxl_b[4].CLK
clk => pxl_g[0].CLK
clk => pxl_g[1].CLK
clk => pxl_g[2].CLK
clk => pxl_g[3].CLK
clk => pxl_g[4].CLK
clk => pxl_r[0].CLK
clk => pxl_r[1].CLK
clk => pxl_r[2].CLK
clk => pxl_r[3].CLK
clk => pxl_r[4].CLK
clk => last_b[0].CLK
clk => last_b[1].CLK
clk => last_b[2].CLK
clk => last_b[3].CLK
clk => last_g[0].CLK
clk => last_g[1].CLK
clk => last_g[2].CLK
clk => last_g[3].CLK
clk => last_r[0].CLK
clk => last_r[1].CLK
clk => last_r[2].CLK
clk => last_r[3].CLK
double => always0.IN0
en_mix => always0.IN1
rgb_in[0] => Add2.IN5
rgb_in[0] => pxl_b.DATAB
rgb_in[0] => last_b[0].DATAIN
rgb_in[1] => Add2.IN4
rgb_in[1] => pxl_b.DATAB
rgb_in[1] => last_b[1].DATAIN
rgb_in[2] => Add2.IN3
rgb_in[2] => pxl_b.DATAB
rgb_in[2] => last_b[2].DATAIN
rgb_in[3] => Add2.IN1
rgb_in[3] => Add2.IN2
rgb_in[3] => pxl_b.DATAB
rgb_in[3] => pxl_b.DATAB
rgb_in[3] => last_b[3].DATAIN
rgb_in[4] => Add1.IN5
rgb_in[4] => pxl_g.DATAB
rgb_in[4] => last_g[0].DATAIN
rgb_in[5] => Add1.IN4
rgb_in[5] => pxl_g.DATAB
rgb_in[5] => last_g[1].DATAIN
rgb_in[6] => Add1.IN3
rgb_in[6] => pxl_g.DATAB
rgb_in[6] => last_g[2].DATAIN
rgb_in[7] => Add1.IN1
rgb_in[7] => Add1.IN2
rgb_in[7] => pxl_g.DATAB
rgb_in[7] => pxl_g.DATAB
rgb_in[7] => last_g[3].DATAIN
rgb_in[8] => Add0.IN5
rgb_in[8] => pxl_r.DATAB
rgb_in[8] => last_r[0].DATAIN
rgb_in[9] => Add0.IN4
rgb_in[9] => pxl_r.DATAB
rgb_in[9] => last_r[1].DATAIN
rgb_in[10] => Add0.IN3
rgb_in[10] => pxl_r.DATAB
rgb_in[10] => last_r[2].DATAIN
rgb_in[11] => Add0.IN1
rgb_in[11] => Add0.IN2
rgb_in[11] => pxl_r.DATAB
rgb_in[11] => pxl_r.DATAB
rgb_in[11] => last_r[3].DATAIN
rgb_out[0] <= pxl_b[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[1] <= pxl_b[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[2] <= pxl_b[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[3] <= pxl_b[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[4] <= pxl_b[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[5] <= pxl_g[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[6] <= pxl_g[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[7] <= pxl_g[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[8] <= pxl_g[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[9] <= pxl_g[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[10] <= pxl_r[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[11] <= pxl_r[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[12] <= pxl_r[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[13] <= pxl_r[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_out[14] <= pxl_r[4].DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jtframe_mc2:u_frame|jtframe_board:u_board|jtgng_vga:u_gngvga|jtgng_dual_clk_ram:ram0
clka => mem.we_a.CLK
clka => mem.waddr_a[7].CLK
clka => mem.waddr_a[6].CLK
clka => mem.waddr_a[5].CLK
clka => mem.waddr_a[4].CLK
clka => mem.waddr_a[3].CLK
clka => mem.waddr_a[2].CLK
clka => mem.waddr_a[1].CLK
clka => mem.waddr_a[0].CLK
clka => mem.data_a[11].CLK
clka => mem.data_a[10].CLK
clka => mem.data_a[9].CLK
clka => mem.data_a[8].CLK
clka => mem.data_a[7].CLK
clka => mem.data_a[6].CLK
clka => mem.data_a[5].CLK
clka => mem.data_a[4].CLK
clka => mem.data_a[3].CLK
clka => mem.data_a[2].CLK
clka => mem.data_a[1].CLK
clka => mem.data_a[0].CLK
clka => q_a[0]~reg0.CLK
clka => q_a[1]~reg0.CLK
clka => q_a[2]~reg0.CLK
clka => q_a[3]~reg0.CLK
clka => q_a[4]~reg0.CLK
clka => q_a[5]~reg0.CLK
clka => q_a[6]~reg0.CLK
clka => q_a[7]~reg0.CLK
clka => q_a[8]~reg0.CLK
clka => q_a[9]~reg0.CLK
clka => q_a[10]~reg0.CLK
clka => q_a[11]~reg0.CLK
clka => mem.CLK0
clka_en => mem.OUTPUTSELECT
clka_en => q_a[0]~reg0.ENA
clka_en => q_a[1]~reg0.ENA
clka_en => q_a[2]~reg0.ENA
clka_en => q_a[3]~reg0.ENA
clka_en => q_a[4]~reg0.ENA
clka_en => q_a[5]~reg0.ENA
clka_en => q_a[6]~reg0.ENA
clka_en => q_a[7]~reg0.ENA
clka_en => q_a[8]~reg0.ENA
clka_en => q_a[9]~reg0.ENA
clka_en => q_a[10]~reg0.ENA
clka_en => q_a[11]~reg0.ENA
clkb => mem.we_b.CLK
clkb => mem.waddr_b[7].CLK
clkb => mem.waddr_b[6].CLK
clkb => mem.waddr_b[5].CLK
clkb => mem.waddr_b[4].CLK
clkb => mem.waddr_b[3].CLK
clkb => mem.waddr_b[2].CLK
clkb => mem.waddr_b[1].CLK
clkb => mem.waddr_b[0].CLK
clkb => mem.data_b[11].CLK
clkb => mem.data_b[10].CLK
clkb => mem.data_b[9].CLK
clkb => mem.data_b[8].CLK
clkb => mem.data_b[7].CLK
clkb => mem.data_b[6].CLK
clkb => mem.data_b[5].CLK
clkb => mem.data_b[4].CLK
clkb => mem.data_b[3].CLK
clkb => mem.data_b[2].CLK
clkb => mem.data_b[1].CLK
clkb => mem.data_b[0].CLK
clkb => q_b[0]~reg0.CLK
clkb => q_b[1]~reg0.CLK
clkb => q_b[2]~reg0.CLK
clkb => q_b[3]~reg0.CLK
clkb => q_b[4]~reg0.CLK
clkb => q_b[5]~reg0.CLK
clkb => q_b[6]~reg0.CLK
clkb => q_b[7]~reg0.CLK
clkb => q_b[8]~reg0.CLK
clkb => q_b[9]~reg0.CLK
clkb => q_b[10]~reg0.CLK
clkb => q_b[11]~reg0.CLK
clkb => mem.PORTBCLK0
clkb_en => mem.OUTPUTSELECT
clkb_en => q_b[0]~reg0.ENA
clkb_en => q_b[1]~reg0.ENA
clkb_en => q_b[2]~reg0.ENA
clkb_en => q_b[3]~reg0.ENA
clkb_en => q_b[4]~reg0.ENA
clkb_en => q_b[5]~reg0.ENA
clkb_en => q_b[6]~reg0.ENA
clkb_en => q_b[7]~reg0.ENA
clkb_en => q_b[8]~reg0.ENA
clkb_en => q_b[9]~reg0.ENA
clkb_en => q_b[10]~reg0.ENA
clkb_en => q_b[11]~reg0.ENA
data_a[0] => mem.data_a[0].DATAIN
data_a[0] => mem.DATAIN
data_a[1] => mem.data_a[1].DATAIN
data_a[1] => mem.DATAIN1
data_a[2] => mem.data_a[2].DATAIN
data_a[2] => mem.DATAIN2
data_a[3] => mem.data_a[3].DATAIN
data_a[3] => mem.DATAIN3
data_a[4] => mem.data_a[4].DATAIN
data_a[4] => mem.DATAIN4
data_a[5] => mem.data_a[5].DATAIN
data_a[5] => mem.DATAIN5
data_a[6] => mem.data_a[6].DATAIN
data_a[6] => mem.DATAIN6
data_a[7] => mem.data_a[7].DATAIN
data_a[7] => mem.DATAIN7
data_a[8] => mem.data_a[8].DATAIN
data_a[8] => mem.DATAIN8
data_a[9] => mem.data_a[9].DATAIN
data_a[9] => mem.DATAIN9
data_a[10] => mem.data_a[10].DATAIN
data_a[10] => mem.DATAIN10
data_a[11] => mem.data_a[11].DATAIN
data_a[11] => mem.DATAIN11
data_b[0] => mem.data_b[0].DATAIN
data_b[0] => mem.PORTBDATAIN
data_b[1] => mem.data_b[1].DATAIN
data_b[1] => mem.PORTBDATAIN1
data_b[2] => mem.data_b[2].DATAIN
data_b[2] => mem.PORTBDATAIN2
data_b[3] => mem.data_b[3].DATAIN
data_b[3] => mem.PORTBDATAIN3
data_b[4] => mem.data_b[4].DATAIN
data_b[4] => mem.PORTBDATAIN4
data_b[5] => mem.data_b[5].DATAIN
data_b[5] => mem.PORTBDATAIN5
data_b[6] => mem.data_b[6].DATAIN
data_b[6] => mem.PORTBDATAIN6
data_b[7] => mem.data_b[7].DATAIN
data_b[7] => mem.PORTBDATAIN7
data_b[8] => mem.data_b[8].DATAIN
data_b[8] => mem.PORTBDATAIN8
data_b[9] => mem.data_b[9].DATAIN
data_b[9] => mem.PORTBDATAIN9
data_b[10] => mem.data_b[10].DATAIN
data_b[10] => mem.PORTBDATAIN10
data_b[11] => mem.data_b[11].DATAIN
data_b[11] => mem.PORTBDATAIN11
addr_a[0] => mem.waddr_a[0].DATAIN
addr_a[0] => mem.WADDR
addr_a[0] => mem.RADDR
addr_a[1] => mem.waddr_a[1].DATAIN
addr_a[1] => mem.WADDR1
addr_a[1] => mem.RADDR1
addr_a[2] => mem.waddr_a[2].DATAIN
addr_a[2] => mem.WADDR2
addr_a[2] => mem.RADDR2
addr_a[3] => mem.waddr_a[3].DATAIN
addr_a[3] => mem.WADDR3
addr_a[3] => mem.RADDR3
addr_a[4] => mem.waddr_a[4].DATAIN
addr_a[4] => mem.WADDR4
addr_a[4] => mem.RADDR4
addr_a[5] => mem.waddr_a[5].DATAIN
addr_a[5] => mem.WADDR5
addr_a[5] => mem.RADDR5
addr_a[6] => mem.waddr_a[6].DATAIN
addr_a[6] => mem.WADDR6
addr_a[6] => mem.RADDR6
addr_a[7] => mem.waddr_a[7].DATAIN
addr_a[7] => mem.WADDR7
addr_a[7] => mem.RADDR7
addr_b[0] => mem.waddr_b[0].DATAIN
addr_b[0] => mem.PORTBWADDR
addr_b[0] => mem.PORTBRADDR
addr_b[1] => mem.waddr_b[1].DATAIN
addr_b[1] => mem.PORTBWADDR1
addr_b[1] => mem.PORTBRADDR1
addr_b[2] => mem.waddr_b[2].DATAIN
addr_b[2] => mem.PORTBWADDR2
addr_b[2] => mem.PORTBRADDR2
addr_b[3] => mem.waddr_b[3].DATAIN
addr_b[3] => mem.PORTBWADDR3
addr_b[3] => mem.PORTBRADDR3
addr_b[4] => mem.waddr_b[4].DATAIN
addr_b[4] => mem.PORTBWADDR4
addr_b[4] => mem.PORTBRADDR4
addr_b[5] => mem.waddr_b[5].DATAIN
addr_b[5] => mem.PORTBWADDR5
addr_b[5] => mem.PORTBRADDR5
addr_b[6] => mem.waddr_b[6].DATAIN
addr_b[6] => mem.PORTBWADDR6
addr_b[6] => mem.PORTBRADDR6
addr_b[7] => mem.waddr_b[7].DATAIN
addr_b[7] => mem.PORTBWADDR7
addr_b[7] => mem.PORTBRADDR7
we_a => mem.DATAB
we_b => mem.DATAB
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jtframe_mc2:u_frame|jtframe_board:u_board|jtgng_vga:u_gngvga|jtgng_dual_clk_ram:ram1
clka => mem.we_a.CLK
clka => mem.waddr_a[7].CLK
clka => mem.waddr_a[6].CLK
clka => mem.waddr_a[5].CLK
clka => mem.waddr_a[4].CLK
clka => mem.waddr_a[3].CLK
clka => mem.waddr_a[2].CLK
clka => mem.waddr_a[1].CLK
clka => mem.waddr_a[0].CLK
clka => mem.data_a[11].CLK
clka => mem.data_a[10].CLK
clka => mem.data_a[9].CLK
clka => mem.data_a[8].CLK
clka => mem.data_a[7].CLK
clka => mem.data_a[6].CLK
clka => mem.data_a[5].CLK
clka => mem.data_a[4].CLK
clka => mem.data_a[3].CLK
clka => mem.data_a[2].CLK
clka => mem.data_a[1].CLK
clka => mem.data_a[0].CLK
clka => q_a[0]~reg0.CLK
clka => q_a[1]~reg0.CLK
clka => q_a[2]~reg0.CLK
clka => q_a[3]~reg0.CLK
clka => q_a[4]~reg0.CLK
clka => q_a[5]~reg0.CLK
clka => q_a[6]~reg0.CLK
clka => q_a[7]~reg0.CLK
clka => q_a[8]~reg0.CLK
clka => q_a[9]~reg0.CLK
clka => q_a[10]~reg0.CLK
clka => q_a[11]~reg0.CLK
clka => mem.CLK0
clka_en => mem.OUTPUTSELECT
clka_en => q_a[0]~reg0.ENA
clka_en => q_a[1]~reg0.ENA
clka_en => q_a[2]~reg0.ENA
clka_en => q_a[3]~reg0.ENA
clka_en => q_a[4]~reg0.ENA
clka_en => q_a[5]~reg0.ENA
clka_en => q_a[6]~reg0.ENA
clka_en => q_a[7]~reg0.ENA
clka_en => q_a[8]~reg0.ENA
clka_en => q_a[9]~reg0.ENA
clka_en => q_a[10]~reg0.ENA
clka_en => q_a[11]~reg0.ENA
clkb => mem.we_b.CLK
clkb => mem.waddr_b[7].CLK
clkb => mem.waddr_b[6].CLK
clkb => mem.waddr_b[5].CLK
clkb => mem.waddr_b[4].CLK
clkb => mem.waddr_b[3].CLK
clkb => mem.waddr_b[2].CLK
clkb => mem.waddr_b[1].CLK
clkb => mem.waddr_b[0].CLK
clkb => mem.data_b[11].CLK
clkb => mem.data_b[10].CLK
clkb => mem.data_b[9].CLK
clkb => mem.data_b[8].CLK
clkb => mem.data_b[7].CLK
clkb => mem.data_b[6].CLK
clkb => mem.data_b[5].CLK
clkb => mem.data_b[4].CLK
clkb => mem.data_b[3].CLK
clkb => mem.data_b[2].CLK
clkb => mem.data_b[1].CLK
clkb => mem.data_b[0].CLK
clkb => q_b[0]~reg0.CLK
clkb => q_b[1]~reg0.CLK
clkb => q_b[2]~reg0.CLK
clkb => q_b[3]~reg0.CLK
clkb => q_b[4]~reg0.CLK
clkb => q_b[5]~reg0.CLK
clkb => q_b[6]~reg0.CLK
clkb => q_b[7]~reg0.CLK
clkb => q_b[8]~reg0.CLK
clkb => q_b[9]~reg0.CLK
clkb => q_b[10]~reg0.CLK
clkb => q_b[11]~reg0.CLK
clkb => mem.PORTBCLK0
clkb_en => mem.OUTPUTSELECT
clkb_en => q_b[0]~reg0.ENA
clkb_en => q_b[1]~reg0.ENA
clkb_en => q_b[2]~reg0.ENA
clkb_en => q_b[3]~reg0.ENA
clkb_en => q_b[4]~reg0.ENA
clkb_en => q_b[5]~reg0.ENA
clkb_en => q_b[6]~reg0.ENA
clkb_en => q_b[7]~reg0.ENA
clkb_en => q_b[8]~reg0.ENA
clkb_en => q_b[9]~reg0.ENA
clkb_en => q_b[10]~reg0.ENA
clkb_en => q_b[11]~reg0.ENA
data_a[0] => mem.data_a[0].DATAIN
data_a[0] => mem.DATAIN
data_a[1] => mem.data_a[1].DATAIN
data_a[1] => mem.DATAIN1
data_a[2] => mem.data_a[2].DATAIN
data_a[2] => mem.DATAIN2
data_a[3] => mem.data_a[3].DATAIN
data_a[3] => mem.DATAIN3
data_a[4] => mem.data_a[4].DATAIN
data_a[4] => mem.DATAIN4
data_a[5] => mem.data_a[5].DATAIN
data_a[5] => mem.DATAIN5
data_a[6] => mem.data_a[6].DATAIN
data_a[6] => mem.DATAIN6
data_a[7] => mem.data_a[7].DATAIN
data_a[7] => mem.DATAIN7
data_a[8] => mem.data_a[8].DATAIN
data_a[8] => mem.DATAIN8
data_a[9] => mem.data_a[9].DATAIN
data_a[9] => mem.DATAIN9
data_a[10] => mem.data_a[10].DATAIN
data_a[10] => mem.DATAIN10
data_a[11] => mem.data_a[11].DATAIN
data_a[11] => mem.DATAIN11
data_b[0] => mem.data_b[0].DATAIN
data_b[0] => mem.PORTBDATAIN
data_b[1] => mem.data_b[1].DATAIN
data_b[1] => mem.PORTBDATAIN1
data_b[2] => mem.data_b[2].DATAIN
data_b[2] => mem.PORTBDATAIN2
data_b[3] => mem.data_b[3].DATAIN
data_b[3] => mem.PORTBDATAIN3
data_b[4] => mem.data_b[4].DATAIN
data_b[4] => mem.PORTBDATAIN4
data_b[5] => mem.data_b[5].DATAIN
data_b[5] => mem.PORTBDATAIN5
data_b[6] => mem.data_b[6].DATAIN
data_b[6] => mem.PORTBDATAIN6
data_b[7] => mem.data_b[7].DATAIN
data_b[7] => mem.PORTBDATAIN7
data_b[8] => mem.data_b[8].DATAIN
data_b[8] => mem.PORTBDATAIN8
data_b[9] => mem.data_b[9].DATAIN
data_b[9] => mem.PORTBDATAIN9
data_b[10] => mem.data_b[10].DATAIN
data_b[10] => mem.PORTBDATAIN10
data_b[11] => mem.data_b[11].DATAIN
data_b[11] => mem.PORTBDATAIN11
addr_a[0] => mem.waddr_a[0].DATAIN
addr_a[0] => mem.WADDR
addr_a[0] => mem.RADDR
addr_a[1] => mem.waddr_a[1].DATAIN
addr_a[1] => mem.WADDR1
addr_a[1] => mem.RADDR1
addr_a[2] => mem.waddr_a[2].DATAIN
addr_a[2] => mem.WADDR2
addr_a[2] => mem.RADDR2
addr_a[3] => mem.waddr_a[3].DATAIN
addr_a[3] => mem.WADDR3
addr_a[3] => mem.RADDR3
addr_a[4] => mem.waddr_a[4].DATAIN
addr_a[4] => mem.WADDR4
addr_a[4] => mem.RADDR4
addr_a[5] => mem.waddr_a[5].DATAIN
addr_a[5] => mem.WADDR5
addr_a[5] => mem.RADDR5
addr_a[6] => mem.waddr_a[6].DATAIN
addr_a[6] => mem.WADDR6
addr_a[6] => mem.RADDR6
addr_a[7] => mem.waddr_a[7].DATAIN
addr_a[7] => mem.WADDR7
addr_a[7] => mem.RADDR7
addr_b[0] => mem.waddr_b[0].DATAIN
addr_b[0] => mem.PORTBWADDR
addr_b[0] => mem.PORTBRADDR
addr_b[1] => mem.waddr_b[1].DATAIN
addr_b[1] => mem.PORTBWADDR1
addr_b[1] => mem.PORTBRADDR1
addr_b[2] => mem.waddr_b[2].DATAIN
addr_b[2] => mem.PORTBWADDR2
addr_b[2] => mem.PORTBRADDR2
addr_b[3] => mem.waddr_b[3].DATAIN
addr_b[3] => mem.PORTBWADDR3
addr_b[3] => mem.PORTBRADDR3
addr_b[4] => mem.waddr_b[4].DATAIN
addr_b[4] => mem.PORTBWADDR4
addr_b[4] => mem.PORTBRADDR4
addr_b[5] => mem.waddr_b[5].DATAIN
addr_b[5] => mem.PORTBWADDR5
addr_b[5] => mem.PORTBRADDR5
addr_b[6] => mem.waddr_b[6].DATAIN
addr_b[6] => mem.PORTBWADDR6
addr_b[6] => mem.PORTBRADDR6
addr_b[7] => mem.waddr_b[7].DATAIN
addr_b[7] => mem.PORTBWADDR7
addr_b[7] => mem.PORTBRADDR7
we_a => mem.DATAB
we_b => mem.DATAB
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jtframe_mc2:u_frame|jtframe_board:u_board|video_cleaner:u_cleaner
clk_vid => clk_vid.IN2
ce_pix => VBlank_out~reg0.ENA
ce_pix => VGA_B[0]~reg0.ENA
ce_pix => VGA_B[1]~reg0.ENA
ce_pix => VGA_B[2]~reg0.ENA
ce_pix => VGA_B[3]~reg0.ENA
ce_pix => VGA_B[4]~reg0.ENA
ce_pix => VGA_B[5]~reg0.ENA
ce_pix => VGA_B[6]~reg0.ENA
ce_pix => VGA_B[7]~reg0.ENA
ce_pix => VGA_G[0]~reg0.ENA
ce_pix => VGA_G[1]~reg0.ENA
ce_pix => VGA_G[2]~reg0.ENA
ce_pix => VGA_G[3]~reg0.ENA
ce_pix => VGA_G[4]~reg0.ENA
ce_pix => VGA_G[5]~reg0.ENA
ce_pix => VGA_G[6]~reg0.ENA
ce_pix => VGA_G[7]~reg0.ENA
ce_pix => VGA_R[0]~reg0.ENA
ce_pix => VGA_R[1]~reg0.ENA
ce_pix => VGA_R[2]~reg0.ENA
ce_pix => VGA_R[3]~reg0.ENA
ce_pix => VGA_R[4]~reg0.ENA
ce_pix => VGA_R[5]~reg0.ENA
ce_pix => VGA_R[6]~reg0.ENA
ce_pix => VGA_R[7]~reg0.ENA
ce_pix => VGA_HS~reg0.ENA
ce_pix => VGA_VS~reg0.ENA
ce_pix => HBlank_out~reg0.ENA
R[0] => VGA_R[0]~reg0.DATAIN
R[1] => VGA_R[1]~reg0.DATAIN
R[2] => VGA_R[2]~reg0.DATAIN
R[3] => VGA_R[3]~reg0.DATAIN
R[4] => VGA_R[4]~reg0.DATAIN
R[5] => VGA_R[5]~reg0.DATAIN
R[6] => VGA_R[6]~reg0.DATAIN
R[7] => VGA_R[7]~reg0.DATAIN
G[0] => VGA_G[0]~reg0.DATAIN
G[1] => VGA_G[1]~reg0.DATAIN
G[2] => VGA_G[2]~reg0.DATAIN
G[3] => VGA_G[3]~reg0.DATAIN
G[4] => VGA_G[4]~reg0.DATAIN
G[5] => VGA_G[5]~reg0.DATAIN
G[6] => VGA_G[6]~reg0.DATAIN
G[7] => VGA_G[7]~reg0.DATAIN
B[0] => VGA_B[0]~reg0.DATAIN
B[1] => VGA_B[1]~reg0.DATAIN
B[2] => VGA_B[2]~reg0.DATAIN
B[3] => VGA_B[3]~reg0.DATAIN
B[4] => VGA_B[4]~reg0.DATAIN
B[5] => VGA_B[5]~reg0.DATAIN
B[6] => VGA_B[6]~reg0.DATAIN
B[7] => VGA_B[7]~reg0.DATAIN
HSync => HSync.IN1
VSync => VSync.IN1
HBlank => hbl.IN1
VBlank => vbl.IN1
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_DE <= VGA_DE.DB_MAX_OUTPUT_PORT_TYPE
HBlank_out <= HBlank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
VBlank_out <= VBlank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jtframe_mc2:u_frame|jtframe_board:u_board|video_cleaner:u_cleaner|s_fix:sync_h
clk => pol.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => pos[0].CLK
clk => pos[1].CLK
clk => pos[2].CLK
clk => pos[3].CLK
clk => pos[4].CLK
clk => pos[5].CLK
clk => pos[6].CLK
clk => pos[7].CLK
clk => pos[8].CLK
clk => pos[9].CLK
clk => pos[10].CLK
clk => pos[11].CLK
clk => pos[12].CLK
clk => pos[13].CLK
clk => pos[14].CLK
clk => pos[15].CLK
clk => pos[16].CLK
clk => pos[17].CLK
clk => pos[18].CLK
clk => pos[19].CLK
clk => pos[20].CLK
clk => pos[21].CLK
clk => pos[22].CLK
clk => pos[23].CLK
clk => pos[24].CLK
clk => pos[25].CLK
clk => pos[26].CLK
clk => pos[27].CLK
clk => pos[28].CLK
clk => pos[29].CLK
clk => pos[30].CLK
clk => pos[31].CLK
clk => neg[0].CLK
clk => neg[1].CLK
clk => neg[2].CLK
clk => neg[3].CLK
clk => neg[4].CLK
clk => neg[5].CLK
clk => neg[6].CLK
clk => neg[7].CLK
clk => neg[8].CLK
clk => neg[9].CLK
clk => neg[10].CLK
clk => neg[11].CLK
clk => neg[12].CLK
clk => neg[13].CLK
clk => neg[14].CLK
clk => neg[15].CLK
clk => neg[16].CLK
clk => neg[17].CLK
clk => neg[18].CLK
clk => neg[19].CLK
clk => neg[20].CLK
clk => neg[21].CLK
clk => neg[22].CLK
clk => neg[23].CLK
clk => neg[24].CLK
clk => neg[25].CLK
clk => neg[26].CLK
clk => neg[27].CLK
clk => neg[28].CLK
clk => neg[29].CLK
clk => neg[30].CLK
clk => neg[31].CLK
clk => s2.CLK
clk => s1.CLK
sync_in => sync_out.IN1
sync_in => s1.DATAIN
sync_out <= sync_out.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jtframe_mc2:u_frame|jtframe_board:u_board|video_cleaner:u_cleaner|s_fix:sync_v
clk => pol.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => pos[0].CLK
clk => pos[1].CLK
clk => pos[2].CLK
clk => pos[3].CLK
clk => pos[4].CLK
clk => pos[5].CLK
clk => pos[6].CLK
clk => pos[7].CLK
clk => pos[8].CLK
clk => pos[9].CLK
clk => pos[10].CLK
clk => pos[11].CLK
clk => pos[12].CLK
clk => pos[13].CLK
clk => pos[14].CLK
clk => pos[15].CLK
clk => pos[16].CLK
clk => pos[17].CLK
clk => pos[18].CLK
clk => pos[19].CLK
clk => pos[20].CLK
clk => pos[21].CLK
clk => pos[22].CLK
clk => pos[23].CLK
clk => pos[24].CLK
clk => pos[25].CLK
clk => pos[26].CLK
clk => pos[27].CLK
clk => pos[28].CLK
clk => pos[29].CLK
clk => pos[30].CLK
clk => pos[31].CLK
clk => neg[0].CLK
clk => neg[1].CLK
clk => neg[2].CLK
clk => neg[3].CLK
clk => neg[4].CLK
clk => neg[5].CLK
clk => neg[6].CLK
clk => neg[7].CLK
clk => neg[8].CLK
clk => neg[9].CLK
clk => neg[10].CLK
clk => neg[11].CLK
clk => neg[12].CLK
clk => neg[13].CLK
clk => neg[14].CLK
clk => neg[15].CLK
clk => neg[16].CLK
clk => neg[17].CLK
clk => neg[18].CLK
clk => neg[19].CLK
clk => neg[20].CLK
clk => neg[21].CLK
clk => neg[22].CLK
clk => neg[23].CLK
clk => neg[24].CLK
clk => neg[25].CLK
clk => neg[26].CLK
clk => neg[27].CLK
clk => neg[28].CLK
clk => neg[29].CLK
clk => neg[30].CLK
clk => neg[31].CLK
clk => s2.CLK
clk => s1.CLK
sync_in => sync_out.IN1
sync_in => s1.DATAIN
sync_out <= sync_out.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game
rst => rst.IN3
clk => clk.IN8
cen12 <= jtgng_cen:u_cen.cen12
cen6 <= cen6.DB_MAX_OUTPUT_PORT_TYPE
cen3 <= cen3.DB_MAX_OUTPUT_PORT_TYPE
cen1p5 <= cen1p5.DB_MAX_OUTPUT_PORT_TYPE
red[0] <= jt1942_video:u_video.red
red[1] <= jt1942_video:u_video.red
red[2] <= jt1942_video:u_video.red
red[3] <= jt1942_video:u_video.red
green[0] <= jt1942_video:u_video.green
green[1] <= jt1942_video:u_video.green
green[2] <= jt1942_video:u_video.green
green[3] <= jt1942_video:u_video.green
blue[0] <= jt1942_video:u_video.blue
blue[1] <= jt1942_video:u_video.blue
blue[2] <= jt1942_video:u_video.blue
blue[3] <= jt1942_video:u_video.blue
LHBL <= LHBL.DB_MAX_OUTPUT_PORT_TYPE
LVBL <= LVBL.DB_MAX_OUTPUT_PORT_TYPE
LHBL_dly <= jt1942_video:u_video.LHBL_dly
LVBL_dly <= jt1942_video:u_video.LVBL_dly
HS <= jtgng_timer:u_timer.HS
VS <= jtgng_timer:u_timer.VS
start_button[0] => start_button[0].IN1
start_button[1] => start_button[1].IN1
coin_input[0] => coin_input[0].IN1
coin_input[1] => coin_input[1].IN1
joystick1[0] => joystick1[0].IN1
joystick1[1] => joystick1[1].IN1
joystick1[2] => joystick1[2].IN1
joystick1[3] => joystick1[3].IN1
joystick1[4] => joystick1[4].IN1
joystick1[5] => joystick1[5].IN1
joystick1[6] => ~NO_FANOUT~
joystick2[0] => joystick2[0].IN1
joystick2[1] => joystick2[1].IN1
joystick2[2] => joystick2[2].IN1
joystick2[3] => joystick2[3].IN1
joystick2[4] => joystick2[4].IN1
joystick2[5] => joystick2[5].IN1
joystick2[6] => ~NO_FANOUT~
downloading => downloading.IN2
loop_rst => loop_rst.IN1
sdram_req <= jtgng_rom:u_rom.sdram_req
sdram_addr[0] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[1] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[2] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[3] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[4] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[5] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[6] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[7] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[8] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[9] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[10] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[11] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[12] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[13] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[14] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[15] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[16] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[17] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[18] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[19] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[20] <= jtgng_rom:u_rom.sdram_addr
sdram_addr[21] <= jtgng_rom:u_rom.sdram_addr
data_read[0] => data_read[0].IN1
data_read[1] => data_read[1].IN1
data_read[2] => data_read[2].IN1
data_read[3] => data_read[3].IN1
data_read[4] => data_read[4].IN1
data_read[5] => data_read[5].IN1
data_read[6] => data_read[6].IN1
data_read[7] => data_read[7].IN1
data_read[8] => data_read[8].IN1
data_read[9] => data_read[9].IN1
data_read[10] => data_read[10].IN1
data_read[11] => data_read[11].IN1
data_read[12] => data_read[12].IN1
data_read[13] => data_read[13].IN1
data_read[14] => data_read[14].IN1
data_read[15] => data_read[15].IN1
data_read[16] => data_read[16].IN1
data_read[17] => data_read[17].IN1
data_read[18] => data_read[18].IN1
data_read[19] => data_read[19].IN1
data_read[20] => data_read[20].IN1
data_read[21] => data_read[21].IN1
data_read[22] => data_read[22].IN1
data_read[23] => data_read[23].IN1
data_read[24] => data_read[24].IN1
data_read[25] => data_read[25].IN1
data_read[26] => data_read[26].IN1
data_read[27] => data_read[27].IN1
data_read[28] => data_read[28].IN1
data_read[29] => data_read[29].IN1
data_read[30] => data_read[30].IN1
data_read[31] => data_read[31].IN1
data_rdy => data_rdy.IN1
sdram_ack => sdram_ack.IN1
refresh_en <= jtgng_rom:u_rom.refresh_en
ioctl_addr[0] => ioctl_addr[0].IN1
ioctl_addr[1] => ioctl_addr[1].IN1
ioctl_addr[2] => ioctl_addr[2].IN1
ioctl_addr[3] => ioctl_addr[3].IN1
ioctl_addr[4] => ioctl_addr[4].IN1
ioctl_addr[5] => ioctl_addr[5].IN1
ioctl_addr[6] => ioctl_addr[6].IN1
ioctl_addr[7] => ioctl_addr[7].IN1
ioctl_addr[8] => ioctl_addr[8].IN1
ioctl_addr[9] => ioctl_addr[9].IN1
ioctl_addr[10] => ioctl_addr[10].IN1
ioctl_addr[11] => ioctl_addr[11].IN1
ioctl_addr[12] => ioctl_addr[12].IN1
ioctl_addr[13] => ioctl_addr[13].IN1
ioctl_addr[14] => ioctl_addr[14].IN1
ioctl_addr[15] => ioctl_addr[15].IN1
ioctl_addr[16] => ioctl_addr[16].IN1
ioctl_addr[17] => ioctl_addr[17].IN1
ioctl_addr[18] => ioctl_addr[18].IN1
ioctl_addr[19] => ioctl_addr[19].IN1
ioctl_addr[20] => ioctl_addr[20].IN1
ioctl_addr[21] => ioctl_addr[21].IN1
ioctl_data[0] => ioctl_data[0].IN1
ioctl_data[1] => ioctl_data[1].IN1
ioctl_data[2] => ioctl_data[2].IN1
ioctl_data[3] => ioctl_data[3].IN1
ioctl_data[4] => ioctl_data[4].IN1
ioctl_data[5] => ioctl_data[5].IN1
ioctl_data[6] => ioctl_data[6].IN1
ioctl_data[7] => ioctl_data[7].IN1
ioctl_wr => ioctl_wr.IN1
prog_addr[0] <= prog_addr[0].DB_MAX_OUTPUT_PORT_TYPE
prog_addr[1] <= prog_addr[1].DB_MAX_OUTPUT_PORT_TYPE
prog_addr[2] <= prog_addr[2].DB_MAX_OUTPUT_PORT_TYPE
prog_addr[3] <= prog_addr[3].DB_MAX_OUTPUT_PORT_TYPE
prog_addr[4] <= prog_addr[4].DB_MAX_OUTPUT_PORT_TYPE
prog_addr[5] <= prog_addr[5].DB_MAX_OUTPUT_PORT_TYPE
prog_addr[6] <= prog_addr[6].DB_MAX_OUTPUT_PORT_TYPE
prog_addr[7] <= prog_addr[7].DB_MAX_OUTPUT_PORT_TYPE
prog_addr[8] <= jt1942_prom_we:u_prom_we.prog_addr
prog_addr[9] <= jt1942_prom_we:u_prom_we.prog_addr
prog_addr[10] <= jt1942_prom_we:u_prom_we.prog_addr
prog_addr[11] <= jt1942_prom_we:u_prom_we.prog_addr
prog_addr[12] <= jt1942_prom_we:u_prom_we.prog_addr
prog_addr[13] <= jt1942_prom_we:u_prom_we.prog_addr
prog_addr[14] <= jt1942_prom_we:u_prom_we.prog_addr
prog_addr[15] <= jt1942_prom_we:u_prom_we.prog_addr
prog_addr[16] <= jt1942_prom_we:u_prom_we.prog_addr
prog_addr[17] <= jt1942_prom_we:u_prom_we.prog_addr
prog_addr[18] <= jt1942_prom_we:u_prom_we.prog_addr
prog_addr[19] <= jt1942_prom_we:u_prom_we.prog_addr
prog_addr[20] <= jt1942_prom_we:u_prom_we.prog_addr
prog_addr[21] <= jt1942_prom_we:u_prom_we.prog_addr
prog_data[0] <= prog_data[0].DB_MAX_OUTPUT_PORT_TYPE
prog_data[1] <= prog_data[1].DB_MAX_OUTPUT_PORT_TYPE
prog_data[2] <= prog_data[2].DB_MAX_OUTPUT_PORT_TYPE
prog_data[3] <= prog_data[3].DB_MAX_OUTPUT_PORT_TYPE
prog_data[4] <= jt1942_prom_we:u_prom_we.prog_data
prog_data[5] <= jt1942_prom_we:u_prom_we.prog_data
prog_data[6] <= jt1942_prom_we:u_prom_we.prog_data
prog_data[7] <= jt1942_prom_we:u_prom_we.prog_data
prog_mask[0] <= jt1942_prom_we:u_prom_we.prog_mask
prog_mask[1] <= jt1942_prom_we:u_prom_we.prog_mask
prog_we <= jt1942_prom_we:u_prom_we.prog_we
status[0] => status[0].IN1
status[1] => status[1].IN1
status[2] => status[2].IN1
status[3] => status[3].IN1
status[4] => status[4].IN1
status[5] => status[5].IN1
status[6] => status[6].IN1
status[7] => status[7].IN1
status[8] => status[8].IN1
status[9] => status[9].IN1
status[10] => status[10].IN1
status[11] => status[11].IN1
status[12] => status[12].IN1
status[13] => status[13].IN1
status[14] => status[14].IN1
status[15] => status[15].IN1
status[16] => status[16].IN1
status[17] => status[17].IN1
status[18] => status[18].IN1
status[19] => status[19].IN1
status[20] => status[20].IN1
status[21] => status[21].IN1
status[22] => status[22].IN1
status[23] => status[23].IN1
status[24] => status[24].IN1
status[25] => status[25].IN1
status[26] => status[26].IN1
status[27] => status[27].IN1
status[28] => status[28].IN1
status[29] => status[29].IN1
status[30] => status[30].IN1
status[31] => status[31].IN1
dip_pause => dip_pause.IN2
dip_flip => dip_flip.IN2
dip_test => dip_test.IN1
dip_fxlevel[0] => ~NO_FANOUT~
dip_fxlevel[1] => ~NO_FANOUT~
snd[0] <= <GND>
snd[1] <= <GND>
snd[2] <= <GND>
snd[3] <= <GND>
snd[4] <= <GND>
snd[5] <= <GND>
snd[6] <= jt1942_sound:u_sound.snd
snd[7] <= jt1942_sound:u_sound.snd
snd[8] <= jt1942_sound:u_sound.snd
snd[9] <= jt1942_sound:u_sound.snd
snd[10] <= jt1942_sound:u_sound.snd
snd[11] <= jt1942_sound:u_sound.snd
snd[12] <= jt1942_sound:u_sound.snd
snd[13] <= jt1942_sound:u_sound.snd
snd[14] <= jt1942_sound:u_sound.snd
snd[15] <= <GND>
sample <= <VCC>
enable_psg => ~NO_FANOUT~
enable_fm => ~NO_FANOUT~
gfx_en[0] => gfx_en[0].IN1
gfx_en[1] => gfx_en[1].IN1
gfx_en[2] => gfx_en[2].IN1
gfx_en[3] => gfx_en[3].IN1


|jt1942_mc2|jt1942_game:u_game|jtgng_cen:u_cen
clk => cencnt[0].CLK
clk => cencnt[1].CLK
clk => cencnt[2].CLK
clk => cencnt[3].CLK
clk => cencnt[4].CLK
clk => cen1p5~reg0.CLK
clk => cen3~reg0.CLK
clk => cen6~reg0.CLK
clk => cen12b~reg0.CLK
clk => cen12~reg0.CLK
cen12 <= cen12~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen6 <= cen6~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen3 <= cen3~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen1p5 <= cen1p5~reg0.DB_MAX_OUTPUT_PORT_TYPE
cen12b <= cen12b~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_dip:u_dip
clk => dipsw_b[0]~reg0.CLK
clk => dipsw_b[1]~reg0.CLK
clk => dipsw_b[2]~reg0.CLK
clk => dipsw_b[3]~reg0.CLK
clk => dipsw_b[4]~reg0.CLK
clk => dipsw_b[5]~reg0.CLK
clk => dipsw_b[6]~reg0.CLK
clk => dipsw_b[7]~reg0.CLK
clk => dipsw_a[0]~reg0.CLK
clk => dipsw_a[1]~reg0.CLK
clk => dipsw_a[2]~reg0.CLK
clk => dipsw_a[3]~reg0.CLK
clk => dipsw_a[4]~reg0.CLK
clk => dipsw_a[5]~reg0.CLK
clk => dipsw_a[6]~reg0.CLK
clk => dipsw_a[7]~reg0.CLK
status[0] => ~NO_FANOUT~
status[1] => ~NO_FANOUT~
status[2] => ~NO_FANOUT~
status[3] => ~NO_FANOUT~
status[4] => ~NO_FANOUT~
status[5] => ~NO_FANOUT~
status[6] => ~NO_FANOUT~
status[7] => ~NO_FANOUT~
status[8] => ~NO_FANOUT~
status[9] => ~NO_FANOUT~
status[10] => ~NO_FANOUT~
status[11] => ~NO_FANOUT~
status[12] => ~NO_FANOUT~
status[13] => ~NO_FANOUT~
status[14] => ~NO_FANOUT~
status[15] => ~NO_FANOUT~
status[16] => dipsw_a[4]~reg0.DATAIN
status[17] => dipsw_a[5]~reg0.DATAIN
status[18] => dipsw_a[6]~reg0.DATAIN
status[19] => dipsw_a[7]~reg0.DATAIN
status[20] => dipsw_b[5]~reg0.DATAIN
status[21] => dipsw_b[6]~reg0.DATAIN
status[22] => ~NO_FANOUT~
status[23] => ~NO_FANOUT~
status[24] => ~NO_FANOUT~
status[25] => ~NO_FANOUT~
status[26] => ~NO_FANOUT~
status[27] => ~NO_FANOUT~
status[28] => ~NO_FANOUT~
status[29] => ~NO_FANOUT~
status[30] => ~NO_FANOUT~
status[31] => ~NO_FANOUT~
dip_pause => dipsw_b[7]~reg0.DATAIN
dip_test => dipsw_b[3]~reg0.DATAIN
dip_flip => ~NO_FANOUT~
dipsw_a[0] <= dipsw_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_a[1] <= dipsw_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_a[2] <= dipsw_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_a[3] <= dipsw_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_a[4] <= dipsw_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_a[5] <= dipsw_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_a[6] <= dipsw_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_a[7] <= dipsw_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_b[0] <= dipsw_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_b[1] <= dipsw_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_b[2] <= dipsw_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_b[3] <= dipsw_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_b[4] <= dipsw_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_b[5] <= dipsw_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_b[6] <= dipsw_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipsw_b[7] <= dipsw_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jtgng_timer:u_timer
clk => LHBL_obj~reg0.CLK
clk => HS~reg0.CLK
clk => VS~reg0.CLK
clk => LVBL_obj~reg0.CLK
clk => LVBL~reg0.CLK
clk => LHBL~reg0.CLK
clk => Vinit~reg0.CLK
clk => V[0]~reg0.CLK
clk => V[1]~reg0.CLK
clk => V[2]~reg0.CLK
clk => V[3]~reg0.CLK
clk => V[4]~reg0.CLK
clk => V[5]~reg0.CLK
clk => V[6]~reg0.CLK
clk => V[7]~reg0.CLK
clk => V[8]~reg0.CLK
clk => H[0]~reg0.CLK
clk => H[1]~reg0.CLK
clk => H[2]~reg0.CLK
clk => H[3]~reg0.CLK
clk => H[4]~reg0.CLK
clk => H[5]~reg0.CLK
clk => H[6]~reg0.CLK
clk => H[7]~reg0.CLK
clk => H[8]~reg0.CLK
clk => Hinit~reg0.CLK
cen6 => LHBL_obj.OUTPUTSELECT
cen6 => Hinit~reg0.ENA
cen6 => H[8]~reg0.ENA
cen6 => H[7]~reg0.ENA
cen6 => H[6]~reg0.ENA
cen6 => H[5]~reg0.ENA
cen6 => H[4]~reg0.ENA
cen6 => H[3]~reg0.ENA
cen6 => H[2]~reg0.ENA
cen6 => H[1]~reg0.ENA
cen6 => H[0]~reg0.ENA
cen6 => V[8]~reg0.ENA
cen6 => V[7]~reg0.ENA
cen6 => V[6]~reg0.ENA
cen6 => V[5]~reg0.ENA
cen6 => V[4]~reg0.ENA
cen6 => V[3]~reg0.ENA
cen6 => V[2]~reg0.ENA
cen6 => V[1]~reg0.ENA
cen6 => V[0]~reg0.ENA
cen6 => Vinit~reg0.ENA
cen6 => LHBL~reg0.ENA
cen6 => LVBL~reg0.ENA
cen6 => LVBL_obj~reg0.ENA
cen6 => VS~reg0.ENA
cen6 => HS~reg0.ENA
rst => HS~reg0.ACLR
rst => VS~reg0.ACLR
rst => LVBL_obj~reg0.ACLR
rst => LVBL~reg0.ACLR
rst => LHBL~reg0.ACLR
rst => Vinit~reg0.PRESET
rst => V[0]~reg0.ACLR
rst => V[1]~reg0.ACLR
rst => V[2]~reg0.ACLR
rst => V[3]~reg0.ACLR
rst => V[4]~reg0.PRESET
rst => V[5]~reg0.PRESET
rst => V[6]~reg0.PRESET
rst => V[7]~reg0.PRESET
rst => V[8]~reg0.PRESET
rst => H[0]~reg0.PRESET
rst => H[1]~reg0.PRESET
rst => H[2]~reg0.PRESET
rst => H[3]~reg0.ACLR
rst => H[4]~reg0.ACLR
rst => H[5]~reg0.ACLR
rst => H[6]~reg0.ACLR
rst => H[7]~reg0.PRESET
rst => H[8]~reg0.ACLR
rst => Hinit~reg0.ACLR
rst => LHBL_obj~reg0.ENA
V[0] <= V[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V[1] <= V[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V[2] <= V[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V[3] <= V[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V[4] <= V[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V[5] <= V[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V[6] <= V[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V[7] <= V[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V[8] <= V[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H[0] <= H[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H[1] <= H[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H[2] <= H[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H[3] <= H[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H[4] <= H[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H[5] <= H[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H[6] <= H[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H[7] <= H[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H[8] <= H[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hinit <= Hinit~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vinit <= Vinit~reg0.DB_MAX_OUTPUT_PORT_TYPE
LHBL <= LHBL~reg0.DB_MAX_OUTPUT_PORT_TYPE
LHBL_obj <= LHBL_obj~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVBL <= LVBL~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVBL_obj <= LVBL_obj~reg0.DB_MAX_OUTPUT_PORT_TYPE
HS <= HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_prom_we:u_prom_we
clk => prom_we0[0].CLK
clk => prom_we0[1].CLK
clk => prom_we0[2].CLK
clk => prom_we0[3].CLK
clk => prom_we0[4].CLK
clk => prom_we0[5].CLK
clk => prom_we0[6].CLK
clk => prom_we0[7].CLK
clk => prom_we0[8].CLK
clk => prom_we0[9].CLK
clk => scr_offset[0].CLK
clk => scr_offset[1].CLK
clk => scr_offset[2].CLK
clk => scr_offset[3].CLK
clk => scr_offset[4].CLK
clk => scr_offset[5].CLK
clk => scr_offset[6].CLK
clk => scr_offset[7].CLK
clk => scr_offset[8].CLK
clk => scr_offset[9].CLK
clk => scr_offset[10].CLK
clk => scr_offset[11].CLK
clk => scr_offset[12].CLK
clk => scr_offset[13].CLK
clk => scr_offset[14].CLK
clk => scr_offset[15].CLK
clk => prog_mask[0]~reg0.CLK
clk => prog_mask[1]~reg0.CLK
clk => prog_addr[0]~reg0.CLK
clk => prog_addr[1]~reg0.CLK
clk => prog_addr[2]~reg0.CLK
clk => prog_addr[3]~reg0.CLK
clk => prog_addr[4]~reg0.CLK
clk => prog_addr[5]~reg0.CLK
clk => prog_addr[6]~reg0.CLK
clk => prog_addr[7]~reg0.CLK
clk => prog_addr[8]~reg0.CLK
clk => prog_addr[9]~reg0.CLK
clk => prog_addr[10]~reg0.CLK
clk => prog_addr[11]~reg0.CLK
clk => prog_addr[12]~reg0.CLK
clk => prog_addr[13]~reg0.CLK
clk => prog_addr[14]~reg0.CLK
clk => prog_addr[15]~reg0.CLK
clk => prog_addr[16]~reg0.CLK
clk => prog_addr[17]~reg0.CLK
clk => prog_addr[18]~reg0.CLK
clk => prog_addr[19]~reg0.CLK
clk => prog_addr[20]~reg0.CLK
clk => prog_addr[21]~reg0.CLK
clk => prog_data[0]~reg0.CLK
clk => prog_data[1]~reg0.CLK
clk => prog_data[2]~reg0.CLK
clk => prog_data[3]~reg0.CLK
clk => prog_data[4]~reg0.CLK
clk => prog_data[5]~reg0.CLK
clk => prog_data[6]~reg0.CLK
clk => prog_data[7]~reg0.CLK
clk => prog_we~reg0.CLK
clk => set_strobe.CLK
clk => set_done.CLK
clk => prom_we[0]~reg0.CLK
clk => prom_we[1]~reg0.CLK
clk => prom_we[2]~reg0.CLK
clk => prom_we[3]~reg0.CLK
clk => prom_we[4]~reg0.CLK
clk => prom_we[5]~reg0.CLK
clk => prom_we[6]~reg0.CLK
clk => prom_we[7]~reg0.CLK
clk => prom_we[8]~reg0.CLK
clk => prom_we[9]~reg0.CLK
downloading => ~NO_FANOUT~
ioctl_addr[0] => LessThan0.IN44
ioctl_addr[0] => LessThan1.IN44
ioctl_addr[0] => LessThan2.IN44
ioctl_addr[0] => prog_addr.DATAA
ioctl_addr[0] => prog_mask.DATAB
ioctl_addr[0] => prog_mask.DATAB
ioctl_addr[1] => LessThan0.IN43
ioctl_addr[1] => LessThan1.IN43
ioctl_addr[1] => LessThan2.IN43
ioctl_addr[1] => prog_addr.DATAA
ioctl_addr[1] => prog_addr.DATAB
ioctl_addr[2] => LessThan0.IN42
ioctl_addr[2] => LessThan1.IN42
ioctl_addr[2] => LessThan2.IN42
ioctl_addr[2] => prog_addr.DATAA
ioctl_addr[2] => prog_addr.DATAB
ioctl_addr[3] => LessThan0.IN41
ioctl_addr[3] => LessThan1.IN41
ioctl_addr[3] => LessThan2.IN41
ioctl_addr[3] => prog_addr.DATAA
ioctl_addr[3] => prog_addr.DATAB
ioctl_addr[4] => LessThan0.IN40
ioctl_addr[4] => LessThan1.IN40
ioctl_addr[4] => LessThan2.IN40
ioctl_addr[4] => prog_addr.DATAA
ioctl_addr[4] => prog_addr.DATAB
ioctl_addr[5] => LessThan0.IN39
ioctl_addr[5] => LessThan1.IN39
ioctl_addr[5] => LessThan2.IN39
ioctl_addr[5] => prog_addr.DATAA
ioctl_addr[5] => prog_addr.DATAB
ioctl_addr[6] => LessThan0.IN38
ioctl_addr[6] => LessThan1.IN38
ioctl_addr[6] => LessThan2.IN38
ioctl_addr[6] => prog_addr.DATAA
ioctl_addr[6] => prog_addr.DATAB
ioctl_addr[7] => LessThan0.IN37
ioctl_addr[7] => LessThan1.IN37
ioctl_addr[7] => LessThan2.IN37
ioctl_addr[7] => prog_addr.DATAA
ioctl_addr[7] => prog_addr.DATAB
ioctl_addr[8] => LessThan0.IN36
ioctl_addr[8] => LessThan1.IN36
ioctl_addr[8] => LessThan2.IN36
ioctl_addr[8] => Decoder0.IN3
ioctl_addr[8] => prog_addr.DATAA
ioctl_addr[8] => prog_addr.DATAB
ioctl_addr[9] => LessThan0.IN35
ioctl_addr[9] => LessThan1.IN35
ioctl_addr[9] => LessThan2.IN35
ioctl_addr[9] => Decoder0.IN2
ioctl_addr[9] => prog_addr.DATAA
ioctl_addr[9] => prog_addr.DATAB
ioctl_addr[10] => LessThan0.IN34
ioctl_addr[10] => LessThan1.IN34
ioctl_addr[10] => LessThan2.IN34
ioctl_addr[10] => Decoder0.IN1
ioctl_addr[10] => prog_addr.DATAA
ioctl_addr[10] => prog_addr.DATAB
ioctl_addr[11] => LessThan0.IN33
ioctl_addr[11] => LessThan1.IN33
ioctl_addr[11] => LessThan2.IN33
ioctl_addr[11] => Decoder0.IN0
ioctl_addr[11] => prog_addr.DATAA
ioctl_addr[11] => prog_addr.DATAB
ioctl_addr[12] => LessThan0.IN32
ioctl_addr[12] => LessThan1.IN32
ioctl_addr[12] => LessThan2.IN32
ioctl_addr[12] => prog_addr.DATAA
ioctl_addr[12] => prog_addr.DATAB
ioctl_addr[13] => LessThan0.IN31
ioctl_addr[13] => LessThan1.IN31
ioctl_addr[13] => LessThan2.IN31
ioctl_addr[13] => prog_addr.DATAA
ioctl_addr[13] => prog_addr.DATAB
ioctl_addr[14] => LessThan0.IN30
ioctl_addr[14] => LessThan1.IN30
ioctl_addr[14] => LessThan2.IN30
ioctl_addr[14] => prog_addr.DATAA
ioctl_addr[14] => prog_addr.DATAB
ioctl_addr[15] => LessThan0.IN29
ioctl_addr[15] => LessThan1.IN29
ioctl_addr[15] => LessThan2.IN29
ioctl_addr[15] => prog_addr.DATAA
ioctl_addr[15] => prog_addr.DATAB
ioctl_addr[16] => LessThan0.IN28
ioctl_addr[16] => LessThan1.IN28
ioctl_addr[16] => LessThan2.IN28
ioctl_addr[16] => prog_addr.DATAA
ioctl_addr[16] => prog_addr.DATAB
ioctl_addr[17] => LessThan0.IN27
ioctl_addr[17] => LessThan1.IN27
ioctl_addr[17] => LessThan2.IN27
ioctl_addr[17] => prog_addr.DATAA
ioctl_addr[17] => prog_addr.DATAB
ioctl_addr[18] => LessThan0.IN26
ioctl_addr[18] => LessThan1.IN26
ioctl_addr[18] => LessThan2.IN26
ioctl_addr[18] => prog_addr.DATAB
ioctl_addr[19] => LessThan0.IN25
ioctl_addr[19] => LessThan1.IN25
ioctl_addr[19] => LessThan2.IN25
ioctl_addr[19] => prog_addr.DATAB
ioctl_addr[20] => LessThan0.IN24
ioctl_addr[20] => LessThan1.IN24
ioctl_addr[20] => LessThan2.IN24
ioctl_addr[20] => prog_addr.DATAB
ioctl_addr[21] => LessThan0.IN23
ioctl_addr[21] => LessThan1.IN23
ioctl_addr[21] => LessThan2.IN23
ioctl_addr[21] => prog_addr.DATAB
ioctl_data[0] => prog_data[0]~reg0.DATAIN
ioctl_data[1] => prog_data[1]~reg0.DATAIN
ioctl_data[2] => prog_data[2]~reg0.DATAIN
ioctl_data[3] => prog_data[3]~reg0.DATAIN
ioctl_data[4] => prog_data[4]~reg0.DATAIN
ioctl_data[5] => prog_data[5]~reg0.DATAIN
ioctl_data[6] => prog_data[6]~reg0.DATAIN
ioctl_data[7] => prog_data[7]~reg0.DATAIN
ioctl_wr => set_strobe.OUTPUTSELECT
ioctl_wr => prog_we~reg0.DATAIN
ioctl_wr => prom_we0[0].ENA
ioctl_wr => prom_we0[1].ENA
ioctl_wr => prom_we0[2].ENA
ioctl_wr => prom_we0[3].ENA
ioctl_wr => prom_we0[4].ENA
ioctl_wr => prom_we0[5].ENA
ioctl_wr => prom_we0[6].ENA
ioctl_wr => prom_we0[7].ENA
ioctl_wr => prom_we0[8].ENA
ioctl_wr => prom_we0[9].ENA
ioctl_wr => scr_offset[0].ENA
ioctl_wr => scr_offset[1].ENA
ioctl_wr => scr_offset[2].ENA
ioctl_wr => scr_offset[3].ENA
ioctl_wr => scr_offset[4].ENA
ioctl_wr => scr_offset[5].ENA
ioctl_wr => scr_offset[6].ENA
ioctl_wr => scr_offset[7].ENA
ioctl_wr => scr_offset[8].ENA
ioctl_wr => scr_offset[9].ENA
ioctl_wr => scr_offset[10].ENA
ioctl_wr => scr_offset[11].ENA
ioctl_wr => scr_offset[12].ENA
ioctl_wr => scr_offset[13].ENA
ioctl_wr => scr_offset[14].ENA
ioctl_wr => scr_offset[15].ENA
ioctl_wr => prog_mask[0]~reg0.ENA
ioctl_wr => prog_mask[1]~reg0.ENA
ioctl_wr => prog_addr[0]~reg0.ENA
ioctl_wr => prog_addr[1]~reg0.ENA
ioctl_wr => prog_addr[2]~reg0.ENA
ioctl_wr => prog_addr[3]~reg0.ENA
ioctl_wr => prog_addr[4]~reg0.ENA
ioctl_wr => prog_addr[5]~reg0.ENA
ioctl_wr => prog_addr[6]~reg0.ENA
ioctl_wr => prog_addr[7]~reg0.ENA
ioctl_wr => prog_addr[8]~reg0.ENA
ioctl_wr => prog_addr[9]~reg0.ENA
ioctl_wr => prog_addr[10]~reg0.ENA
ioctl_wr => prog_addr[11]~reg0.ENA
ioctl_wr => prog_addr[12]~reg0.ENA
ioctl_wr => prog_addr[13]~reg0.ENA
ioctl_wr => prog_addr[14]~reg0.ENA
ioctl_wr => prog_addr[15]~reg0.ENA
ioctl_wr => prog_addr[16]~reg0.ENA
ioctl_wr => prog_addr[17]~reg0.ENA
ioctl_wr => prog_addr[18]~reg0.ENA
ioctl_wr => prog_addr[19]~reg0.ENA
ioctl_wr => prog_addr[20]~reg0.ENA
ioctl_wr => prog_addr[21]~reg0.ENA
ioctl_wr => prog_data[0]~reg0.ENA
ioctl_wr => prog_data[1]~reg0.ENA
ioctl_wr => prog_data[2]~reg0.ENA
ioctl_wr => prog_data[3]~reg0.ENA
ioctl_wr => prog_data[4]~reg0.ENA
ioctl_wr => prog_data[5]~reg0.ENA
ioctl_wr => prog_data[6]~reg0.ENA
ioctl_wr => prog_data[7]~reg0.ENA
prog_addr[0] <= prog_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[1] <= prog_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[2] <= prog_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[3] <= prog_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[4] <= prog_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[5] <= prog_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[6] <= prog_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[7] <= prog_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[8] <= prog_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[9] <= prog_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[10] <= prog_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[11] <= prog_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[12] <= prog_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[13] <= prog_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[14] <= prog_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[15] <= prog_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[16] <= prog_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[17] <= prog_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[18] <= prog_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[19] <= prog_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[20] <= prog_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[21] <= prog_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[0] <= prog_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[1] <= prog_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[2] <= prog_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[3] <= prog_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[4] <= prog_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[5] <= prog_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[6] <= prog_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_data[7] <= prog_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_mask[0] <= prog_mask[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_mask[1] <= prog_mask[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_we <= prog_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
prom_we[0] <= prom_we[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prom_we[1] <= prom_we[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prom_we[2] <= prom_we[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prom_we[3] <= prom_we[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prom_we[4] <= prom_we[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prom_we[5] <= prom_we[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prom_we[6] <= prom_we[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prom_we[7] <= prom_we[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prom_we[8] <= prom_we[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prom_we[9] <= prom_we[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_main:u_main
clk => clk.IN4
cen6 => cen6.IN1
cen3 => cen3.IN3
cpu_cen <= cen3.DB_MAX_OUTPUT_PORT_TYPE
rst => bank.OUTPUTSELECT
rst => bank.OUTPUTSELECT
rst => scr_br.OUTPUTSELECT
rst => scr_br.OUTPUTSELECT
rst => scr_br.OUTPUTSELECT
rst => flip.OUTPUTSELECT
rst => sres_b.OUTPUTSELECT
rst => coin_cnt.OUTPUTSELECT
rst => snd_int.OUTPUTSELECT
rst => int_n.OUTPUTSELECT
rst => t80_rst_n.DATAIN
rst => LHBL_old.ENA
cpu_dout[0] <= cpu_dout[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[1] <= cpu_dout[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[2] <= cpu_dout[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[3] <= cpu_dout[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[4] <= cpu_dout[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[5] <= cpu_dout[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[6] <= cpu_dout[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[7] <= cpu_dout[7].DB_MAX_OUTPUT_PORT_TYPE
flip <= flip~reg0.DB_MAX_OUTPUT_PORT_TYPE
V[0] => V[0].IN1
V[1] => V[1].IN1
V[2] => V[2].IN1
V[3] => V[3].IN1
V[4] => V[4].IN1
V[5] => V[5].IN1
V[6] => V[6].IN1
V[7] => V[7].IN1
LHBL => always7.IN1
LHBL => LHBL_old.DATAB
dip_pause => ~NO_FANOUT~
sres_b <= sres_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_int <= snd_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_latch0_cs <= snd_latch0_cs.DB_MAX_OUTPUT_PORT_TYPE
snd_latch1_cs <= snd_latch1_cs.DB_MAX_OUTPUT_PORT_TYPE
char_cs <= char_cs.DB_MAX_OUTPUT_PORT_TYPE
char_busy => char_busy.IN1
char_dout[0] => Selector7.IN6
char_dout[1] => Selector6.IN6
char_dout[2] => Selector5.IN6
char_dout[3] => Selector4.IN6
char_dout[4] => Selector3.IN6
char_dout[5] => Selector2.IN6
char_dout[6] => Selector1.IN6
char_dout[7] => Selector0.IN6
scr_dout[0] => Selector7.IN7
scr_dout[1] => Selector6.IN7
scr_dout[2] => Selector5.IN7
scr_dout[3] => Selector4.IN7
scr_dout[4] => Selector3.IN7
scr_dout[5] => Selector2.IN7
scr_dout[6] => Selector1.IN7
scr_dout[7] => Selector0.IN7
scr_cs <= scr_cs.DB_MAX_OUTPUT_PORT_TYPE
scr_busy => scr_busy.IN1
scr_br[0] <= scr_br[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_br[1] <= scr_br[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_br[2] <= scr_br[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_hpos[0] <= scr_hpos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_hpos[1] <= scr_hpos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_hpos[2] <= scr_hpos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_hpos[3] <= scr_hpos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_hpos[4] <= scr_hpos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_hpos[5] <= scr_hpos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_hpos[6] <= scr_hpos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_hpos[7] <= scr_hpos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_hpos[8] <= scr_hpos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_vpos[0] <= scr_vpos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_vpos[1] <= scr_vpos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_vpos[2] <= scr_vpos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_vpos[3] <= scr_vpos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_vpos[4] <= scr_vpos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_vpos[5] <= scr_vpos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_vpos[6] <= scr_vpos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_vpos[7] <= scr_vpos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_vpos[8] <= scr_vpos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cheat_invincible => cpu_din.IN1
obj_cs <= obj_cs.DB_MAX_OUTPUT_PORT_TYPE
joystick1[0] => Mux7.IN3
joystick1[1] => Mux6.IN3
joystick1[2] => Mux5.IN4
joystick1[3] => Mux4.IN4
joystick1[4] => Mux3.IN4
joystick1[5] => Mux2.IN4
joystick2[0] => Mux7.IN4
joystick2[1] => Mux6.IN4
joystick2[2] => Mux5.IN5
joystick2[3] => Mux4.IN5
joystick2[4] => Mux3.IN5
joystick2[5] => Mux2.IN5
start_button[0] => Mux7.IN5
start_button[1] => Mux6.IN5
coin_input[0] => Mux0.IN5
coin_input[1] => Mux1.IN5
cpu_AB[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_AB[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_AB[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_AB[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_AB[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_AB[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_AB[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_AB[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_AB[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_AB[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_AB[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_AB[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_AB[12] <= T80s:u_cpu.A
rd_n <= T80s:u_cpu.RD_n
wr_n <= T80s:u_cpu.WR_n
rom_cs <= rom_cs.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[12] <= T80s:u_cpu.A
rom_addr[13] <= T80s:u_cpu.A
rom_addr[14] <= rom_addr.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[15] <= rom_addr.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[16] <= rom_addr.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Selector7.IN8
rom_data[1] => Selector6.IN8
rom_data[2] => Selector5.IN8
rom_data[3] => Selector4.IN8
rom_data[4] => Selector3.IN8
rom_data[5] => Selector2.IN8
rom_data[6] => Selector1.IN8
rom_data[7] => Selector0.IN8
rom_ok => rom_ok.IN1
dip_flip => flip.IN0
dipsw_a[0] => Mux7.IN6
dipsw_a[1] => Mux6.IN6
dipsw_a[2] => Mux5.IN6
dipsw_a[3] => Mux4.IN6
dipsw_a[4] => Mux3.IN6
dipsw_a[5] => Mux2.IN6
dipsw_a[6] => Mux1.IN6
dipsw_a[7] => Mux0.IN6
dipsw_b[0] => Mux7.IN7
dipsw_b[1] => Mux6.IN7
dipsw_b[2] => Mux5.IN7
dipsw_b[3] => Mux4.IN7
dipsw_b[4] => Mux3.IN7
dipsw_b[5] => Mux2.IN7
dipsw_b[6] => Mux1.IN7
dipsw_b[7] => Mux0.IN7
coin_cnt <= coin_cnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
prog_addr[0] => prog_addr[0].IN1
prog_addr[1] => prog_addr[1].IN1
prog_addr[2] => prog_addr[2].IN1
prog_addr[3] => prog_addr[3].IN1
prog_addr[4] => prog_addr[4].IN1
prog_addr[5] => prog_addr[5].IN1
prog_addr[6] => prog_addr[6].IN1
prog_addr[7] => prog_addr[7].IN1
prom_irq_we => prom_irq_we.IN1
prog_din[0] => prog_din[0].IN1
prog_din[1] => prog_din[1].IN1
prog_din[2] => prog_din[2].IN1
prog_din[3] => prog_din[3].IN1


|jt1942_mc2|jt1942_game:u_game|jt1942_main:u_main|jtgng_ram:RAM
clk => mem.we_a.CLK
clk => mem.waddr_a[11].CLK
clk => mem.waddr_a[10].CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => mem.CLK0
cen => always0.IN0
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
data[4] => mem.data_a[4].DATAIN
data[4] => mem.DATAIN4
data[5] => mem.data_a[5].DATAIN
data[5] => mem.DATAIN5
data[6] => mem.data_a[6].DATAIN
data[6] => mem.DATAIN6
data[7] => mem.data_a[7].DATAIN
data[7] => mem.DATAIN7
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9
addr[10] => mem.waddr_a[10].DATAIN
addr[10] => mem.WADDR10
addr[10] => mem.RADDR10
addr[11] => mem.waddr_a[11].DATAIN
addr[11] => mem.WADDR11
addr[11] => mem.RADDR11
we => always0.IN1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_main:u_main|jtgng_prom:u_vprom
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => mem.CLK0
cen => q[0]~reg0.ENA
cen => q[1]~reg0.ENA
cen => q[2]~reg0.ENA
cen => q[3]~reg0.ENA
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_addr[4] => mem.RADDR4
rd_addr[5] => mem.RADDR5
rd_addr[6] => mem.RADDR6
rd_addr[7] => mem.RADDR7
wr_addr[0] => mem.waddr_a[0].DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem.waddr_a[1].DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem.waddr_a[2].DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem.waddr_a[3].DATAIN
wr_addr[3] => mem.WADDR3
wr_addr[4] => mem.waddr_a[4].DATAIN
wr_addr[4] => mem.WADDR4
wr_addr[5] => mem.waddr_a[5].DATAIN
wr_addr[5] => mem.WADDR5
wr_addr[6] => mem.waddr_a[6].DATAIN
wr_addr[6] => mem.WADDR6
wr_addr[7] => mem.waddr_a[7].DATAIN
wr_addr[7] => mem.WADDR7
we => mem.we_a.DATAIN
we => mem.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_main:u_main|jtframe_z80wait:u_wait
rst_n => rom_free.ACLR
rst_n => wait_n~reg0.PRESET
rst_n => last_rom_cs.ENA
clk => last_rom_cs.CLK
clk => rom_free.CLK
clk => wait_n~reg0.CLK
cpu_cen => ~NO_FANOUT~
dev_busy[0] => WideOr0.IN0
dev_busy[1] => WideOr0.IN1
rom_cs => rom_cs_posedge.IN1
rom_cs => bad_rom.IN0
rom_cs => last_rom_cs.DATAIN
rom_ok => rom_clr.IN1
rom_ok => bad_rom.IN1
wait_n <= wait_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_main:u_main|T80s:u_cpu
RESET_n => T80:u0.RESET_n
RESET_n => DI_Reg[0].ACLR
RESET_n => DI_Reg[1].ACLR
RESET_n => DI_Reg[2].ACLR
RESET_n => DI_Reg[3].ACLR
RESET_n => DI_Reg[4].ACLR
RESET_n => DI_Reg[5].ACLR
RESET_n => DI_Reg[6].ACLR
RESET_n => DI_Reg[7].ACLR
RESET_n => MREQ_n~reg0.PRESET
RESET_n => IORQ_n~reg0.PRESET
RESET_n => WR_n~reg0.PRESET
RESET_n => RD_n~reg0.PRESET
CLK => T80:u0.CLK_n
CLK => DI_Reg[0].CLK
CLK => DI_Reg[1].CLK
CLK => DI_Reg[2].CLK
CLK => DI_Reg[3].CLK
CLK => DI_Reg[4].CLK
CLK => DI_Reg[5].CLK
CLK => DI_Reg[6].CLK
CLK => DI_Reg[7].CLK
CLK => MREQ_n~reg0.CLK
CLK => IORQ_n~reg0.CLK
CLK => WR_n~reg0.CLK
CLK => RD_n~reg0.CLK
CEN => T80:u0.CEN
CEN => DI_Reg[0].ENA
CEN => RD_n~reg0.ENA
CEN => WR_n~reg0.ENA
CEN => IORQ_n~reg0.ENA
CEN => MREQ_n~reg0.ENA
CEN => DI_Reg[7].ENA
CEN => DI_Reg[6].ENA
CEN => DI_Reg[5].ENA
CEN => DI_Reg[4].ENA
CEN => DI_Reg[3].ENA
CEN => DI_Reg[2].ENA
CEN => DI_Reg[1].ENA
WAIT_n => process_0.IN1
WAIT_n => T80:u0.WAIT_n
WAIT_n => process_0.IN1
INT_n => T80:u0.INT_n
NMI_n => T80:u0.NMI_n
BUSRQ_n => T80:u0.BUSRQ_n
M1_n <= T80:u0.M1_n
MREQ_n <= MREQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ_n <= IORQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_n <= RD_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR_n <= WR_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFSH_n <= T80:u0.RFSH_n
HALT_n <= T80:u0.HALT_n
BUSAK_n <= T80:u0.BUSAK_n
OUT0 => T80:u0.out0
A[0] <= T80:u0.A[0]
A[1] <= T80:u0.A[1]
A[2] <= T80:u0.A[2]
A[3] <= T80:u0.A[3]
A[4] <= T80:u0.A[4]
A[5] <= T80:u0.A[5]
A[6] <= T80:u0.A[6]
A[7] <= T80:u0.A[7]
A[8] <= T80:u0.A[8]
A[9] <= T80:u0.A[9]
A[10] <= T80:u0.A[10]
A[11] <= T80:u0.A[11]
A[12] <= T80:u0.A[12]
A[13] <= T80:u0.A[13]
A[14] <= T80:u0.A[14]
A[15] <= T80:u0.A[15]
DI[0] => DI_Reg.DATAB
DI[0] => T80:u0.DInst[0]
DI[1] => DI_Reg.DATAB
DI[1] => T80:u0.DInst[1]
DI[2] => DI_Reg.DATAB
DI[2] => T80:u0.DInst[2]
DI[3] => DI_Reg.DATAB
DI[3] => T80:u0.DInst[3]
DI[4] => DI_Reg.DATAB
DI[4] => T80:u0.DInst[4]
DI[5] => DI_Reg.DATAB
DI[5] => T80:u0.DInst[5]
DI[6] => DI_Reg.DATAB
DI[6] => T80:u0.DInst[6]
DI[7] => DI_Reg.DATAB
DI[7] => T80:u0.DInst[7]
DO[0] <= T80:u0.DO[0]
DO[1] <= T80:u0.DO[1]
DO[2] <= T80:u0.DO[2]
DO[3] <= T80:u0.DO[3]
DO[4] <= T80:u0.DO[4]
DO[5] <= T80:u0.DO[5]
DO[6] <= T80:u0.DO[6]
DO[7] <= T80:u0.DO[7]


|jt1942_mc2|jt1942_game:u_game|jt1942_main:u_main|T80s:u_cpu|T80:u0
RESET_n => I_RXDD.ACLR
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => SP[0].PRESET
RESET_n => SP[1].PRESET
RESET_n => SP[2].PRESET
RESET_n => SP[3].PRESET
RESET_n => SP[4].PRESET
RESET_n => SP[5].PRESET
RESET_n => SP[6].PRESET
RESET_n => SP[7].PRESET
RESET_n => SP[8].PRESET
RESET_n => SP[9].PRESET
RESET_n => SP[10].PRESET
RESET_n => SP[11].PRESET
RESET_n => SP[12].PRESET
RESET_n => SP[13].PRESET
RESET_n => SP[14].PRESET
RESET_n => SP[15].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => F[0].PRESET
RESET_n => F[1].PRESET
RESET_n => F[2].PRESET
RESET_n => F[3].PRESET
RESET_n => F[4].PRESET
RESET_n => F[5].PRESET
RESET_n => F[6].PRESET
RESET_n => F[7].PRESET
RESET_n => ACC[0].PRESET
RESET_n => ACC[1].PRESET
RESET_n => ACC[2].PRESET
RESET_n => ACC[3].PRESET
RESET_n => ACC[4].PRESET
RESET_n => ACC[5].PRESET
RESET_n => ACC[6].PRESET
RESET_n => ACC[7].PRESET
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => WZ[0].ACLR
RESET_n => WZ[1].ACLR
RESET_n => WZ[2].ACLR
RESET_n => WZ[3].ACLR
RESET_n => WZ[4].ACLR
RESET_n => WZ[5].ACLR
RESET_n => WZ[6].ACLR
RESET_n => WZ[7].ACLR
RESET_n => WZ[8].ACLR
RESET_n => WZ[9].ACLR
RESET_n => WZ[10].ACLR
RESET_n => WZ[11].ACLR
RESET_n => WZ[12].ACLR
RESET_n => WZ[13].ACLR
RESET_n => WZ[14].ACLR
RESET_n => WZ[15].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => NMI_s.ACLR
RESET_n => BusReq_s.ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => BusAck.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => OldNMI_n.ENA
CLK_n => T80_Reg:Regs.Clk
CLK_n => NMI_s.CLK
CLK_n => BusReq_s.CLK
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => BusAck.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => I_RXDD.CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => WZ[0].CLK
CLK_n => WZ[1].CLK
CLK_n => WZ[2].CLK
CLK_n => WZ[3].CLK
CLK_n => WZ[4].CLK
CLK_n => WZ[5].CLK
CLK_n => WZ[6].CLK
CLK_n => WZ[7].CLK
CLK_n => WZ[8].CLK
CLK_n => WZ[9].CLK
CLK_n => WZ[10].CLK
CLK_n => WZ[11].CLK
CLK_n => WZ[12].CLK
CLK_n => WZ[13].CLK
CLK_n => WZ[14].CLK
CLK_n => WZ[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => process_5.IN0
CEN => BusReq_s.OUTPUTSELECT
CEN => Auto_Wait_t2.OUTPUTSELECT
CEN => Auto_Wait_t1.OUTPUTSELECT
CEN => No_BTR.OUTPUTSELECT
CEN => IntE_FF1.OUTPUTSELECT
CEN => IntE_FF2.OUTPUTSELECT
CEN => Halt_FF.OUTPUTSELECT
CEN => M1_n.OUTPUTSELECT
CEN => BusAck.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => IntCycle.OUTPUTSELECT
CEN => NMICycle.OUTPUTSELECT
CEN => NMI_s.OUTPUTSELECT
WAIT_n => process_2.IN1
WAIT_n => process_5.IN1
WAIT_n => process_6.IN1
WAIT_n => process_6.IN1
INT_n => process_6.IN1
NMI_n => OldNMI_n.DATAA
NMI_n => process_6.IN1
BUSRQ_n => BusReq_s.DATAB
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80_MCode:mcode.IORQ
NoRead <= T80_MCode:mcode.NoRead
Write <= T80_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BusAck.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => Add1.IN32
DI[0] => A.DATAA
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add6.IN16
DI[0] => Add7.IN32
DI[0] => Add10.IN32
DI[0] => WZ.DATAB
DI[0] => WZ.DATAB
DI[0] => Equal23.IN15
DI[0] => F.IN0
DI[0] => Mux111.IN15
DI[0] => Mux119.IN15
DI[0] => BusA.DATAB
DI[0] => BusB.DATAB
DI[1] => Save_Mux.DATAB
DI[1] => Add1.IN31
DI[1] => A.DATAA
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add6.IN15
DI[1] => Add7.IN31
DI[1] => Add10.IN31
DI[1] => WZ.DATAB
DI[1] => WZ.DATAB
DI[1] => Equal23.IN14
DI[1] => F.IN1
DI[1] => Mux110.IN15
DI[1] => Mux118.IN15
DI[1] => BusA.DATAB
DI[1] => BusB.DATAB
DI[2] => Save_Mux.DATAB
DI[2] => Add1.IN30
DI[2] => A.DATAA
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add6.IN14
DI[2] => Add7.IN30
DI[2] => Add10.IN30
DI[2] => WZ.DATAB
DI[2] => WZ.DATAB
DI[2] => Equal23.IN13
DI[2] => F.IN1
DI[2] => Mux109.IN15
DI[2] => Mux117.IN15
DI[2] => BusA.DATAB
DI[2] => BusB.DATAB
DI[3] => Save_Mux.DATAB
DI[3] => Add1.IN29
DI[3] => A.DATAA
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add6.IN13
DI[3] => Add7.IN29
DI[3] => Add10.IN29
DI[3] => WZ.DATAB
DI[3] => WZ.DATAB
DI[3] => Equal23.IN12
DI[3] => F.IN1
DI[3] => F.DATAB
DI[3] => Mux108.IN15
DI[3] => Mux116.IN15
DI[3] => BusA.DATAB
DI[3] => BusB.DATAB
DI[4] => Save_Mux.DATAB
DI[4] => Add1.IN28
DI[4] => A.DATAA
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add6.IN12
DI[4] => Add7.IN28
DI[4] => Add10.IN28
DI[4] => WZ.DATAB
DI[4] => WZ.DATAB
DI[4] => Equal23.IN11
DI[4] => F.IN1
DI[4] => Mux107.IN15
DI[4] => Mux115.IN15
DI[4] => BusA.DATAB
DI[4] => BusB.DATAB
DI[5] => Save_Mux.DATAB
DI[5] => Add1.IN27
DI[5] => A.DATAA
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add6.IN11
DI[5] => Add7.IN27
DI[5] => Add10.IN27
DI[5] => WZ.DATAB
DI[5] => WZ.DATAB
DI[5] => Equal23.IN10
DI[5] => F.IN1
DI[5] => F.DATAB
DI[5] => Mux106.IN15
DI[5] => Mux114.IN15
DI[5] => BusA.DATAB
DI[5] => BusB.DATAB
DI[6] => Save_Mux.DATAB
DI[6] => Add1.IN26
DI[6] => A.DATAA
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add6.IN10
DI[6] => Add7.IN26
DI[6] => Add10.IN26
DI[6] => WZ.DATAB
DI[6] => WZ.DATAB
DI[6] => Equal23.IN9
DI[6] => F.IN1
DI[6] => Mux105.IN15
DI[6] => Mux113.IN15
DI[6] => BusA.DATAB
DI[6] => BusB.DATAB
DI[7] => Save_Mux.DATAB
DI[7] => Add1.IN25
DI[7] => A.DATAA
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add6.IN9
DI[7] => F.DATAB
DI[7] => Add7.IN17
DI[7] => Add7.IN18
DI[7] => Add7.IN19
DI[7] => Add7.IN20
DI[7] => Add7.IN21
DI[7] => Add7.IN22
DI[7] => Add7.IN23
DI[7] => Add7.IN24
DI[7] => Add7.IN25
DI[7] => Add10.IN17
DI[7] => Add10.IN18
DI[7] => Add10.IN19
DI[7] => Add10.IN20
DI[7] => Add10.IN21
DI[7] => Add10.IN22
DI[7] => Add10.IN23
DI[7] => Add10.IN24
DI[7] => Add10.IN25
DI[7] => WZ.DATAB
DI[7] => WZ.DATAB
DI[7] => Equal23.IN8
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux104.IN15
DI[7] => Mux112.IN15
DI[7] => BusA.DATAB
DI[7] => BusB.DATAB
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80_MCode:mcode.I_DJNZ
out0 => process_4.IN1
REG[0] <= ACC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[1] <= ACC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[2] <= ACC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[3] <= ACC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[4] <= ACC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[5] <= ACC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[6] <= ACC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[7] <= ACC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[8] <= F[0].DB_MAX_OUTPUT_PORT_TYPE
REG[9] <= F[1].DB_MAX_OUTPUT_PORT_TYPE
REG[10] <= F[2].DB_MAX_OUTPUT_PORT_TYPE
REG[11] <= F[3].DB_MAX_OUTPUT_PORT_TYPE
REG[12] <= F[4].DB_MAX_OUTPUT_PORT_TYPE
REG[13] <= F[5].DB_MAX_OUTPUT_PORT_TYPE
REG[14] <= F[6].DB_MAX_OUTPUT_PORT_TYPE
REG[15] <= F[7].DB_MAX_OUTPUT_PORT_TYPE
REG[16] <= Ap[0].DB_MAX_OUTPUT_PORT_TYPE
REG[17] <= Ap[1].DB_MAX_OUTPUT_PORT_TYPE
REG[18] <= Ap[2].DB_MAX_OUTPUT_PORT_TYPE
REG[19] <= Ap[3].DB_MAX_OUTPUT_PORT_TYPE
REG[20] <= Ap[4].DB_MAX_OUTPUT_PORT_TYPE
REG[21] <= Ap[5].DB_MAX_OUTPUT_PORT_TYPE
REG[22] <= Ap[6].DB_MAX_OUTPUT_PORT_TYPE
REG[23] <= Ap[7].DB_MAX_OUTPUT_PORT_TYPE
REG[24] <= Fp[0].DB_MAX_OUTPUT_PORT_TYPE
REG[25] <= Fp[1].DB_MAX_OUTPUT_PORT_TYPE
REG[26] <= Fp[2].DB_MAX_OUTPUT_PORT_TYPE
REG[27] <= Fp[3].DB_MAX_OUTPUT_PORT_TYPE
REG[28] <= Fp[4].DB_MAX_OUTPUT_PORT_TYPE
REG[29] <= Fp[5].DB_MAX_OUTPUT_PORT_TYPE
REG[30] <= Fp[6].DB_MAX_OUTPUT_PORT_TYPE
REG[31] <= Fp[7].DB_MAX_OUTPUT_PORT_TYPE
REG[32] <= I[0].DB_MAX_OUTPUT_PORT_TYPE
REG[33] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
REG[34] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
REG[35] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
REG[36] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
REG[37] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
REG[38] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
REG[39] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
REG[40] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
REG[41] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
REG[42] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
REG[43] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
REG[44] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
REG[45] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
REG[46] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
REG[47] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
REG[48] <= SP[0].DB_MAX_OUTPUT_PORT_TYPE
REG[49] <= SP[1].DB_MAX_OUTPUT_PORT_TYPE
REG[50] <= SP[2].DB_MAX_OUTPUT_PORT_TYPE
REG[51] <= SP[3].DB_MAX_OUTPUT_PORT_TYPE
REG[52] <= SP[4].DB_MAX_OUTPUT_PORT_TYPE
REG[53] <= SP[5].DB_MAX_OUTPUT_PORT_TYPE
REG[54] <= SP[6].DB_MAX_OUTPUT_PORT_TYPE
REG[55] <= SP[7].DB_MAX_OUTPUT_PORT_TYPE
REG[56] <= SP[8].DB_MAX_OUTPUT_PORT_TYPE
REG[57] <= SP[9].DB_MAX_OUTPUT_PORT_TYPE
REG[58] <= SP[10].DB_MAX_OUTPUT_PORT_TYPE
REG[59] <= SP[11].DB_MAX_OUTPUT_PORT_TYPE
REG[60] <= SP[12].DB_MAX_OUTPUT_PORT_TYPE
REG[61] <= SP[13].DB_MAX_OUTPUT_PORT_TYPE
REG[62] <= SP[14].DB_MAX_OUTPUT_PORT_TYPE
REG[63] <= SP[15].DB_MAX_OUTPUT_PORT_TYPE
REG[64] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[65] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[66] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[67] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[68] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[69] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[70] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[71] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[72] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
REG[73] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
REG[74] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
REG[75] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
REG[76] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
REG[77] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
REG[78] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
REG[79] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
REG[80] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[81] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[82] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[83] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[84] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[85] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[86] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[87] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[88] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[89] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[90] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[91] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[92] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[93] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[94] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[95] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[96] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[97] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[98] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[99] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[100] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[101] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[102] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[103] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[104] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[105] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[106] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[107] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[108] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[109] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[110] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[111] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[112] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[113] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[114] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[115] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[116] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[117] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[118] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[119] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[120] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[121] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[122] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[123] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[124] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[125] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[126] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[127] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[128] <= T80_Reg:Regs.DOR[48]
REG[129] <= T80_Reg:Regs.DOR[49]
REG[130] <= T80_Reg:Regs.DOR[50]
REG[131] <= T80_Reg:Regs.DOR[51]
REG[132] <= T80_Reg:Regs.DOR[52]
REG[133] <= T80_Reg:Regs.DOR[53]
REG[134] <= T80_Reg:Regs.DOR[54]
REG[135] <= T80_Reg:Regs.DOR[55]
REG[136] <= T80_Reg:Regs.DOR[56]
REG[137] <= T80_Reg:Regs.DOR[57]
REG[138] <= T80_Reg:Regs.DOR[58]
REG[139] <= T80_Reg:Regs.DOR[59]
REG[140] <= T80_Reg:Regs.DOR[60]
REG[141] <= T80_Reg:Regs.DOR[61]
REG[142] <= T80_Reg:Regs.DOR[62]
REG[143] <= T80_Reg:Regs.DOR[63]
REG[144] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[145] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[146] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[147] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[148] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[149] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[150] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[151] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[152] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[153] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[154] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[155] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[156] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[157] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[158] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[159] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[160] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[161] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[162] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[163] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[164] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[165] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[166] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[167] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[168] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[169] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[170] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[171] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[172] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[173] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[174] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[175] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[176] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[177] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[178] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[179] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[180] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[181] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[182] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[183] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[184] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[185] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[186] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[187] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[188] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[189] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[190] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[191] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[192] <= T80_Reg:Regs.DOR[112]
REG[193] <= T80_Reg:Regs.DOR[113]
REG[194] <= T80_Reg:Regs.DOR[114]
REG[195] <= T80_Reg:Regs.DOR[115]
REG[196] <= T80_Reg:Regs.DOR[116]
REG[197] <= T80_Reg:Regs.DOR[117]
REG[198] <= T80_Reg:Regs.DOR[118]
REG[199] <= T80_Reg:Regs.DOR[119]
REG[200] <= T80_Reg:Regs.DOR[120]
REG[201] <= T80_Reg:Regs.DOR[121]
REG[202] <= T80_Reg:Regs.DOR[122]
REG[203] <= T80_Reg:Regs.DOR[123]
REG[204] <= T80_Reg:Regs.DOR[124]
REG[205] <= T80_Reg:Regs.DOR[125]
REG[206] <= T80_Reg:Regs.DOR[126]
REG[207] <= T80_Reg:Regs.DOR[127]
REG[208] <= IStatus[0].DB_MAX_OUTPUT_PORT_TYPE
REG[209] <= IStatus[1].DB_MAX_OUTPUT_PORT_TYPE
REG[210] <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
REG[211] <= IntE_FF2.DB_MAX_OUTPUT_PORT_TYPE
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IntE_FF2.OUTPUTSELECT
DIRSet => IntE_FF1.OUTPUTSELECT
DIRSet => OldNMI_n.OUTPUTSELECT
DIRSet => T80_Reg:Regs.DIRSet
DIRSet => process_5.IN1
DIRSet => WZ[15].ENA
DIRSet => WZ[14].ENA
DIRSet => WZ[13].ENA
DIRSet => WZ[12].ENA
DIRSet => WZ[11].ENA
DIRSet => WZ[10].ENA
DIRSet => WZ[9].ENA
DIRSet => WZ[8].ENA
DIRSet => WZ[7].ENA
DIRSet => WZ[6].ENA
DIRSet => WZ[5].ENA
DIRSet => WZ[4].ENA
DIRSet => WZ[3].ENA
DIRSet => WZ[2].ENA
DIRSet => WZ[1].ENA
DIRSet => WZ[0].ENA
DIRSet => IR[7].ENA
DIRSet => IR[6].ENA
DIRSet => IR[5].ENA
DIRSet => IR[4].ENA
DIRSet => IR[3].ENA
DIRSet => IR[2].ENA
DIRSet => IR[1].ENA
DIRSet => IR[0].ENA
DIRSet => ISet[1].ENA
DIRSet => ISet[0].ENA
DIRSet => XY_State[1].ENA
DIRSet => XY_State[0].ENA
DIRSet => MCycles[2].ENA
DIRSet => MCycles[1].ENA
DIRSet => MCycles[0].ENA
DIRSet => DO[7]~reg0.ENA
DIRSet => DO[6]~reg0.ENA
DIRSet => DO[5]~reg0.ENA
DIRSet => DO[4]~reg0.ENA
DIRSet => DO[3]~reg0.ENA
DIRSet => DO[2]~reg0.ENA
DIRSet => DO[1]~reg0.ENA
DIRSet => DO[0]~reg0.ENA
DIRSet => Alternate.ENA
DIRSet => Read_To_Reg_r[4].ENA
DIRSet => Read_To_Reg_r[3].ENA
DIRSet => Read_To_Reg_r[2].ENA
DIRSet => Read_To_Reg_r[1].ENA
DIRSet => Read_To_Reg_r[0].ENA
DIRSet => Arith16_r.ENA
DIRSet => BTR_r.ENA
DIRSet => Z16_r.ENA
DIRSet => ALU_Op_r[3].ENA
DIRSet => ALU_Op_r[2].ENA
DIRSet => ALU_Op_r[1].ENA
DIRSet => ALU_Op_r[0].ENA
DIRSet => Save_ALU_r.ENA
DIRSet => PreserveC_r.ENA
DIRSet => XY_Ind.ENA
DIRSet => I_RXDD.ENA
DIRSet => NMI_s.ENA
DIRSet => MCycle[2].ENA
DIRSet => MCycle[1].ENA
DIRSet => MCycle[0].ENA
DIRSet => TState[2].ENA
DIRSet => TState[1].ENA
DIRSet => TState[0].ENA
DIRSet => Pre_XY_F_M[2].ENA
DIRSet => Pre_XY_F_M[1].ENA
DIRSet => Pre_XY_F_M[0].ENA
DIRSet => Halt_FF.ENA
DIRSet => BusAck.ENA
DIRSet => NMICycle.ENA
DIRSet => IntCycle.ENA
DIRSet => No_BTR.ENA
DIRSet => Auto_Wait_t1.ENA
DIRSet => Auto_Wait_t2.ENA
DIRSet => M1_n~reg0.ENA
DIRSet => BusReq_s.ENA
DIR[0] => ACC.DATAB
DIR[1] => ACC.DATAB
DIR[2] => ACC.DATAB
DIR[3] => ACC.DATAB
DIR[4] => ACC.DATAB
DIR[5] => ACC.DATAB
DIR[6] => ACC.DATAB
DIR[7] => ACC.DATAB
DIR[8] => F.DATAB
DIR[9] => F.DATAB
DIR[10] => F.DATAB
DIR[11] => F.DATAB
DIR[12] => F.DATAB
DIR[13] => F.DATAB
DIR[14] => F.DATAB
DIR[15] => F.DATAB
DIR[16] => Ap.DATAB
DIR[17] => Ap.DATAB
DIR[18] => Ap.DATAB
DIR[19] => Ap.DATAB
DIR[20] => Ap.DATAB
DIR[21] => Ap.DATAB
DIR[22] => Ap.DATAB
DIR[23] => Ap.DATAB
DIR[24] => Fp.DATAB
DIR[25] => Fp.DATAB
DIR[26] => Fp.DATAB
DIR[27] => Fp.DATAB
DIR[28] => Fp.DATAB
DIR[29] => Fp.DATAB
DIR[30] => Fp.DATAB
DIR[31] => Fp.DATAB
DIR[32] => I.DATAB
DIR[33] => I.DATAB
DIR[34] => I.DATAB
DIR[35] => I.DATAB
DIR[36] => I.DATAB
DIR[37] => I.DATAB
DIR[38] => I.DATAB
DIR[39] => I.DATAB
DIR[40] => R.DATAB
DIR[41] => R.DATAB
DIR[42] => R.DATAB
DIR[43] => R.DATAB
DIR[44] => R.DATAB
DIR[45] => R.DATAB
DIR[46] => R.DATAB
DIR[47] => R.DATAB
DIR[48] => SP.DATAB
DIR[49] => SP.DATAB
DIR[50] => SP.DATAB
DIR[51] => SP.DATAB
DIR[52] => SP.DATAB
DIR[53] => SP.DATAB
DIR[54] => SP.DATAB
DIR[55] => SP.DATAB
DIR[56] => SP.DATAB
DIR[57] => SP.DATAB
DIR[58] => SP.DATAB
DIR[59] => SP.DATAB
DIR[60] => SP.DATAB
DIR[61] => SP.DATAB
DIR[62] => SP.DATAB
DIR[63] => SP.DATAB
DIR[64] => PC.DATAB
DIR[64] => A.DATAB
DIR[65] => PC.DATAB
DIR[65] => A.DATAB
DIR[66] => PC.DATAB
DIR[66] => A.DATAB
DIR[67] => PC.DATAB
DIR[67] => A.DATAB
DIR[68] => PC.DATAB
DIR[68] => A.DATAB
DIR[69] => PC.DATAB
DIR[69] => A.DATAB
DIR[70] => PC.DATAB
DIR[70] => A.DATAB
DIR[71] => PC.DATAB
DIR[71] => A.DATAB
DIR[72] => PC.DATAB
DIR[72] => A.DATAB
DIR[73] => PC.DATAB
DIR[73] => A.DATAB
DIR[74] => PC.DATAB
DIR[74] => A.DATAB
DIR[75] => PC.DATAB
DIR[75] => A.DATAB
DIR[76] => PC.DATAB
DIR[76] => A.DATAB
DIR[77] => PC.DATAB
DIR[77] => A.DATAB
DIR[78] => PC.DATAB
DIR[78] => A.DATAB
DIR[79] => PC.DATAB
DIR[79] => A.DATAB
DIR[80] => T80_Reg:Regs.DIR[0]
DIR[81] => T80_Reg:Regs.DIR[1]
DIR[82] => T80_Reg:Regs.DIR[2]
DIR[83] => T80_Reg:Regs.DIR[3]
DIR[84] => T80_Reg:Regs.DIR[4]
DIR[85] => T80_Reg:Regs.DIR[5]
DIR[86] => T80_Reg:Regs.DIR[6]
DIR[87] => T80_Reg:Regs.DIR[7]
DIR[88] => T80_Reg:Regs.DIR[8]
DIR[89] => T80_Reg:Regs.DIR[9]
DIR[90] => T80_Reg:Regs.DIR[10]
DIR[91] => T80_Reg:Regs.DIR[11]
DIR[92] => T80_Reg:Regs.DIR[12]
DIR[93] => T80_Reg:Regs.DIR[13]
DIR[94] => T80_Reg:Regs.DIR[14]
DIR[95] => T80_Reg:Regs.DIR[15]
DIR[96] => T80_Reg:Regs.DIR[16]
DIR[97] => T80_Reg:Regs.DIR[17]
DIR[98] => T80_Reg:Regs.DIR[18]
DIR[99] => T80_Reg:Regs.DIR[19]
DIR[100] => T80_Reg:Regs.DIR[20]
DIR[101] => T80_Reg:Regs.DIR[21]
DIR[102] => T80_Reg:Regs.DIR[22]
DIR[103] => T80_Reg:Regs.DIR[23]
DIR[104] => T80_Reg:Regs.DIR[24]
DIR[105] => T80_Reg:Regs.DIR[25]
DIR[106] => T80_Reg:Regs.DIR[26]
DIR[107] => T80_Reg:Regs.DIR[27]
DIR[108] => T80_Reg:Regs.DIR[28]
DIR[109] => T80_Reg:Regs.DIR[29]
DIR[110] => T80_Reg:Regs.DIR[30]
DIR[111] => T80_Reg:Regs.DIR[31]
DIR[112] => T80_Reg:Regs.DIR[32]
DIR[113] => T80_Reg:Regs.DIR[33]
DIR[114] => T80_Reg:Regs.DIR[34]
DIR[115] => T80_Reg:Regs.DIR[35]
DIR[116] => T80_Reg:Regs.DIR[36]
DIR[117] => T80_Reg:Regs.DIR[37]
DIR[118] => T80_Reg:Regs.DIR[38]
DIR[119] => T80_Reg:Regs.DIR[39]
DIR[120] => T80_Reg:Regs.DIR[40]
DIR[121] => T80_Reg:Regs.DIR[41]
DIR[122] => T80_Reg:Regs.DIR[42]
DIR[123] => T80_Reg:Regs.DIR[43]
DIR[124] => T80_Reg:Regs.DIR[44]
DIR[125] => T80_Reg:Regs.DIR[45]
DIR[126] => T80_Reg:Regs.DIR[46]
DIR[127] => T80_Reg:Regs.DIR[47]
DIR[128] => T80_Reg:Regs.DIR[48]
DIR[129] => T80_Reg:Regs.DIR[49]
DIR[130] => T80_Reg:Regs.DIR[50]
DIR[131] => T80_Reg:Regs.DIR[51]
DIR[132] => T80_Reg:Regs.DIR[52]
DIR[133] => T80_Reg:Regs.DIR[53]
DIR[134] => T80_Reg:Regs.DIR[54]
DIR[135] => T80_Reg:Regs.DIR[55]
DIR[136] => T80_Reg:Regs.DIR[56]
DIR[137] => T80_Reg:Regs.DIR[57]
DIR[138] => T80_Reg:Regs.DIR[58]
DIR[139] => T80_Reg:Regs.DIR[59]
DIR[140] => T80_Reg:Regs.DIR[60]
DIR[141] => T80_Reg:Regs.DIR[61]
DIR[142] => T80_Reg:Regs.DIR[62]
DIR[143] => T80_Reg:Regs.DIR[63]
DIR[144] => T80_Reg:Regs.DIR[64]
DIR[145] => T80_Reg:Regs.DIR[65]
DIR[146] => T80_Reg:Regs.DIR[66]
DIR[147] => T80_Reg:Regs.DIR[67]
DIR[148] => T80_Reg:Regs.DIR[68]
DIR[149] => T80_Reg:Regs.DIR[69]
DIR[150] => T80_Reg:Regs.DIR[70]
DIR[151] => T80_Reg:Regs.DIR[71]
DIR[152] => T80_Reg:Regs.DIR[72]
DIR[153] => T80_Reg:Regs.DIR[73]
DIR[154] => T80_Reg:Regs.DIR[74]
DIR[155] => T80_Reg:Regs.DIR[75]
DIR[156] => T80_Reg:Regs.DIR[76]
DIR[157] => T80_Reg:Regs.DIR[77]
DIR[158] => T80_Reg:Regs.DIR[78]
DIR[159] => T80_Reg:Regs.DIR[79]
DIR[160] => T80_Reg:Regs.DIR[80]
DIR[161] => T80_Reg:Regs.DIR[81]
DIR[162] => T80_Reg:Regs.DIR[82]
DIR[163] => T80_Reg:Regs.DIR[83]
DIR[164] => T80_Reg:Regs.DIR[84]
DIR[165] => T80_Reg:Regs.DIR[85]
DIR[166] => T80_Reg:Regs.DIR[86]
DIR[167] => T80_Reg:Regs.DIR[87]
DIR[168] => T80_Reg:Regs.DIR[88]
DIR[169] => T80_Reg:Regs.DIR[89]
DIR[170] => T80_Reg:Regs.DIR[90]
DIR[171] => T80_Reg:Regs.DIR[91]
DIR[172] => T80_Reg:Regs.DIR[92]
DIR[173] => T80_Reg:Regs.DIR[93]
DIR[174] => T80_Reg:Regs.DIR[94]
DIR[175] => T80_Reg:Regs.DIR[95]
DIR[176] => T80_Reg:Regs.DIR[96]
DIR[177] => T80_Reg:Regs.DIR[97]
DIR[178] => T80_Reg:Regs.DIR[98]
DIR[179] => T80_Reg:Regs.DIR[99]
DIR[180] => T80_Reg:Regs.DIR[100]
DIR[181] => T80_Reg:Regs.DIR[101]
DIR[182] => T80_Reg:Regs.DIR[102]
DIR[183] => T80_Reg:Regs.DIR[103]
DIR[184] => T80_Reg:Regs.DIR[104]
DIR[185] => T80_Reg:Regs.DIR[105]
DIR[186] => T80_Reg:Regs.DIR[106]
DIR[187] => T80_Reg:Regs.DIR[107]
DIR[188] => T80_Reg:Regs.DIR[108]
DIR[189] => T80_Reg:Regs.DIR[109]
DIR[190] => T80_Reg:Regs.DIR[110]
DIR[191] => T80_Reg:Regs.DIR[111]
DIR[192] => T80_Reg:Regs.DIR[112]
DIR[193] => T80_Reg:Regs.DIR[113]
DIR[194] => T80_Reg:Regs.DIR[114]
DIR[195] => T80_Reg:Regs.DIR[115]
DIR[196] => T80_Reg:Regs.DIR[116]
DIR[197] => T80_Reg:Regs.DIR[117]
DIR[198] => T80_Reg:Regs.DIR[118]
DIR[199] => T80_Reg:Regs.DIR[119]
DIR[200] => T80_Reg:Regs.DIR[120]
DIR[201] => T80_Reg:Regs.DIR[121]
DIR[202] => T80_Reg:Regs.DIR[122]
DIR[203] => T80_Reg:Regs.DIR[123]
DIR[204] => T80_Reg:Regs.DIR[124]
DIR[205] => T80_Reg:Regs.DIR[125]
DIR[206] => T80_Reg:Regs.DIR[126]
DIR[207] => T80_Reg:Regs.DIR[127]
DIR[208] => IStatus.DATAB
DIR[209] => IStatus.DATAB
DIR[210] => IntE_FF1.DATAB
DIR[211] => IntE_FF2.DATAB


|jt1942_mc2|jt1942_game:u_game|jt1942_main:u_main|T80s:u_cpu|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux28.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux58.IN263
IR[0] => Mux59.IN263
IR[0] => Mux60.IN263
IR[0] => Mux61.IN158
IR[0] => Mux61.IN159
IR[0] => Mux61.IN160
IR[0] => Mux61.IN161
IR[0] => Mux61.IN162
IR[0] => Mux61.IN163
IR[0] => Mux61.IN164
IR[0] => Mux61.IN165
IR[0] => Mux61.IN166
IR[0] => Mux61.IN167
IR[0] => Mux61.IN168
IR[0] => Mux61.IN169
IR[0] => Mux61.IN170
IR[0] => Mux61.IN171
IR[0] => Mux61.IN172
IR[0] => Mux61.IN173
IR[0] => Mux61.IN174
IR[0] => Mux61.IN175
IR[0] => Mux61.IN176
IR[0] => Mux61.IN177
IR[0] => Mux61.IN178
IR[0] => Mux61.IN179
IR[0] => Mux61.IN180
IR[0] => Mux61.IN181
IR[0] => Mux61.IN182
IR[0] => Mux61.IN183
IR[0] => Mux61.IN184
IR[0] => Mux61.IN185
IR[0] => Mux61.IN186
IR[0] => Mux61.IN187
IR[0] => Mux61.IN188
IR[0] => Mux61.IN189
IR[0] => Mux61.IN190
IR[0] => Mux61.IN191
IR[0] => Mux61.IN192
IR[0] => Mux61.IN193
IR[0] => Mux61.IN194
IR[0] => Mux61.IN195
IR[0] => Mux61.IN196
IR[0] => Mux61.IN197
IR[0] => Mux61.IN198
IR[0] => Mux61.IN199
IR[0] => Mux61.IN200
IR[0] => Mux61.IN201
IR[0] => Mux61.IN202
IR[0] => Mux61.IN203
IR[0] => Mux61.IN204
IR[0] => Mux61.IN205
IR[0] => Mux61.IN206
IR[0] => Mux61.IN207
IR[0] => Mux61.IN208
IR[0] => Mux61.IN209
IR[0] => Mux61.IN210
IR[0] => Mux61.IN211
IR[0] => Mux61.IN212
IR[0] => Mux61.IN213
IR[0] => Mux61.IN214
IR[0] => Mux61.IN215
IR[0] => Mux61.IN216
IR[0] => Mux61.IN217
IR[0] => Mux61.IN218
IR[0] => Mux61.IN219
IR[0] => Mux61.IN220
IR[0] => Mux61.IN221
IR[0] => Mux61.IN222
IR[0] => Mux61.IN223
IR[0] => Mux61.IN224
IR[0] => Mux61.IN225
IR[0] => Mux61.IN226
IR[0] => Mux61.IN227
IR[0] => Mux61.IN228
IR[0] => Mux61.IN229
IR[0] => Mux61.IN230
IR[0] => Mux61.IN231
IR[0] => Mux61.IN232
IR[0] => Mux61.IN233
IR[0] => Mux61.IN234
IR[0] => Mux61.IN235
IR[0] => Mux61.IN236
IR[0] => Mux61.IN237
IR[0] => Mux61.IN238
IR[0] => Mux61.IN239
IR[0] => Mux61.IN240
IR[0] => Mux61.IN241
IR[0] => Mux61.IN242
IR[0] => Mux61.IN243
IR[0] => Mux61.IN244
IR[0] => Mux61.IN245
IR[0] => Mux61.IN246
IR[0] => Mux61.IN247
IR[0] => Mux61.IN248
IR[0] => Mux61.IN249
IR[0] => Mux61.IN250
IR[0] => Mux61.IN251
IR[0] => Mux61.IN252
IR[0] => Mux61.IN253
IR[0] => Mux61.IN254
IR[0] => Mux61.IN255
IR[0] => Mux61.IN256
IR[0] => Mux61.IN257
IR[0] => Mux61.IN258
IR[0] => Mux61.IN259
IR[0] => Mux61.IN260
IR[0] => Mux61.IN261
IR[0] => Mux61.IN262
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN69
IR[0] => Mux64.IN263
IR[0] => Mux65.IN263
IR[0] => Mux66.IN263
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN262
IR[0] => Mux70.IN263
IR[0] => Mux71.IN263
IR[0] => Mux72.IN263
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN69
IR[0] => Mux80.IN263
IR[0] => Mux81.IN263
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN263
IR[0] => Mux101.IN263
IR[0] => Mux102.IN263
IR[0] => Mux103.IN263
IR[0] => Mux104.IN263
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN69
IR[0] => Mux108.IN263
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN263
IR[0] => Mux112.IN36
IR[0] => Mux113.IN263
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux118.IN36
IR[0] => Mux119.IN36
IR[0] => Mux120.IN36
IR[0] => Mux121.IN36
IR[0] => Mux122.IN36
IR[0] => Mux123.IN36
IR[0] => Mux124.IN36
IR[0] => Mux125.IN36
IR[0] => Mux126.IN36
IR[0] => Mux127.IN36
IR[0] => Mux128.IN36
IR[0] => Mux129.IN36
IR[0] => Mux130.IN36
IR[0] => Mux192.IN69
IR[0] => Mux193.IN134
IR[0] => Mux194.IN134
IR[0] => Mux195.IN263
IR[0] => Mux196.IN263
IR[0] => Mux197.IN263
IR[0] => Mux198.IN134
IR[0] => Mux199.IN36
IR[0] => Mux200.IN134
IR[0] => Mux201.IN69
IR[0] => Mux202.IN69
IR[0] => Mux203.IN263
IR[0] => Mux204.IN69
IR[0] => Mux205.IN263
IR[0] => Mux206.IN69
IR[0] => Mux207.IN263
IR[0] => Mux208.IN69
IR[0] => Mux209.IN263
IR[0] => Mux210.IN263
IR[0] => Mux211.IN263
IR[0] => Mux212.IN69
IR[0] => Mux213.IN134
IR[0] => Mux214.IN263
IR[0] => Mux215.IN263
IR[0] => Mux216.IN69
IR[0] => Mux217.IN263
IR[0] => Mux218.IN69
IR[0] => Mux219.IN69
IR[0] => Mux220.IN69
IR[0] => Mux221.IN69
IR[0] => Mux222.IN263
IR[0] => Mux223.IN263
IR[0] => Mux224.IN263
IR[0] => Mux225.IN263
IR[0] => Mux226.IN69
IR[0] => Mux227.IN263
IR[0] => Mux228.IN263
IR[0] => Mux229.IN69
IR[0] => Mux230.IN69
IR[0] => Mux231.IN36
IR[0] => Mux232.IN134
IR[0] => Mux233.IN263
IR[0] => Mux234.IN134
IR[0] => Mux235.IN134
IR[0] => Mux236.IN263
IR[0] => Mux237.IN263
IR[0] => Mux238.IN36
IR[0] => Mux239.IN69
IR[0] => Mux240.IN36
IR[0] => Mux241.IN69
IR[0] => Mux245.IN3
IR[0] => Mux250.IN3
IR[0] => Set_BusB_To.DATAB
IR[0] => Equal6.IN7
IR[0] => Equal8.IN3
IR[1] => Mux4.IN7
IR[1] => Mux27.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux58.IN262
IR[1] => Mux59.IN262
IR[1] => Mux60.IN157
IR[1] => Mux60.IN158
IR[1] => Mux60.IN159
IR[1] => Mux60.IN160
IR[1] => Mux60.IN161
IR[1] => Mux60.IN162
IR[1] => Mux60.IN163
IR[1] => Mux60.IN164
IR[1] => Mux60.IN165
IR[1] => Mux60.IN166
IR[1] => Mux60.IN167
IR[1] => Mux60.IN168
IR[1] => Mux60.IN169
IR[1] => Mux60.IN170
IR[1] => Mux60.IN171
IR[1] => Mux60.IN172
IR[1] => Mux60.IN173
IR[1] => Mux60.IN174
IR[1] => Mux60.IN175
IR[1] => Mux60.IN176
IR[1] => Mux60.IN177
IR[1] => Mux60.IN178
IR[1] => Mux60.IN179
IR[1] => Mux60.IN180
IR[1] => Mux60.IN181
IR[1] => Mux60.IN182
IR[1] => Mux60.IN183
IR[1] => Mux60.IN184
IR[1] => Mux60.IN185
IR[1] => Mux60.IN186
IR[1] => Mux60.IN187
IR[1] => Mux60.IN188
IR[1] => Mux60.IN189
IR[1] => Mux60.IN190
IR[1] => Mux60.IN191
IR[1] => Mux60.IN192
IR[1] => Mux60.IN193
IR[1] => Mux60.IN194
IR[1] => Mux60.IN195
IR[1] => Mux60.IN196
IR[1] => Mux60.IN197
IR[1] => Mux60.IN198
IR[1] => Mux60.IN199
IR[1] => Mux60.IN200
IR[1] => Mux60.IN201
IR[1] => Mux60.IN202
IR[1] => Mux60.IN203
IR[1] => Mux60.IN204
IR[1] => Mux60.IN205
IR[1] => Mux60.IN206
IR[1] => Mux60.IN207
IR[1] => Mux60.IN208
IR[1] => Mux60.IN209
IR[1] => Mux60.IN210
IR[1] => Mux60.IN211
IR[1] => Mux60.IN212
IR[1] => Mux60.IN213
IR[1] => Mux60.IN214
IR[1] => Mux60.IN215
IR[1] => Mux60.IN216
IR[1] => Mux60.IN217
IR[1] => Mux60.IN218
IR[1] => Mux60.IN219
IR[1] => Mux60.IN220
IR[1] => Mux60.IN221
IR[1] => Mux60.IN222
IR[1] => Mux60.IN223
IR[1] => Mux60.IN224
IR[1] => Mux60.IN225
IR[1] => Mux60.IN226
IR[1] => Mux60.IN227
IR[1] => Mux60.IN228
IR[1] => Mux60.IN229
IR[1] => Mux60.IN230
IR[1] => Mux60.IN231
IR[1] => Mux60.IN232
IR[1] => Mux60.IN233
IR[1] => Mux60.IN234
IR[1] => Mux60.IN235
IR[1] => Mux60.IN236
IR[1] => Mux60.IN237
IR[1] => Mux60.IN238
IR[1] => Mux60.IN239
IR[1] => Mux60.IN240
IR[1] => Mux60.IN241
IR[1] => Mux60.IN242
IR[1] => Mux60.IN243
IR[1] => Mux60.IN244
IR[1] => Mux60.IN245
IR[1] => Mux60.IN246
IR[1] => Mux60.IN247
IR[1] => Mux60.IN248
IR[1] => Mux60.IN249
IR[1] => Mux60.IN250
IR[1] => Mux60.IN251
IR[1] => Mux60.IN252
IR[1] => Mux60.IN253
IR[1] => Mux60.IN254
IR[1] => Mux60.IN255
IR[1] => Mux60.IN256
IR[1] => Mux60.IN257
IR[1] => Mux60.IN258
IR[1] => Mux60.IN259
IR[1] => Mux60.IN260
IR[1] => Mux60.IN261
IR[1] => Mux60.IN262
IR[1] => Mux61.IN157
IR[1] => Mux62.IN262
IR[1] => Mux63.IN68
IR[1] => Mux64.IN262
IR[1] => Mux65.IN262
IR[1] => Mux66.IN262
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN261
IR[1] => Mux70.IN262
IR[1] => Mux71.IN262
IR[1] => Mux72.IN262
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN68
IR[1] => Mux80.IN262
IR[1] => Mux81.IN262
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN262
IR[1] => Mux101.IN262
IR[1] => Mux102.IN262
IR[1] => Mux103.IN262
IR[1] => Mux104.IN262
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN68
IR[1] => Mux108.IN262
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN262
IR[1] => Mux112.IN35
IR[1] => Mux113.IN262
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux118.IN35
IR[1] => Mux119.IN35
IR[1] => Mux120.IN35
IR[1] => Mux121.IN35
IR[1] => Mux122.IN35
IR[1] => Mux123.IN35
IR[1] => Mux124.IN35
IR[1] => Mux125.IN35
IR[1] => Mux126.IN35
IR[1] => Mux127.IN35
IR[1] => Mux128.IN35
IR[1] => Mux129.IN35
IR[1] => Mux130.IN35
IR[1] => Mux192.IN68
IR[1] => Mux193.IN133
IR[1] => Mux194.IN133
IR[1] => Mux195.IN262
IR[1] => Mux196.IN262
IR[1] => Mux197.IN262
IR[1] => Mux198.IN133
IR[1] => Mux199.IN35
IR[1] => Mux200.IN133
IR[1] => Mux201.IN68
IR[1] => Mux202.IN68
IR[1] => Mux203.IN262
IR[1] => Mux204.IN68
IR[1] => Mux205.IN262
IR[1] => Mux206.IN68
IR[1] => Mux207.IN262
IR[1] => Mux208.IN68
IR[1] => Mux209.IN262
IR[1] => Mux210.IN262
IR[1] => Mux211.IN262
IR[1] => Mux212.IN68
IR[1] => Mux213.IN133
IR[1] => Mux214.IN262
IR[1] => Mux215.IN262
IR[1] => Mux216.IN68
IR[1] => Mux217.IN262
IR[1] => Mux218.IN68
IR[1] => Mux219.IN68
IR[1] => Mux220.IN68
IR[1] => Mux221.IN68
IR[1] => Mux222.IN262
IR[1] => Mux223.IN262
IR[1] => Mux224.IN262
IR[1] => Mux225.IN262
IR[1] => Mux226.IN68
IR[1] => Mux227.IN262
IR[1] => Mux228.IN262
IR[1] => Mux229.IN68
IR[1] => Mux230.IN68
IR[1] => Mux231.IN35
IR[1] => Mux232.IN133
IR[1] => Mux233.IN262
IR[1] => Mux234.IN133
IR[1] => Mux235.IN133
IR[1] => Mux236.IN262
IR[1] => Mux237.IN262
IR[1] => Mux238.IN35
IR[1] => Mux239.IN68
IR[1] => Mux240.IN35
IR[1] => Mux241.IN68
IR[1] => Mux244.IN3
IR[1] => Mux249.IN3
IR[1] => Set_BusB_To.DATAB
IR[1] => Equal6.IN6
IR[1] => Equal8.IN7
IR[2] => Mux3.IN7
IR[2] => Mux26.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux58.IN261
IR[2] => Mux59.IN156
IR[2] => Mux59.IN157
IR[2] => Mux59.IN158
IR[2] => Mux59.IN159
IR[2] => Mux59.IN160
IR[2] => Mux59.IN161
IR[2] => Mux59.IN162
IR[2] => Mux59.IN163
IR[2] => Mux59.IN164
IR[2] => Mux59.IN165
IR[2] => Mux59.IN166
IR[2] => Mux59.IN167
IR[2] => Mux59.IN168
IR[2] => Mux59.IN169
IR[2] => Mux59.IN170
IR[2] => Mux59.IN171
IR[2] => Mux59.IN172
IR[2] => Mux59.IN173
IR[2] => Mux59.IN174
IR[2] => Mux59.IN175
IR[2] => Mux59.IN176
IR[2] => Mux59.IN177
IR[2] => Mux59.IN178
IR[2] => Mux59.IN179
IR[2] => Mux59.IN180
IR[2] => Mux59.IN181
IR[2] => Mux59.IN182
IR[2] => Mux59.IN183
IR[2] => Mux59.IN184
IR[2] => Mux59.IN185
IR[2] => Mux59.IN186
IR[2] => Mux59.IN187
IR[2] => Mux59.IN188
IR[2] => Mux59.IN189
IR[2] => Mux59.IN190
IR[2] => Mux59.IN191
IR[2] => Mux59.IN192
IR[2] => Mux59.IN193
IR[2] => Mux59.IN194
IR[2] => Mux59.IN195
IR[2] => Mux59.IN196
IR[2] => Mux59.IN197
IR[2] => Mux59.IN198
IR[2] => Mux59.IN199
IR[2] => Mux59.IN200
IR[2] => Mux59.IN201
IR[2] => Mux59.IN202
IR[2] => Mux59.IN203
IR[2] => Mux59.IN204
IR[2] => Mux59.IN205
IR[2] => Mux59.IN206
IR[2] => Mux59.IN207
IR[2] => Mux59.IN208
IR[2] => Mux59.IN209
IR[2] => Mux59.IN210
IR[2] => Mux59.IN211
IR[2] => Mux59.IN212
IR[2] => Mux59.IN213
IR[2] => Mux59.IN214
IR[2] => Mux59.IN215
IR[2] => Mux59.IN216
IR[2] => Mux59.IN217
IR[2] => Mux59.IN218
IR[2] => Mux59.IN219
IR[2] => Mux59.IN220
IR[2] => Mux59.IN221
IR[2] => Mux59.IN222
IR[2] => Mux59.IN223
IR[2] => Mux59.IN224
IR[2] => Mux59.IN225
IR[2] => Mux59.IN226
IR[2] => Mux59.IN227
IR[2] => Mux59.IN228
IR[2] => Mux59.IN229
IR[2] => Mux59.IN230
IR[2] => Mux59.IN231
IR[2] => Mux59.IN232
IR[2] => Mux59.IN233
IR[2] => Mux59.IN234
IR[2] => Mux59.IN235
IR[2] => Mux59.IN236
IR[2] => Mux59.IN237
IR[2] => Mux59.IN238
IR[2] => Mux59.IN239
IR[2] => Mux59.IN240
IR[2] => Mux59.IN241
IR[2] => Mux59.IN242
IR[2] => Mux59.IN243
IR[2] => Mux59.IN244
IR[2] => Mux59.IN245
IR[2] => Mux59.IN246
IR[2] => Mux59.IN247
IR[2] => Mux59.IN248
IR[2] => Mux59.IN249
IR[2] => Mux59.IN250
IR[2] => Mux59.IN251
IR[2] => Mux59.IN252
IR[2] => Mux59.IN253
IR[2] => Mux59.IN254
IR[2] => Mux59.IN255
IR[2] => Mux59.IN256
IR[2] => Mux59.IN257
IR[2] => Mux59.IN258
IR[2] => Mux59.IN259
IR[2] => Mux59.IN260
IR[2] => Mux59.IN261
IR[2] => Mux60.IN156
IR[2] => Mux61.IN156
IR[2] => Mux62.IN261
IR[2] => Mux63.IN67
IR[2] => Mux64.IN261
IR[2] => Mux65.IN261
IR[2] => Mux66.IN261
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN260
IR[2] => Mux70.IN261
IR[2] => Mux71.IN261
IR[2] => Mux72.IN261
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN67
IR[2] => Mux80.IN261
IR[2] => Mux81.IN261
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN261
IR[2] => Mux101.IN261
IR[2] => Mux102.IN261
IR[2] => Mux103.IN261
IR[2] => Mux104.IN261
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN67
IR[2] => Mux108.IN261
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN261
IR[2] => Mux112.IN34
IR[2] => Mux113.IN261
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux118.IN34
IR[2] => Mux119.IN34
IR[2] => Mux120.IN34
IR[2] => Mux121.IN34
IR[2] => Mux122.IN34
IR[2] => Mux123.IN34
IR[2] => Mux124.IN34
IR[2] => Mux125.IN34
IR[2] => Mux126.IN34
IR[2] => Mux127.IN34
IR[2] => Mux128.IN34
IR[2] => Mux129.IN34
IR[2] => Mux130.IN34
IR[2] => Mux192.IN67
IR[2] => Mux193.IN132
IR[2] => Mux194.IN132
IR[2] => Mux195.IN261
IR[2] => Mux196.IN261
IR[2] => Mux197.IN261
IR[2] => Mux198.IN132
IR[2] => Mux199.IN34
IR[2] => Mux200.IN132
IR[2] => Mux201.IN67
IR[2] => Mux202.IN67
IR[2] => Mux203.IN261
IR[2] => Mux204.IN67
IR[2] => Mux205.IN261
IR[2] => Mux206.IN67
IR[2] => Mux207.IN261
IR[2] => Mux208.IN67
IR[2] => Mux209.IN261
IR[2] => Mux210.IN261
IR[2] => Mux211.IN261
IR[2] => Mux212.IN67
IR[2] => Mux213.IN132
IR[2] => Mux214.IN261
IR[2] => Mux215.IN261
IR[2] => Mux216.IN67
IR[2] => Mux217.IN261
IR[2] => Mux218.IN67
IR[2] => Mux219.IN67
IR[2] => Mux220.IN67
IR[2] => Mux221.IN67
IR[2] => Mux222.IN261
IR[2] => Mux223.IN261
IR[2] => Mux224.IN261
IR[2] => Mux225.IN261
IR[2] => Mux226.IN67
IR[2] => Mux227.IN261
IR[2] => Mux228.IN261
IR[2] => Mux229.IN67
IR[2] => Mux230.IN67
IR[2] => Mux231.IN34
IR[2] => Mux232.IN132
IR[2] => Mux233.IN261
IR[2] => Mux234.IN132
IR[2] => Mux235.IN132
IR[2] => Mux236.IN261
IR[2] => Mux237.IN261
IR[2] => Mux238.IN34
IR[2] => Mux239.IN67
IR[2] => Mux240.IN34
IR[2] => Mux241.IN67
IR[2] => Mux243.IN3
IR[2] => Mux248.IN3
IR[2] => Set_BusB_To.DATAB
IR[2] => Equal6.IN2
IR[2] => Equal8.IN6
IR[3] => Mux2.IN7
IR[3] => Mux31.IN2
IR[3] => Mux31.IN3
IR[3] => Mux31.IN4
IR[3] => Mux31.IN5
IR[3] => Mux31.IN6
IR[3] => Mux31.IN7
IR[3] => Mux42.IN6
IR[3] => Mux58.IN260
IR[3] => Mux59.IN155
IR[3] => Mux60.IN155
IR[3] => Mux61.IN155
IR[3] => Mux62.IN260
IR[3] => Mux63.IN66
IR[3] => Mux64.IN260
IR[3] => Mux65.IN260
IR[3] => Mux66.IN197
IR[3] => Mux66.IN198
IR[3] => Mux66.IN199
IR[3] => Mux66.IN200
IR[3] => Mux66.IN201
IR[3] => Mux66.IN202
IR[3] => Mux66.IN203
IR[3] => Mux66.IN204
IR[3] => Mux66.IN205
IR[3] => Mux66.IN206
IR[3] => Mux66.IN207
IR[3] => Mux66.IN208
IR[3] => Mux66.IN209
IR[3] => Mux66.IN210
IR[3] => Mux66.IN211
IR[3] => Mux66.IN212
IR[3] => Mux66.IN213
IR[3] => Mux66.IN214
IR[3] => Mux66.IN215
IR[3] => Mux66.IN216
IR[3] => Mux66.IN217
IR[3] => Mux66.IN218
IR[3] => Mux66.IN219
IR[3] => Mux66.IN220
IR[3] => Mux66.IN221
IR[3] => Mux66.IN222
IR[3] => Mux66.IN223
IR[3] => Mux66.IN224
IR[3] => Mux66.IN225
IR[3] => Mux66.IN226
IR[3] => Mux66.IN227
IR[3] => Mux66.IN228
IR[3] => Mux66.IN229
IR[3] => Mux66.IN230
IR[3] => Mux66.IN231
IR[3] => Mux66.IN232
IR[3] => Mux66.IN233
IR[3] => Mux66.IN234
IR[3] => Mux66.IN235
IR[3] => Mux66.IN236
IR[3] => Mux66.IN237
IR[3] => Mux66.IN238
IR[3] => Mux66.IN239
IR[3] => Mux66.IN240
IR[3] => Mux66.IN241
IR[3] => Mux66.IN242
IR[3] => Mux66.IN243
IR[3] => Mux66.IN244
IR[3] => Mux66.IN245
IR[3] => Mux66.IN246
IR[3] => Mux66.IN247
IR[3] => Mux66.IN248
IR[3] => Mux66.IN249
IR[3] => Mux66.IN250
IR[3] => Mux66.IN251
IR[3] => Mux66.IN252
IR[3] => Mux66.IN253
IR[3] => Mux66.IN254
IR[3] => Mux66.IN255
IR[3] => Mux66.IN256
IR[3] => Mux66.IN257
IR[3] => Mux66.IN258
IR[3] => Mux66.IN259
IR[3] => Mux66.IN260
IR[3] => Mux67.IN260
IR[3] => Mux68.IN260
IR[3] => Mux69.IN259
IR[3] => Mux70.IN260
IR[3] => Mux71.IN260
IR[3] => Mux72.IN260
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN66
IR[3] => Mux80.IN260
IR[3] => Mux81.IN260
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN260
IR[3] => Mux98.IN30
IR[3] => Mux98.IN31
IR[3] => Mux98.IN32
IR[3] => Mux98.IN33
IR[3] => Mux98.IN34
IR[3] => Mux98.IN35
IR[3] => Mux98.IN36
IR[3] => Mux98.IN37
IR[3] => Mux98.IN38
IR[3] => Mux98.IN39
IR[3] => Mux98.IN40
IR[3] => Mux98.IN41
IR[3] => Mux98.IN42
IR[3] => Mux98.IN43
IR[3] => Mux98.IN44
IR[3] => Mux98.IN45
IR[3] => Mux98.IN46
IR[3] => Mux98.IN47
IR[3] => Mux98.IN48
IR[3] => Mux98.IN49
IR[3] => Mux98.IN50
IR[3] => Mux98.IN51
IR[3] => Mux98.IN52
IR[3] => Mux98.IN53
IR[3] => Mux98.IN54
IR[3] => Mux98.IN55
IR[3] => Mux98.IN56
IR[3] => Mux98.IN57
IR[3] => Mux98.IN58
IR[3] => Mux98.IN59
IR[3] => Mux98.IN60
IR[3] => Mux98.IN61
IR[3] => Mux98.IN62
IR[3] => Mux98.IN63
IR[3] => Mux98.IN64
IR[3] => Mux98.IN65
IR[3] => Mux98.IN66
IR[3] => Mux98.IN67
IR[3] => Mux98.IN68
IR[3] => Mux98.IN69
IR[3] => Mux98.IN70
IR[3] => Mux98.IN71
IR[3] => Mux98.IN72
IR[3] => Mux98.IN73
IR[3] => Mux98.IN74
IR[3] => Mux98.IN75
IR[3] => Mux98.IN76
IR[3] => Mux98.IN77
IR[3] => Mux98.IN78
IR[3] => Mux98.IN79
IR[3] => Mux98.IN80
IR[3] => Mux98.IN81
IR[3] => Mux98.IN82
IR[3] => Mux98.IN83
IR[3] => Mux98.IN84
IR[3] => Mux98.IN85
IR[3] => Mux98.IN86
IR[3] => Mux98.IN87
IR[3] => Mux98.IN88
IR[3] => Mux98.IN89
IR[3] => Mux98.IN90
IR[3] => Mux98.IN91
IR[3] => Mux98.IN92
IR[3] => Mux98.IN93
IR[3] => Mux98.IN94
IR[3] => Mux98.IN95
IR[3] => Mux98.IN96
IR[3] => Mux98.IN97
IR[3] => Mux98.IN98
IR[3] => Mux98.IN99
IR[3] => Mux98.IN100
IR[3] => Mux98.IN101
IR[3] => Mux98.IN102
IR[3] => Mux98.IN103
IR[3] => Mux98.IN104
IR[3] => Mux98.IN105
IR[3] => Mux98.IN106
IR[3] => Mux98.IN107
IR[3] => Mux98.IN108
IR[3] => Mux98.IN109
IR[3] => Mux98.IN110
IR[3] => Mux98.IN111
IR[3] => Mux98.IN112
IR[3] => Mux98.IN113
IR[3] => Mux98.IN114
IR[3] => Mux98.IN115
IR[3] => Mux98.IN116
IR[3] => Mux98.IN117
IR[3] => Mux98.IN118
IR[3] => Mux98.IN119
IR[3] => Mux98.IN120
IR[3] => Mux98.IN121
IR[3] => Mux98.IN122
IR[3] => Mux98.IN123
IR[3] => Mux98.IN124
IR[3] => Mux98.IN125
IR[3] => Mux98.IN126
IR[3] => Mux98.IN127
IR[3] => Mux98.IN128
IR[3] => Mux98.IN129
IR[3] => Mux98.IN130
IR[3] => Mux98.IN131
IR[3] => Mux98.IN132
IR[3] => Mux98.IN133
IR[3] => Mux98.IN134
IR[3] => Mux98.IN135
IR[3] => Mux98.IN136
IR[3] => Mux98.IN137
IR[3] => Mux98.IN138
IR[3] => Mux98.IN139
IR[3] => Mux98.IN140
IR[3] => Mux98.IN141
IR[3] => Mux98.IN142
IR[3] => Mux98.IN143
IR[3] => Mux98.IN144
IR[3] => Mux98.IN145
IR[3] => Mux98.IN146
IR[3] => Mux98.IN147
IR[3] => Mux98.IN148
IR[3] => Mux98.IN149
IR[3] => Mux98.IN150
IR[3] => Mux98.IN151
IR[3] => Mux98.IN152
IR[3] => Mux98.IN153
IR[3] => Mux98.IN154
IR[3] => Mux98.IN155
IR[3] => Mux98.IN156
IR[3] => Mux98.IN157
IR[3] => Mux98.IN158
IR[3] => Mux98.IN159
IR[3] => Mux98.IN160
IR[3] => Mux98.IN161
IR[3] => Mux98.IN162
IR[3] => Mux98.IN163
IR[3] => Mux98.IN164
IR[3] => Mux98.IN165
IR[3] => Mux98.IN166
IR[3] => Mux98.IN167
IR[3] => Mux98.IN168
IR[3] => Mux98.IN169
IR[3] => Mux98.IN170
IR[3] => Mux98.IN171
IR[3] => Mux98.IN172
IR[3] => Mux98.IN173
IR[3] => Mux98.IN174
IR[3] => Mux98.IN175
IR[3] => Mux98.IN176
IR[3] => Mux98.IN177
IR[3] => Mux98.IN178
IR[3] => Mux98.IN179
IR[3] => Mux98.IN180
IR[3] => Mux98.IN181
IR[3] => Mux98.IN182
IR[3] => Mux98.IN183
IR[3] => Mux98.IN184
IR[3] => Mux98.IN185
IR[3] => Mux98.IN186
IR[3] => Mux98.IN187
IR[3] => Mux98.IN188
IR[3] => Mux98.IN189
IR[3] => Mux98.IN190
IR[3] => Mux98.IN191
IR[3] => Mux98.IN192
IR[3] => Mux98.IN193
IR[3] => Mux98.IN194
IR[3] => Mux98.IN195
IR[3] => Mux98.IN196
IR[3] => Mux98.IN197
IR[3] => Mux98.IN198
IR[3] => Mux98.IN199
IR[3] => Mux98.IN200
IR[3] => Mux98.IN201
IR[3] => Mux98.IN202
IR[3] => Mux98.IN203
IR[3] => Mux98.IN204
IR[3] => Mux98.IN205
IR[3] => Mux98.IN206
IR[3] => Mux98.IN207
IR[3] => Mux98.IN208
IR[3] => Mux98.IN209
IR[3] => Mux98.IN210
IR[3] => Mux98.IN211
IR[3] => Mux98.IN212
IR[3] => Mux98.IN213
IR[3] => Mux98.IN214
IR[3] => Mux98.IN215
IR[3] => Mux98.IN216
IR[3] => Mux98.IN217
IR[3] => Mux98.IN218
IR[3] => Mux98.IN219
IR[3] => Mux98.IN220
IR[3] => Mux98.IN221
IR[3] => Mux98.IN222
IR[3] => Mux98.IN223
IR[3] => Mux98.IN224
IR[3] => Mux98.IN225
IR[3] => Mux98.IN226
IR[3] => Mux98.IN227
IR[3] => Mux98.IN228
IR[3] => Mux98.IN229
IR[3] => Mux98.IN230
IR[3] => Mux98.IN231
IR[3] => Mux98.IN232
IR[3] => Mux98.IN233
IR[3] => Mux98.IN234
IR[3] => Mux98.IN235
IR[3] => Mux98.IN236
IR[3] => Mux98.IN237
IR[3] => Mux98.IN238
IR[3] => Mux98.IN239
IR[3] => Mux98.IN240
IR[3] => Mux98.IN241
IR[3] => Mux98.IN242
IR[3] => Mux98.IN243
IR[3] => Mux98.IN244
IR[3] => Mux98.IN245
IR[3] => Mux98.IN246
IR[3] => Mux98.IN247
IR[3] => Mux98.IN248
IR[3] => Mux98.IN249
IR[3] => Mux98.IN250
IR[3] => Mux98.IN251
IR[3] => Mux98.IN252
IR[3] => Mux98.IN253
IR[3] => Mux98.IN254
IR[3] => Mux98.IN255
IR[3] => Mux98.IN256
IR[3] => Mux98.IN257
IR[3] => Mux98.IN258
IR[3] => Mux98.IN259
IR[3] => Mux98.IN260
IR[3] => Mux99.IN260
IR[3] => Mux100.IN260
IR[3] => Mux101.IN260
IR[3] => Mux102.IN260
IR[3] => Mux103.IN260
IR[3] => Mux104.IN260
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN66
IR[3] => Mux108.IN260
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN260
IR[3] => Mux113.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux141.IN6
IR[3] => Mux141.IN7
IR[3] => Mux145.IN1
IR[3] => Mux145.IN2
IR[3] => Mux145.IN3
IR[3] => Mux145.IN4
IR[3] => Mux145.IN5
IR[3] => Mux145.IN6
IR[3] => Mux145.IN7
IR[3] => Mux147.IN7
IR[3] => Mux150.IN1
IR[3] => Mux150.IN2
IR[3] => Mux150.IN3
IR[3] => Mux150.IN4
IR[3] => Mux150.IN5
IR[3] => Mux150.IN6
IR[3] => Mux150.IN7
IR[3] => Mux160.IN1
IR[3] => Mux160.IN2
IR[3] => Mux160.IN3
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux180.IN7
IR[3] => Mux181.IN3
IR[3] => Mux189.IN1
IR[3] => Mux189.IN2
IR[3] => Mux189.IN3
IR[3] => Mux189.IN4
IR[3] => Mux189.IN5
IR[3] => Mux189.IN6
IR[3] => Mux189.IN7
IR[3] => Mux190.IN3
IR[3] => Mux194.IN131
IR[3] => Mux195.IN260
IR[3] => Mux196.IN260
IR[3] => Mux197.IN260
IR[3] => Mux201.IN66
IR[3] => Mux202.IN66
IR[3] => Mux203.IN260
IR[3] => Mux205.IN260
IR[3] => Mux206.IN66
IR[3] => Mux207.IN260
IR[3] => Mux208.IN66
IR[3] => Mux209.IN260
IR[3] => Mux210.IN260
IR[3] => Mux211.IN260
IR[3] => Mux212.IN66
IR[3] => Mux213.IN131
IR[3] => Mux214.IN260
IR[3] => Mux215.IN260
IR[3] => Mux216.IN66
IR[3] => Mux217.IN260
IR[3] => Mux222.IN260
IR[3] => Mux223.IN260
IR[3] => Mux224.IN260
IR[3] => Mux225.IN38
IR[3] => Mux225.IN39
IR[3] => Mux225.IN40
IR[3] => Mux225.IN41
IR[3] => Mux225.IN42
IR[3] => Mux225.IN43
IR[3] => Mux225.IN44
IR[3] => Mux225.IN45
IR[3] => Mux225.IN46
IR[3] => Mux225.IN47
IR[3] => Mux225.IN48
IR[3] => Mux225.IN49
IR[3] => Mux225.IN50
IR[3] => Mux225.IN51
IR[3] => Mux225.IN52
IR[3] => Mux225.IN53
IR[3] => Mux225.IN54
IR[3] => Mux225.IN55
IR[3] => Mux225.IN56
IR[3] => Mux225.IN57
IR[3] => Mux225.IN58
IR[3] => Mux225.IN59
IR[3] => Mux225.IN60
IR[3] => Mux225.IN61
IR[3] => Mux225.IN62
IR[3] => Mux225.IN63
IR[3] => Mux225.IN64
IR[3] => Mux225.IN65
IR[3] => Mux225.IN66
IR[3] => Mux225.IN67
IR[3] => Mux225.IN68
IR[3] => Mux225.IN69
IR[3] => Mux225.IN70
IR[3] => Mux225.IN71
IR[3] => Mux225.IN72
IR[3] => Mux225.IN73
IR[3] => Mux225.IN74
IR[3] => Mux225.IN75
IR[3] => Mux225.IN76
IR[3] => Mux225.IN77
IR[3] => Mux225.IN78
IR[3] => Mux225.IN79
IR[3] => Mux225.IN80
IR[3] => Mux225.IN81
IR[3] => Mux225.IN82
IR[3] => Mux225.IN83
IR[3] => Mux225.IN84
IR[3] => Mux225.IN85
IR[3] => Mux225.IN86
IR[3] => Mux225.IN87
IR[3] => Mux225.IN88
IR[3] => Mux225.IN89
IR[3] => Mux225.IN90
IR[3] => Mux225.IN91
IR[3] => Mux225.IN92
IR[3] => Mux225.IN93
IR[3] => Mux225.IN94
IR[3] => Mux225.IN95
IR[3] => Mux225.IN96
IR[3] => Mux225.IN97
IR[3] => Mux225.IN98
IR[3] => Mux225.IN99
IR[3] => Mux225.IN100
IR[3] => Mux225.IN101
IR[3] => Mux225.IN102
IR[3] => Mux225.IN103
IR[3] => Mux225.IN104
IR[3] => Mux225.IN105
IR[3] => Mux225.IN106
IR[3] => Mux225.IN107
IR[3] => Mux225.IN108
IR[3] => Mux225.IN109
IR[3] => Mux225.IN110
IR[3] => Mux225.IN111
IR[3] => Mux225.IN112
IR[3] => Mux225.IN113
IR[3] => Mux225.IN114
IR[3] => Mux225.IN115
IR[3] => Mux225.IN116
IR[3] => Mux225.IN117
IR[3] => Mux225.IN118
IR[3] => Mux225.IN119
IR[3] => Mux225.IN120
IR[3] => Mux225.IN121
IR[3] => Mux225.IN122
IR[3] => Mux225.IN123
IR[3] => Mux225.IN124
IR[3] => Mux225.IN125
IR[3] => Mux225.IN126
IR[3] => Mux225.IN127
IR[3] => Mux225.IN128
IR[3] => Mux225.IN129
IR[3] => Mux225.IN130
IR[3] => Mux225.IN131
IR[3] => Mux225.IN132
IR[3] => Mux225.IN133
IR[3] => Mux225.IN134
IR[3] => Mux225.IN135
IR[3] => Mux225.IN136
IR[3] => Mux225.IN137
IR[3] => Mux225.IN138
IR[3] => Mux225.IN139
IR[3] => Mux225.IN140
IR[3] => Mux225.IN141
IR[3] => Mux225.IN142
IR[3] => Mux225.IN143
IR[3] => Mux225.IN144
IR[3] => Mux225.IN145
IR[3] => Mux225.IN146
IR[3] => Mux225.IN147
IR[3] => Mux225.IN148
IR[3] => Mux225.IN149
IR[3] => Mux225.IN150
IR[3] => Mux225.IN151
IR[3] => Mux225.IN152
IR[3] => Mux225.IN153
IR[3] => Mux225.IN154
IR[3] => Mux225.IN155
IR[3] => Mux225.IN156
IR[3] => Mux225.IN157
IR[3] => Mux225.IN158
IR[3] => Mux225.IN159
IR[3] => Mux225.IN160
IR[3] => Mux225.IN161
IR[3] => Mux225.IN162
IR[3] => Mux225.IN163
IR[3] => Mux225.IN164
IR[3] => Mux225.IN165
IR[3] => Mux225.IN166
IR[3] => Mux225.IN167
IR[3] => Mux225.IN168
IR[3] => Mux225.IN169
IR[3] => Mux225.IN170
IR[3] => Mux225.IN171
IR[3] => Mux225.IN172
IR[3] => Mux225.IN173
IR[3] => Mux225.IN174
IR[3] => Mux225.IN175
IR[3] => Mux225.IN176
IR[3] => Mux225.IN177
IR[3] => Mux225.IN178
IR[3] => Mux225.IN179
IR[3] => Mux225.IN180
IR[3] => Mux225.IN181
IR[3] => Mux225.IN182
IR[3] => Mux225.IN183
IR[3] => Mux225.IN184
IR[3] => Mux225.IN185
IR[3] => Mux225.IN186
IR[3] => Mux225.IN187
IR[3] => Mux225.IN188
IR[3] => Mux225.IN189
IR[3] => Mux225.IN190
IR[3] => Mux225.IN191
IR[3] => Mux225.IN192
IR[3] => Mux225.IN193
IR[3] => Mux225.IN194
IR[3] => Mux225.IN195
IR[3] => Mux225.IN196
IR[3] => Mux225.IN197
IR[3] => Mux225.IN198
IR[3] => Mux225.IN199
IR[3] => Mux225.IN200
IR[3] => Mux225.IN201
IR[3] => Mux225.IN202
IR[3] => Mux225.IN203
IR[3] => Mux225.IN204
IR[3] => Mux225.IN205
IR[3] => Mux225.IN206
IR[3] => Mux225.IN207
IR[3] => Mux225.IN208
IR[3] => Mux225.IN209
IR[3] => Mux225.IN210
IR[3] => Mux225.IN211
IR[3] => Mux225.IN212
IR[3] => Mux225.IN213
IR[3] => Mux225.IN214
IR[3] => Mux225.IN215
IR[3] => Mux225.IN216
IR[3] => Mux225.IN217
IR[3] => Mux225.IN218
IR[3] => Mux225.IN219
IR[3] => Mux225.IN220
IR[3] => Mux225.IN221
IR[3] => Mux225.IN222
IR[3] => Mux225.IN223
IR[3] => Mux225.IN224
IR[3] => Mux225.IN225
IR[3] => Mux225.IN226
IR[3] => Mux225.IN227
IR[3] => Mux225.IN228
IR[3] => Mux225.IN229
IR[3] => Mux225.IN230
IR[3] => Mux225.IN231
IR[3] => Mux225.IN232
IR[3] => Mux225.IN233
IR[3] => Mux225.IN234
IR[3] => Mux225.IN235
IR[3] => Mux225.IN236
IR[3] => Mux225.IN237
IR[3] => Mux225.IN238
IR[3] => Mux225.IN239
IR[3] => Mux225.IN240
IR[3] => Mux225.IN241
IR[3] => Mux225.IN242
IR[3] => Mux225.IN243
IR[3] => Mux225.IN244
IR[3] => Mux225.IN245
IR[3] => Mux225.IN246
IR[3] => Mux225.IN247
IR[3] => Mux225.IN248
IR[3] => Mux225.IN249
IR[3] => Mux225.IN250
IR[3] => Mux225.IN251
IR[3] => Mux225.IN252
IR[3] => Mux225.IN253
IR[3] => Mux225.IN254
IR[3] => Mux225.IN255
IR[3] => Mux225.IN256
IR[3] => Mux225.IN257
IR[3] => Mux225.IN258
IR[3] => Mux225.IN259
IR[3] => Mux225.IN260
IR[3] => Mux227.IN260
IR[3] => Mux228.IN260
IR[3] => Mux232.IN131
IR[3] => Mux233.IN260
IR[3] => Mux234.IN131
IR[3] => Mux235.IN131
IR[3] => Mux236.IN260
IR[3] => Mux237.IN260
IR[3] => Equal4.IN0
IR[3] => Equal6.IN5
IR[3] => Equal8.IN2
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux42.IN5
IR[4] => Mux58.IN259
IR[4] => Mux59.IN154
IR[4] => Mux60.IN154
IR[4] => Mux61.IN154
IR[4] => Mux62.IN259
IR[4] => Mux64.IN259
IR[4] => Mux65.IN196
IR[4] => Mux65.IN197
IR[4] => Mux65.IN198
IR[4] => Mux65.IN199
IR[4] => Mux65.IN200
IR[4] => Mux65.IN201
IR[4] => Mux65.IN202
IR[4] => Mux65.IN203
IR[4] => Mux65.IN204
IR[4] => Mux65.IN205
IR[4] => Mux65.IN206
IR[4] => Mux65.IN207
IR[4] => Mux65.IN208
IR[4] => Mux65.IN209
IR[4] => Mux65.IN210
IR[4] => Mux65.IN211
IR[4] => Mux65.IN212
IR[4] => Mux65.IN213
IR[4] => Mux65.IN214
IR[4] => Mux65.IN215
IR[4] => Mux65.IN216
IR[4] => Mux65.IN217
IR[4] => Mux65.IN218
IR[4] => Mux65.IN219
IR[4] => Mux65.IN220
IR[4] => Mux65.IN221
IR[4] => Mux65.IN222
IR[4] => Mux65.IN223
IR[4] => Mux65.IN224
IR[4] => Mux65.IN225
IR[4] => Mux65.IN226
IR[4] => Mux65.IN227
IR[4] => Mux65.IN228
IR[4] => Mux65.IN229
IR[4] => Mux65.IN230
IR[4] => Mux65.IN231
IR[4] => Mux65.IN232
IR[4] => Mux65.IN233
IR[4] => Mux65.IN234
IR[4] => Mux65.IN235
IR[4] => Mux65.IN236
IR[4] => Mux65.IN237
IR[4] => Mux65.IN238
IR[4] => Mux65.IN239
IR[4] => Mux65.IN240
IR[4] => Mux65.IN241
IR[4] => Mux65.IN242
IR[4] => Mux65.IN243
IR[4] => Mux65.IN244
IR[4] => Mux65.IN245
IR[4] => Mux65.IN246
IR[4] => Mux65.IN247
IR[4] => Mux65.IN248
IR[4] => Mux65.IN249
IR[4] => Mux65.IN250
IR[4] => Mux65.IN251
IR[4] => Mux65.IN252
IR[4] => Mux65.IN253
IR[4] => Mux65.IN254
IR[4] => Mux65.IN255
IR[4] => Mux65.IN256
IR[4] => Mux65.IN257
IR[4] => Mux65.IN258
IR[4] => Mux65.IN259
IR[4] => Mux66.IN196
IR[4] => Mux67.IN259
IR[4] => Mux68.IN259
IR[4] => Mux69.IN258
IR[4] => Mux70.IN259
IR[4] => Mux71.IN259
IR[4] => Mux72.IN259
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux80.IN259
IR[4] => Mux81.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN259
IR[4] => Mux89.IN251
IR[4] => Mux89.IN252
IR[4] => Mux89.IN253
IR[4] => Mux89.IN254
IR[4] => Mux89.IN255
IR[4] => Mux89.IN256
IR[4] => Mux89.IN257
IR[4] => Mux89.IN258
IR[4] => Mux89.IN259
IR[4] => Mux90.IN259
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux97.IN29
IR[4] => Mux97.IN30
IR[4] => Mux97.IN31
IR[4] => Mux97.IN32
IR[4] => Mux97.IN33
IR[4] => Mux97.IN34
IR[4] => Mux97.IN35
IR[4] => Mux97.IN36
IR[4] => Mux97.IN37
IR[4] => Mux97.IN38
IR[4] => Mux97.IN39
IR[4] => Mux97.IN40
IR[4] => Mux97.IN41
IR[4] => Mux97.IN42
IR[4] => Mux97.IN43
IR[4] => Mux97.IN44
IR[4] => Mux97.IN45
IR[4] => Mux97.IN46
IR[4] => Mux97.IN47
IR[4] => Mux97.IN48
IR[4] => Mux97.IN49
IR[4] => Mux97.IN50
IR[4] => Mux97.IN51
IR[4] => Mux97.IN52
IR[4] => Mux97.IN53
IR[4] => Mux97.IN54
IR[4] => Mux97.IN55
IR[4] => Mux97.IN56
IR[4] => Mux97.IN57
IR[4] => Mux97.IN58
IR[4] => Mux97.IN59
IR[4] => Mux97.IN60
IR[4] => Mux97.IN61
IR[4] => Mux97.IN62
IR[4] => Mux97.IN63
IR[4] => Mux97.IN64
IR[4] => Mux97.IN65
IR[4] => Mux97.IN66
IR[4] => Mux97.IN67
IR[4] => Mux97.IN68
IR[4] => Mux97.IN69
IR[4] => Mux97.IN70
IR[4] => Mux97.IN71
IR[4] => Mux97.IN72
IR[4] => Mux97.IN73
IR[4] => Mux97.IN74
IR[4] => Mux97.IN75
IR[4] => Mux97.IN76
IR[4] => Mux97.IN77
IR[4] => Mux97.IN78
IR[4] => Mux97.IN79
IR[4] => Mux97.IN80
IR[4] => Mux97.IN81
IR[4] => Mux97.IN82
IR[4] => Mux97.IN83
IR[4] => Mux97.IN84
IR[4] => Mux97.IN85
IR[4] => Mux97.IN86
IR[4] => Mux97.IN87
IR[4] => Mux97.IN88
IR[4] => Mux97.IN89
IR[4] => Mux97.IN90
IR[4] => Mux97.IN91
IR[4] => Mux97.IN92
IR[4] => Mux97.IN93
IR[4] => Mux97.IN94
IR[4] => Mux97.IN95
IR[4] => Mux97.IN96
IR[4] => Mux97.IN97
IR[4] => Mux97.IN98
IR[4] => Mux97.IN99
IR[4] => Mux97.IN100
IR[4] => Mux97.IN101
IR[4] => Mux97.IN102
IR[4] => Mux97.IN103
IR[4] => Mux97.IN104
IR[4] => Mux97.IN105
IR[4] => Mux97.IN106
IR[4] => Mux97.IN107
IR[4] => Mux97.IN108
IR[4] => Mux97.IN109
IR[4] => Mux97.IN110
IR[4] => Mux97.IN111
IR[4] => Mux97.IN112
IR[4] => Mux97.IN113
IR[4] => Mux97.IN114
IR[4] => Mux97.IN115
IR[4] => Mux97.IN116
IR[4] => Mux97.IN117
IR[4] => Mux97.IN118
IR[4] => Mux97.IN119
IR[4] => Mux97.IN120
IR[4] => Mux97.IN121
IR[4] => Mux97.IN122
IR[4] => Mux97.IN123
IR[4] => Mux97.IN124
IR[4] => Mux97.IN125
IR[4] => Mux97.IN126
IR[4] => Mux97.IN127
IR[4] => Mux97.IN128
IR[4] => Mux97.IN129
IR[4] => Mux97.IN130
IR[4] => Mux97.IN131
IR[4] => Mux97.IN132
IR[4] => Mux97.IN133
IR[4] => Mux97.IN134
IR[4] => Mux97.IN135
IR[4] => Mux97.IN136
IR[4] => Mux97.IN137
IR[4] => Mux97.IN138
IR[4] => Mux97.IN139
IR[4] => Mux97.IN140
IR[4] => Mux97.IN141
IR[4] => Mux97.IN142
IR[4] => Mux97.IN143
IR[4] => Mux97.IN144
IR[4] => Mux97.IN145
IR[4] => Mux97.IN146
IR[4] => Mux97.IN147
IR[4] => Mux97.IN148
IR[4] => Mux97.IN149
IR[4] => Mux97.IN150
IR[4] => Mux97.IN151
IR[4] => Mux97.IN152
IR[4] => Mux97.IN153
IR[4] => Mux97.IN154
IR[4] => Mux97.IN155
IR[4] => Mux97.IN156
IR[4] => Mux97.IN157
IR[4] => Mux97.IN158
IR[4] => Mux97.IN159
IR[4] => Mux97.IN160
IR[4] => Mux97.IN161
IR[4] => Mux97.IN162
IR[4] => Mux97.IN163
IR[4] => Mux97.IN164
IR[4] => Mux97.IN165
IR[4] => Mux97.IN166
IR[4] => Mux97.IN167
IR[4] => Mux97.IN168
IR[4] => Mux97.IN169
IR[4] => Mux97.IN170
IR[4] => Mux97.IN171
IR[4] => Mux97.IN172
IR[4] => Mux97.IN173
IR[4] => Mux97.IN174
IR[4] => Mux97.IN175
IR[4] => Mux97.IN176
IR[4] => Mux97.IN177
IR[4] => Mux97.IN178
IR[4] => Mux97.IN179
IR[4] => Mux97.IN180
IR[4] => Mux97.IN181
IR[4] => Mux97.IN182
IR[4] => Mux97.IN183
IR[4] => Mux97.IN184
IR[4] => Mux97.IN185
IR[4] => Mux97.IN186
IR[4] => Mux97.IN187
IR[4] => Mux97.IN188
IR[4] => Mux97.IN189
IR[4] => Mux97.IN190
IR[4] => Mux97.IN191
IR[4] => Mux97.IN192
IR[4] => Mux97.IN193
IR[4] => Mux97.IN194
IR[4] => Mux97.IN195
IR[4] => Mux97.IN196
IR[4] => Mux97.IN197
IR[4] => Mux97.IN198
IR[4] => Mux97.IN199
IR[4] => Mux97.IN200
IR[4] => Mux97.IN201
IR[4] => Mux97.IN202
IR[4] => Mux97.IN203
IR[4] => Mux97.IN204
IR[4] => Mux97.IN205
IR[4] => Mux97.IN206
IR[4] => Mux97.IN207
IR[4] => Mux97.IN208
IR[4] => Mux97.IN209
IR[4] => Mux97.IN210
IR[4] => Mux97.IN211
IR[4] => Mux97.IN212
IR[4] => Mux97.IN213
IR[4] => Mux97.IN214
IR[4] => Mux97.IN215
IR[4] => Mux97.IN216
IR[4] => Mux97.IN217
IR[4] => Mux97.IN218
IR[4] => Mux97.IN219
IR[4] => Mux97.IN220
IR[4] => Mux97.IN221
IR[4] => Mux97.IN222
IR[4] => Mux97.IN223
IR[4] => Mux97.IN224
IR[4] => Mux97.IN225
IR[4] => Mux97.IN226
IR[4] => Mux97.IN227
IR[4] => Mux97.IN228
IR[4] => Mux97.IN229
IR[4] => Mux97.IN230
IR[4] => Mux97.IN231
IR[4] => Mux97.IN232
IR[4] => Mux97.IN233
IR[4] => Mux97.IN234
IR[4] => Mux97.IN235
IR[4] => Mux97.IN236
IR[4] => Mux97.IN237
IR[4] => Mux97.IN238
IR[4] => Mux97.IN239
IR[4] => Mux97.IN240
IR[4] => Mux97.IN241
IR[4] => Mux97.IN242
IR[4] => Mux97.IN243
IR[4] => Mux97.IN244
IR[4] => Mux97.IN245
IR[4] => Mux97.IN246
IR[4] => Mux97.IN247
IR[4] => Mux97.IN248
IR[4] => Mux97.IN249
IR[4] => Mux97.IN250
IR[4] => Mux97.IN251
IR[4] => Mux97.IN252
IR[4] => Mux97.IN253
IR[4] => Mux97.IN254
IR[4] => Mux97.IN255
IR[4] => Mux97.IN256
IR[4] => Mux97.IN257
IR[4] => Mux97.IN258
IR[4] => Mux97.IN259
IR[4] => Mux98.IN29
IR[4] => Mux99.IN259
IR[4] => Mux100.IN259
IR[4] => Mux101.IN259
IR[4] => Mux102.IN259
IR[4] => Mux103.IN259
IR[4] => Mux104.IN259
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux108.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux111.IN259
IR[4] => Mux113.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux144.IN1
IR[4] => Mux144.IN2
IR[4] => Mux144.IN3
IR[4] => Mux144.IN4
IR[4] => Mux144.IN5
IR[4] => Mux144.IN6
IR[4] => Mux144.IN7
IR[4] => Mux149.IN1
IR[4] => Mux149.IN2
IR[4] => Mux149.IN3
IR[4] => Mux149.IN4
IR[4] => Mux149.IN5
IR[4] => Mux149.IN6
IR[4] => Mux149.IN7
IR[4] => Mux154.IN5
IR[4] => Mux155.IN5
IR[4] => Mux156.IN5
IR[4] => Mux157.IN2
IR[4] => Mux157.IN3
IR[4] => Mux157.IN4
IR[4] => Mux157.IN5
IR[4] => Mux159.IN1
IR[4] => Mux159.IN2
IR[4] => Mux159.IN3
IR[4] => Mux168.IN1
IR[4] => Mux168.IN2
IR[4] => Mux168.IN3
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux179.IN7
IR[4] => Mux188.IN1
IR[4] => Mux188.IN2
IR[4] => Mux188.IN3
IR[4] => Mux188.IN4
IR[4] => Mux188.IN5
IR[4] => Mux188.IN6
IR[4] => Mux188.IN7
IR[4] => Mux193.IN131
IR[4] => Mux195.IN259
IR[4] => Mux196.IN259
IR[4] => Mux197.IN259
IR[4] => Mux198.IN131
IR[4] => Mux200.IN131
IR[4] => Mux203.IN259
IR[4] => Mux205.IN259
IR[4] => Mux207.IN259
IR[4] => Mux209.IN259
IR[4] => Mux210.IN259
IR[4] => Mux211.IN259
IR[4] => Mux214.IN259
IR[4] => Mux215.IN259
IR[4] => Mux217.IN259
IR[4] => Mux222.IN259
IR[4] => Mux223.IN259
IR[4] => Mux224.IN37
IR[4] => Mux224.IN38
IR[4] => Mux224.IN39
IR[4] => Mux224.IN40
IR[4] => Mux224.IN41
IR[4] => Mux224.IN42
IR[4] => Mux224.IN43
IR[4] => Mux224.IN44
IR[4] => Mux224.IN45
IR[4] => Mux224.IN46
IR[4] => Mux224.IN47
IR[4] => Mux224.IN48
IR[4] => Mux224.IN49
IR[4] => Mux224.IN50
IR[4] => Mux224.IN51
IR[4] => Mux224.IN52
IR[4] => Mux224.IN53
IR[4] => Mux224.IN54
IR[4] => Mux224.IN55
IR[4] => Mux224.IN56
IR[4] => Mux224.IN57
IR[4] => Mux224.IN58
IR[4] => Mux224.IN59
IR[4] => Mux224.IN60
IR[4] => Mux224.IN61
IR[4] => Mux224.IN62
IR[4] => Mux224.IN63
IR[4] => Mux224.IN64
IR[4] => Mux224.IN65
IR[4] => Mux224.IN66
IR[4] => Mux224.IN67
IR[4] => Mux224.IN68
IR[4] => Mux224.IN69
IR[4] => Mux224.IN70
IR[4] => Mux224.IN71
IR[4] => Mux224.IN72
IR[4] => Mux224.IN73
IR[4] => Mux224.IN74
IR[4] => Mux224.IN75
IR[4] => Mux224.IN76
IR[4] => Mux224.IN77
IR[4] => Mux224.IN78
IR[4] => Mux224.IN79
IR[4] => Mux224.IN80
IR[4] => Mux224.IN81
IR[4] => Mux224.IN82
IR[4] => Mux224.IN83
IR[4] => Mux224.IN84
IR[4] => Mux224.IN85
IR[4] => Mux224.IN86
IR[4] => Mux224.IN87
IR[4] => Mux224.IN88
IR[4] => Mux224.IN89
IR[4] => Mux224.IN90
IR[4] => Mux224.IN91
IR[4] => Mux224.IN92
IR[4] => Mux224.IN93
IR[4] => Mux224.IN94
IR[4] => Mux224.IN95
IR[4] => Mux224.IN96
IR[4] => Mux224.IN97
IR[4] => Mux224.IN98
IR[4] => Mux224.IN99
IR[4] => Mux224.IN100
IR[4] => Mux224.IN101
IR[4] => Mux224.IN102
IR[4] => Mux224.IN103
IR[4] => Mux224.IN104
IR[4] => Mux224.IN105
IR[4] => Mux224.IN106
IR[4] => Mux224.IN107
IR[4] => Mux224.IN108
IR[4] => Mux224.IN109
IR[4] => Mux224.IN110
IR[4] => Mux224.IN111
IR[4] => Mux224.IN112
IR[4] => Mux224.IN113
IR[4] => Mux224.IN114
IR[4] => Mux224.IN115
IR[4] => Mux224.IN116
IR[4] => Mux224.IN117
IR[4] => Mux224.IN118
IR[4] => Mux224.IN119
IR[4] => Mux224.IN120
IR[4] => Mux224.IN121
IR[4] => Mux224.IN122
IR[4] => Mux224.IN123
IR[4] => Mux224.IN124
IR[4] => Mux224.IN125
IR[4] => Mux224.IN126
IR[4] => Mux224.IN127
IR[4] => Mux224.IN128
IR[4] => Mux224.IN129
IR[4] => Mux224.IN130
IR[4] => Mux224.IN131
IR[4] => Mux224.IN132
IR[4] => Mux224.IN133
IR[4] => Mux224.IN134
IR[4] => Mux224.IN135
IR[4] => Mux224.IN136
IR[4] => Mux224.IN137
IR[4] => Mux224.IN138
IR[4] => Mux224.IN139
IR[4] => Mux224.IN140
IR[4] => Mux224.IN141
IR[4] => Mux224.IN142
IR[4] => Mux224.IN143
IR[4] => Mux224.IN144
IR[4] => Mux224.IN145
IR[4] => Mux224.IN146
IR[4] => Mux224.IN147
IR[4] => Mux224.IN148
IR[4] => Mux224.IN149
IR[4] => Mux224.IN150
IR[4] => Mux224.IN151
IR[4] => Mux224.IN152
IR[4] => Mux224.IN153
IR[4] => Mux224.IN154
IR[4] => Mux224.IN155
IR[4] => Mux224.IN156
IR[4] => Mux224.IN157
IR[4] => Mux224.IN158
IR[4] => Mux224.IN159
IR[4] => Mux224.IN160
IR[4] => Mux224.IN161
IR[4] => Mux224.IN162
IR[4] => Mux224.IN163
IR[4] => Mux224.IN164
IR[4] => Mux224.IN165
IR[4] => Mux224.IN166
IR[4] => Mux224.IN167
IR[4] => Mux224.IN168
IR[4] => Mux224.IN169
IR[4] => Mux224.IN170
IR[4] => Mux224.IN171
IR[4] => Mux224.IN172
IR[4] => Mux224.IN173
IR[4] => Mux224.IN174
IR[4] => Mux224.IN175
IR[4] => Mux224.IN176
IR[4] => Mux224.IN177
IR[4] => Mux224.IN178
IR[4] => Mux224.IN179
IR[4] => Mux224.IN180
IR[4] => Mux224.IN181
IR[4] => Mux224.IN182
IR[4] => Mux224.IN183
IR[4] => Mux224.IN184
IR[4] => Mux224.IN185
IR[4] => Mux224.IN186
IR[4] => Mux224.IN187
IR[4] => Mux224.IN188
IR[4] => Mux224.IN189
IR[4] => Mux224.IN190
IR[4] => Mux224.IN191
IR[4] => Mux224.IN192
IR[4] => Mux224.IN193
IR[4] => Mux224.IN194
IR[4] => Mux224.IN195
IR[4] => Mux224.IN196
IR[4] => Mux224.IN197
IR[4] => Mux224.IN198
IR[4] => Mux224.IN199
IR[4] => Mux224.IN200
IR[4] => Mux224.IN201
IR[4] => Mux224.IN202
IR[4] => Mux224.IN203
IR[4] => Mux224.IN204
IR[4] => Mux224.IN205
IR[4] => Mux224.IN206
IR[4] => Mux224.IN207
IR[4] => Mux224.IN208
IR[4] => Mux224.IN209
IR[4] => Mux224.IN210
IR[4] => Mux224.IN211
IR[4] => Mux224.IN212
IR[4] => Mux224.IN213
IR[4] => Mux224.IN214
IR[4] => Mux224.IN215
IR[4] => Mux224.IN216
IR[4] => Mux224.IN217
IR[4] => Mux224.IN218
IR[4] => Mux224.IN219
IR[4] => Mux224.IN220
IR[4] => Mux224.IN221
IR[4] => Mux224.IN222
IR[4] => Mux224.IN223
IR[4] => Mux224.IN224
IR[4] => Mux224.IN225
IR[4] => Mux224.IN226
IR[4] => Mux224.IN227
IR[4] => Mux224.IN228
IR[4] => Mux224.IN229
IR[4] => Mux224.IN230
IR[4] => Mux224.IN231
IR[4] => Mux224.IN232
IR[4] => Mux224.IN233
IR[4] => Mux224.IN234
IR[4] => Mux224.IN235
IR[4] => Mux224.IN236
IR[4] => Mux224.IN237
IR[4] => Mux224.IN238
IR[4] => Mux224.IN239
IR[4] => Mux224.IN240
IR[4] => Mux224.IN241
IR[4] => Mux224.IN242
IR[4] => Mux224.IN243
IR[4] => Mux224.IN244
IR[4] => Mux224.IN245
IR[4] => Mux224.IN246
IR[4] => Mux224.IN247
IR[4] => Mux224.IN248
IR[4] => Mux224.IN249
IR[4] => Mux224.IN250
IR[4] => Mux224.IN251
IR[4] => Mux224.IN252
IR[4] => Mux224.IN253
IR[4] => Mux224.IN254
IR[4] => Mux224.IN255
IR[4] => Mux224.IN256
IR[4] => Mux224.IN257
IR[4] => Mux224.IN258
IR[4] => Mux224.IN259
IR[4] => Mux225.IN37
IR[4] => Mux227.IN259
IR[4] => Mux228.IN259
IR[4] => Mux232.IN130
IR[4] => Mux233.IN259
IR[4] => Mux236.IN259
IR[4] => Mux237.IN259
IR[4] => Equal3.IN1
IR[4] => Equal4.IN2
IR[4] => Equal6.IN1
IR[4] => Equal8.IN5
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux42.IN4
IR[5] => Mux58.IN258
IR[5] => Mux59.IN153
IR[5] => Mux60.IN153
IR[5] => Mux61.IN153
IR[5] => Mux62.IN258
IR[5] => Mux64.IN195
IR[5] => Mux64.IN196
IR[5] => Mux64.IN197
IR[5] => Mux64.IN198
IR[5] => Mux64.IN199
IR[5] => Mux64.IN200
IR[5] => Mux64.IN201
IR[5] => Mux64.IN202
IR[5] => Mux64.IN203
IR[5] => Mux64.IN204
IR[5] => Mux64.IN205
IR[5] => Mux64.IN206
IR[5] => Mux64.IN207
IR[5] => Mux64.IN208
IR[5] => Mux64.IN209
IR[5] => Mux64.IN210
IR[5] => Mux64.IN211
IR[5] => Mux64.IN212
IR[5] => Mux64.IN213
IR[5] => Mux64.IN214
IR[5] => Mux64.IN215
IR[5] => Mux64.IN216
IR[5] => Mux64.IN217
IR[5] => Mux64.IN218
IR[5] => Mux64.IN219
IR[5] => Mux64.IN220
IR[5] => Mux64.IN221
IR[5] => Mux64.IN222
IR[5] => Mux64.IN223
IR[5] => Mux64.IN224
IR[5] => Mux64.IN225
IR[5] => Mux64.IN226
IR[5] => Mux64.IN227
IR[5] => Mux64.IN228
IR[5] => Mux64.IN229
IR[5] => Mux64.IN230
IR[5] => Mux64.IN231
IR[5] => Mux64.IN232
IR[5] => Mux64.IN233
IR[5] => Mux64.IN234
IR[5] => Mux64.IN235
IR[5] => Mux64.IN236
IR[5] => Mux64.IN237
IR[5] => Mux64.IN238
IR[5] => Mux64.IN239
IR[5] => Mux64.IN240
IR[5] => Mux64.IN241
IR[5] => Mux64.IN242
IR[5] => Mux64.IN243
IR[5] => Mux64.IN244
IR[5] => Mux64.IN245
IR[5] => Mux64.IN246
IR[5] => Mux64.IN247
IR[5] => Mux64.IN248
IR[5] => Mux64.IN249
IR[5] => Mux64.IN250
IR[5] => Mux64.IN251
IR[5] => Mux64.IN252
IR[5] => Mux64.IN253
IR[5] => Mux64.IN254
IR[5] => Mux64.IN255
IR[5] => Mux64.IN256
IR[5] => Mux64.IN257
IR[5] => Mux64.IN258
IR[5] => Mux65.IN195
IR[5] => Mux66.IN195
IR[5] => Mux67.IN258
IR[5] => Mux68.IN258
IR[5] => Mux69.IN257
IR[5] => Mux70.IN258
IR[5] => Mux71.IN258
IR[5] => Mux72.IN258
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux80.IN258
IR[5] => Mux81.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN258
IR[5] => Mux88.IN250
IR[5] => Mux88.IN251
IR[5] => Mux88.IN252
IR[5] => Mux88.IN253
IR[5] => Mux88.IN254
IR[5] => Mux88.IN255
IR[5] => Mux88.IN256
IR[5] => Mux88.IN257
IR[5] => Mux88.IN258
IR[5] => Mux89.IN250
IR[5] => Mux90.IN258
IR[5] => Mux91.IN258
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN28
IR[5] => Mux96.IN29
IR[5] => Mux96.IN30
IR[5] => Mux96.IN31
IR[5] => Mux96.IN32
IR[5] => Mux96.IN33
IR[5] => Mux96.IN34
IR[5] => Mux96.IN35
IR[5] => Mux96.IN36
IR[5] => Mux96.IN37
IR[5] => Mux96.IN38
IR[5] => Mux96.IN39
IR[5] => Mux96.IN40
IR[5] => Mux96.IN41
IR[5] => Mux96.IN42
IR[5] => Mux96.IN43
IR[5] => Mux96.IN44
IR[5] => Mux96.IN45
IR[5] => Mux96.IN46
IR[5] => Mux96.IN47
IR[5] => Mux96.IN48
IR[5] => Mux96.IN49
IR[5] => Mux96.IN50
IR[5] => Mux96.IN51
IR[5] => Mux96.IN52
IR[5] => Mux96.IN53
IR[5] => Mux96.IN54
IR[5] => Mux96.IN55
IR[5] => Mux96.IN56
IR[5] => Mux96.IN57
IR[5] => Mux96.IN58
IR[5] => Mux96.IN59
IR[5] => Mux96.IN60
IR[5] => Mux96.IN61
IR[5] => Mux96.IN62
IR[5] => Mux96.IN63
IR[5] => Mux96.IN64
IR[5] => Mux96.IN65
IR[5] => Mux96.IN66
IR[5] => Mux96.IN67
IR[5] => Mux96.IN68
IR[5] => Mux96.IN69
IR[5] => Mux96.IN70
IR[5] => Mux96.IN71
IR[5] => Mux96.IN72
IR[5] => Mux96.IN73
IR[5] => Mux96.IN74
IR[5] => Mux96.IN75
IR[5] => Mux96.IN76
IR[5] => Mux96.IN77
IR[5] => Mux96.IN78
IR[5] => Mux96.IN79
IR[5] => Mux96.IN80
IR[5] => Mux96.IN81
IR[5] => Mux96.IN82
IR[5] => Mux96.IN83
IR[5] => Mux96.IN84
IR[5] => Mux96.IN85
IR[5] => Mux96.IN86
IR[5] => Mux96.IN87
IR[5] => Mux96.IN88
IR[5] => Mux96.IN89
IR[5] => Mux96.IN90
IR[5] => Mux96.IN91
IR[5] => Mux96.IN92
IR[5] => Mux96.IN93
IR[5] => Mux96.IN94
IR[5] => Mux96.IN95
IR[5] => Mux96.IN96
IR[5] => Mux96.IN97
IR[5] => Mux96.IN98
IR[5] => Mux96.IN99
IR[5] => Mux96.IN100
IR[5] => Mux96.IN101
IR[5] => Mux96.IN102
IR[5] => Mux96.IN103
IR[5] => Mux96.IN104
IR[5] => Mux96.IN105
IR[5] => Mux96.IN106
IR[5] => Mux96.IN107
IR[5] => Mux96.IN108
IR[5] => Mux96.IN109
IR[5] => Mux96.IN110
IR[5] => Mux96.IN111
IR[5] => Mux96.IN112
IR[5] => Mux96.IN113
IR[5] => Mux96.IN114
IR[5] => Mux96.IN115
IR[5] => Mux96.IN116
IR[5] => Mux96.IN117
IR[5] => Mux96.IN118
IR[5] => Mux96.IN119
IR[5] => Mux96.IN120
IR[5] => Mux96.IN121
IR[5] => Mux96.IN122
IR[5] => Mux96.IN123
IR[5] => Mux96.IN124
IR[5] => Mux96.IN125
IR[5] => Mux96.IN126
IR[5] => Mux96.IN127
IR[5] => Mux96.IN128
IR[5] => Mux96.IN129
IR[5] => Mux96.IN130
IR[5] => Mux96.IN131
IR[5] => Mux96.IN132
IR[5] => Mux96.IN133
IR[5] => Mux96.IN134
IR[5] => Mux96.IN135
IR[5] => Mux96.IN136
IR[5] => Mux96.IN137
IR[5] => Mux96.IN138
IR[5] => Mux96.IN139
IR[5] => Mux96.IN140
IR[5] => Mux96.IN141
IR[5] => Mux96.IN142
IR[5] => Mux96.IN143
IR[5] => Mux96.IN144
IR[5] => Mux96.IN145
IR[5] => Mux96.IN146
IR[5] => Mux96.IN147
IR[5] => Mux96.IN148
IR[5] => Mux96.IN149
IR[5] => Mux96.IN150
IR[5] => Mux96.IN151
IR[5] => Mux96.IN152
IR[5] => Mux96.IN153
IR[5] => Mux96.IN154
IR[5] => Mux96.IN155
IR[5] => Mux96.IN156
IR[5] => Mux96.IN157
IR[5] => Mux96.IN158
IR[5] => Mux96.IN159
IR[5] => Mux96.IN160
IR[5] => Mux96.IN161
IR[5] => Mux96.IN162
IR[5] => Mux96.IN163
IR[5] => Mux96.IN164
IR[5] => Mux96.IN165
IR[5] => Mux96.IN166
IR[5] => Mux96.IN167
IR[5] => Mux96.IN168
IR[5] => Mux96.IN169
IR[5] => Mux96.IN170
IR[5] => Mux96.IN171
IR[5] => Mux96.IN172
IR[5] => Mux96.IN173
IR[5] => Mux96.IN174
IR[5] => Mux96.IN175
IR[5] => Mux96.IN176
IR[5] => Mux96.IN177
IR[5] => Mux96.IN178
IR[5] => Mux96.IN179
IR[5] => Mux96.IN180
IR[5] => Mux96.IN181
IR[5] => Mux96.IN182
IR[5] => Mux96.IN183
IR[5] => Mux96.IN184
IR[5] => Mux96.IN185
IR[5] => Mux96.IN186
IR[5] => Mux96.IN187
IR[5] => Mux96.IN188
IR[5] => Mux96.IN189
IR[5] => Mux96.IN190
IR[5] => Mux96.IN191
IR[5] => Mux96.IN192
IR[5] => Mux96.IN193
IR[5] => Mux96.IN194
IR[5] => Mux96.IN195
IR[5] => Mux96.IN196
IR[5] => Mux96.IN197
IR[5] => Mux96.IN198
IR[5] => Mux96.IN199
IR[5] => Mux96.IN200
IR[5] => Mux96.IN201
IR[5] => Mux96.IN202
IR[5] => Mux96.IN203
IR[5] => Mux96.IN204
IR[5] => Mux96.IN205
IR[5] => Mux96.IN206
IR[5] => Mux96.IN207
IR[5] => Mux96.IN208
IR[5] => Mux96.IN209
IR[5] => Mux96.IN210
IR[5] => Mux96.IN211
IR[5] => Mux96.IN212
IR[5] => Mux96.IN213
IR[5] => Mux96.IN214
IR[5] => Mux96.IN215
IR[5] => Mux96.IN216
IR[5] => Mux96.IN217
IR[5] => Mux96.IN218
IR[5] => Mux96.IN219
IR[5] => Mux96.IN220
IR[5] => Mux96.IN221
IR[5] => Mux96.IN222
IR[5] => Mux96.IN223
IR[5] => Mux96.IN224
IR[5] => Mux96.IN225
IR[5] => Mux96.IN226
IR[5] => Mux96.IN227
IR[5] => Mux96.IN228
IR[5] => Mux96.IN229
IR[5] => Mux96.IN230
IR[5] => Mux96.IN231
IR[5] => Mux96.IN232
IR[5] => Mux96.IN233
IR[5] => Mux96.IN234
IR[5] => Mux96.IN235
IR[5] => Mux96.IN236
IR[5] => Mux96.IN237
IR[5] => Mux96.IN238
IR[5] => Mux96.IN239
IR[5] => Mux96.IN240
IR[5] => Mux96.IN241
IR[5] => Mux96.IN242
IR[5] => Mux96.IN243
IR[5] => Mux96.IN244
IR[5] => Mux96.IN245
IR[5] => Mux96.IN246
IR[5] => Mux96.IN247
IR[5] => Mux96.IN248
IR[5] => Mux96.IN249
IR[5] => Mux96.IN250
IR[5] => Mux96.IN251
IR[5] => Mux96.IN252
IR[5] => Mux96.IN253
IR[5] => Mux96.IN254
IR[5] => Mux96.IN255
IR[5] => Mux96.IN256
IR[5] => Mux96.IN257
IR[5] => Mux96.IN258
IR[5] => Mux97.IN28
IR[5] => Mux98.IN28
IR[5] => Mux99.IN258
IR[5] => Mux100.IN258
IR[5] => Mux101.IN258
IR[5] => Mux102.IN258
IR[5] => Mux103.IN258
IR[5] => Mux104.IN258
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux108.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux111.IN258
IR[5] => Mux113.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux143.IN1
IR[5] => Mux143.IN2
IR[5] => Mux143.IN3
IR[5] => Mux143.IN4
IR[5] => Mux143.IN5
IR[5] => Mux143.IN6
IR[5] => Mux143.IN7
IR[5] => Mux148.IN1
IR[5] => Mux148.IN2
IR[5] => Mux148.IN3
IR[5] => Mux148.IN4
IR[5] => Mux148.IN5
IR[5] => Mux148.IN6
IR[5] => Mux148.IN7
IR[5] => Mux154.IN4
IR[5] => Mux155.IN4
IR[5] => Mux156.IN1
IR[5] => Mux156.IN2
IR[5] => Mux156.IN3
IR[5] => Mux156.IN4
IR[5] => Mux157.IN1
IR[5] => Mux158.IN1
IR[5] => Mux158.IN2
IR[5] => Mux158.IN3
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux178.IN7
IR[5] => Mux187.IN1
IR[5] => Mux187.IN2
IR[5] => Mux187.IN3
IR[5] => Mux187.IN4
IR[5] => Mux187.IN5
IR[5] => Mux187.IN6
IR[5] => Mux187.IN7
IR[5] => Mux192.IN66
IR[5] => Mux193.IN130
IR[5] => Mux194.IN130
IR[5] => Mux195.IN258
IR[5] => Mux196.IN258
IR[5] => Mux197.IN258
IR[5] => Mux198.IN130
IR[5] => Mux200.IN130
IR[5] => Mux203.IN258
IR[5] => Mux204.IN66
IR[5] => Mux205.IN258
IR[5] => Mux207.IN258
IR[5] => Mux209.IN258
IR[5] => Mux210.IN258
IR[5] => Mux211.IN258
IR[5] => Mux213.IN130
IR[5] => Mux214.IN258
IR[5] => Mux215.IN258
IR[5] => Mux217.IN258
IR[5] => Mux218.IN66
IR[5] => Mux219.IN66
IR[5] => Mux220.IN66
IR[5] => Mux221.IN66
IR[5] => Mux222.IN258
IR[5] => Mux223.IN36
IR[5] => Mux223.IN37
IR[5] => Mux223.IN38
IR[5] => Mux223.IN39
IR[5] => Mux223.IN40
IR[5] => Mux223.IN41
IR[5] => Mux223.IN42
IR[5] => Mux223.IN43
IR[5] => Mux223.IN44
IR[5] => Mux223.IN45
IR[5] => Mux223.IN46
IR[5] => Mux223.IN47
IR[5] => Mux223.IN48
IR[5] => Mux223.IN49
IR[5] => Mux223.IN50
IR[5] => Mux223.IN51
IR[5] => Mux223.IN52
IR[5] => Mux223.IN53
IR[5] => Mux223.IN54
IR[5] => Mux223.IN55
IR[5] => Mux223.IN56
IR[5] => Mux223.IN57
IR[5] => Mux223.IN58
IR[5] => Mux223.IN59
IR[5] => Mux223.IN60
IR[5] => Mux223.IN61
IR[5] => Mux223.IN62
IR[5] => Mux223.IN63
IR[5] => Mux223.IN64
IR[5] => Mux223.IN65
IR[5] => Mux223.IN66
IR[5] => Mux223.IN67
IR[5] => Mux223.IN68
IR[5] => Mux223.IN69
IR[5] => Mux223.IN70
IR[5] => Mux223.IN71
IR[5] => Mux223.IN72
IR[5] => Mux223.IN73
IR[5] => Mux223.IN74
IR[5] => Mux223.IN75
IR[5] => Mux223.IN76
IR[5] => Mux223.IN77
IR[5] => Mux223.IN78
IR[5] => Mux223.IN79
IR[5] => Mux223.IN80
IR[5] => Mux223.IN81
IR[5] => Mux223.IN82
IR[5] => Mux223.IN83
IR[5] => Mux223.IN84
IR[5] => Mux223.IN85
IR[5] => Mux223.IN86
IR[5] => Mux223.IN87
IR[5] => Mux223.IN88
IR[5] => Mux223.IN89
IR[5] => Mux223.IN90
IR[5] => Mux223.IN91
IR[5] => Mux223.IN92
IR[5] => Mux223.IN93
IR[5] => Mux223.IN94
IR[5] => Mux223.IN95
IR[5] => Mux223.IN96
IR[5] => Mux223.IN97
IR[5] => Mux223.IN98
IR[5] => Mux223.IN99
IR[5] => Mux223.IN100
IR[5] => Mux223.IN101
IR[5] => Mux223.IN102
IR[5] => Mux223.IN103
IR[5] => Mux223.IN104
IR[5] => Mux223.IN105
IR[5] => Mux223.IN106
IR[5] => Mux223.IN107
IR[5] => Mux223.IN108
IR[5] => Mux223.IN109
IR[5] => Mux223.IN110
IR[5] => Mux223.IN111
IR[5] => Mux223.IN112
IR[5] => Mux223.IN113
IR[5] => Mux223.IN114
IR[5] => Mux223.IN115
IR[5] => Mux223.IN116
IR[5] => Mux223.IN117
IR[5] => Mux223.IN118
IR[5] => Mux223.IN119
IR[5] => Mux223.IN120
IR[5] => Mux223.IN121
IR[5] => Mux223.IN122
IR[5] => Mux223.IN123
IR[5] => Mux223.IN124
IR[5] => Mux223.IN125
IR[5] => Mux223.IN126
IR[5] => Mux223.IN127
IR[5] => Mux223.IN128
IR[5] => Mux223.IN129
IR[5] => Mux223.IN130
IR[5] => Mux223.IN131
IR[5] => Mux223.IN132
IR[5] => Mux223.IN133
IR[5] => Mux223.IN134
IR[5] => Mux223.IN135
IR[5] => Mux223.IN136
IR[5] => Mux223.IN137
IR[5] => Mux223.IN138
IR[5] => Mux223.IN139
IR[5] => Mux223.IN140
IR[5] => Mux223.IN141
IR[5] => Mux223.IN142
IR[5] => Mux223.IN143
IR[5] => Mux223.IN144
IR[5] => Mux223.IN145
IR[5] => Mux223.IN146
IR[5] => Mux223.IN147
IR[5] => Mux223.IN148
IR[5] => Mux223.IN149
IR[5] => Mux223.IN150
IR[5] => Mux223.IN151
IR[5] => Mux223.IN152
IR[5] => Mux223.IN153
IR[5] => Mux223.IN154
IR[5] => Mux223.IN155
IR[5] => Mux223.IN156
IR[5] => Mux223.IN157
IR[5] => Mux223.IN158
IR[5] => Mux223.IN159
IR[5] => Mux223.IN160
IR[5] => Mux223.IN161
IR[5] => Mux223.IN162
IR[5] => Mux223.IN163
IR[5] => Mux223.IN164
IR[5] => Mux223.IN165
IR[5] => Mux223.IN166
IR[5] => Mux223.IN167
IR[5] => Mux223.IN168
IR[5] => Mux223.IN169
IR[5] => Mux223.IN170
IR[5] => Mux223.IN171
IR[5] => Mux223.IN172
IR[5] => Mux223.IN173
IR[5] => Mux223.IN174
IR[5] => Mux223.IN175
IR[5] => Mux223.IN176
IR[5] => Mux223.IN177
IR[5] => Mux223.IN178
IR[5] => Mux223.IN179
IR[5] => Mux223.IN180
IR[5] => Mux223.IN181
IR[5] => Mux223.IN182
IR[5] => Mux223.IN183
IR[5] => Mux223.IN184
IR[5] => Mux223.IN185
IR[5] => Mux223.IN186
IR[5] => Mux223.IN187
IR[5] => Mux223.IN188
IR[5] => Mux223.IN189
IR[5] => Mux223.IN190
IR[5] => Mux223.IN191
IR[5] => Mux223.IN192
IR[5] => Mux223.IN193
IR[5] => Mux223.IN194
IR[5] => Mux223.IN195
IR[5] => Mux223.IN196
IR[5] => Mux223.IN197
IR[5] => Mux223.IN198
IR[5] => Mux223.IN199
IR[5] => Mux223.IN200
IR[5] => Mux223.IN201
IR[5] => Mux223.IN202
IR[5] => Mux223.IN203
IR[5] => Mux223.IN204
IR[5] => Mux223.IN205
IR[5] => Mux223.IN206
IR[5] => Mux223.IN207
IR[5] => Mux223.IN208
IR[5] => Mux223.IN209
IR[5] => Mux223.IN210
IR[5] => Mux223.IN211
IR[5] => Mux223.IN212
IR[5] => Mux223.IN213
IR[5] => Mux223.IN214
IR[5] => Mux223.IN215
IR[5] => Mux223.IN216
IR[5] => Mux223.IN217
IR[5] => Mux223.IN218
IR[5] => Mux223.IN219
IR[5] => Mux223.IN220
IR[5] => Mux223.IN221
IR[5] => Mux223.IN222
IR[5] => Mux223.IN223
IR[5] => Mux223.IN224
IR[5] => Mux223.IN225
IR[5] => Mux223.IN226
IR[5] => Mux223.IN227
IR[5] => Mux223.IN228
IR[5] => Mux223.IN229
IR[5] => Mux223.IN230
IR[5] => Mux223.IN231
IR[5] => Mux223.IN232
IR[5] => Mux223.IN233
IR[5] => Mux223.IN234
IR[5] => Mux223.IN235
IR[5] => Mux223.IN236
IR[5] => Mux223.IN237
IR[5] => Mux223.IN238
IR[5] => Mux223.IN239
IR[5] => Mux223.IN240
IR[5] => Mux223.IN241
IR[5] => Mux223.IN242
IR[5] => Mux223.IN243
IR[5] => Mux223.IN244
IR[5] => Mux223.IN245
IR[5] => Mux223.IN246
IR[5] => Mux223.IN247
IR[5] => Mux223.IN248
IR[5] => Mux223.IN249
IR[5] => Mux223.IN250
IR[5] => Mux223.IN251
IR[5] => Mux223.IN252
IR[5] => Mux223.IN253
IR[5] => Mux223.IN254
IR[5] => Mux223.IN255
IR[5] => Mux223.IN256
IR[5] => Mux223.IN257
IR[5] => Mux223.IN258
IR[5] => Mux224.IN36
IR[5] => Mux225.IN36
IR[5] => Mux226.IN66
IR[5] => Mux227.IN258
IR[5] => Mux228.IN258
IR[5] => Mux229.IN66
IR[5] => Mux230.IN66
IR[5] => Mux233.IN258
IR[5] => Mux234.IN130
IR[5] => Mux235.IN130
IR[5] => Mux236.IN258
IR[5] => Mux237.IN258
IR[5] => Mux239.IN66
IR[5] => Mux241.IN66
IR[5] => Equal3.IN0
IR[5] => Equal4.IN1
IR[5] => Equal6.IN0
IR[5] => Equal8.IN4
IR[6] => Mux58.IN257
IR[6] => Mux59.IN152
IR[6] => Mux60.IN152
IR[6] => Mux61.IN152
IR[6] => Mux62.IN257
IR[6] => Mux63.IN65
IR[6] => Mux64.IN194
IR[6] => Mux65.IN194
IR[6] => Mux66.IN194
IR[6] => Mux67.IN257
IR[6] => Mux68.IN257
IR[6] => Mux69.IN256
IR[6] => Mux70.IN257
IR[6] => Mux71.IN257
IR[6] => Mux72.IN257
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN65
IR[6] => Mux80.IN257
IR[6] => Mux81.IN257
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN257
IR[6] => Mux88.IN249
IR[6] => Mux89.IN249
IR[6] => Mux90.IN257
IR[6] => Mux91.IN257
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN27
IR[6] => Mux97.IN27
IR[6] => Mux98.IN27
IR[6] => Mux99.IN257
IR[6] => Mux100.IN257
IR[6] => Mux101.IN257
IR[6] => Mux102.IN257
IR[6] => Mux103.IN257
IR[6] => Mux104.IN257
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN65
IR[6] => Mux108.IN257
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN257
IR[6] => Mux112.IN33
IR[6] => Mux113.IN257
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux118.IN33
IR[6] => Mux119.IN33
IR[6] => Mux120.IN33
IR[6] => Mux121.IN33
IR[6] => Mux122.IN33
IR[6] => Mux123.IN33
IR[6] => Mux124.IN33
IR[6] => Mux125.IN33
IR[6] => Mux126.IN33
IR[6] => Mux127.IN33
IR[6] => Mux128.IN33
IR[6] => Mux129.IN33
IR[6] => Mux130.IN33
IR[6] => Mux192.IN65
IR[6] => Mux193.IN129
IR[6] => Mux194.IN129
IR[6] => Mux195.IN257
IR[6] => Mux196.IN257
IR[6] => Mux197.IN257
IR[6] => Mux198.IN129
IR[6] => Mux199.IN33
IR[6] => Mux200.IN129
IR[6] => Mux201.IN65
IR[6] => Mux202.IN65
IR[6] => Mux203.IN257
IR[6] => Mux204.IN65
IR[6] => Mux205.IN257
IR[6] => Mux206.IN65
IR[6] => Mux207.IN257
IR[6] => Mux208.IN65
IR[6] => Mux209.IN257
IR[6] => Mux210.IN257
IR[6] => Mux211.IN257
IR[6] => Mux212.IN65
IR[6] => Mux213.IN129
IR[6] => Mux214.IN257
IR[6] => Mux215.IN257
IR[6] => Mux216.IN65
IR[6] => Mux217.IN257
IR[6] => Mux218.IN65
IR[6] => Mux219.IN65
IR[6] => Mux220.IN65
IR[6] => Mux221.IN65
IR[6] => Mux222.IN257
IR[6] => Mux223.IN35
IR[6] => Mux224.IN35
IR[6] => Mux225.IN35
IR[6] => Mux226.IN65
IR[6] => Mux227.IN257
IR[6] => Mux228.IN257
IR[6] => Mux229.IN65
IR[6] => Mux230.IN65
IR[6] => Mux231.IN33
IR[6] => Mux232.IN129
IR[6] => Mux233.IN257
IR[6] => Mux234.IN129
IR[6] => Mux235.IN129
IR[6] => Mux236.IN257
IR[6] => Mux237.IN257
IR[6] => Mux238.IN33
IR[6] => Mux239.IN65
IR[6] => Mux240.IN33
IR[6] => Mux241.IN65
IR[6] => Equal6.IN4
IR[6] => Equal8.IN1
IR[7] => Mux58.IN256
IR[7] => Mux59.IN151
IR[7] => Mux60.IN151
IR[7] => Mux61.IN151
IR[7] => Mux62.IN256
IR[7] => Mux63.IN64
IR[7] => Mux64.IN193
IR[7] => Mux65.IN193
IR[7] => Mux66.IN193
IR[7] => Mux67.IN256
IR[7] => Mux68.IN256
IR[7] => Mux69.IN255
IR[7] => Mux70.IN256
IR[7] => Mux71.IN256
IR[7] => Mux72.IN256
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN64
IR[7] => Mux80.IN256
IR[7] => Mux81.IN256
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN256
IR[7] => Mux88.IN248
IR[7] => Mux89.IN248
IR[7] => Mux90.IN256
IR[7] => Mux91.IN256
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN26
IR[7] => Mux97.IN26
IR[7] => Mux98.IN26
IR[7] => Mux99.IN256
IR[7] => Mux100.IN256
IR[7] => Mux101.IN256
IR[7] => Mux102.IN256
IR[7] => Mux103.IN256
IR[7] => Mux104.IN256
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN64
IR[7] => Mux108.IN256
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN256
IR[7] => Mux112.IN32
IR[7] => Mux113.IN256
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux118.IN32
IR[7] => Mux119.IN32
IR[7] => Mux120.IN32
IR[7] => Mux121.IN32
IR[7] => Mux122.IN32
IR[7] => Mux123.IN32
IR[7] => Mux124.IN32
IR[7] => Mux125.IN32
IR[7] => Mux126.IN32
IR[7] => Mux127.IN32
IR[7] => Mux128.IN32
IR[7] => Mux129.IN32
IR[7] => Mux130.IN32
IR[7] => Mux192.IN64
IR[7] => Mux193.IN128
IR[7] => Mux194.IN128
IR[7] => Mux195.IN256
IR[7] => Mux196.IN256
IR[7] => Mux197.IN256
IR[7] => Mux198.IN128
IR[7] => Mux199.IN32
IR[7] => Mux200.IN128
IR[7] => Mux201.IN64
IR[7] => Mux202.IN64
IR[7] => Mux203.IN256
IR[7] => Mux204.IN64
IR[7] => Mux205.IN256
IR[7] => Mux206.IN64
IR[7] => Mux207.IN256
IR[7] => Mux208.IN64
IR[7] => Mux209.IN256
IR[7] => Mux210.IN256
IR[7] => Mux211.IN256
IR[7] => Mux212.IN64
IR[7] => Mux213.IN128
IR[7] => Mux214.IN256
IR[7] => Mux215.IN256
IR[7] => Mux216.IN64
IR[7] => Mux217.IN256
IR[7] => Mux218.IN64
IR[7] => Mux219.IN64
IR[7] => Mux220.IN64
IR[7] => Mux221.IN64
IR[7] => Mux222.IN256
IR[7] => Mux223.IN34
IR[7] => Mux224.IN34
IR[7] => Mux225.IN34
IR[7] => Mux226.IN64
IR[7] => Mux227.IN256
IR[7] => Mux228.IN256
IR[7] => Mux229.IN64
IR[7] => Mux230.IN64
IR[7] => Mux231.IN32
IR[7] => Mux232.IN128
IR[7] => Mux233.IN256
IR[7] => Mux234.IN128
IR[7] => Mux235.IN128
IR[7] => Mux236.IN256
IR[7] => Mux237.IN256
IR[7] => Mux238.IN32
IR[7] => Mux239.IN64
IR[7] => Mux240.IN32
IR[7] => Mux241.IN64
IR[7] => Equal6.IN3
IR[7] => Equal8.IN0
ISet[0] => Mux242.IN5
ISet[0] => Mux243.IN5
ISet[0] => Mux244.IN5
ISet[0] => Mux245.IN5
ISet[0] => Mux246.IN5
ISet[0] => Mux247.IN5
ISet[0] => Mux248.IN5
ISet[0] => Mux249.IN5
ISet[0] => Mux250.IN5
ISet[0] => Mux251.IN5
ISet[0] => Mux252.IN5
ISet[0] => Mux253.IN5
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[0] => Mux280.IN5
ISet[0] => Mux281.IN5
ISet[0] => Mux282.IN5
ISet[0] => Mux283.IN5
ISet[0] => Mux284.IN5
ISet[0] => Mux285.IN5
ISet[0] => Mux286.IN5
ISet[0] => Mux287.IN5
ISet[0] => Mux288.IN5
ISet[0] => Mux289.IN5
ISet[0] => Mux290.IN5
ISet[0] => Mux291.IN5
ISet[0] => Mux292.IN5
ISet[0] => Mux293.IN5
ISet[0] => Mux294.IN5
ISet[0] => Mux295.IN5
ISet[0] => Mux296.IN5
ISet[0] => Mux297.IN5
ISet[0] => Mux298.IN5
ISet[0] => Mux299.IN5
ISet[0] => Mux300.IN5
ISet[0] => Equal9.IN1
ISet[1] => Mux242.IN4
ISet[1] => Mux243.IN4
ISet[1] => Mux244.IN4
ISet[1] => Mux245.IN4
ISet[1] => Mux246.IN4
ISet[1] => Mux247.IN4
ISet[1] => Mux248.IN4
ISet[1] => Mux249.IN4
ISet[1] => Mux250.IN4
ISet[1] => Mux251.IN4
ISet[1] => Mux252.IN4
ISet[1] => Mux253.IN4
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Mux280.IN4
ISet[1] => Mux281.IN4
ISet[1] => Mux282.IN4
ISet[1] => Mux283.IN4
ISet[1] => Mux284.IN4
ISet[1] => Mux285.IN4
ISet[1] => Mux286.IN4
ISet[1] => Mux287.IN4
ISet[1] => Mux288.IN4
ISet[1] => Mux289.IN4
ISet[1] => Mux290.IN4
ISet[1] => Mux291.IN4
ISet[1] => Mux292.IN4
ISet[1] => Mux293.IN4
ISet[1] => Mux294.IN4
ISet[1] => Mux295.IN4
ISet[1] => Mux296.IN4
ISet[1] => Mux297.IN4
ISet[1] => Mux298.IN4
ISet[1] => Mux299.IN4
ISet[1] => Mux300.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
ISet[1] => Equal9.IN0
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN10
MCycle[0] => Mux31.IN10
MCycle[0] => Mux32.IN9
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN9
MCycle[0] => Mux36.IN10
MCycle[0] => Mux37.IN5
MCycle[0] => Mux38.IN5
MCycle[0] => Mux39.IN5
MCycle[0] => Mux40.IN10
MCycle[0] => Mux41.IN10
MCycle[0] => Mux43.IN10
MCycle[0] => Mux44.IN10
MCycle[0] => Mux45.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux116.IN10
MCycle[0] => Mux117.IN10
MCycle[0] => Mux133.IN10
MCycle[0] => Mux134.IN10
MCycle[0] => Mux135.IN10
MCycle[0] => Mux136.IN10
MCycle[0] => Mux137.IN10
MCycle[0] => Mux138.IN10
MCycle[0] => Mux139.IN10
MCycle[0] => Mux140.IN10
MCycle[0] => Mux141.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN10
MCycle[0] => Mux151.IN10
MCycle[0] => Mux152.IN10
MCycle[0] => Mux153.IN10
MCycle[0] => Mux161.IN10
MCycle[0] => Mux162.IN10
MCycle[0] => Mux163.IN10
MCycle[0] => Mux164.IN10
MCycle[0] => Mux165.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux169.IN5
MCycle[0] => Mux170.IN10
MCycle[0] => Mux171.IN10
MCycle[0] => Mux172.IN10
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN5
MCycle[0] => Mux182.IN10
MCycle[0] => Mux183.IN10
MCycle[0] => Mux184.IN10
MCycle[0] => Mux185.IN10
MCycle[0] => Mux186.IN10
MCycle[0] => Mux187.IN10
MCycle[0] => Mux188.IN10
MCycle[0] => Mux189.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Equal0.IN2
MCycle[0] => Equal1.IN1
MCycle[0] => Equal5.IN0
MCycle[0] => Equal7.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN9
MCycle[1] => Mux31.IN9
MCycle[1] => Mux32.IN8
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN8
MCycle[1] => Mux36.IN9
MCycle[1] => Mux40.IN9
MCycle[1] => Mux41.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux44.IN9
MCycle[1] => Mux45.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux116.IN9
MCycle[1] => Mux117.IN9
MCycle[1] => Mux131.IN5
MCycle[1] => Mux132.IN5
MCycle[1] => Mux133.IN9
MCycle[1] => Mux134.IN9
MCycle[1] => Mux135.IN9
MCycle[1] => Mux136.IN9
MCycle[1] => Mux137.IN9
MCycle[1] => Mux138.IN9
MCycle[1] => Mux139.IN9
MCycle[1] => Mux140.IN9
MCycle[1] => Mux141.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN9
MCycle[1] => Mux151.IN9
MCycle[1] => Mux152.IN9
MCycle[1] => Mux153.IN9
MCycle[1] => Mux158.IN5
MCycle[1] => Mux159.IN5
MCycle[1] => Mux160.IN5
MCycle[1] => Mux161.IN9
MCycle[1] => Mux162.IN9
MCycle[1] => Mux163.IN9
MCycle[1] => Mux164.IN9
MCycle[1] => Mux165.IN9
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN5
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN9
MCycle[1] => Mux172.IN9
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux182.IN9
MCycle[1] => Mux183.IN9
MCycle[1] => Mux184.IN9
MCycle[1] => Mux185.IN9
MCycle[1] => Mux186.IN9
MCycle[1] => Mux187.IN9
MCycle[1] => Mux188.IN9
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN5
MCycle[1] => Mux191.IN9
MCycle[1] => Equal0.IN1
MCycle[1] => Equal1.IN2
MCycle[1] => Equal5.IN2
MCycle[1] => Equal7.IN1
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN8
MCycle[2] => Mux31.IN8
MCycle[2] => Mux32.IN7
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN7
MCycle[2] => Mux36.IN8
MCycle[2] => Mux37.IN4
MCycle[2] => Mux38.IN4
MCycle[2] => Mux39.IN4
MCycle[2] => Mux40.IN8
MCycle[2] => Mux41.IN8
MCycle[2] => Mux43.IN8
MCycle[2] => Mux44.IN8
MCycle[2] => Mux45.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux116.IN8
MCycle[2] => Mux117.IN8
MCycle[2] => Mux131.IN4
MCycle[2] => Mux132.IN4
MCycle[2] => Mux133.IN8
MCycle[2] => Mux134.IN8
MCycle[2] => Mux135.IN8
MCycle[2] => Mux136.IN8
MCycle[2] => Mux137.IN8
MCycle[2] => Mux138.IN8
MCycle[2] => Mux139.IN8
MCycle[2] => Mux140.IN8
MCycle[2] => Mux141.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN8
MCycle[2] => Mux151.IN8
MCycle[2] => Mux152.IN8
MCycle[2] => Mux153.IN8
MCycle[2] => Mux158.IN4
MCycle[2] => Mux159.IN4
MCycle[2] => Mux160.IN4
MCycle[2] => Mux161.IN8
MCycle[2] => Mux162.IN8
MCycle[2] => Mux163.IN8
MCycle[2] => Mux164.IN8
MCycle[2] => Mux165.IN8
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN4
MCycle[2] => Mux169.IN4
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN8
MCycle[2] => Mux172.IN8
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN4
MCycle[2] => Mux182.IN8
MCycle[2] => Mux183.IN8
MCycle[2] => Mux184.IN8
MCycle[2] => Mux185.IN8
MCycle[2] => Mux186.IN8
MCycle[2] => Mux187.IN8
MCycle[2] => Mux188.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN4
MCycle[2] => Mux191.IN8
MCycle[2] => Equal0.IN0
MCycle[2] => Equal1.IN0
MCycle[2] => Equal5.IN1
MCycle[2] => Equal7.IN0
F[0] => Mux32.IN10
F[0] => Mux42.IN10
F[0] => Mux42.IN1
F[0] => Mux34.IN7
F[1] => ~NO_FANOUT~
F[2] => Mux42.IN9
F[2] => Mux42.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux35.IN10
F[6] => Mux42.IN8
F[6] => Mux42.IN0
F[6] => Mux36.IN7
F[7] => Mux42.IN7
F[7] => Mux42.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => LDZ.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux69.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => LDZ.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
XY_State[0] => Equal2.IN1
XY_State[1] => Equal2.IN0
MCycles[0] <= Mux254.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux253.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux252.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= Mux299.DB_MAX_OUTPUT_PORT_TYPE
Prefix[1] <= Mux298.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC <= Inc_PC.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux270.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux251.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux250.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux249.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux248.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux247.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux280.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux279.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux278.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux291.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux297.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= Mux292.DB_MAX_OUTPUT_PORT_TYPE
JumpXY <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux295.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux296.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux269.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux246.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRS <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
I_DJNZ <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
I_CPL <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[0] <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[1] <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux289.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= NoRead.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
XYbit_undoc <= Mux300.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_main:u_main|T80s:u_cpu|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
WZ[0] => ~NO_FANOUT~
WZ[1] => ~NO_FANOUT~
WZ[2] => ~NO_FANOUT~
WZ[3] => ~NO_FANOUT~
WZ[4] => ~NO_FANOUT~
WZ[5] => ~NO_FANOUT~
WZ[6] => ~NO_FANOUT~
WZ[7] => ~NO_FANOUT~
WZ[8] => ~NO_FANOUT~
WZ[9] => ~NO_FANOUT~
WZ[10] => ~NO_FANOUT~
WZ[11] => F_Out.DATAB
WZ[12] => ~NO_FANOUT~
WZ[13] => F_Out.DATAB
WZ[14] => ~NO_FANOUT~
WZ[15] => ~NO_FANOUT~
XY_State[0] => Equal6.IN1
XY_State[1] => Equal6.IN0
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal8.IN1
ISet[1] => Equal8.IN0
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add3.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add5.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add3.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add5.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add3.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add5.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add5.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add5.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add5.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add5.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_1.IN1
F_In[0] => process_1.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_1.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_main:u_main|T80s:u_cpu|T80:u0|T80_Reg:Regs
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
DOR[0] <= RegsL[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[1] <= RegsL[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[2] <= RegsL[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[3] <= RegsL[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[4] <= RegsL[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[5] <= RegsL[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[6] <= RegsL[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[7] <= RegsL[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[8] <= RegsH[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[9] <= RegsH[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[10] <= RegsH[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[11] <= RegsH[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[12] <= RegsH[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[13] <= RegsH[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[14] <= RegsH[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[15] <= RegsH[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[16] <= RegsL[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[17] <= RegsL[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[18] <= RegsL[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[19] <= RegsL[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[20] <= RegsL[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[21] <= RegsL[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[22] <= RegsL[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[23] <= RegsL[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[24] <= RegsH[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[25] <= RegsH[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[26] <= RegsH[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[27] <= RegsH[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[28] <= RegsH[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[29] <= RegsH[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[30] <= RegsH[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[31] <= RegsH[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[32] <= RegsL[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[33] <= RegsL[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[34] <= RegsL[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[35] <= RegsL[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[36] <= RegsL[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[37] <= RegsL[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[38] <= RegsL[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[39] <= RegsL[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[40] <= RegsH[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[41] <= RegsH[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[42] <= RegsH[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[43] <= RegsH[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[44] <= RegsH[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[45] <= RegsH[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[46] <= RegsH[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[47] <= RegsH[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[48] <= RegsL[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[49] <= RegsL[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[50] <= RegsL[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[51] <= RegsL[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[52] <= RegsL[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[53] <= RegsL[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[54] <= RegsL[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[55] <= RegsL[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[56] <= RegsH[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[57] <= RegsH[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[58] <= RegsH[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[59] <= RegsH[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[60] <= RegsH[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[61] <= RegsH[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[62] <= RegsH[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[63] <= RegsH[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[64] <= RegsL[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[65] <= RegsL[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[66] <= RegsL[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[67] <= RegsL[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[68] <= RegsL[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[69] <= RegsL[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[70] <= RegsL[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[71] <= RegsL[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[72] <= RegsH[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[73] <= RegsH[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[74] <= RegsH[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[75] <= RegsH[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[76] <= RegsH[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[77] <= RegsH[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[78] <= RegsH[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[79] <= RegsH[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[80] <= RegsL[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[81] <= RegsL[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[82] <= RegsL[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[83] <= RegsL[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[84] <= RegsL[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[85] <= RegsL[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[86] <= RegsL[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[87] <= RegsL[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[88] <= RegsH[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[89] <= RegsH[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[90] <= RegsH[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[91] <= RegsH[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[92] <= RegsH[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[93] <= RegsH[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[94] <= RegsH[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[95] <= RegsH[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[96] <= RegsL[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[97] <= RegsL[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[98] <= RegsL[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[99] <= RegsL[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[100] <= RegsL[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[101] <= RegsL[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[102] <= RegsL[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[103] <= RegsL[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[104] <= RegsH[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[105] <= RegsH[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[106] <= RegsH[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[107] <= RegsH[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[108] <= RegsH[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[109] <= RegsH[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[110] <= RegsH[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[111] <= RegsH[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[112] <= RegsL[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[113] <= RegsL[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[114] <= RegsL[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[115] <= RegsL[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[116] <= RegsL[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[117] <= RegsL[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[118] <= RegsL[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[119] <= RegsL[7][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[120] <= RegsH[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[121] <= RegsH[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[122] <= RegsH[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[123] <= RegsH[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[124] <= RegsH[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[125] <= RegsH[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[126] <= RegsH[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[127] <= RegsH[7][7].DB_MAX_OUTPUT_PORT_TYPE
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIR[0] => RegsL.DATAB
DIR[1] => RegsL.DATAB
DIR[2] => RegsL.DATAB
DIR[3] => RegsL.DATAB
DIR[4] => RegsL.DATAB
DIR[5] => RegsL.DATAB
DIR[6] => RegsL.DATAB
DIR[7] => RegsL.DATAB
DIR[8] => RegsH.DATAB
DIR[9] => RegsH.DATAB
DIR[10] => RegsH.DATAB
DIR[11] => RegsH.DATAB
DIR[12] => RegsH.DATAB
DIR[13] => RegsH.DATAB
DIR[14] => RegsH.DATAB
DIR[15] => RegsH.DATAB
DIR[16] => RegsL.DATAB
DIR[17] => RegsL.DATAB
DIR[18] => RegsL.DATAB
DIR[19] => RegsL.DATAB
DIR[20] => RegsL.DATAB
DIR[21] => RegsL.DATAB
DIR[22] => RegsL.DATAB
DIR[23] => RegsL.DATAB
DIR[24] => RegsH.DATAB
DIR[25] => RegsH.DATAB
DIR[26] => RegsH.DATAB
DIR[27] => RegsH.DATAB
DIR[28] => RegsH.DATAB
DIR[29] => RegsH.DATAB
DIR[30] => RegsH.DATAB
DIR[31] => RegsH.DATAB
DIR[32] => RegsL.DATAB
DIR[33] => RegsL.DATAB
DIR[34] => RegsL.DATAB
DIR[35] => RegsL.DATAB
DIR[36] => RegsL.DATAB
DIR[37] => RegsL.DATAB
DIR[38] => RegsL.DATAB
DIR[39] => RegsL.DATAB
DIR[40] => RegsH.DATAB
DIR[41] => RegsH.DATAB
DIR[42] => RegsH.DATAB
DIR[43] => RegsH.DATAB
DIR[44] => RegsH.DATAB
DIR[45] => RegsH.DATAB
DIR[46] => RegsH.DATAB
DIR[47] => RegsH.DATAB
DIR[48] => RegsL.DATAB
DIR[49] => RegsL.DATAB
DIR[50] => RegsL.DATAB
DIR[51] => RegsL.DATAB
DIR[52] => RegsL.DATAB
DIR[53] => RegsL.DATAB
DIR[54] => RegsL.DATAB
DIR[55] => RegsL.DATAB
DIR[56] => RegsH.DATAB
DIR[57] => RegsH.DATAB
DIR[58] => RegsH.DATAB
DIR[59] => RegsH.DATAB
DIR[60] => RegsH.DATAB
DIR[61] => RegsH.DATAB
DIR[62] => RegsH.DATAB
DIR[63] => RegsH.DATAB
DIR[64] => RegsL.DATAB
DIR[65] => RegsL.DATAB
DIR[66] => RegsL.DATAB
DIR[67] => RegsL.DATAB
DIR[68] => RegsL.DATAB
DIR[69] => RegsL.DATAB
DIR[70] => RegsL.DATAB
DIR[71] => RegsL.DATAB
DIR[72] => RegsH.DATAB
DIR[73] => RegsH.DATAB
DIR[74] => RegsH.DATAB
DIR[75] => RegsH.DATAB
DIR[76] => RegsH.DATAB
DIR[77] => RegsH.DATAB
DIR[78] => RegsH.DATAB
DIR[79] => RegsH.DATAB
DIR[80] => RegsL.DATAB
DIR[81] => RegsL.DATAB
DIR[82] => RegsL.DATAB
DIR[83] => RegsL.DATAB
DIR[84] => RegsL.DATAB
DIR[85] => RegsL.DATAB
DIR[86] => RegsL.DATAB
DIR[87] => RegsL.DATAB
DIR[88] => RegsH.DATAB
DIR[89] => RegsH.DATAB
DIR[90] => RegsH.DATAB
DIR[91] => RegsH.DATAB
DIR[92] => RegsH.DATAB
DIR[93] => RegsH.DATAB
DIR[94] => RegsH.DATAB
DIR[95] => RegsH.DATAB
DIR[96] => RegsL.DATAB
DIR[97] => RegsL.DATAB
DIR[98] => RegsL.DATAB
DIR[99] => RegsL.DATAB
DIR[100] => RegsL.DATAB
DIR[101] => RegsL.DATAB
DIR[102] => RegsL.DATAB
DIR[103] => RegsL.DATAB
DIR[104] => RegsH.DATAB
DIR[105] => RegsH.DATAB
DIR[106] => RegsH.DATAB
DIR[107] => RegsH.DATAB
DIR[108] => RegsH.DATAB
DIR[109] => RegsH.DATAB
DIR[110] => RegsH.DATAB
DIR[111] => RegsH.DATAB
DIR[112] => RegsL.DATAB
DIR[113] => RegsL.DATAB
DIR[114] => RegsL.DATAB
DIR[115] => RegsL.DATAB
DIR[116] => RegsL.DATAB
DIR[117] => RegsL.DATAB
DIR[118] => RegsL.DATAB
DIR[119] => RegsL.DATAB
DIR[120] => RegsH.DATAB
DIR[121] => RegsH.DATAB
DIR[122] => RegsH.DATAB
DIR[123] => RegsH.DATAB
DIR[124] => RegsH.DATAB
DIR[125] => RegsH.DATAB
DIR[126] => RegsH.DATAB
DIR[127] => RegsH.DATAB


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound
clk => clk.IN5
cen3 => cen3.IN2
cen1p5 => cen1p5.IN2
rst => int_n.OUTPUTSELECT
rst => reset_n.IN0
rst => cs_wait.OUTPUTSELECT
rst => cs_wait.OUTPUTSELECT
rst => latch1.OUTPUTSELECT
rst => latch1.OUTPUTSELECT
rst => latch1.OUTPUTSELECT
rst => latch1.OUTPUTSELECT
rst => latch1.OUTPUTSELECT
rst => latch1.OUTPUTSELECT
rst => latch1.OUTPUTSELECT
rst => latch1.OUTPUTSELECT
rst => latch0.OUTPUTSELECT
rst => latch0.OUTPUTSELECT
rst => latch0.OUTPUTSELECT
rst => latch0.OUTPUTSELECT
rst => latch0.OUTPUTSELECT
rst => latch0.OUTPUTSELECT
rst => latch0.OUTPUTSELECT
rst => latch0.OUTPUTSELECT
sres_b => reset_n.IN1
main_dout[0] => latch1.DATAB
main_dout[0] => latch0.DATAB
main_dout[1] => latch1.DATAB
main_dout[1] => latch0.DATAB
main_dout[2] => latch1.DATAB
main_dout[2] => latch0.DATAB
main_dout[3] => latch1.DATAB
main_dout[3] => latch0.DATAB
main_dout[4] => latch1.DATAB
main_dout[4] => latch0.DATAB
main_dout[5] => latch1.DATAB
main_dout[5] => latch0.DATAB
main_dout[6] => latch1.DATAB
main_dout[6] => latch0.DATAB
main_dout[7] => latch1.DATAB
main_dout[7] => latch0.DATAB
main_latch0_cs => latch0.OUTPUTSELECT
main_latch0_cs => latch0.OUTPUTSELECT
main_latch0_cs => latch0.OUTPUTSELECT
main_latch0_cs => latch0.OUTPUTSELECT
main_latch0_cs => latch0.OUTPUTSELECT
main_latch0_cs => latch0.OUTPUTSELECT
main_latch0_cs => latch0.OUTPUTSELECT
main_latch0_cs => latch0.OUTPUTSELECT
main_latch1_cs => latch1.OUTPUTSELECT
main_latch1_cs => latch1.OUTPUTSELECT
main_latch1_cs => latch1.OUTPUTSELECT
main_latch1_cs => latch1.OUTPUTSELECT
main_latch1_cs => latch1.OUTPUTSELECT
main_latch1_cs => latch1.OUTPUTSELECT
main_latch1_cs => latch1.OUTPUTSELECT
main_latch1_cs => latch1.OUTPUTSELECT
snd_int => snd_int_edge.IN1
snd_int => snd_int_last.DATAIN
rom_cs <= rom_cs.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[11] <= T80s:u_cpu.A
rom_addr[12] <= T80s:u_cpu.A
rom_addr[13] <= T80s:u_cpu.A
rom_addr[14] <= T80s:u_cpu.A
rom_data[0] => Selector7.IN7
rom_data[1] => Selector6.IN7
rom_data[2] => Selector5.IN7
rom_data[3] => Selector4.IN7
rom_data[4] => Selector3.IN7
rom_data[5] => Selector2.IN7
rom_data[6] => Selector1.IN7
rom_data[7] => Selector0.IN7
rom_ok => rom_ok.IN1
snd[0] <= snd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[1] <= snd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[2] <= snd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[3] <= snd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[4] <= snd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[5] <= snd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[6] <= snd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[7] <= snd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[8] <= snd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jtframe_z80wait:u_wait
rst_n => rom_free.ACLR
rst_n => wait_n~reg0.PRESET
rst_n => last_rom_cs.ENA
clk => last_rom_cs.CLK
clk => rom_free.CLK
clk => wait_n~reg0.CLK
cpu_cen => ~NO_FANOUT~
dev_busy[0] => always1.IN1
rom_cs => rom_cs_posedge.IN1
rom_cs => bad_rom.IN0
rom_cs => last_rom_cs.DATAIN
rom_ok => rom_clr.IN1
rom_ok => bad_rom.IN1
wait_n <= wait_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jtgng_ram:u_ram
clk => mem.we_a.CLK
clk => mem.waddr_a[10].CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => mem.CLK0
cen => always0.IN0
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
data[4] => mem.data_a[4].DATAIN
data[4] => mem.DATAIN4
data[5] => mem.data_a[5].DATAIN
data[5] => mem.DATAIN5
data[6] => mem.data_a[6].DATAIN
data[6] => mem.DATAIN6
data[7] => mem.data_a[7].DATAIN
data[7] => mem.DATAIN7
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9
addr[10] => mem.waddr_a[10].DATAIN
addr[10] => mem.WADDR10
addr[10] => mem.RADDR10
we => always0.IN1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|T80s:u_cpu
RESET_n => T80:u0.RESET_n
RESET_n => DI_Reg[0].ACLR
RESET_n => DI_Reg[1].ACLR
RESET_n => DI_Reg[2].ACLR
RESET_n => DI_Reg[3].ACLR
RESET_n => DI_Reg[4].ACLR
RESET_n => DI_Reg[5].ACLR
RESET_n => DI_Reg[6].ACLR
RESET_n => DI_Reg[7].ACLR
RESET_n => MREQ_n~reg0.PRESET
RESET_n => IORQ_n~reg0.PRESET
RESET_n => WR_n~reg0.PRESET
RESET_n => RD_n~reg0.PRESET
CLK => T80:u0.CLK_n
CLK => DI_Reg[0].CLK
CLK => DI_Reg[1].CLK
CLK => DI_Reg[2].CLK
CLK => DI_Reg[3].CLK
CLK => DI_Reg[4].CLK
CLK => DI_Reg[5].CLK
CLK => DI_Reg[6].CLK
CLK => DI_Reg[7].CLK
CLK => MREQ_n~reg0.CLK
CLK => IORQ_n~reg0.CLK
CLK => WR_n~reg0.CLK
CLK => RD_n~reg0.CLK
CEN => T80:u0.CEN
CEN => DI_Reg[0].ENA
CEN => RD_n~reg0.ENA
CEN => WR_n~reg0.ENA
CEN => IORQ_n~reg0.ENA
CEN => MREQ_n~reg0.ENA
CEN => DI_Reg[7].ENA
CEN => DI_Reg[6].ENA
CEN => DI_Reg[5].ENA
CEN => DI_Reg[4].ENA
CEN => DI_Reg[3].ENA
CEN => DI_Reg[2].ENA
CEN => DI_Reg[1].ENA
WAIT_n => process_0.IN1
WAIT_n => T80:u0.WAIT_n
WAIT_n => process_0.IN1
INT_n => T80:u0.INT_n
NMI_n => T80:u0.NMI_n
BUSRQ_n => T80:u0.BUSRQ_n
M1_n <= T80:u0.M1_n
MREQ_n <= MREQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ_n <= IORQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_n <= RD_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR_n <= WR_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFSH_n <= T80:u0.RFSH_n
HALT_n <= T80:u0.HALT_n
BUSAK_n <= T80:u0.BUSAK_n
OUT0 => T80:u0.out0
A[0] <= T80:u0.A[0]
A[1] <= T80:u0.A[1]
A[2] <= T80:u0.A[2]
A[3] <= T80:u0.A[3]
A[4] <= T80:u0.A[4]
A[5] <= T80:u0.A[5]
A[6] <= T80:u0.A[6]
A[7] <= T80:u0.A[7]
A[8] <= T80:u0.A[8]
A[9] <= T80:u0.A[9]
A[10] <= T80:u0.A[10]
A[11] <= T80:u0.A[11]
A[12] <= T80:u0.A[12]
A[13] <= T80:u0.A[13]
A[14] <= T80:u0.A[14]
A[15] <= T80:u0.A[15]
DI[0] => DI_Reg.DATAB
DI[0] => T80:u0.DInst[0]
DI[1] => DI_Reg.DATAB
DI[1] => T80:u0.DInst[1]
DI[2] => DI_Reg.DATAB
DI[2] => T80:u0.DInst[2]
DI[3] => DI_Reg.DATAB
DI[3] => T80:u0.DInst[3]
DI[4] => DI_Reg.DATAB
DI[4] => T80:u0.DInst[4]
DI[5] => DI_Reg.DATAB
DI[5] => T80:u0.DInst[5]
DI[6] => DI_Reg.DATAB
DI[6] => T80:u0.DInst[6]
DI[7] => DI_Reg.DATAB
DI[7] => T80:u0.DInst[7]
DO[0] <= T80:u0.DO[0]
DO[1] <= T80:u0.DO[1]
DO[2] <= T80:u0.DO[2]
DO[3] <= T80:u0.DO[3]
DO[4] <= T80:u0.DO[4]
DO[5] <= T80:u0.DO[5]
DO[6] <= T80:u0.DO[6]
DO[7] <= T80:u0.DO[7]


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|T80s:u_cpu|T80:u0
RESET_n => I_RXDD.ACLR
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => SP[0].PRESET
RESET_n => SP[1].PRESET
RESET_n => SP[2].PRESET
RESET_n => SP[3].PRESET
RESET_n => SP[4].PRESET
RESET_n => SP[5].PRESET
RESET_n => SP[6].PRESET
RESET_n => SP[7].PRESET
RESET_n => SP[8].PRESET
RESET_n => SP[9].PRESET
RESET_n => SP[10].PRESET
RESET_n => SP[11].PRESET
RESET_n => SP[12].PRESET
RESET_n => SP[13].PRESET
RESET_n => SP[14].PRESET
RESET_n => SP[15].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => F[0].PRESET
RESET_n => F[1].PRESET
RESET_n => F[2].PRESET
RESET_n => F[3].PRESET
RESET_n => F[4].PRESET
RESET_n => F[5].PRESET
RESET_n => F[6].PRESET
RESET_n => F[7].PRESET
RESET_n => ACC[0].PRESET
RESET_n => ACC[1].PRESET
RESET_n => ACC[2].PRESET
RESET_n => ACC[3].PRESET
RESET_n => ACC[4].PRESET
RESET_n => ACC[5].PRESET
RESET_n => ACC[6].PRESET
RESET_n => ACC[7].PRESET
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => WZ[0].ACLR
RESET_n => WZ[1].ACLR
RESET_n => WZ[2].ACLR
RESET_n => WZ[3].ACLR
RESET_n => WZ[4].ACLR
RESET_n => WZ[5].ACLR
RESET_n => WZ[6].ACLR
RESET_n => WZ[7].ACLR
RESET_n => WZ[8].ACLR
RESET_n => WZ[9].ACLR
RESET_n => WZ[10].ACLR
RESET_n => WZ[11].ACLR
RESET_n => WZ[12].ACLR
RESET_n => WZ[13].ACLR
RESET_n => WZ[14].ACLR
RESET_n => WZ[15].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => NMI_s.ACLR
RESET_n => BusReq_s.ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => BusAck.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => OldNMI_n.ENA
CLK_n => T80_Reg:Regs.Clk
CLK_n => NMI_s.CLK
CLK_n => BusReq_s.CLK
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => BusAck.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => I_RXDD.CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => WZ[0].CLK
CLK_n => WZ[1].CLK
CLK_n => WZ[2].CLK
CLK_n => WZ[3].CLK
CLK_n => WZ[4].CLK
CLK_n => WZ[5].CLK
CLK_n => WZ[6].CLK
CLK_n => WZ[7].CLK
CLK_n => WZ[8].CLK
CLK_n => WZ[9].CLK
CLK_n => WZ[10].CLK
CLK_n => WZ[11].CLK
CLK_n => WZ[12].CLK
CLK_n => WZ[13].CLK
CLK_n => WZ[14].CLK
CLK_n => WZ[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => process_5.IN0
CEN => BusReq_s.OUTPUTSELECT
CEN => Auto_Wait_t2.OUTPUTSELECT
CEN => Auto_Wait_t1.OUTPUTSELECT
CEN => No_BTR.OUTPUTSELECT
CEN => IntE_FF1.OUTPUTSELECT
CEN => IntE_FF2.OUTPUTSELECT
CEN => Halt_FF.OUTPUTSELECT
CEN => M1_n.OUTPUTSELECT
CEN => BusAck.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => IntCycle.OUTPUTSELECT
CEN => NMICycle.OUTPUTSELECT
CEN => NMI_s.OUTPUTSELECT
WAIT_n => process_2.IN1
WAIT_n => process_5.IN1
WAIT_n => process_6.IN1
WAIT_n => process_6.IN1
INT_n => process_6.IN1
NMI_n => OldNMI_n.DATAA
NMI_n => process_6.IN1
BUSRQ_n => BusReq_s.DATAB
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80_MCode:mcode.IORQ
NoRead <= T80_MCode:mcode.NoRead
Write <= T80_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BusAck.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => Add1.IN32
DI[0] => A.DATAA
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add6.IN16
DI[0] => Add7.IN32
DI[0] => Add10.IN32
DI[0] => WZ.DATAB
DI[0] => WZ.DATAB
DI[0] => Equal23.IN15
DI[0] => F.IN0
DI[0] => Mux111.IN15
DI[0] => Mux119.IN15
DI[0] => BusA.DATAB
DI[0] => BusB.DATAB
DI[1] => Save_Mux.DATAB
DI[1] => Add1.IN31
DI[1] => A.DATAA
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add6.IN15
DI[1] => Add7.IN31
DI[1] => Add10.IN31
DI[1] => WZ.DATAB
DI[1] => WZ.DATAB
DI[1] => Equal23.IN14
DI[1] => F.IN1
DI[1] => Mux110.IN15
DI[1] => Mux118.IN15
DI[1] => BusA.DATAB
DI[1] => BusB.DATAB
DI[2] => Save_Mux.DATAB
DI[2] => Add1.IN30
DI[2] => A.DATAA
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add6.IN14
DI[2] => Add7.IN30
DI[2] => Add10.IN30
DI[2] => WZ.DATAB
DI[2] => WZ.DATAB
DI[2] => Equal23.IN13
DI[2] => F.IN1
DI[2] => Mux109.IN15
DI[2] => Mux117.IN15
DI[2] => BusA.DATAB
DI[2] => BusB.DATAB
DI[3] => Save_Mux.DATAB
DI[3] => Add1.IN29
DI[3] => A.DATAA
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add6.IN13
DI[3] => Add7.IN29
DI[3] => Add10.IN29
DI[3] => WZ.DATAB
DI[3] => WZ.DATAB
DI[3] => Equal23.IN12
DI[3] => F.IN1
DI[3] => F.DATAB
DI[3] => Mux108.IN15
DI[3] => Mux116.IN15
DI[3] => BusA.DATAB
DI[3] => BusB.DATAB
DI[4] => Save_Mux.DATAB
DI[4] => Add1.IN28
DI[4] => A.DATAA
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add6.IN12
DI[4] => Add7.IN28
DI[4] => Add10.IN28
DI[4] => WZ.DATAB
DI[4] => WZ.DATAB
DI[4] => Equal23.IN11
DI[4] => F.IN1
DI[4] => Mux107.IN15
DI[4] => Mux115.IN15
DI[4] => BusA.DATAB
DI[4] => BusB.DATAB
DI[5] => Save_Mux.DATAB
DI[5] => Add1.IN27
DI[5] => A.DATAA
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add6.IN11
DI[5] => Add7.IN27
DI[5] => Add10.IN27
DI[5] => WZ.DATAB
DI[5] => WZ.DATAB
DI[5] => Equal23.IN10
DI[5] => F.IN1
DI[5] => F.DATAB
DI[5] => Mux106.IN15
DI[5] => Mux114.IN15
DI[5] => BusA.DATAB
DI[5] => BusB.DATAB
DI[6] => Save_Mux.DATAB
DI[6] => Add1.IN26
DI[6] => A.DATAA
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add6.IN10
DI[6] => Add7.IN26
DI[6] => Add10.IN26
DI[6] => WZ.DATAB
DI[6] => WZ.DATAB
DI[6] => Equal23.IN9
DI[6] => F.IN1
DI[6] => Mux105.IN15
DI[6] => Mux113.IN15
DI[6] => BusA.DATAB
DI[6] => BusB.DATAB
DI[7] => Save_Mux.DATAB
DI[7] => Add1.IN25
DI[7] => A.DATAA
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add6.IN9
DI[7] => F.DATAB
DI[7] => Add7.IN17
DI[7] => Add7.IN18
DI[7] => Add7.IN19
DI[7] => Add7.IN20
DI[7] => Add7.IN21
DI[7] => Add7.IN22
DI[7] => Add7.IN23
DI[7] => Add7.IN24
DI[7] => Add7.IN25
DI[7] => Add10.IN17
DI[7] => Add10.IN18
DI[7] => Add10.IN19
DI[7] => Add10.IN20
DI[7] => Add10.IN21
DI[7] => Add10.IN22
DI[7] => Add10.IN23
DI[7] => Add10.IN24
DI[7] => Add10.IN25
DI[7] => WZ.DATAB
DI[7] => WZ.DATAB
DI[7] => Equal23.IN8
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux104.IN15
DI[7] => Mux112.IN15
DI[7] => BusA.DATAB
DI[7] => BusB.DATAB
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80_MCode:mcode.I_DJNZ
out0 => process_4.IN1
REG[0] <= ACC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[1] <= ACC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[2] <= ACC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[3] <= ACC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[4] <= ACC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[5] <= ACC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[6] <= ACC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[7] <= ACC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[8] <= F[0].DB_MAX_OUTPUT_PORT_TYPE
REG[9] <= F[1].DB_MAX_OUTPUT_PORT_TYPE
REG[10] <= F[2].DB_MAX_OUTPUT_PORT_TYPE
REG[11] <= F[3].DB_MAX_OUTPUT_PORT_TYPE
REG[12] <= F[4].DB_MAX_OUTPUT_PORT_TYPE
REG[13] <= F[5].DB_MAX_OUTPUT_PORT_TYPE
REG[14] <= F[6].DB_MAX_OUTPUT_PORT_TYPE
REG[15] <= F[7].DB_MAX_OUTPUT_PORT_TYPE
REG[16] <= Ap[0].DB_MAX_OUTPUT_PORT_TYPE
REG[17] <= Ap[1].DB_MAX_OUTPUT_PORT_TYPE
REG[18] <= Ap[2].DB_MAX_OUTPUT_PORT_TYPE
REG[19] <= Ap[3].DB_MAX_OUTPUT_PORT_TYPE
REG[20] <= Ap[4].DB_MAX_OUTPUT_PORT_TYPE
REG[21] <= Ap[5].DB_MAX_OUTPUT_PORT_TYPE
REG[22] <= Ap[6].DB_MAX_OUTPUT_PORT_TYPE
REG[23] <= Ap[7].DB_MAX_OUTPUT_PORT_TYPE
REG[24] <= Fp[0].DB_MAX_OUTPUT_PORT_TYPE
REG[25] <= Fp[1].DB_MAX_OUTPUT_PORT_TYPE
REG[26] <= Fp[2].DB_MAX_OUTPUT_PORT_TYPE
REG[27] <= Fp[3].DB_MAX_OUTPUT_PORT_TYPE
REG[28] <= Fp[4].DB_MAX_OUTPUT_PORT_TYPE
REG[29] <= Fp[5].DB_MAX_OUTPUT_PORT_TYPE
REG[30] <= Fp[6].DB_MAX_OUTPUT_PORT_TYPE
REG[31] <= Fp[7].DB_MAX_OUTPUT_PORT_TYPE
REG[32] <= I[0].DB_MAX_OUTPUT_PORT_TYPE
REG[33] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
REG[34] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
REG[35] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
REG[36] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
REG[37] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
REG[38] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
REG[39] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
REG[40] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
REG[41] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
REG[42] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
REG[43] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
REG[44] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
REG[45] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
REG[46] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
REG[47] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
REG[48] <= SP[0].DB_MAX_OUTPUT_PORT_TYPE
REG[49] <= SP[1].DB_MAX_OUTPUT_PORT_TYPE
REG[50] <= SP[2].DB_MAX_OUTPUT_PORT_TYPE
REG[51] <= SP[3].DB_MAX_OUTPUT_PORT_TYPE
REG[52] <= SP[4].DB_MAX_OUTPUT_PORT_TYPE
REG[53] <= SP[5].DB_MAX_OUTPUT_PORT_TYPE
REG[54] <= SP[6].DB_MAX_OUTPUT_PORT_TYPE
REG[55] <= SP[7].DB_MAX_OUTPUT_PORT_TYPE
REG[56] <= SP[8].DB_MAX_OUTPUT_PORT_TYPE
REG[57] <= SP[9].DB_MAX_OUTPUT_PORT_TYPE
REG[58] <= SP[10].DB_MAX_OUTPUT_PORT_TYPE
REG[59] <= SP[11].DB_MAX_OUTPUT_PORT_TYPE
REG[60] <= SP[12].DB_MAX_OUTPUT_PORT_TYPE
REG[61] <= SP[13].DB_MAX_OUTPUT_PORT_TYPE
REG[62] <= SP[14].DB_MAX_OUTPUT_PORT_TYPE
REG[63] <= SP[15].DB_MAX_OUTPUT_PORT_TYPE
REG[64] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[65] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[66] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[67] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[68] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[69] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[70] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[71] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[72] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
REG[73] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
REG[74] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
REG[75] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
REG[76] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
REG[77] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
REG[78] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
REG[79] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
REG[80] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[81] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[82] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[83] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[84] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[85] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[86] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[87] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[88] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[89] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[90] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[91] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[92] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[93] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[94] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[95] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[96] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[97] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[98] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[99] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[100] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[101] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[102] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[103] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[104] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[105] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[106] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[107] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[108] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[109] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[110] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[111] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[112] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[113] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[114] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[115] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[116] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[117] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[118] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[119] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[120] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[121] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[122] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[123] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[124] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[125] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[126] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[127] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[128] <= T80_Reg:Regs.DOR[48]
REG[129] <= T80_Reg:Regs.DOR[49]
REG[130] <= T80_Reg:Regs.DOR[50]
REG[131] <= T80_Reg:Regs.DOR[51]
REG[132] <= T80_Reg:Regs.DOR[52]
REG[133] <= T80_Reg:Regs.DOR[53]
REG[134] <= T80_Reg:Regs.DOR[54]
REG[135] <= T80_Reg:Regs.DOR[55]
REG[136] <= T80_Reg:Regs.DOR[56]
REG[137] <= T80_Reg:Regs.DOR[57]
REG[138] <= T80_Reg:Regs.DOR[58]
REG[139] <= T80_Reg:Regs.DOR[59]
REG[140] <= T80_Reg:Regs.DOR[60]
REG[141] <= T80_Reg:Regs.DOR[61]
REG[142] <= T80_Reg:Regs.DOR[62]
REG[143] <= T80_Reg:Regs.DOR[63]
REG[144] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[145] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[146] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[147] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[148] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[149] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[150] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[151] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[152] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[153] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[154] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[155] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[156] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[157] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[158] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[159] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[160] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[161] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[162] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[163] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[164] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[165] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[166] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[167] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[168] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[169] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[170] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[171] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[172] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[173] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[174] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[175] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[176] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[177] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[178] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[179] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[180] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[181] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[182] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[183] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[184] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[185] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[186] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[187] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[188] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[189] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[190] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[191] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[192] <= T80_Reg:Regs.DOR[112]
REG[193] <= T80_Reg:Regs.DOR[113]
REG[194] <= T80_Reg:Regs.DOR[114]
REG[195] <= T80_Reg:Regs.DOR[115]
REG[196] <= T80_Reg:Regs.DOR[116]
REG[197] <= T80_Reg:Regs.DOR[117]
REG[198] <= T80_Reg:Regs.DOR[118]
REG[199] <= T80_Reg:Regs.DOR[119]
REG[200] <= T80_Reg:Regs.DOR[120]
REG[201] <= T80_Reg:Regs.DOR[121]
REG[202] <= T80_Reg:Regs.DOR[122]
REG[203] <= T80_Reg:Regs.DOR[123]
REG[204] <= T80_Reg:Regs.DOR[124]
REG[205] <= T80_Reg:Regs.DOR[125]
REG[206] <= T80_Reg:Regs.DOR[126]
REG[207] <= T80_Reg:Regs.DOR[127]
REG[208] <= IStatus[0].DB_MAX_OUTPUT_PORT_TYPE
REG[209] <= IStatus[1].DB_MAX_OUTPUT_PORT_TYPE
REG[210] <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
REG[211] <= IntE_FF2.DB_MAX_OUTPUT_PORT_TYPE
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IntE_FF2.OUTPUTSELECT
DIRSet => IntE_FF1.OUTPUTSELECT
DIRSet => OldNMI_n.OUTPUTSELECT
DIRSet => T80_Reg:Regs.DIRSet
DIRSet => process_5.IN1
DIRSet => WZ[15].ENA
DIRSet => WZ[14].ENA
DIRSet => WZ[13].ENA
DIRSet => WZ[12].ENA
DIRSet => WZ[11].ENA
DIRSet => WZ[10].ENA
DIRSet => WZ[9].ENA
DIRSet => WZ[8].ENA
DIRSet => WZ[7].ENA
DIRSet => WZ[6].ENA
DIRSet => WZ[5].ENA
DIRSet => WZ[4].ENA
DIRSet => WZ[3].ENA
DIRSet => WZ[2].ENA
DIRSet => WZ[1].ENA
DIRSet => WZ[0].ENA
DIRSet => IR[7].ENA
DIRSet => IR[6].ENA
DIRSet => IR[5].ENA
DIRSet => IR[4].ENA
DIRSet => IR[3].ENA
DIRSet => IR[2].ENA
DIRSet => IR[1].ENA
DIRSet => IR[0].ENA
DIRSet => ISet[1].ENA
DIRSet => ISet[0].ENA
DIRSet => XY_State[1].ENA
DIRSet => XY_State[0].ENA
DIRSet => MCycles[2].ENA
DIRSet => MCycles[1].ENA
DIRSet => MCycles[0].ENA
DIRSet => DO[7]~reg0.ENA
DIRSet => DO[6]~reg0.ENA
DIRSet => DO[5]~reg0.ENA
DIRSet => DO[4]~reg0.ENA
DIRSet => DO[3]~reg0.ENA
DIRSet => DO[2]~reg0.ENA
DIRSet => DO[1]~reg0.ENA
DIRSet => DO[0]~reg0.ENA
DIRSet => Alternate.ENA
DIRSet => Read_To_Reg_r[4].ENA
DIRSet => Read_To_Reg_r[3].ENA
DIRSet => Read_To_Reg_r[2].ENA
DIRSet => Read_To_Reg_r[1].ENA
DIRSet => Read_To_Reg_r[0].ENA
DIRSet => Arith16_r.ENA
DIRSet => BTR_r.ENA
DIRSet => Z16_r.ENA
DIRSet => ALU_Op_r[3].ENA
DIRSet => ALU_Op_r[2].ENA
DIRSet => ALU_Op_r[1].ENA
DIRSet => ALU_Op_r[0].ENA
DIRSet => Save_ALU_r.ENA
DIRSet => PreserveC_r.ENA
DIRSet => XY_Ind.ENA
DIRSet => I_RXDD.ENA
DIRSet => NMI_s.ENA
DIRSet => MCycle[2].ENA
DIRSet => MCycle[1].ENA
DIRSet => MCycle[0].ENA
DIRSet => TState[2].ENA
DIRSet => TState[1].ENA
DIRSet => TState[0].ENA
DIRSet => Pre_XY_F_M[2].ENA
DIRSet => Pre_XY_F_M[1].ENA
DIRSet => Pre_XY_F_M[0].ENA
DIRSet => Halt_FF.ENA
DIRSet => BusAck.ENA
DIRSet => NMICycle.ENA
DIRSet => IntCycle.ENA
DIRSet => No_BTR.ENA
DIRSet => Auto_Wait_t1.ENA
DIRSet => Auto_Wait_t2.ENA
DIRSet => M1_n~reg0.ENA
DIRSet => BusReq_s.ENA
DIR[0] => ACC.DATAB
DIR[1] => ACC.DATAB
DIR[2] => ACC.DATAB
DIR[3] => ACC.DATAB
DIR[4] => ACC.DATAB
DIR[5] => ACC.DATAB
DIR[6] => ACC.DATAB
DIR[7] => ACC.DATAB
DIR[8] => F.DATAB
DIR[9] => F.DATAB
DIR[10] => F.DATAB
DIR[11] => F.DATAB
DIR[12] => F.DATAB
DIR[13] => F.DATAB
DIR[14] => F.DATAB
DIR[15] => F.DATAB
DIR[16] => Ap.DATAB
DIR[17] => Ap.DATAB
DIR[18] => Ap.DATAB
DIR[19] => Ap.DATAB
DIR[20] => Ap.DATAB
DIR[21] => Ap.DATAB
DIR[22] => Ap.DATAB
DIR[23] => Ap.DATAB
DIR[24] => Fp.DATAB
DIR[25] => Fp.DATAB
DIR[26] => Fp.DATAB
DIR[27] => Fp.DATAB
DIR[28] => Fp.DATAB
DIR[29] => Fp.DATAB
DIR[30] => Fp.DATAB
DIR[31] => Fp.DATAB
DIR[32] => I.DATAB
DIR[33] => I.DATAB
DIR[34] => I.DATAB
DIR[35] => I.DATAB
DIR[36] => I.DATAB
DIR[37] => I.DATAB
DIR[38] => I.DATAB
DIR[39] => I.DATAB
DIR[40] => R.DATAB
DIR[41] => R.DATAB
DIR[42] => R.DATAB
DIR[43] => R.DATAB
DIR[44] => R.DATAB
DIR[45] => R.DATAB
DIR[46] => R.DATAB
DIR[47] => R.DATAB
DIR[48] => SP.DATAB
DIR[49] => SP.DATAB
DIR[50] => SP.DATAB
DIR[51] => SP.DATAB
DIR[52] => SP.DATAB
DIR[53] => SP.DATAB
DIR[54] => SP.DATAB
DIR[55] => SP.DATAB
DIR[56] => SP.DATAB
DIR[57] => SP.DATAB
DIR[58] => SP.DATAB
DIR[59] => SP.DATAB
DIR[60] => SP.DATAB
DIR[61] => SP.DATAB
DIR[62] => SP.DATAB
DIR[63] => SP.DATAB
DIR[64] => PC.DATAB
DIR[64] => A.DATAB
DIR[65] => PC.DATAB
DIR[65] => A.DATAB
DIR[66] => PC.DATAB
DIR[66] => A.DATAB
DIR[67] => PC.DATAB
DIR[67] => A.DATAB
DIR[68] => PC.DATAB
DIR[68] => A.DATAB
DIR[69] => PC.DATAB
DIR[69] => A.DATAB
DIR[70] => PC.DATAB
DIR[70] => A.DATAB
DIR[71] => PC.DATAB
DIR[71] => A.DATAB
DIR[72] => PC.DATAB
DIR[72] => A.DATAB
DIR[73] => PC.DATAB
DIR[73] => A.DATAB
DIR[74] => PC.DATAB
DIR[74] => A.DATAB
DIR[75] => PC.DATAB
DIR[75] => A.DATAB
DIR[76] => PC.DATAB
DIR[76] => A.DATAB
DIR[77] => PC.DATAB
DIR[77] => A.DATAB
DIR[78] => PC.DATAB
DIR[78] => A.DATAB
DIR[79] => PC.DATAB
DIR[79] => A.DATAB
DIR[80] => T80_Reg:Regs.DIR[0]
DIR[81] => T80_Reg:Regs.DIR[1]
DIR[82] => T80_Reg:Regs.DIR[2]
DIR[83] => T80_Reg:Regs.DIR[3]
DIR[84] => T80_Reg:Regs.DIR[4]
DIR[85] => T80_Reg:Regs.DIR[5]
DIR[86] => T80_Reg:Regs.DIR[6]
DIR[87] => T80_Reg:Regs.DIR[7]
DIR[88] => T80_Reg:Regs.DIR[8]
DIR[89] => T80_Reg:Regs.DIR[9]
DIR[90] => T80_Reg:Regs.DIR[10]
DIR[91] => T80_Reg:Regs.DIR[11]
DIR[92] => T80_Reg:Regs.DIR[12]
DIR[93] => T80_Reg:Regs.DIR[13]
DIR[94] => T80_Reg:Regs.DIR[14]
DIR[95] => T80_Reg:Regs.DIR[15]
DIR[96] => T80_Reg:Regs.DIR[16]
DIR[97] => T80_Reg:Regs.DIR[17]
DIR[98] => T80_Reg:Regs.DIR[18]
DIR[99] => T80_Reg:Regs.DIR[19]
DIR[100] => T80_Reg:Regs.DIR[20]
DIR[101] => T80_Reg:Regs.DIR[21]
DIR[102] => T80_Reg:Regs.DIR[22]
DIR[103] => T80_Reg:Regs.DIR[23]
DIR[104] => T80_Reg:Regs.DIR[24]
DIR[105] => T80_Reg:Regs.DIR[25]
DIR[106] => T80_Reg:Regs.DIR[26]
DIR[107] => T80_Reg:Regs.DIR[27]
DIR[108] => T80_Reg:Regs.DIR[28]
DIR[109] => T80_Reg:Regs.DIR[29]
DIR[110] => T80_Reg:Regs.DIR[30]
DIR[111] => T80_Reg:Regs.DIR[31]
DIR[112] => T80_Reg:Regs.DIR[32]
DIR[113] => T80_Reg:Regs.DIR[33]
DIR[114] => T80_Reg:Regs.DIR[34]
DIR[115] => T80_Reg:Regs.DIR[35]
DIR[116] => T80_Reg:Regs.DIR[36]
DIR[117] => T80_Reg:Regs.DIR[37]
DIR[118] => T80_Reg:Regs.DIR[38]
DIR[119] => T80_Reg:Regs.DIR[39]
DIR[120] => T80_Reg:Regs.DIR[40]
DIR[121] => T80_Reg:Regs.DIR[41]
DIR[122] => T80_Reg:Regs.DIR[42]
DIR[123] => T80_Reg:Regs.DIR[43]
DIR[124] => T80_Reg:Regs.DIR[44]
DIR[125] => T80_Reg:Regs.DIR[45]
DIR[126] => T80_Reg:Regs.DIR[46]
DIR[127] => T80_Reg:Regs.DIR[47]
DIR[128] => T80_Reg:Regs.DIR[48]
DIR[129] => T80_Reg:Regs.DIR[49]
DIR[130] => T80_Reg:Regs.DIR[50]
DIR[131] => T80_Reg:Regs.DIR[51]
DIR[132] => T80_Reg:Regs.DIR[52]
DIR[133] => T80_Reg:Regs.DIR[53]
DIR[134] => T80_Reg:Regs.DIR[54]
DIR[135] => T80_Reg:Regs.DIR[55]
DIR[136] => T80_Reg:Regs.DIR[56]
DIR[137] => T80_Reg:Regs.DIR[57]
DIR[138] => T80_Reg:Regs.DIR[58]
DIR[139] => T80_Reg:Regs.DIR[59]
DIR[140] => T80_Reg:Regs.DIR[60]
DIR[141] => T80_Reg:Regs.DIR[61]
DIR[142] => T80_Reg:Regs.DIR[62]
DIR[143] => T80_Reg:Regs.DIR[63]
DIR[144] => T80_Reg:Regs.DIR[64]
DIR[145] => T80_Reg:Regs.DIR[65]
DIR[146] => T80_Reg:Regs.DIR[66]
DIR[147] => T80_Reg:Regs.DIR[67]
DIR[148] => T80_Reg:Regs.DIR[68]
DIR[149] => T80_Reg:Regs.DIR[69]
DIR[150] => T80_Reg:Regs.DIR[70]
DIR[151] => T80_Reg:Regs.DIR[71]
DIR[152] => T80_Reg:Regs.DIR[72]
DIR[153] => T80_Reg:Regs.DIR[73]
DIR[154] => T80_Reg:Regs.DIR[74]
DIR[155] => T80_Reg:Regs.DIR[75]
DIR[156] => T80_Reg:Regs.DIR[76]
DIR[157] => T80_Reg:Regs.DIR[77]
DIR[158] => T80_Reg:Regs.DIR[78]
DIR[159] => T80_Reg:Regs.DIR[79]
DIR[160] => T80_Reg:Regs.DIR[80]
DIR[161] => T80_Reg:Regs.DIR[81]
DIR[162] => T80_Reg:Regs.DIR[82]
DIR[163] => T80_Reg:Regs.DIR[83]
DIR[164] => T80_Reg:Regs.DIR[84]
DIR[165] => T80_Reg:Regs.DIR[85]
DIR[166] => T80_Reg:Regs.DIR[86]
DIR[167] => T80_Reg:Regs.DIR[87]
DIR[168] => T80_Reg:Regs.DIR[88]
DIR[169] => T80_Reg:Regs.DIR[89]
DIR[170] => T80_Reg:Regs.DIR[90]
DIR[171] => T80_Reg:Regs.DIR[91]
DIR[172] => T80_Reg:Regs.DIR[92]
DIR[173] => T80_Reg:Regs.DIR[93]
DIR[174] => T80_Reg:Regs.DIR[94]
DIR[175] => T80_Reg:Regs.DIR[95]
DIR[176] => T80_Reg:Regs.DIR[96]
DIR[177] => T80_Reg:Regs.DIR[97]
DIR[178] => T80_Reg:Regs.DIR[98]
DIR[179] => T80_Reg:Regs.DIR[99]
DIR[180] => T80_Reg:Regs.DIR[100]
DIR[181] => T80_Reg:Regs.DIR[101]
DIR[182] => T80_Reg:Regs.DIR[102]
DIR[183] => T80_Reg:Regs.DIR[103]
DIR[184] => T80_Reg:Regs.DIR[104]
DIR[185] => T80_Reg:Regs.DIR[105]
DIR[186] => T80_Reg:Regs.DIR[106]
DIR[187] => T80_Reg:Regs.DIR[107]
DIR[188] => T80_Reg:Regs.DIR[108]
DIR[189] => T80_Reg:Regs.DIR[109]
DIR[190] => T80_Reg:Regs.DIR[110]
DIR[191] => T80_Reg:Regs.DIR[111]
DIR[192] => T80_Reg:Regs.DIR[112]
DIR[193] => T80_Reg:Regs.DIR[113]
DIR[194] => T80_Reg:Regs.DIR[114]
DIR[195] => T80_Reg:Regs.DIR[115]
DIR[196] => T80_Reg:Regs.DIR[116]
DIR[197] => T80_Reg:Regs.DIR[117]
DIR[198] => T80_Reg:Regs.DIR[118]
DIR[199] => T80_Reg:Regs.DIR[119]
DIR[200] => T80_Reg:Regs.DIR[120]
DIR[201] => T80_Reg:Regs.DIR[121]
DIR[202] => T80_Reg:Regs.DIR[122]
DIR[203] => T80_Reg:Regs.DIR[123]
DIR[204] => T80_Reg:Regs.DIR[124]
DIR[205] => T80_Reg:Regs.DIR[125]
DIR[206] => T80_Reg:Regs.DIR[126]
DIR[207] => T80_Reg:Regs.DIR[127]
DIR[208] => IStatus.DATAB
DIR[209] => IStatus.DATAB
DIR[210] => IntE_FF1.DATAB
DIR[211] => IntE_FF2.DATAB


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|T80s:u_cpu|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux28.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux58.IN263
IR[0] => Mux59.IN263
IR[0] => Mux60.IN263
IR[0] => Mux61.IN158
IR[0] => Mux61.IN159
IR[0] => Mux61.IN160
IR[0] => Mux61.IN161
IR[0] => Mux61.IN162
IR[0] => Mux61.IN163
IR[0] => Mux61.IN164
IR[0] => Mux61.IN165
IR[0] => Mux61.IN166
IR[0] => Mux61.IN167
IR[0] => Mux61.IN168
IR[0] => Mux61.IN169
IR[0] => Mux61.IN170
IR[0] => Mux61.IN171
IR[0] => Mux61.IN172
IR[0] => Mux61.IN173
IR[0] => Mux61.IN174
IR[0] => Mux61.IN175
IR[0] => Mux61.IN176
IR[0] => Mux61.IN177
IR[0] => Mux61.IN178
IR[0] => Mux61.IN179
IR[0] => Mux61.IN180
IR[0] => Mux61.IN181
IR[0] => Mux61.IN182
IR[0] => Mux61.IN183
IR[0] => Mux61.IN184
IR[0] => Mux61.IN185
IR[0] => Mux61.IN186
IR[0] => Mux61.IN187
IR[0] => Mux61.IN188
IR[0] => Mux61.IN189
IR[0] => Mux61.IN190
IR[0] => Mux61.IN191
IR[0] => Mux61.IN192
IR[0] => Mux61.IN193
IR[0] => Mux61.IN194
IR[0] => Mux61.IN195
IR[0] => Mux61.IN196
IR[0] => Mux61.IN197
IR[0] => Mux61.IN198
IR[0] => Mux61.IN199
IR[0] => Mux61.IN200
IR[0] => Mux61.IN201
IR[0] => Mux61.IN202
IR[0] => Mux61.IN203
IR[0] => Mux61.IN204
IR[0] => Mux61.IN205
IR[0] => Mux61.IN206
IR[0] => Mux61.IN207
IR[0] => Mux61.IN208
IR[0] => Mux61.IN209
IR[0] => Mux61.IN210
IR[0] => Mux61.IN211
IR[0] => Mux61.IN212
IR[0] => Mux61.IN213
IR[0] => Mux61.IN214
IR[0] => Mux61.IN215
IR[0] => Mux61.IN216
IR[0] => Mux61.IN217
IR[0] => Mux61.IN218
IR[0] => Mux61.IN219
IR[0] => Mux61.IN220
IR[0] => Mux61.IN221
IR[0] => Mux61.IN222
IR[0] => Mux61.IN223
IR[0] => Mux61.IN224
IR[0] => Mux61.IN225
IR[0] => Mux61.IN226
IR[0] => Mux61.IN227
IR[0] => Mux61.IN228
IR[0] => Mux61.IN229
IR[0] => Mux61.IN230
IR[0] => Mux61.IN231
IR[0] => Mux61.IN232
IR[0] => Mux61.IN233
IR[0] => Mux61.IN234
IR[0] => Mux61.IN235
IR[0] => Mux61.IN236
IR[0] => Mux61.IN237
IR[0] => Mux61.IN238
IR[0] => Mux61.IN239
IR[0] => Mux61.IN240
IR[0] => Mux61.IN241
IR[0] => Mux61.IN242
IR[0] => Mux61.IN243
IR[0] => Mux61.IN244
IR[0] => Mux61.IN245
IR[0] => Mux61.IN246
IR[0] => Mux61.IN247
IR[0] => Mux61.IN248
IR[0] => Mux61.IN249
IR[0] => Mux61.IN250
IR[0] => Mux61.IN251
IR[0] => Mux61.IN252
IR[0] => Mux61.IN253
IR[0] => Mux61.IN254
IR[0] => Mux61.IN255
IR[0] => Mux61.IN256
IR[0] => Mux61.IN257
IR[0] => Mux61.IN258
IR[0] => Mux61.IN259
IR[0] => Mux61.IN260
IR[0] => Mux61.IN261
IR[0] => Mux61.IN262
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN69
IR[0] => Mux64.IN263
IR[0] => Mux65.IN263
IR[0] => Mux66.IN263
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN262
IR[0] => Mux70.IN263
IR[0] => Mux71.IN263
IR[0] => Mux72.IN263
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN69
IR[0] => Mux80.IN263
IR[0] => Mux81.IN263
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN263
IR[0] => Mux101.IN263
IR[0] => Mux102.IN263
IR[0] => Mux103.IN263
IR[0] => Mux104.IN263
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN69
IR[0] => Mux108.IN263
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN263
IR[0] => Mux112.IN36
IR[0] => Mux113.IN263
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux118.IN36
IR[0] => Mux119.IN36
IR[0] => Mux120.IN36
IR[0] => Mux121.IN36
IR[0] => Mux122.IN36
IR[0] => Mux123.IN36
IR[0] => Mux124.IN36
IR[0] => Mux125.IN36
IR[0] => Mux126.IN36
IR[0] => Mux127.IN36
IR[0] => Mux128.IN36
IR[0] => Mux129.IN36
IR[0] => Mux130.IN36
IR[0] => Mux192.IN69
IR[0] => Mux193.IN134
IR[0] => Mux194.IN134
IR[0] => Mux195.IN263
IR[0] => Mux196.IN263
IR[0] => Mux197.IN263
IR[0] => Mux198.IN134
IR[0] => Mux199.IN36
IR[0] => Mux200.IN134
IR[0] => Mux201.IN69
IR[0] => Mux202.IN69
IR[0] => Mux203.IN263
IR[0] => Mux204.IN69
IR[0] => Mux205.IN263
IR[0] => Mux206.IN69
IR[0] => Mux207.IN263
IR[0] => Mux208.IN69
IR[0] => Mux209.IN263
IR[0] => Mux210.IN263
IR[0] => Mux211.IN263
IR[0] => Mux212.IN69
IR[0] => Mux213.IN134
IR[0] => Mux214.IN263
IR[0] => Mux215.IN263
IR[0] => Mux216.IN69
IR[0] => Mux217.IN263
IR[0] => Mux218.IN69
IR[0] => Mux219.IN69
IR[0] => Mux220.IN69
IR[0] => Mux221.IN69
IR[0] => Mux222.IN263
IR[0] => Mux223.IN263
IR[0] => Mux224.IN263
IR[0] => Mux225.IN263
IR[0] => Mux226.IN69
IR[0] => Mux227.IN263
IR[0] => Mux228.IN263
IR[0] => Mux229.IN69
IR[0] => Mux230.IN69
IR[0] => Mux231.IN36
IR[0] => Mux232.IN134
IR[0] => Mux233.IN263
IR[0] => Mux234.IN134
IR[0] => Mux235.IN134
IR[0] => Mux236.IN263
IR[0] => Mux237.IN263
IR[0] => Mux238.IN36
IR[0] => Mux239.IN69
IR[0] => Mux240.IN36
IR[0] => Mux241.IN69
IR[0] => Mux245.IN3
IR[0] => Mux250.IN3
IR[0] => Set_BusB_To.DATAB
IR[0] => Equal6.IN7
IR[0] => Equal8.IN3
IR[1] => Mux4.IN7
IR[1] => Mux27.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux58.IN262
IR[1] => Mux59.IN262
IR[1] => Mux60.IN157
IR[1] => Mux60.IN158
IR[1] => Mux60.IN159
IR[1] => Mux60.IN160
IR[1] => Mux60.IN161
IR[1] => Mux60.IN162
IR[1] => Mux60.IN163
IR[1] => Mux60.IN164
IR[1] => Mux60.IN165
IR[1] => Mux60.IN166
IR[1] => Mux60.IN167
IR[1] => Mux60.IN168
IR[1] => Mux60.IN169
IR[1] => Mux60.IN170
IR[1] => Mux60.IN171
IR[1] => Mux60.IN172
IR[1] => Mux60.IN173
IR[1] => Mux60.IN174
IR[1] => Mux60.IN175
IR[1] => Mux60.IN176
IR[1] => Mux60.IN177
IR[1] => Mux60.IN178
IR[1] => Mux60.IN179
IR[1] => Mux60.IN180
IR[1] => Mux60.IN181
IR[1] => Mux60.IN182
IR[1] => Mux60.IN183
IR[1] => Mux60.IN184
IR[1] => Mux60.IN185
IR[1] => Mux60.IN186
IR[1] => Mux60.IN187
IR[1] => Mux60.IN188
IR[1] => Mux60.IN189
IR[1] => Mux60.IN190
IR[1] => Mux60.IN191
IR[1] => Mux60.IN192
IR[1] => Mux60.IN193
IR[1] => Mux60.IN194
IR[1] => Mux60.IN195
IR[1] => Mux60.IN196
IR[1] => Mux60.IN197
IR[1] => Mux60.IN198
IR[1] => Mux60.IN199
IR[1] => Mux60.IN200
IR[1] => Mux60.IN201
IR[1] => Mux60.IN202
IR[1] => Mux60.IN203
IR[1] => Mux60.IN204
IR[1] => Mux60.IN205
IR[1] => Mux60.IN206
IR[1] => Mux60.IN207
IR[1] => Mux60.IN208
IR[1] => Mux60.IN209
IR[1] => Mux60.IN210
IR[1] => Mux60.IN211
IR[1] => Mux60.IN212
IR[1] => Mux60.IN213
IR[1] => Mux60.IN214
IR[1] => Mux60.IN215
IR[1] => Mux60.IN216
IR[1] => Mux60.IN217
IR[1] => Mux60.IN218
IR[1] => Mux60.IN219
IR[1] => Mux60.IN220
IR[1] => Mux60.IN221
IR[1] => Mux60.IN222
IR[1] => Mux60.IN223
IR[1] => Mux60.IN224
IR[1] => Mux60.IN225
IR[1] => Mux60.IN226
IR[1] => Mux60.IN227
IR[1] => Mux60.IN228
IR[1] => Mux60.IN229
IR[1] => Mux60.IN230
IR[1] => Mux60.IN231
IR[1] => Mux60.IN232
IR[1] => Mux60.IN233
IR[1] => Mux60.IN234
IR[1] => Mux60.IN235
IR[1] => Mux60.IN236
IR[1] => Mux60.IN237
IR[1] => Mux60.IN238
IR[1] => Mux60.IN239
IR[1] => Mux60.IN240
IR[1] => Mux60.IN241
IR[1] => Mux60.IN242
IR[1] => Mux60.IN243
IR[1] => Mux60.IN244
IR[1] => Mux60.IN245
IR[1] => Mux60.IN246
IR[1] => Mux60.IN247
IR[1] => Mux60.IN248
IR[1] => Mux60.IN249
IR[1] => Mux60.IN250
IR[1] => Mux60.IN251
IR[1] => Mux60.IN252
IR[1] => Mux60.IN253
IR[1] => Mux60.IN254
IR[1] => Mux60.IN255
IR[1] => Mux60.IN256
IR[1] => Mux60.IN257
IR[1] => Mux60.IN258
IR[1] => Mux60.IN259
IR[1] => Mux60.IN260
IR[1] => Mux60.IN261
IR[1] => Mux60.IN262
IR[1] => Mux61.IN157
IR[1] => Mux62.IN262
IR[1] => Mux63.IN68
IR[1] => Mux64.IN262
IR[1] => Mux65.IN262
IR[1] => Mux66.IN262
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN261
IR[1] => Mux70.IN262
IR[1] => Mux71.IN262
IR[1] => Mux72.IN262
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN68
IR[1] => Mux80.IN262
IR[1] => Mux81.IN262
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN262
IR[1] => Mux101.IN262
IR[1] => Mux102.IN262
IR[1] => Mux103.IN262
IR[1] => Mux104.IN262
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN68
IR[1] => Mux108.IN262
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN262
IR[1] => Mux112.IN35
IR[1] => Mux113.IN262
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux118.IN35
IR[1] => Mux119.IN35
IR[1] => Mux120.IN35
IR[1] => Mux121.IN35
IR[1] => Mux122.IN35
IR[1] => Mux123.IN35
IR[1] => Mux124.IN35
IR[1] => Mux125.IN35
IR[1] => Mux126.IN35
IR[1] => Mux127.IN35
IR[1] => Mux128.IN35
IR[1] => Mux129.IN35
IR[1] => Mux130.IN35
IR[1] => Mux192.IN68
IR[1] => Mux193.IN133
IR[1] => Mux194.IN133
IR[1] => Mux195.IN262
IR[1] => Mux196.IN262
IR[1] => Mux197.IN262
IR[1] => Mux198.IN133
IR[1] => Mux199.IN35
IR[1] => Mux200.IN133
IR[1] => Mux201.IN68
IR[1] => Mux202.IN68
IR[1] => Mux203.IN262
IR[1] => Mux204.IN68
IR[1] => Mux205.IN262
IR[1] => Mux206.IN68
IR[1] => Mux207.IN262
IR[1] => Mux208.IN68
IR[1] => Mux209.IN262
IR[1] => Mux210.IN262
IR[1] => Mux211.IN262
IR[1] => Mux212.IN68
IR[1] => Mux213.IN133
IR[1] => Mux214.IN262
IR[1] => Mux215.IN262
IR[1] => Mux216.IN68
IR[1] => Mux217.IN262
IR[1] => Mux218.IN68
IR[1] => Mux219.IN68
IR[1] => Mux220.IN68
IR[1] => Mux221.IN68
IR[1] => Mux222.IN262
IR[1] => Mux223.IN262
IR[1] => Mux224.IN262
IR[1] => Mux225.IN262
IR[1] => Mux226.IN68
IR[1] => Mux227.IN262
IR[1] => Mux228.IN262
IR[1] => Mux229.IN68
IR[1] => Mux230.IN68
IR[1] => Mux231.IN35
IR[1] => Mux232.IN133
IR[1] => Mux233.IN262
IR[1] => Mux234.IN133
IR[1] => Mux235.IN133
IR[1] => Mux236.IN262
IR[1] => Mux237.IN262
IR[1] => Mux238.IN35
IR[1] => Mux239.IN68
IR[1] => Mux240.IN35
IR[1] => Mux241.IN68
IR[1] => Mux244.IN3
IR[1] => Mux249.IN3
IR[1] => Set_BusB_To.DATAB
IR[1] => Equal6.IN6
IR[1] => Equal8.IN7
IR[2] => Mux3.IN7
IR[2] => Mux26.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux58.IN261
IR[2] => Mux59.IN156
IR[2] => Mux59.IN157
IR[2] => Mux59.IN158
IR[2] => Mux59.IN159
IR[2] => Mux59.IN160
IR[2] => Mux59.IN161
IR[2] => Mux59.IN162
IR[2] => Mux59.IN163
IR[2] => Mux59.IN164
IR[2] => Mux59.IN165
IR[2] => Mux59.IN166
IR[2] => Mux59.IN167
IR[2] => Mux59.IN168
IR[2] => Mux59.IN169
IR[2] => Mux59.IN170
IR[2] => Mux59.IN171
IR[2] => Mux59.IN172
IR[2] => Mux59.IN173
IR[2] => Mux59.IN174
IR[2] => Mux59.IN175
IR[2] => Mux59.IN176
IR[2] => Mux59.IN177
IR[2] => Mux59.IN178
IR[2] => Mux59.IN179
IR[2] => Mux59.IN180
IR[2] => Mux59.IN181
IR[2] => Mux59.IN182
IR[2] => Mux59.IN183
IR[2] => Mux59.IN184
IR[2] => Mux59.IN185
IR[2] => Mux59.IN186
IR[2] => Mux59.IN187
IR[2] => Mux59.IN188
IR[2] => Mux59.IN189
IR[2] => Mux59.IN190
IR[2] => Mux59.IN191
IR[2] => Mux59.IN192
IR[2] => Mux59.IN193
IR[2] => Mux59.IN194
IR[2] => Mux59.IN195
IR[2] => Mux59.IN196
IR[2] => Mux59.IN197
IR[2] => Mux59.IN198
IR[2] => Mux59.IN199
IR[2] => Mux59.IN200
IR[2] => Mux59.IN201
IR[2] => Mux59.IN202
IR[2] => Mux59.IN203
IR[2] => Mux59.IN204
IR[2] => Mux59.IN205
IR[2] => Mux59.IN206
IR[2] => Mux59.IN207
IR[2] => Mux59.IN208
IR[2] => Mux59.IN209
IR[2] => Mux59.IN210
IR[2] => Mux59.IN211
IR[2] => Mux59.IN212
IR[2] => Mux59.IN213
IR[2] => Mux59.IN214
IR[2] => Mux59.IN215
IR[2] => Mux59.IN216
IR[2] => Mux59.IN217
IR[2] => Mux59.IN218
IR[2] => Mux59.IN219
IR[2] => Mux59.IN220
IR[2] => Mux59.IN221
IR[2] => Mux59.IN222
IR[2] => Mux59.IN223
IR[2] => Mux59.IN224
IR[2] => Mux59.IN225
IR[2] => Mux59.IN226
IR[2] => Mux59.IN227
IR[2] => Mux59.IN228
IR[2] => Mux59.IN229
IR[2] => Mux59.IN230
IR[2] => Mux59.IN231
IR[2] => Mux59.IN232
IR[2] => Mux59.IN233
IR[2] => Mux59.IN234
IR[2] => Mux59.IN235
IR[2] => Mux59.IN236
IR[2] => Mux59.IN237
IR[2] => Mux59.IN238
IR[2] => Mux59.IN239
IR[2] => Mux59.IN240
IR[2] => Mux59.IN241
IR[2] => Mux59.IN242
IR[2] => Mux59.IN243
IR[2] => Mux59.IN244
IR[2] => Mux59.IN245
IR[2] => Mux59.IN246
IR[2] => Mux59.IN247
IR[2] => Mux59.IN248
IR[2] => Mux59.IN249
IR[2] => Mux59.IN250
IR[2] => Mux59.IN251
IR[2] => Mux59.IN252
IR[2] => Mux59.IN253
IR[2] => Mux59.IN254
IR[2] => Mux59.IN255
IR[2] => Mux59.IN256
IR[2] => Mux59.IN257
IR[2] => Mux59.IN258
IR[2] => Mux59.IN259
IR[2] => Mux59.IN260
IR[2] => Mux59.IN261
IR[2] => Mux60.IN156
IR[2] => Mux61.IN156
IR[2] => Mux62.IN261
IR[2] => Mux63.IN67
IR[2] => Mux64.IN261
IR[2] => Mux65.IN261
IR[2] => Mux66.IN261
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN260
IR[2] => Mux70.IN261
IR[2] => Mux71.IN261
IR[2] => Mux72.IN261
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN67
IR[2] => Mux80.IN261
IR[2] => Mux81.IN261
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN261
IR[2] => Mux101.IN261
IR[2] => Mux102.IN261
IR[2] => Mux103.IN261
IR[2] => Mux104.IN261
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN67
IR[2] => Mux108.IN261
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN261
IR[2] => Mux112.IN34
IR[2] => Mux113.IN261
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux118.IN34
IR[2] => Mux119.IN34
IR[2] => Mux120.IN34
IR[2] => Mux121.IN34
IR[2] => Mux122.IN34
IR[2] => Mux123.IN34
IR[2] => Mux124.IN34
IR[2] => Mux125.IN34
IR[2] => Mux126.IN34
IR[2] => Mux127.IN34
IR[2] => Mux128.IN34
IR[2] => Mux129.IN34
IR[2] => Mux130.IN34
IR[2] => Mux192.IN67
IR[2] => Mux193.IN132
IR[2] => Mux194.IN132
IR[2] => Mux195.IN261
IR[2] => Mux196.IN261
IR[2] => Mux197.IN261
IR[2] => Mux198.IN132
IR[2] => Mux199.IN34
IR[2] => Mux200.IN132
IR[2] => Mux201.IN67
IR[2] => Mux202.IN67
IR[2] => Mux203.IN261
IR[2] => Mux204.IN67
IR[2] => Mux205.IN261
IR[2] => Mux206.IN67
IR[2] => Mux207.IN261
IR[2] => Mux208.IN67
IR[2] => Mux209.IN261
IR[2] => Mux210.IN261
IR[2] => Mux211.IN261
IR[2] => Mux212.IN67
IR[2] => Mux213.IN132
IR[2] => Mux214.IN261
IR[2] => Mux215.IN261
IR[2] => Mux216.IN67
IR[2] => Mux217.IN261
IR[2] => Mux218.IN67
IR[2] => Mux219.IN67
IR[2] => Mux220.IN67
IR[2] => Mux221.IN67
IR[2] => Mux222.IN261
IR[2] => Mux223.IN261
IR[2] => Mux224.IN261
IR[2] => Mux225.IN261
IR[2] => Mux226.IN67
IR[2] => Mux227.IN261
IR[2] => Mux228.IN261
IR[2] => Mux229.IN67
IR[2] => Mux230.IN67
IR[2] => Mux231.IN34
IR[2] => Mux232.IN132
IR[2] => Mux233.IN261
IR[2] => Mux234.IN132
IR[2] => Mux235.IN132
IR[2] => Mux236.IN261
IR[2] => Mux237.IN261
IR[2] => Mux238.IN34
IR[2] => Mux239.IN67
IR[2] => Mux240.IN34
IR[2] => Mux241.IN67
IR[2] => Mux243.IN3
IR[2] => Mux248.IN3
IR[2] => Set_BusB_To.DATAB
IR[2] => Equal6.IN2
IR[2] => Equal8.IN6
IR[3] => Mux2.IN7
IR[3] => Mux31.IN2
IR[3] => Mux31.IN3
IR[3] => Mux31.IN4
IR[3] => Mux31.IN5
IR[3] => Mux31.IN6
IR[3] => Mux31.IN7
IR[3] => Mux42.IN6
IR[3] => Mux58.IN260
IR[3] => Mux59.IN155
IR[3] => Mux60.IN155
IR[3] => Mux61.IN155
IR[3] => Mux62.IN260
IR[3] => Mux63.IN66
IR[3] => Mux64.IN260
IR[3] => Mux65.IN260
IR[3] => Mux66.IN197
IR[3] => Mux66.IN198
IR[3] => Mux66.IN199
IR[3] => Mux66.IN200
IR[3] => Mux66.IN201
IR[3] => Mux66.IN202
IR[3] => Mux66.IN203
IR[3] => Mux66.IN204
IR[3] => Mux66.IN205
IR[3] => Mux66.IN206
IR[3] => Mux66.IN207
IR[3] => Mux66.IN208
IR[3] => Mux66.IN209
IR[3] => Mux66.IN210
IR[3] => Mux66.IN211
IR[3] => Mux66.IN212
IR[3] => Mux66.IN213
IR[3] => Mux66.IN214
IR[3] => Mux66.IN215
IR[3] => Mux66.IN216
IR[3] => Mux66.IN217
IR[3] => Mux66.IN218
IR[3] => Mux66.IN219
IR[3] => Mux66.IN220
IR[3] => Mux66.IN221
IR[3] => Mux66.IN222
IR[3] => Mux66.IN223
IR[3] => Mux66.IN224
IR[3] => Mux66.IN225
IR[3] => Mux66.IN226
IR[3] => Mux66.IN227
IR[3] => Mux66.IN228
IR[3] => Mux66.IN229
IR[3] => Mux66.IN230
IR[3] => Mux66.IN231
IR[3] => Mux66.IN232
IR[3] => Mux66.IN233
IR[3] => Mux66.IN234
IR[3] => Mux66.IN235
IR[3] => Mux66.IN236
IR[3] => Mux66.IN237
IR[3] => Mux66.IN238
IR[3] => Mux66.IN239
IR[3] => Mux66.IN240
IR[3] => Mux66.IN241
IR[3] => Mux66.IN242
IR[3] => Mux66.IN243
IR[3] => Mux66.IN244
IR[3] => Mux66.IN245
IR[3] => Mux66.IN246
IR[3] => Mux66.IN247
IR[3] => Mux66.IN248
IR[3] => Mux66.IN249
IR[3] => Mux66.IN250
IR[3] => Mux66.IN251
IR[3] => Mux66.IN252
IR[3] => Mux66.IN253
IR[3] => Mux66.IN254
IR[3] => Mux66.IN255
IR[3] => Mux66.IN256
IR[3] => Mux66.IN257
IR[3] => Mux66.IN258
IR[3] => Mux66.IN259
IR[3] => Mux66.IN260
IR[3] => Mux67.IN260
IR[3] => Mux68.IN260
IR[3] => Mux69.IN259
IR[3] => Mux70.IN260
IR[3] => Mux71.IN260
IR[3] => Mux72.IN260
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN66
IR[3] => Mux80.IN260
IR[3] => Mux81.IN260
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN260
IR[3] => Mux98.IN30
IR[3] => Mux98.IN31
IR[3] => Mux98.IN32
IR[3] => Mux98.IN33
IR[3] => Mux98.IN34
IR[3] => Mux98.IN35
IR[3] => Mux98.IN36
IR[3] => Mux98.IN37
IR[3] => Mux98.IN38
IR[3] => Mux98.IN39
IR[3] => Mux98.IN40
IR[3] => Mux98.IN41
IR[3] => Mux98.IN42
IR[3] => Mux98.IN43
IR[3] => Mux98.IN44
IR[3] => Mux98.IN45
IR[3] => Mux98.IN46
IR[3] => Mux98.IN47
IR[3] => Mux98.IN48
IR[3] => Mux98.IN49
IR[3] => Mux98.IN50
IR[3] => Mux98.IN51
IR[3] => Mux98.IN52
IR[3] => Mux98.IN53
IR[3] => Mux98.IN54
IR[3] => Mux98.IN55
IR[3] => Mux98.IN56
IR[3] => Mux98.IN57
IR[3] => Mux98.IN58
IR[3] => Mux98.IN59
IR[3] => Mux98.IN60
IR[3] => Mux98.IN61
IR[3] => Mux98.IN62
IR[3] => Mux98.IN63
IR[3] => Mux98.IN64
IR[3] => Mux98.IN65
IR[3] => Mux98.IN66
IR[3] => Mux98.IN67
IR[3] => Mux98.IN68
IR[3] => Mux98.IN69
IR[3] => Mux98.IN70
IR[3] => Mux98.IN71
IR[3] => Mux98.IN72
IR[3] => Mux98.IN73
IR[3] => Mux98.IN74
IR[3] => Mux98.IN75
IR[3] => Mux98.IN76
IR[3] => Mux98.IN77
IR[3] => Mux98.IN78
IR[3] => Mux98.IN79
IR[3] => Mux98.IN80
IR[3] => Mux98.IN81
IR[3] => Mux98.IN82
IR[3] => Mux98.IN83
IR[3] => Mux98.IN84
IR[3] => Mux98.IN85
IR[3] => Mux98.IN86
IR[3] => Mux98.IN87
IR[3] => Mux98.IN88
IR[3] => Mux98.IN89
IR[3] => Mux98.IN90
IR[3] => Mux98.IN91
IR[3] => Mux98.IN92
IR[3] => Mux98.IN93
IR[3] => Mux98.IN94
IR[3] => Mux98.IN95
IR[3] => Mux98.IN96
IR[3] => Mux98.IN97
IR[3] => Mux98.IN98
IR[3] => Mux98.IN99
IR[3] => Mux98.IN100
IR[3] => Mux98.IN101
IR[3] => Mux98.IN102
IR[3] => Mux98.IN103
IR[3] => Mux98.IN104
IR[3] => Mux98.IN105
IR[3] => Mux98.IN106
IR[3] => Mux98.IN107
IR[3] => Mux98.IN108
IR[3] => Mux98.IN109
IR[3] => Mux98.IN110
IR[3] => Mux98.IN111
IR[3] => Mux98.IN112
IR[3] => Mux98.IN113
IR[3] => Mux98.IN114
IR[3] => Mux98.IN115
IR[3] => Mux98.IN116
IR[3] => Mux98.IN117
IR[3] => Mux98.IN118
IR[3] => Mux98.IN119
IR[3] => Mux98.IN120
IR[3] => Mux98.IN121
IR[3] => Mux98.IN122
IR[3] => Mux98.IN123
IR[3] => Mux98.IN124
IR[3] => Mux98.IN125
IR[3] => Mux98.IN126
IR[3] => Mux98.IN127
IR[3] => Mux98.IN128
IR[3] => Mux98.IN129
IR[3] => Mux98.IN130
IR[3] => Mux98.IN131
IR[3] => Mux98.IN132
IR[3] => Mux98.IN133
IR[3] => Mux98.IN134
IR[3] => Mux98.IN135
IR[3] => Mux98.IN136
IR[3] => Mux98.IN137
IR[3] => Mux98.IN138
IR[3] => Mux98.IN139
IR[3] => Mux98.IN140
IR[3] => Mux98.IN141
IR[3] => Mux98.IN142
IR[3] => Mux98.IN143
IR[3] => Mux98.IN144
IR[3] => Mux98.IN145
IR[3] => Mux98.IN146
IR[3] => Mux98.IN147
IR[3] => Mux98.IN148
IR[3] => Mux98.IN149
IR[3] => Mux98.IN150
IR[3] => Mux98.IN151
IR[3] => Mux98.IN152
IR[3] => Mux98.IN153
IR[3] => Mux98.IN154
IR[3] => Mux98.IN155
IR[3] => Mux98.IN156
IR[3] => Mux98.IN157
IR[3] => Mux98.IN158
IR[3] => Mux98.IN159
IR[3] => Mux98.IN160
IR[3] => Mux98.IN161
IR[3] => Mux98.IN162
IR[3] => Mux98.IN163
IR[3] => Mux98.IN164
IR[3] => Mux98.IN165
IR[3] => Mux98.IN166
IR[3] => Mux98.IN167
IR[3] => Mux98.IN168
IR[3] => Mux98.IN169
IR[3] => Mux98.IN170
IR[3] => Mux98.IN171
IR[3] => Mux98.IN172
IR[3] => Mux98.IN173
IR[3] => Mux98.IN174
IR[3] => Mux98.IN175
IR[3] => Mux98.IN176
IR[3] => Mux98.IN177
IR[3] => Mux98.IN178
IR[3] => Mux98.IN179
IR[3] => Mux98.IN180
IR[3] => Mux98.IN181
IR[3] => Mux98.IN182
IR[3] => Mux98.IN183
IR[3] => Mux98.IN184
IR[3] => Mux98.IN185
IR[3] => Mux98.IN186
IR[3] => Mux98.IN187
IR[3] => Mux98.IN188
IR[3] => Mux98.IN189
IR[3] => Mux98.IN190
IR[3] => Mux98.IN191
IR[3] => Mux98.IN192
IR[3] => Mux98.IN193
IR[3] => Mux98.IN194
IR[3] => Mux98.IN195
IR[3] => Mux98.IN196
IR[3] => Mux98.IN197
IR[3] => Mux98.IN198
IR[3] => Mux98.IN199
IR[3] => Mux98.IN200
IR[3] => Mux98.IN201
IR[3] => Mux98.IN202
IR[3] => Mux98.IN203
IR[3] => Mux98.IN204
IR[3] => Mux98.IN205
IR[3] => Mux98.IN206
IR[3] => Mux98.IN207
IR[3] => Mux98.IN208
IR[3] => Mux98.IN209
IR[3] => Mux98.IN210
IR[3] => Mux98.IN211
IR[3] => Mux98.IN212
IR[3] => Mux98.IN213
IR[3] => Mux98.IN214
IR[3] => Mux98.IN215
IR[3] => Mux98.IN216
IR[3] => Mux98.IN217
IR[3] => Mux98.IN218
IR[3] => Mux98.IN219
IR[3] => Mux98.IN220
IR[3] => Mux98.IN221
IR[3] => Mux98.IN222
IR[3] => Mux98.IN223
IR[3] => Mux98.IN224
IR[3] => Mux98.IN225
IR[3] => Mux98.IN226
IR[3] => Mux98.IN227
IR[3] => Mux98.IN228
IR[3] => Mux98.IN229
IR[3] => Mux98.IN230
IR[3] => Mux98.IN231
IR[3] => Mux98.IN232
IR[3] => Mux98.IN233
IR[3] => Mux98.IN234
IR[3] => Mux98.IN235
IR[3] => Mux98.IN236
IR[3] => Mux98.IN237
IR[3] => Mux98.IN238
IR[3] => Mux98.IN239
IR[3] => Mux98.IN240
IR[3] => Mux98.IN241
IR[3] => Mux98.IN242
IR[3] => Mux98.IN243
IR[3] => Mux98.IN244
IR[3] => Mux98.IN245
IR[3] => Mux98.IN246
IR[3] => Mux98.IN247
IR[3] => Mux98.IN248
IR[3] => Mux98.IN249
IR[3] => Mux98.IN250
IR[3] => Mux98.IN251
IR[3] => Mux98.IN252
IR[3] => Mux98.IN253
IR[3] => Mux98.IN254
IR[3] => Mux98.IN255
IR[3] => Mux98.IN256
IR[3] => Mux98.IN257
IR[3] => Mux98.IN258
IR[3] => Mux98.IN259
IR[3] => Mux98.IN260
IR[3] => Mux99.IN260
IR[3] => Mux100.IN260
IR[3] => Mux101.IN260
IR[3] => Mux102.IN260
IR[3] => Mux103.IN260
IR[3] => Mux104.IN260
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN66
IR[3] => Mux108.IN260
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN260
IR[3] => Mux113.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux141.IN6
IR[3] => Mux141.IN7
IR[3] => Mux145.IN1
IR[3] => Mux145.IN2
IR[3] => Mux145.IN3
IR[3] => Mux145.IN4
IR[3] => Mux145.IN5
IR[3] => Mux145.IN6
IR[3] => Mux145.IN7
IR[3] => Mux147.IN7
IR[3] => Mux150.IN1
IR[3] => Mux150.IN2
IR[3] => Mux150.IN3
IR[3] => Mux150.IN4
IR[3] => Mux150.IN5
IR[3] => Mux150.IN6
IR[3] => Mux150.IN7
IR[3] => Mux160.IN1
IR[3] => Mux160.IN2
IR[3] => Mux160.IN3
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux180.IN7
IR[3] => Mux181.IN3
IR[3] => Mux189.IN1
IR[3] => Mux189.IN2
IR[3] => Mux189.IN3
IR[3] => Mux189.IN4
IR[3] => Mux189.IN5
IR[3] => Mux189.IN6
IR[3] => Mux189.IN7
IR[3] => Mux190.IN3
IR[3] => Mux194.IN131
IR[3] => Mux195.IN260
IR[3] => Mux196.IN260
IR[3] => Mux197.IN260
IR[3] => Mux201.IN66
IR[3] => Mux202.IN66
IR[3] => Mux203.IN260
IR[3] => Mux205.IN260
IR[3] => Mux206.IN66
IR[3] => Mux207.IN260
IR[3] => Mux208.IN66
IR[3] => Mux209.IN260
IR[3] => Mux210.IN260
IR[3] => Mux211.IN260
IR[3] => Mux212.IN66
IR[3] => Mux213.IN131
IR[3] => Mux214.IN260
IR[3] => Mux215.IN260
IR[3] => Mux216.IN66
IR[3] => Mux217.IN260
IR[3] => Mux222.IN260
IR[3] => Mux223.IN260
IR[3] => Mux224.IN260
IR[3] => Mux225.IN38
IR[3] => Mux225.IN39
IR[3] => Mux225.IN40
IR[3] => Mux225.IN41
IR[3] => Mux225.IN42
IR[3] => Mux225.IN43
IR[3] => Mux225.IN44
IR[3] => Mux225.IN45
IR[3] => Mux225.IN46
IR[3] => Mux225.IN47
IR[3] => Mux225.IN48
IR[3] => Mux225.IN49
IR[3] => Mux225.IN50
IR[3] => Mux225.IN51
IR[3] => Mux225.IN52
IR[3] => Mux225.IN53
IR[3] => Mux225.IN54
IR[3] => Mux225.IN55
IR[3] => Mux225.IN56
IR[3] => Mux225.IN57
IR[3] => Mux225.IN58
IR[3] => Mux225.IN59
IR[3] => Mux225.IN60
IR[3] => Mux225.IN61
IR[3] => Mux225.IN62
IR[3] => Mux225.IN63
IR[3] => Mux225.IN64
IR[3] => Mux225.IN65
IR[3] => Mux225.IN66
IR[3] => Mux225.IN67
IR[3] => Mux225.IN68
IR[3] => Mux225.IN69
IR[3] => Mux225.IN70
IR[3] => Mux225.IN71
IR[3] => Mux225.IN72
IR[3] => Mux225.IN73
IR[3] => Mux225.IN74
IR[3] => Mux225.IN75
IR[3] => Mux225.IN76
IR[3] => Mux225.IN77
IR[3] => Mux225.IN78
IR[3] => Mux225.IN79
IR[3] => Mux225.IN80
IR[3] => Mux225.IN81
IR[3] => Mux225.IN82
IR[3] => Mux225.IN83
IR[3] => Mux225.IN84
IR[3] => Mux225.IN85
IR[3] => Mux225.IN86
IR[3] => Mux225.IN87
IR[3] => Mux225.IN88
IR[3] => Mux225.IN89
IR[3] => Mux225.IN90
IR[3] => Mux225.IN91
IR[3] => Mux225.IN92
IR[3] => Mux225.IN93
IR[3] => Mux225.IN94
IR[3] => Mux225.IN95
IR[3] => Mux225.IN96
IR[3] => Mux225.IN97
IR[3] => Mux225.IN98
IR[3] => Mux225.IN99
IR[3] => Mux225.IN100
IR[3] => Mux225.IN101
IR[3] => Mux225.IN102
IR[3] => Mux225.IN103
IR[3] => Mux225.IN104
IR[3] => Mux225.IN105
IR[3] => Mux225.IN106
IR[3] => Mux225.IN107
IR[3] => Mux225.IN108
IR[3] => Mux225.IN109
IR[3] => Mux225.IN110
IR[3] => Mux225.IN111
IR[3] => Mux225.IN112
IR[3] => Mux225.IN113
IR[3] => Mux225.IN114
IR[3] => Mux225.IN115
IR[3] => Mux225.IN116
IR[3] => Mux225.IN117
IR[3] => Mux225.IN118
IR[3] => Mux225.IN119
IR[3] => Mux225.IN120
IR[3] => Mux225.IN121
IR[3] => Mux225.IN122
IR[3] => Mux225.IN123
IR[3] => Mux225.IN124
IR[3] => Mux225.IN125
IR[3] => Mux225.IN126
IR[3] => Mux225.IN127
IR[3] => Mux225.IN128
IR[3] => Mux225.IN129
IR[3] => Mux225.IN130
IR[3] => Mux225.IN131
IR[3] => Mux225.IN132
IR[3] => Mux225.IN133
IR[3] => Mux225.IN134
IR[3] => Mux225.IN135
IR[3] => Mux225.IN136
IR[3] => Mux225.IN137
IR[3] => Mux225.IN138
IR[3] => Mux225.IN139
IR[3] => Mux225.IN140
IR[3] => Mux225.IN141
IR[3] => Mux225.IN142
IR[3] => Mux225.IN143
IR[3] => Mux225.IN144
IR[3] => Mux225.IN145
IR[3] => Mux225.IN146
IR[3] => Mux225.IN147
IR[3] => Mux225.IN148
IR[3] => Mux225.IN149
IR[3] => Mux225.IN150
IR[3] => Mux225.IN151
IR[3] => Mux225.IN152
IR[3] => Mux225.IN153
IR[3] => Mux225.IN154
IR[3] => Mux225.IN155
IR[3] => Mux225.IN156
IR[3] => Mux225.IN157
IR[3] => Mux225.IN158
IR[3] => Mux225.IN159
IR[3] => Mux225.IN160
IR[3] => Mux225.IN161
IR[3] => Mux225.IN162
IR[3] => Mux225.IN163
IR[3] => Mux225.IN164
IR[3] => Mux225.IN165
IR[3] => Mux225.IN166
IR[3] => Mux225.IN167
IR[3] => Mux225.IN168
IR[3] => Mux225.IN169
IR[3] => Mux225.IN170
IR[3] => Mux225.IN171
IR[3] => Mux225.IN172
IR[3] => Mux225.IN173
IR[3] => Mux225.IN174
IR[3] => Mux225.IN175
IR[3] => Mux225.IN176
IR[3] => Mux225.IN177
IR[3] => Mux225.IN178
IR[3] => Mux225.IN179
IR[3] => Mux225.IN180
IR[3] => Mux225.IN181
IR[3] => Mux225.IN182
IR[3] => Mux225.IN183
IR[3] => Mux225.IN184
IR[3] => Mux225.IN185
IR[3] => Mux225.IN186
IR[3] => Mux225.IN187
IR[3] => Mux225.IN188
IR[3] => Mux225.IN189
IR[3] => Mux225.IN190
IR[3] => Mux225.IN191
IR[3] => Mux225.IN192
IR[3] => Mux225.IN193
IR[3] => Mux225.IN194
IR[3] => Mux225.IN195
IR[3] => Mux225.IN196
IR[3] => Mux225.IN197
IR[3] => Mux225.IN198
IR[3] => Mux225.IN199
IR[3] => Mux225.IN200
IR[3] => Mux225.IN201
IR[3] => Mux225.IN202
IR[3] => Mux225.IN203
IR[3] => Mux225.IN204
IR[3] => Mux225.IN205
IR[3] => Mux225.IN206
IR[3] => Mux225.IN207
IR[3] => Mux225.IN208
IR[3] => Mux225.IN209
IR[3] => Mux225.IN210
IR[3] => Mux225.IN211
IR[3] => Mux225.IN212
IR[3] => Mux225.IN213
IR[3] => Mux225.IN214
IR[3] => Mux225.IN215
IR[3] => Mux225.IN216
IR[3] => Mux225.IN217
IR[3] => Mux225.IN218
IR[3] => Mux225.IN219
IR[3] => Mux225.IN220
IR[3] => Mux225.IN221
IR[3] => Mux225.IN222
IR[3] => Mux225.IN223
IR[3] => Mux225.IN224
IR[3] => Mux225.IN225
IR[3] => Mux225.IN226
IR[3] => Mux225.IN227
IR[3] => Mux225.IN228
IR[3] => Mux225.IN229
IR[3] => Mux225.IN230
IR[3] => Mux225.IN231
IR[3] => Mux225.IN232
IR[3] => Mux225.IN233
IR[3] => Mux225.IN234
IR[3] => Mux225.IN235
IR[3] => Mux225.IN236
IR[3] => Mux225.IN237
IR[3] => Mux225.IN238
IR[3] => Mux225.IN239
IR[3] => Mux225.IN240
IR[3] => Mux225.IN241
IR[3] => Mux225.IN242
IR[3] => Mux225.IN243
IR[3] => Mux225.IN244
IR[3] => Mux225.IN245
IR[3] => Mux225.IN246
IR[3] => Mux225.IN247
IR[3] => Mux225.IN248
IR[3] => Mux225.IN249
IR[3] => Mux225.IN250
IR[3] => Mux225.IN251
IR[3] => Mux225.IN252
IR[3] => Mux225.IN253
IR[3] => Mux225.IN254
IR[3] => Mux225.IN255
IR[3] => Mux225.IN256
IR[3] => Mux225.IN257
IR[3] => Mux225.IN258
IR[3] => Mux225.IN259
IR[3] => Mux225.IN260
IR[3] => Mux227.IN260
IR[3] => Mux228.IN260
IR[3] => Mux232.IN131
IR[3] => Mux233.IN260
IR[3] => Mux234.IN131
IR[3] => Mux235.IN131
IR[3] => Mux236.IN260
IR[3] => Mux237.IN260
IR[3] => Equal4.IN0
IR[3] => Equal6.IN5
IR[3] => Equal8.IN2
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux42.IN5
IR[4] => Mux58.IN259
IR[4] => Mux59.IN154
IR[4] => Mux60.IN154
IR[4] => Mux61.IN154
IR[4] => Mux62.IN259
IR[4] => Mux64.IN259
IR[4] => Mux65.IN196
IR[4] => Mux65.IN197
IR[4] => Mux65.IN198
IR[4] => Mux65.IN199
IR[4] => Mux65.IN200
IR[4] => Mux65.IN201
IR[4] => Mux65.IN202
IR[4] => Mux65.IN203
IR[4] => Mux65.IN204
IR[4] => Mux65.IN205
IR[4] => Mux65.IN206
IR[4] => Mux65.IN207
IR[4] => Mux65.IN208
IR[4] => Mux65.IN209
IR[4] => Mux65.IN210
IR[4] => Mux65.IN211
IR[4] => Mux65.IN212
IR[4] => Mux65.IN213
IR[4] => Mux65.IN214
IR[4] => Mux65.IN215
IR[4] => Mux65.IN216
IR[4] => Mux65.IN217
IR[4] => Mux65.IN218
IR[4] => Mux65.IN219
IR[4] => Mux65.IN220
IR[4] => Mux65.IN221
IR[4] => Mux65.IN222
IR[4] => Mux65.IN223
IR[4] => Mux65.IN224
IR[4] => Mux65.IN225
IR[4] => Mux65.IN226
IR[4] => Mux65.IN227
IR[4] => Mux65.IN228
IR[4] => Mux65.IN229
IR[4] => Mux65.IN230
IR[4] => Mux65.IN231
IR[4] => Mux65.IN232
IR[4] => Mux65.IN233
IR[4] => Mux65.IN234
IR[4] => Mux65.IN235
IR[4] => Mux65.IN236
IR[4] => Mux65.IN237
IR[4] => Mux65.IN238
IR[4] => Mux65.IN239
IR[4] => Mux65.IN240
IR[4] => Mux65.IN241
IR[4] => Mux65.IN242
IR[4] => Mux65.IN243
IR[4] => Mux65.IN244
IR[4] => Mux65.IN245
IR[4] => Mux65.IN246
IR[4] => Mux65.IN247
IR[4] => Mux65.IN248
IR[4] => Mux65.IN249
IR[4] => Mux65.IN250
IR[4] => Mux65.IN251
IR[4] => Mux65.IN252
IR[4] => Mux65.IN253
IR[4] => Mux65.IN254
IR[4] => Mux65.IN255
IR[4] => Mux65.IN256
IR[4] => Mux65.IN257
IR[4] => Mux65.IN258
IR[4] => Mux65.IN259
IR[4] => Mux66.IN196
IR[4] => Mux67.IN259
IR[4] => Mux68.IN259
IR[4] => Mux69.IN258
IR[4] => Mux70.IN259
IR[4] => Mux71.IN259
IR[4] => Mux72.IN259
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux80.IN259
IR[4] => Mux81.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN259
IR[4] => Mux89.IN251
IR[4] => Mux89.IN252
IR[4] => Mux89.IN253
IR[4] => Mux89.IN254
IR[4] => Mux89.IN255
IR[4] => Mux89.IN256
IR[4] => Mux89.IN257
IR[4] => Mux89.IN258
IR[4] => Mux89.IN259
IR[4] => Mux90.IN259
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux97.IN29
IR[4] => Mux97.IN30
IR[4] => Mux97.IN31
IR[4] => Mux97.IN32
IR[4] => Mux97.IN33
IR[4] => Mux97.IN34
IR[4] => Mux97.IN35
IR[4] => Mux97.IN36
IR[4] => Mux97.IN37
IR[4] => Mux97.IN38
IR[4] => Mux97.IN39
IR[4] => Mux97.IN40
IR[4] => Mux97.IN41
IR[4] => Mux97.IN42
IR[4] => Mux97.IN43
IR[4] => Mux97.IN44
IR[4] => Mux97.IN45
IR[4] => Mux97.IN46
IR[4] => Mux97.IN47
IR[4] => Mux97.IN48
IR[4] => Mux97.IN49
IR[4] => Mux97.IN50
IR[4] => Mux97.IN51
IR[4] => Mux97.IN52
IR[4] => Mux97.IN53
IR[4] => Mux97.IN54
IR[4] => Mux97.IN55
IR[4] => Mux97.IN56
IR[4] => Mux97.IN57
IR[4] => Mux97.IN58
IR[4] => Mux97.IN59
IR[4] => Mux97.IN60
IR[4] => Mux97.IN61
IR[4] => Mux97.IN62
IR[4] => Mux97.IN63
IR[4] => Mux97.IN64
IR[4] => Mux97.IN65
IR[4] => Mux97.IN66
IR[4] => Mux97.IN67
IR[4] => Mux97.IN68
IR[4] => Mux97.IN69
IR[4] => Mux97.IN70
IR[4] => Mux97.IN71
IR[4] => Mux97.IN72
IR[4] => Mux97.IN73
IR[4] => Mux97.IN74
IR[4] => Mux97.IN75
IR[4] => Mux97.IN76
IR[4] => Mux97.IN77
IR[4] => Mux97.IN78
IR[4] => Mux97.IN79
IR[4] => Mux97.IN80
IR[4] => Mux97.IN81
IR[4] => Mux97.IN82
IR[4] => Mux97.IN83
IR[4] => Mux97.IN84
IR[4] => Mux97.IN85
IR[4] => Mux97.IN86
IR[4] => Mux97.IN87
IR[4] => Mux97.IN88
IR[4] => Mux97.IN89
IR[4] => Mux97.IN90
IR[4] => Mux97.IN91
IR[4] => Mux97.IN92
IR[4] => Mux97.IN93
IR[4] => Mux97.IN94
IR[4] => Mux97.IN95
IR[4] => Mux97.IN96
IR[4] => Mux97.IN97
IR[4] => Mux97.IN98
IR[4] => Mux97.IN99
IR[4] => Mux97.IN100
IR[4] => Mux97.IN101
IR[4] => Mux97.IN102
IR[4] => Mux97.IN103
IR[4] => Mux97.IN104
IR[4] => Mux97.IN105
IR[4] => Mux97.IN106
IR[4] => Mux97.IN107
IR[4] => Mux97.IN108
IR[4] => Mux97.IN109
IR[4] => Mux97.IN110
IR[4] => Mux97.IN111
IR[4] => Mux97.IN112
IR[4] => Mux97.IN113
IR[4] => Mux97.IN114
IR[4] => Mux97.IN115
IR[4] => Mux97.IN116
IR[4] => Mux97.IN117
IR[4] => Mux97.IN118
IR[4] => Mux97.IN119
IR[4] => Mux97.IN120
IR[4] => Mux97.IN121
IR[4] => Mux97.IN122
IR[4] => Mux97.IN123
IR[4] => Mux97.IN124
IR[4] => Mux97.IN125
IR[4] => Mux97.IN126
IR[4] => Mux97.IN127
IR[4] => Mux97.IN128
IR[4] => Mux97.IN129
IR[4] => Mux97.IN130
IR[4] => Mux97.IN131
IR[4] => Mux97.IN132
IR[4] => Mux97.IN133
IR[4] => Mux97.IN134
IR[4] => Mux97.IN135
IR[4] => Mux97.IN136
IR[4] => Mux97.IN137
IR[4] => Mux97.IN138
IR[4] => Mux97.IN139
IR[4] => Mux97.IN140
IR[4] => Mux97.IN141
IR[4] => Mux97.IN142
IR[4] => Mux97.IN143
IR[4] => Mux97.IN144
IR[4] => Mux97.IN145
IR[4] => Mux97.IN146
IR[4] => Mux97.IN147
IR[4] => Mux97.IN148
IR[4] => Mux97.IN149
IR[4] => Mux97.IN150
IR[4] => Mux97.IN151
IR[4] => Mux97.IN152
IR[4] => Mux97.IN153
IR[4] => Mux97.IN154
IR[4] => Mux97.IN155
IR[4] => Mux97.IN156
IR[4] => Mux97.IN157
IR[4] => Mux97.IN158
IR[4] => Mux97.IN159
IR[4] => Mux97.IN160
IR[4] => Mux97.IN161
IR[4] => Mux97.IN162
IR[4] => Mux97.IN163
IR[4] => Mux97.IN164
IR[4] => Mux97.IN165
IR[4] => Mux97.IN166
IR[4] => Mux97.IN167
IR[4] => Mux97.IN168
IR[4] => Mux97.IN169
IR[4] => Mux97.IN170
IR[4] => Mux97.IN171
IR[4] => Mux97.IN172
IR[4] => Mux97.IN173
IR[4] => Mux97.IN174
IR[4] => Mux97.IN175
IR[4] => Mux97.IN176
IR[4] => Mux97.IN177
IR[4] => Mux97.IN178
IR[4] => Mux97.IN179
IR[4] => Mux97.IN180
IR[4] => Mux97.IN181
IR[4] => Mux97.IN182
IR[4] => Mux97.IN183
IR[4] => Mux97.IN184
IR[4] => Mux97.IN185
IR[4] => Mux97.IN186
IR[4] => Mux97.IN187
IR[4] => Mux97.IN188
IR[4] => Mux97.IN189
IR[4] => Mux97.IN190
IR[4] => Mux97.IN191
IR[4] => Mux97.IN192
IR[4] => Mux97.IN193
IR[4] => Mux97.IN194
IR[4] => Mux97.IN195
IR[4] => Mux97.IN196
IR[4] => Mux97.IN197
IR[4] => Mux97.IN198
IR[4] => Mux97.IN199
IR[4] => Mux97.IN200
IR[4] => Mux97.IN201
IR[4] => Mux97.IN202
IR[4] => Mux97.IN203
IR[4] => Mux97.IN204
IR[4] => Mux97.IN205
IR[4] => Mux97.IN206
IR[4] => Mux97.IN207
IR[4] => Mux97.IN208
IR[4] => Mux97.IN209
IR[4] => Mux97.IN210
IR[4] => Mux97.IN211
IR[4] => Mux97.IN212
IR[4] => Mux97.IN213
IR[4] => Mux97.IN214
IR[4] => Mux97.IN215
IR[4] => Mux97.IN216
IR[4] => Mux97.IN217
IR[4] => Mux97.IN218
IR[4] => Mux97.IN219
IR[4] => Mux97.IN220
IR[4] => Mux97.IN221
IR[4] => Mux97.IN222
IR[4] => Mux97.IN223
IR[4] => Mux97.IN224
IR[4] => Mux97.IN225
IR[4] => Mux97.IN226
IR[4] => Mux97.IN227
IR[4] => Mux97.IN228
IR[4] => Mux97.IN229
IR[4] => Mux97.IN230
IR[4] => Mux97.IN231
IR[4] => Mux97.IN232
IR[4] => Mux97.IN233
IR[4] => Mux97.IN234
IR[4] => Mux97.IN235
IR[4] => Mux97.IN236
IR[4] => Mux97.IN237
IR[4] => Mux97.IN238
IR[4] => Mux97.IN239
IR[4] => Mux97.IN240
IR[4] => Mux97.IN241
IR[4] => Mux97.IN242
IR[4] => Mux97.IN243
IR[4] => Mux97.IN244
IR[4] => Mux97.IN245
IR[4] => Mux97.IN246
IR[4] => Mux97.IN247
IR[4] => Mux97.IN248
IR[4] => Mux97.IN249
IR[4] => Mux97.IN250
IR[4] => Mux97.IN251
IR[4] => Mux97.IN252
IR[4] => Mux97.IN253
IR[4] => Mux97.IN254
IR[4] => Mux97.IN255
IR[4] => Mux97.IN256
IR[4] => Mux97.IN257
IR[4] => Mux97.IN258
IR[4] => Mux97.IN259
IR[4] => Mux98.IN29
IR[4] => Mux99.IN259
IR[4] => Mux100.IN259
IR[4] => Mux101.IN259
IR[4] => Mux102.IN259
IR[4] => Mux103.IN259
IR[4] => Mux104.IN259
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux108.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux111.IN259
IR[4] => Mux113.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux144.IN1
IR[4] => Mux144.IN2
IR[4] => Mux144.IN3
IR[4] => Mux144.IN4
IR[4] => Mux144.IN5
IR[4] => Mux144.IN6
IR[4] => Mux144.IN7
IR[4] => Mux149.IN1
IR[4] => Mux149.IN2
IR[4] => Mux149.IN3
IR[4] => Mux149.IN4
IR[4] => Mux149.IN5
IR[4] => Mux149.IN6
IR[4] => Mux149.IN7
IR[4] => Mux154.IN5
IR[4] => Mux155.IN5
IR[4] => Mux156.IN5
IR[4] => Mux157.IN2
IR[4] => Mux157.IN3
IR[4] => Mux157.IN4
IR[4] => Mux157.IN5
IR[4] => Mux159.IN1
IR[4] => Mux159.IN2
IR[4] => Mux159.IN3
IR[4] => Mux168.IN1
IR[4] => Mux168.IN2
IR[4] => Mux168.IN3
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux179.IN7
IR[4] => Mux188.IN1
IR[4] => Mux188.IN2
IR[4] => Mux188.IN3
IR[4] => Mux188.IN4
IR[4] => Mux188.IN5
IR[4] => Mux188.IN6
IR[4] => Mux188.IN7
IR[4] => Mux193.IN131
IR[4] => Mux195.IN259
IR[4] => Mux196.IN259
IR[4] => Mux197.IN259
IR[4] => Mux198.IN131
IR[4] => Mux200.IN131
IR[4] => Mux203.IN259
IR[4] => Mux205.IN259
IR[4] => Mux207.IN259
IR[4] => Mux209.IN259
IR[4] => Mux210.IN259
IR[4] => Mux211.IN259
IR[4] => Mux214.IN259
IR[4] => Mux215.IN259
IR[4] => Mux217.IN259
IR[4] => Mux222.IN259
IR[4] => Mux223.IN259
IR[4] => Mux224.IN37
IR[4] => Mux224.IN38
IR[4] => Mux224.IN39
IR[4] => Mux224.IN40
IR[4] => Mux224.IN41
IR[4] => Mux224.IN42
IR[4] => Mux224.IN43
IR[4] => Mux224.IN44
IR[4] => Mux224.IN45
IR[4] => Mux224.IN46
IR[4] => Mux224.IN47
IR[4] => Mux224.IN48
IR[4] => Mux224.IN49
IR[4] => Mux224.IN50
IR[4] => Mux224.IN51
IR[4] => Mux224.IN52
IR[4] => Mux224.IN53
IR[4] => Mux224.IN54
IR[4] => Mux224.IN55
IR[4] => Mux224.IN56
IR[4] => Mux224.IN57
IR[4] => Mux224.IN58
IR[4] => Mux224.IN59
IR[4] => Mux224.IN60
IR[4] => Mux224.IN61
IR[4] => Mux224.IN62
IR[4] => Mux224.IN63
IR[4] => Mux224.IN64
IR[4] => Mux224.IN65
IR[4] => Mux224.IN66
IR[4] => Mux224.IN67
IR[4] => Mux224.IN68
IR[4] => Mux224.IN69
IR[4] => Mux224.IN70
IR[4] => Mux224.IN71
IR[4] => Mux224.IN72
IR[4] => Mux224.IN73
IR[4] => Mux224.IN74
IR[4] => Mux224.IN75
IR[4] => Mux224.IN76
IR[4] => Mux224.IN77
IR[4] => Mux224.IN78
IR[4] => Mux224.IN79
IR[4] => Mux224.IN80
IR[4] => Mux224.IN81
IR[4] => Mux224.IN82
IR[4] => Mux224.IN83
IR[4] => Mux224.IN84
IR[4] => Mux224.IN85
IR[4] => Mux224.IN86
IR[4] => Mux224.IN87
IR[4] => Mux224.IN88
IR[4] => Mux224.IN89
IR[4] => Mux224.IN90
IR[4] => Mux224.IN91
IR[4] => Mux224.IN92
IR[4] => Mux224.IN93
IR[4] => Mux224.IN94
IR[4] => Mux224.IN95
IR[4] => Mux224.IN96
IR[4] => Mux224.IN97
IR[4] => Mux224.IN98
IR[4] => Mux224.IN99
IR[4] => Mux224.IN100
IR[4] => Mux224.IN101
IR[4] => Mux224.IN102
IR[4] => Mux224.IN103
IR[4] => Mux224.IN104
IR[4] => Mux224.IN105
IR[4] => Mux224.IN106
IR[4] => Mux224.IN107
IR[4] => Mux224.IN108
IR[4] => Mux224.IN109
IR[4] => Mux224.IN110
IR[4] => Mux224.IN111
IR[4] => Mux224.IN112
IR[4] => Mux224.IN113
IR[4] => Mux224.IN114
IR[4] => Mux224.IN115
IR[4] => Mux224.IN116
IR[4] => Mux224.IN117
IR[4] => Mux224.IN118
IR[4] => Mux224.IN119
IR[4] => Mux224.IN120
IR[4] => Mux224.IN121
IR[4] => Mux224.IN122
IR[4] => Mux224.IN123
IR[4] => Mux224.IN124
IR[4] => Mux224.IN125
IR[4] => Mux224.IN126
IR[4] => Mux224.IN127
IR[4] => Mux224.IN128
IR[4] => Mux224.IN129
IR[4] => Mux224.IN130
IR[4] => Mux224.IN131
IR[4] => Mux224.IN132
IR[4] => Mux224.IN133
IR[4] => Mux224.IN134
IR[4] => Mux224.IN135
IR[4] => Mux224.IN136
IR[4] => Mux224.IN137
IR[4] => Mux224.IN138
IR[4] => Mux224.IN139
IR[4] => Mux224.IN140
IR[4] => Mux224.IN141
IR[4] => Mux224.IN142
IR[4] => Mux224.IN143
IR[4] => Mux224.IN144
IR[4] => Mux224.IN145
IR[4] => Mux224.IN146
IR[4] => Mux224.IN147
IR[4] => Mux224.IN148
IR[4] => Mux224.IN149
IR[4] => Mux224.IN150
IR[4] => Mux224.IN151
IR[4] => Mux224.IN152
IR[4] => Mux224.IN153
IR[4] => Mux224.IN154
IR[4] => Mux224.IN155
IR[4] => Mux224.IN156
IR[4] => Mux224.IN157
IR[4] => Mux224.IN158
IR[4] => Mux224.IN159
IR[4] => Mux224.IN160
IR[4] => Mux224.IN161
IR[4] => Mux224.IN162
IR[4] => Mux224.IN163
IR[4] => Mux224.IN164
IR[4] => Mux224.IN165
IR[4] => Mux224.IN166
IR[4] => Mux224.IN167
IR[4] => Mux224.IN168
IR[4] => Mux224.IN169
IR[4] => Mux224.IN170
IR[4] => Mux224.IN171
IR[4] => Mux224.IN172
IR[4] => Mux224.IN173
IR[4] => Mux224.IN174
IR[4] => Mux224.IN175
IR[4] => Mux224.IN176
IR[4] => Mux224.IN177
IR[4] => Mux224.IN178
IR[4] => Mux224.IN179
IR[4] => Mux224.IN180
IR[4] => Mux224.IN181
IR[4] => Mux224.IN182
IR[4] => Mux224.IN183
IR[4] => Mux224.IN184
IR[4] => Mux224.IN185
IR[4] => Mux224.IN186
IR[4] => Mux224.IN187
IR[4] => Mux224.IN188
IR[4] => Mux224.IN189
IR[4] => Mux224.IN190
IR[4] => Mux224.IN191
IR[4] => Mux224.IN192
IR[4] => Mux224.IN193
IR[4] => Mux224.IN194
IR[4] => Mux224.IN195
IR[4] => Mux224.IN196
IR[4] => Mux224.IN197
IR[4] => Mux224.IN198
IR[4] => Mux224.IN199
IR[4] => Mux224.IN200
IR[4] => Mux224.IN201
IR[4] => Mux224.IN202
IR[4] => Mux224.IN203
IR[4] => Mux224.IN204
IR[4] => Mux224.IN205
IR[4] => Mux224.IN206
IR[4] => Mux224.IN207
IR[4] => Mux224.IN208
IR[4] => Mux224.IN209
IR[4] => Mux224.IN210
IR[4] => Mux224.IN211
IR[4] => Mux224.IN212
IR[4] => Mux224.IN213
IR[4] => Mux224.IN214
IR[4] => Mux224.IN215
IR[4] => Mux224.IN216
IR[4] => Mux224.IN217
IR[4] => Mux224.IN218
IR[4] => Mux224.IN219
IR[4] => Mux224.IN220
IR[4] => Mux224.IN221
IR[4] => Mux224.IN222
IR[4] => Mux224.IN223
IR[4] => Mux224.IN224
IR[4] => Mux224.IN225
IR[4] => Mux224.IN226
IR[4] => Mux224.IN227
IR[4] => Mux224.IN228
IR[4] => Mux224.IN229
IR[4] => Mux224.IN230
IR[4] => Mux224.IN231
IR[4] => Mux224.IN232
IR[4] => Mux224.IN233
IR[4] => Mux224.IN234
IR[4] => Mux224.IN235
IR[4] => Mux224.IN236
IR[4] => Mux224.IN237
IR[4] => Mux224.IN238
IR[4] => Mux224.IN239
IR[4] => Mux224.IN240
IR[4] => Mux224.IN241
IR[4] => Mux224.IN242
IR[4] => Mux224.IN243
IR[4] => Mux224.IN244
IR[4] => Mux224.IN245
IR[4] => Mux224.IN246
IR[4] => Mux224.IN247
IR[4] => Mux224.IN248
IR[4] => Mux224.IN249
IR[4] => Mux224.IN250
IR[4] => Mux224.IN251
IR[4] => Mux224.IN252
IR[4] => Mux224.IN253
IR[4] => Mux224.IN254
IR[4] => Mux224.IN255
IR[4] => Mux224.IN256
IR[4] => Mux224.IN257
IR[4] => Mux224.IN258
IR[4] => Mux224.IN259
IR[4] => Mux225.IN37
IR[4] => Mux227.IN259
IR[4] => Mux228.IN259
IR[4] => Mux232.IN130
IR[4] => Mux233.IN259
IR[4] => Mux236.IN259
IR[4] => Mux237.IN259
IR[4] => Equal3.IN1
IR[4] => Equal4.IN2
IR[4] => Equal6.IN1
IR[4] => Equal8.IN5
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux42.IN4
IR[5] => Mux58.IN258
IR[5] => Mux59.IN153
IR[5] => Mux60.IN153
IR[5] => Mux61.IN153
IR[5] => Mux62.IN258
IR[5] => Mux64.IN195
IR[5] => Mux64.IN196
IR[5] => Mux64.IN197
IR[5] => Mux64.IN198
IR[5] => Mux64.IN199
IR[5] => Mux64.IN200
IR[5] => Mux64.IN201
IR[5] => Mux64.IN202
IR[5] => Mux64.IN203
IR[5] => Mux64.IN204
IR[5] => Mux64.IN205
IR[5] => Mux64.IN206
IR[5] => Mux64.IN207
IR[5] => Mux64.IN208
IR[5] => Mux64.IN209
IR[5] => Mux64.IN210
IR[5] => Mux64.IN211
IR[5] => Mux64.IN212
IR[5] => Mux64.IN213
IR[5] => Mux64.IN214
IR[5] => Mux64.IN215
IR[5] => Mux64.IN216
IR[5] => Mux64.IN217
IR[5] => Mux64.IN218
IR[5] => Mux64.IN219
IR[5] => Mux64.IN220
IR[5] => Mux64.IN221
IR[5] => Mux64.IN222
IR[5] => Mux64.IN223
IR[5] => Mux64.IN224
IR[5] => Mux64.IN225
IR[5] => Mux64.IN226
IR[5] => Mux64.IN227
IR[5] => Mux64.IN228
IR[5] => Mux64.IN229
IR[5] => Mux64.IN230
IR[5] => Mux64.IN231
IR[5] => Mux64.IN232
IR[5] => Mux64.IN233
IR[5] => Mux64.IN234
IR[5] => Mux64.IN235
IR[5] => Mux64.IN236
IR[5] => Mux64.IN237
IR[5] => Mux64.IN238
IR[5] => Mux64.IN239
IR[5] => Mux64.IN240
IR[5] => Mux64.IN241
IR[5] => Mux64.IN242
IR[5] => Mux64.IN243
IR[5] => Mux64.IN244
IR[5] => Mux64.IN245
IR[5] => Mux64.IN246
IR[5] => Mux64.IN247
IR[5] => Mux64.IN248
IR[5] => Mux64.IN249
IR[5] => Mux64.IN250
IR[5] => Mux64.IN251
IR[5] => Mux64.IN252
IR[5] => Mux64.IN253
IR[5] => Mux64.IN254
IR[5] => Mux64.IN255
IR[5] => Mux64.IN256
IR[5] => Mux64.IN257
IR[5] => Mux64.IN258
IR[5] => Mux65.IN195
IR[5] => Mux66.IN195
IR[5] => Mux67.IN258
IR[5] => Mux68.IN258
IR[5] => Mux69.IN257
IR[5] => Mux70.IN258
IR[5] => Mux71.IN258
IR[5] => Mux72.IN258
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux80.IN258
IR[5] => Mux81.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN258
IR[5] => Mux88.IN250
IR[5] => Mux88.IN251
IR[5] => Mux88.IN252
IR[5] => Mux88.IN253
IR[5] => Mux88.IN254
IR[5] => Mux88.IN255
IR[5] => Mux88.IN256
IR[5] => Mux88.IN257
IR[5] => Mux88.IN258
IR[5] => Mux89.IN250
IR[5] => Mux90.IN258
IR[5] => Mux91.IN258
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN28
IR[5] => Mux96.IN29
IR[5] => Mux96.IN30
IR[5] => Mux96.IN31
IR[5] => Mux96.IN32
IR[5] => Mux96.IN33
IR[5] => Mux96.IN34
IR[5] => Mux96.IN35
IR[5] => Mux96.IN36
IR[5] => Mux96.IN37
IR[5] => Mux96.IN38
IR[5] => Mux96.IN39
IR[5] => Mux96.IN40
IR[5] => Mux96.IN41
IR[5] => Mux96.IN42
IR[5] => Mux96.IN43
IR[5] => Mux96.IN44
IR[5] => Mux96.IN45
IR[5] => Mux96.IN46
IR[5] => Mux96.IN47
IR[5] => Mux96.IN48
IR[5] => Mux96.IN49
IR[5] => Mux96.IN50
IR[5] => Mux96.IN51
IR[5] => Mux96.IN52
IR[5] => Mux96.IN53
IR[5] => Mux96.IN54
IR[5] => Mux96.IN55
IR[5] => Mux96.IN56
IR[5] => Mux96.IN57
IR[5] => Mux96.IN58
IR[5] => Mux96.IN59
IR[5] => Mux96.IN60
IR[5] => Mux96.IN61
IR[5] => Mux96.IN62
IR[5] => Mux96.IN63
IR[5] => Mux96.IN64
IR[5] => Mux96.IN65
IR[5] => Mux96.IN66
IR[5] => Mux96.IN67
IR[5] => Mux96.IN68
IR[5] => Mux96.IN69
IR[5] => Mux96.IN70
IR[5] => Mux96.IN71
IR[5] => Mux96.IN72
IR[5] => Mux96.IN73
IR[5] => Mux96.IN74
IR[5] => Mux96.IN75
IR[5] => Mux96.IN76
IR[5] => Mux96.IN77
IR[5] => Mux96.IN78
IR[5] => Mux96.IN79
IR[5] => Mux96.IN80
IR[5] => Mux96.IN81
IR[5] => Mux96.IN82
IR[5] => Mux96.IN83
IR[5] => Mux96.IN84
IR[5] => Mux96.IN85
IR[5] => Mux96.IN86
IR[5] => Mux96.IN87
IR[5] => Mux96.IN88
IR[5] => Mux96.IN89
IR[5] => Mux96.IN90
IR[5] => Mux96.IN91
IR[5] => Mux96.IN92
IR[5] => Mux96.IN93
IR[5] => Mux96.IN94
IR[5] => Mux96.IN95
IR[5] => Mux96.IN96
IR[5] => Mux96.IN97
IR[5] => Mux96.IN98
IR[5] => Mux96.IN99
IR[5] => Mux96.IN100
IR[5] => Mux96.IN101
IR[5] => Mux96.IN102
IR[5] => Mux96.IN103
IR[5] => Mux96.IN104
IR[5] => Mux96.IN105
IR[5] => Mux96.IN106
IR[5] => Mux96.IN107
IR[5] => Mux96.IN108
IR[5] => Mux96.IN109
IR[5] => Mux96.IN110
IR[5] => Mux96.IN111
IR[5] => Mux96.IN112
IR[5] => Mux96.IN113
IR[5] => Mux96.IN114
IR[5] => Mux96.IN115
IR[5] => Mux96.IN116
IR[5] => Mux96.IN117
IR[5] => Mux96.IN118
IR[5] => Mux96.IN119
IR[5] => Mux96.IN120
IR[5] => Mux96.IN121
IR[5] => Mux96.IN122
IR[5] => Mux96.IN123
IR[5] => Mux96.IN124
IR[5] => Mux96.IN125
IR[5] => Mux96.IN126
IR[5] => Mux96.IN127
IR[5] => Mux96.IN128
IR[5] => Mux96.IN129
IR[5] => Mux96.IN130
IR[5] => Mux96.IN131
IR[5] => Mux96.IN132
IR[5] => Mux96.IN133
IR[5] => Mux96.IN134
IR[5] => Mux96.IN135
IR[5] => Mux96.IN136
IR[5] => Mux96.IN137
IR[5] => Mux96.IN138
IR[5] => Mux96.IN139
IR[5] => Mux96.IN140
IR[5] => Mux96.IN141
IR[5] => Mux96.IN142
IR[5] => Mux96.IN143
IR[5] => Mux96.IN144
IR[5] => Mux96.IN145
IR[5] => Mux96.IN146
IR[5] => Mux96.IN147
IR[5] => Mux96.IN148
IR[5] => Mux96.IN149
IR[5] => Mux96.IN150
IR[5] => Mux96.IN151
IR[5] => Mux96.IN152
IR[5] => Mux96.IN153
IR[5] => Mux96.IN154
IR[5] => Mux96.IN155
IR[5] => Mux96.IN156
IR[5] => Mux96.IN157
IR[5] => Mux96.IN158
IR[5] => Mux96.IN159
IR[5] => Mux96.IN160
IR[5] => Mux96.IN161
IR[5] => Mux96.IN162
IR[5] => Mux96.IN163
IR[5] => Mux96.IN164
IR[5] => Mux96.IN165
IR[5] => Mux96.IN166
IR[5] => Mux96.IN167
IR[5] => Mux96.IN168
IR[5] => Mux96.IN169
IR[5] => Mux96.IN170
IR[5] => Mux96.IN171
IR[5] => Mux96.IN172
IR[5] => Mux96.IN173
IR[5] => Mux96.IN174
IR[5] => Mux96.IN175
IR[5] => Mux96.IN176
IR[5] => Mux96.IN177
IR[5] => Mux96.IN178
IR[5] => Mux96.IN179
IR[5] => Mux96.IN180
IR[5] => Mux96.IN181
IR[5] => Mux96.IN182
IR[5] => Mux96.IN183
IR[5] => Mux96.IN184
IR[5] => Mux96.IN185
IR[5] => Mux96.IN186
IR[5] => Mux96.IN187
IR[5] => Mux96.IN188
IR[5] => Mux96.IN189
IR[5] => Mux96.IN190
IR[5] => Mux96.IN191
IR[5] => Mux96.IN192
IR[5] => Mux96.IN193
IR[5] => Mux96.IN194
IR[5] => Mux96.IN195
IR[5] => Mux96.IN196
IR[5] => Mux96.IN197
IR[5] => Mux96.IN198
IR[5] => Mux96.IN199
IR[5] => Mux96.IN200
IR[5] => Mux96.IN201
IR[5] => Mux96.IN202
IR[5] => Mux96.IN203
IR[5] => Mux96.IN204
IR[5] => Mux96.IN205
IR[5] => Mux96.IN206
IR[5] => Mux96.IN207
IR[5] => Mux96.IN208
IR[5] => Mux96.IN209
IR[5] => Mux96.IN210
IR[5] => Mux96.IN211
IR[5] => Mux96.IN212
IR[5] => Mux96.IN213
IR[5] => Mux96.IN214
IR[5] => Mux96.IN215
IR[5] => Mux96.IN216
IR[5] => Mux96.IN217
IR[5] => Mux96.IN218
IR[5] => Mux96.IN219
IR[5] => Mux96.IN220
IR[5] => Mux96.IN221
IR[5] => Mux96.IN222
IR[5] => Mux96.IN223
IR[5] => Mux96.IN224
IR[5] => Mux96.IN225
IR[5] => Mux96.IN226
IR[5] => Mux96.IN227
IR[5] => Mux96.IN228
IR[5] => Mux96.IN229
IR[5] => Mux96.IN230
IR[5] => Mux96.IN231
IR[5] => Mux96.IN232
IR[5] => Mux96.IN233
IR[5] => Mux96.IN234
IR[5] => Mux96.IN235
IR[5] => Mux96.IN236
IR[5] => Mux96.IN237
IR[5] => Mux96.IN238
IR[5] => Mux96.IN239
IR[5] => Mux96.IN240
IR[5] => Mux96.IN241
IR[5] => Mux96.IN242
IR[5] => Mux96.IN243
IR[5] => Mux96.IN244
IR[5] => Mux96.IN245
IR[5] => Mux96.IN246
IR[5] => Mux96.IN247
IR[5] => Mux96.IN248
IR[5] => Mux96.IN249
IR[5] => Mux96.IN250
IR[5] => Mux96.IN251
IR[5] => Mux96.IN252
IR[5] => Mux96.IN253
IR[5] => Mux96.IN254
IR[5] => Mux96.IN255
IR[5] => Mux96.IN256
IR[5] => Mux96.IN257
IR[5] => Mux96.IN258
IR[5] => Mux97.IN28
IR[5] => Mux98.IN28
IR[5] => Mux99.IN258
IR[5] => Mux100.IN258
IR[5] => Mux101.IN258
IR[5] => Mux102.IN258
IR[5] => Mux103.IN258
IR[5] => Mux104.IN258
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux108.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux111.IN258
IR[5] => Mux113.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux143.IN1
IR[5] => Mux143.IN2
IR[5] => Mux143.IN3
IR[5] => Mux143.IN4
IR[5] => Mux143.IN5
IR[5] => Mux143.IN6
IR[5] => Mux143.IN7
IR[5] => Mux148.IN1
IR[5] => Mux148.IN2
IR[5] => Mux148.IN3
IR[5] => Mux148.IN4
IR[5] => Mux148.IN5
IR[5] => Mux148.IN6
IR[5] => Mux148.IN7
IR[5] => Mux154.IN4
IR[5] => Mux155.IN4
IR[5] => Mux156.IN1
IR[5] => Mux156.IN2
IR[5] => Mux156.IN3
IR[5] => Mux156.IN4
IR[5] => Mux157.IN1
IR[5] => Mux158.IN1
IR[5] => Mux158.IN2
IR[5] => Mux158.IN3
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux178.IN7
IR[5] => Mux187.IN1
IR[5] => Mux187.IN2
IR[5] => Mux187.IN3
IR[5] => Mux187.IN4
IR[5] => Mux187.IN5
IR[5] => Mux187.IN6
IR[5] => Mux187.IN7
IR[5] => Mux192.IN66
IR[5] => Mux193.IN130
IR[5] => Mux194.IN130
IR[5] => Mux195.IN258
IR[5] => Mux196.IN258
IR[5] => Mux197.IN258
IR[5] => Mux198.IN130
IR[5] => Mux200.IN130
IR[5] => Mux203.IN258
IR[5] => Mux204.IN66
IR[5] => Mux205.IN258
IR[5] => Mux207.IN258
IR[5] => Mux209.IN258
IR[5] => Mux210.IN258
IR[5] => Mux211.IN258
IR[5] => Mux213.IN130
IR[5] => Mux214.IN258
IR[5] => Mux215.IN258
IR[5] => Mux217.IN258
IR[5] => Mux218.IN66
IR[5] => Mux219.IN66
IR[5] => Mux220.IN66
IR[5] => Mux221.IN66
IR[5] => Mux222.IN258
IR[5] => Mux223.IN36
IR[5] => Mux223.IN37
IR[5] => Mux223.IN38
IR[5] => Mux223.IN39
IR[5] => Mux223.IN40
IR[5] => Mux223.IN41
IR[5] => Mux223.IN42
IR[5] => Mux223.IN43
IR[5] => Mux223.IN44
IR[5] => Mux223.IN45
IR[5] => Mux223.IN46
IR[5] => Mux223.IN47
IR[5] => Mux223.IN48
IR[5] => Mux223.IN49
IR[5] => Mux223.IN50
IR[5] => Mux223.IN51
IR[5] => Mux223.IN52
IR[5] => Mux223.IN53
IR[5] => Mux223.IN54
IR[5] => Mux223.IN55
IR[5] => Mux223.IN56
IR[5] => Mux223.IN57
IR[5] => Mux223.IN58
IR[5] => Mux223.IN59
IR[5] => Mux223.IN60
IR[5] => Mux223.IN61
IR[5] => Mux223.IN62
IR[5] => Mux223.IN63
IR[5] => Mux223.IN64
IR[5] => Mux223.IN65
IR[5] => Mux223.IN66
IR[5] => Mux223.IN67
IR[5] => Mux223.IN68
IR[5] => Mux223.IN69
IR[5] => Mux223.IN70
IR[5] => Mux223.IN71
IR[5] => Mux223.IN72
IR[5] => Mux223.IN73
IR[5] => Mux223.IN74
IR[5] => Mux223.IN75
IR[5] => Mux223.IN76
IR[5] => Mux223.IN77
IR[5] => Mux223.IN78
IR[5] => Mux223.IN79
IR[5] => Mux223.IN80
IR[5] => Mux223.IN81
IR[5] => Mux223.IN82
IR[5] => Mux223.IN83
IR[5] => Mux223.IN84
IR[5] => Mux223.IN85
IR[5] => Mux223.IN86
IR[5] => Mux223.IN87
IR[5] => Mux223.IN88
IR[5] => Mux223.IN89
IR[5] => Mux223.IN90
IR[5] => Mux223.IN91
IR[5] => Mux223.IN92
IR[5] => Mux223.IN93
IR[5] => Mux223.IN94
IR[5] => Mux223.IN95
IR[5] => Mux223.IN96
IR[5] => Mux223.IN97
IR[5] => Mux223.IN98
IR[5] => Mux223.IN99
IR[5] => Mux223.IN100
IR[5] => Mux223.IN101
IR[5] => Mux223.IN102
IR[5] => Mux223.IN103
IR[5] => Mux223.IN104
IR[5] => Mux223.IN105
IR[5] => Mux223.IN106
IR[5] => Mux223.IN107
IR[5] => Mux223.IN108
IR[5] => Mux223.IN109
IR[5] => Mux223.IN110
IR[5] => Mux223.IN111
IR[5] => Mux223.IN112
IR[5] => Mux223.IN113
IR[5] => Mux223.IN114
IR[5] => Mux223.IN115
IR[5] => Mux223.IN116
IR[5] => Mux223.IN117
IR[5] => Mux223.IN118
IR[5] => Mux223.IN119
IR[5] => Mux223.IN120
IR[5] => Mux223.IN121
IR[5] => Mux223.IN122
IR[5] => Mux223.IN123
IR[5] => Mux223.IN124
IR[5] => Mux223.IN125
IR[5] => Mux223.IN126
IR[5] => Mux223.IN127
IR[5] => Mux223.IN128
IR[5] => Mux223.IN129
IR[5] => Mux223.IN130
IR[5] => Mux223.IN131
IR[5] => Mux223.IN132
IR[5] => Mux223.IN133
IR[5] => Mux223.IN134
IR[5] => Mux223.IN135
IR[5] => Mux223.IN136
IR[5] => Mux223.IN137
IR[5] => Mux223.IN138
IR[5] => Mux223.IN139
IR[5] => Mux223.IN140
IR[5] => Mux223.IN141
IR[5] => Mux223.IN142
IR[5] => Mux223.IN143
IR[5] => Mux223.IN144
IR[5] => Mux223.IN145
IR[5] => Mux223.IN146
IR[5] => Mux223.IN147
IR[5] => Mux223.IN148
IR[5] => Mux223.IN149
IR[5] => Mux223.IN150
IR[5] => Mux223.IN151
IR[5] => Mux223.IN152
IR[5] => Mux223.IN153
IR[5] => Mux223.IN154
IR[5] => Mux223.IN155
IR[5] => Mux223.IN156
IR[5] => Mux223.IN157
IR[5] => Mux223.IN158
IR[5] => Mux223.IN159
IR[5] => Mux223.IN160
IR[5] => Mux223.IN161
IR[5] => Mux223.IN162
IR[5] => Mux223.IN163
IR[5] => Mux223.IN164
IR[5] => Mux223.IN165
IR[5] => Mux223.IN166
IR[5] => Mux223.IN167
IR[5] => Mux223.IN168
IR[5] => Mux223.IN169
IR[5] => Mux223.IN170
IR[5] => Mux223.IN171
IR[5] => Mux223.IN172
IR[5] => Mux223.IN173
IR[5] => Mux223.IN174
IR[5] => Mux223.IN175
IR[5] => Mux223.IN176
IR[5] => Mux223.IN177
IR[5] => Mux223.IN178
IR[5] => Mux223.IN179
IR[5] => Mux223.IN180
IR[5] => Mux223.IN181
IR[5] => Mux223.IN182
IR[5] => Mux223.IN183
IR[5] => Mux223.IN184
IR[5] => Mux223.IN185
IR[5] => Mux223.IN186
IR[5] => Mux223.IN187
IR[5] => Mux223.IN188
IR[5] => Mux223.IN189
IR[5] => Mux223.IN190
IR[5] => Mux223.IN191
IR[5] => Mux223.IN192
IR[5] => Mux223.IN193
IR[5] => Mux223.IN194
IR[5] => Mux223.IN195
IR[5] => Mux223.IN196
IR[5] => Mux223.IN197
IR[5] => Mux223.IN198
IR[5] => Mux223.IN199
IR[5] => Mux223.IN200
IR[5] => Mux223.IN201
IR[5] => Mux223.IN202
IR[5] => Mux223.IN203
IR[5] => Mux223.IN204
IR[5] => Mux223.IN205
IR[5] => Mux223.IN206
IR[5] => Mux223.IN207
IR[5] => Mux223.IN208
IR[5] => Mux223.IN209
IR[5] => Mux223.IN210
IR[5] => Mux223.IN211
IR[5] => Mux223.IN212
IR[5] => Mux223.IN213
IR[5] => Mux223.IN214
IR[5] => Mux223.IN215
IR[5] => Mux223.IN216
IR[5] => Mux223.IN217
IR[5] => Mux223.IN218
IR[5] => Mux223.IN219
IR[5] => Mux223.IN220
IR[5] => Mux223.IN221
IR[5] => Mux223.IN222
IR[5] => Mux223.IN223
IR[5] => Mux223.IN224
IR[5] => Mux223.IN225
IR[5] => Mux223.IN226
IR[5] => Mux223.IN227
IR[5] => Mux223.IN228
IR[5] => Mux223.IN229
IR[5] => Mux223.IN230
IR[5] => Mux223.IN231
IR[5] => Mux223.IN232
IR[5] => Mux223.IN233
IR[5] => Mux223.IN234
IR[5] => Mux223.IN235
IR[5] => Mux223.IN236
IR[5] => Mux223.IN237
IR[5] => Mux223.IN238
IR[5] => Mux223.IN239
IR[5] => Mux223.IN240
IR[5] => Mux223.IN241
IR[5] => Mux223.IN242
IR[5] => Mux223.IN243
IR[5] => Mux223.IN244
IR[5] => Mux223.IN245
IR[5] => Mux223.IN246
IR[5] => Mux223.IN247
IR[5] => Mux223.IN248
IR[5] => Mux223.IN249
IR[5] => Mux223.IN250
IR[5] => Mux223.IN251
IR[5] => Mux223.IN252
IR[5] => Mux223.IN253
IR[5] => Mux223.IN254
IR[5] => Mux223.IN255
IR[5] => Mux223.IN256
IR[5] => Mux223.IN257
IR[5] => Mux223.IN258
IR[5] => Mux224.IN36
IR[5] => Mux225.IN36
IR[5] => Mux226.IN66
IR[5] => Mux227.IN258
IR[5] => Mux228.IN258
IR[5] => Mux229.IN66
IR[5] => Mux230.IN66
IR[5] => Mux233.IN258
IR[5] => Mux234.IN130
IR[5] => Mux235.IN130
IR[5] => Mux236.IN258
IR[5] => Mux237.IN258
IR[5] => Mux239.IN66
IR[5] => Mux241.IN66
IR[5] => Equal3.IN0
IR[5] => Equal4.IN1
IR[5] => Equal6.IN0
IR[5] => Equal8.IN4
IR[6] => Mux58.IN257
IR[6] => Mux59.IN152
IR[6] => Mux60.IN152
IR[6] => Mux61.IN152
IR[6] => Mux62.IN257
IR[6] => Mux63.IN65
IR[6] => Mux64.IN194
IR[6] => Mux65.IN194
IR[6] => Mux66.IN194
IR[6] => Mux67.IN257
IR[6] => Mux68.IN257
IR[6] => Mux69.IN256
IR[6] => Mux70.IN257
IR[6] => Mux71.IN257
IR[6] => Mux72.IN257
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN65
IR[6] => Mux80.IN257
IR[6] => Mux81.IN257
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN257
IR[6] => Mux88.IN249
IR[6] => Mux89.IN249
IR[6] => Mux90.IN257
IR[6] => Mux91.IN257
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN27
IR[6] => Mux97.IN27
IR[6] => Mux98.IN27
IR[6] => Mux99.IN257
IR[6] => Mux100.IN257
IR[6] => Mux101.IN257
IR[6] => Mux102.IN257
IR[6] => Mux103.IN257
IR[6] => Mux104.IN257
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN65
IR[6] => Mux108.IN257
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN257
IR[6] => Mux112.IN33
IR[6] => Mux113.IN257
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux118.IN33
IR[6] => Mux119.IN33
IR[6] => Mux120.IN33
IR[6] => Mux121.IN33
IR[6] => Mux122.IN33
IR[6] => Mux123.IN33
IR[6] => Mux124.IN33
IR[6] => Mux125.IN33
IR[6] => Mux126.IN33
IR[6] => Mux127.IN33
IR[6] => Mux128.IN33
IR[6] => Mux129.IN33
IR[6] => Mux130.IN33
IR[6] => Mux192.IN65
IR[6] => Mux193.IN129
IR[6] => Mux194.IN129
IR[6] => Mux195.IN257
IR[6] => Mux196.IN257
IR[6] => Mux197.IN257
IR[6] => Mux198.IN129
IR[6] => Mux199.IN33
IR[6] => Mux200.IN129
IR[6] => Mux201.IN65
IR[6] => Mux202.IN65
IR[6] => Mux203.IN257
IR[6] => Mux204.IN65
IR[6] => Mux205.IN257
IR[6] => Mux206.IN65
IR[6] => Mux207.IN257
IR[6] => Mux208.IN65
IR[6] => Mux209.IN257
IR[6] => Mux210.IN257
IR[6] => Mux211.IN257
IR[6] => Mux212.IN65
IR[6] => Mux213.IN129
IR[6] => Mux214.IN257
IR[6] => Mux215.IN257
IR[6] => Mux216.IN65
IR[6] => Mux217.IN257
IR[6] => Mux218.IN65
IR[6] => Mux219.IN65
IR[6] => Mux220.IN65
IR[6] => Mux221.IN65
IR[6] => Mux222.IN257
IR[6] => Mux223.IN35
IR[6] => Mux224.IN35
IR[6] => Mux225.IN35
IR[6] => Mux226.IN65
IR[6] => Mux227.IN257
IR[6] => Mux228.IN257
IR[6] => Mux229.IN65
IR[6] => Mux230.IN65
IR[6] => Mux231.IN33
IR[6] => Mux232.IN129
IR[6] => Mux233.IN257
IR[6] => Mux234.IN129
IR[6] => Mux235.IN129
IR[6] => Mux236.IN257
IR[6] => Mux237.IN257
IR[6] => Mux238.IN33
IR[6] => Mux239.IN65
IR[6] => Mux240.IN33
IR[6] => Mux241.IN65
IR[6] => Equal6.IN4
IR[6] => Equal8.IN1
IR[7] => Mux58.IN256
IR[7] => Mux59.IN151
IR[7] => Mux60.IN151
IR[7] => Mux61.IN151
IR[7] => Mux62.IN256
IR[7] => Mux63.IN64
IR[7] => Mux64.IN193
IR[7] => Mux65.IN193
IR[7] => Mux66.IN193
IR[7] => Mux67.IN256
IR[7] => Mux68.IN256
IR[7] => Mux69.IN255
IR[7] => Mux70.IN256
IR[7] => Mux71.IN256
IR[7] => Mux72.IN256
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN64
IR[7] => Mux80.IN256
IR[7] => Mux81.IN256
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN256
IR[7] => Mux88.IN248
IR[7] => Mux89.IN248
IR[7] => Mux90.IN256
IR[7] => Mux91.IN256
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN26
IR[7] => Mux97.IN26
IR[7] => Mux98.IN26
IR[7] => Mux99.IN256
IR[7] => Mux100.IN256
IR[7] => Mux101.IN256
IR[7] => Mux102.IN256
IR[7] => Mux103.IN256
IR[7] => Mux104.IN256
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN64
IR[7] => Mux108.IN256
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN256
IR[7] => Mux112.IN32
IR[7] => Mux113.IN256
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux118.IN32
IR[7] => Mux119.IN32
IR[7] => Mux120.IN32
IR[7] => Mux121.IN32
IR[7] => Mux122.IN32
IR[7] => Mux123.IN32
IR[7] => Mux124.IN32
IR[7] => Mux125.IN32
IR[7] => Mux126.IN32
IR[7] => Mux127.IN32
IR[7] => Mux128.IN32
IR[7] => Mux129.IN32
IR[7] => Mux130.IN32
IR[7] => Mux192.IN64
IR[7] => Mux193.IN128
IR[7] => Mux194.IN128
IR[7] => Mux195.IN256
IR[7] => Mux196.IN256
IR[7] => Mux197.IN256
IR[7] => Mux198.IN128
IR[7] => Mux199.IN32
IR[7] => Mux200.IN128
IR[7] => Mux201.IN64
IR[7] => Mux202.IN64
IR[7] => Mux203.IN256
IR[7] => Mux204.IN64
IR[7] => Mux205.IN256
IR[7] => Mux206.IN64
IR[7] => Mux207.IN256
IR[7] => Mux208.IN64
IR[7] => Mux209.IN256
IR[7] => Mux210.IN256
IR[7] => Mux211.IN256
IR[7] => Mux212.IN64
IR[7] => Mux213.IN128
IR[7] => Mux214.IN256
IR[7] => Mux215.IN256
IR[7] => Mux216.IN64
IR[7] => Mux217.IN256
IR[7] => Mux218.IN64
IR[7] => Mux219.IN64
IR[7] => Mux220.IN64
IR[7] => Mux221.IN64
IR[7] => Mux222.IN256
IR[7] => Mux223.IN34
IR[7] => Mux224.IN34
IR[7] => Mux225.IN34
IR[7] => Mux226.IN64
IR[7] => Mux227.IN256
IR[7] => Mux228.IN256
IR[7] => Mux229.IN64
IR[7] => Mux230.IN64
IR[7] => Mux231.IN32
IR[7] => Mux232.IN128
IR[7] => Mux233.IN256
IR[7] => Mux234.IN128
IR[7] => Mux235.IN128
IR[7] => Mux236.IN256
IR[7] => Mux237.IN256
IR[7] => Mux238.IN32
IR[7] => Mux239.IN64
IR[7] => Mux240.IN32
IR[7] => Mux241.IN64
IR[7] => Equal6.IN3
IR[7] => Equal8.IN0
ISet[0] => Mux242.IN5
ISet[0] => Mux243.IN5
ISet[0] => Mux244.IN5
ISet[0] => Mux245.IN5
ISet[0] => Mux246.IN5
ISet[0] => Mux247.IN5
ISet[0] => Mux248.IN5
ISet[0] => Mux249.IN5
ISet[0] => Mux250.IN5
ISet[0] => Mux251.IN5
ISet[0] => Mux252.IN5
ISet[0] => Mux253.IN5
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[0] => Mux280.IN5
ISet[0] => Mux281.IN5
ISet[0] => Mux282.IN5
ISet[0] => Mux283.IN5
ISet[0] => Mux284.IN5
ISet[0] => Mux285.IN5
ISet[0] => Mux286.IN5
ISet[0] => Mux287.IN5
ISet[0] => Mux288.IN5
ISet[0] => Mux289.IN5
ISet[0] => Mux290.IN5
ISet[0] => Mux291.IN5
ISet[0] => Mux292.IN5
ISet[0] => Mux293.IN5
ISet[0] => Mux294.IN5
ISet[0] => Mux295.IN5
ISet[0] => Mux296.IN5
ISet[0] => Mux297.IN5
ISet[0] => Mux298.IN5
ISet[0] => Mux299.IN5
ISet[0] => Mux300.IN5
ISet[0] => Equal9.IN1
ISet[1] => Mux242.IN4
ISet[1] => Mux243.IN4
ISet[1] => Mux244.IN4
ISet[1] => Mux245.IN4
ISet[1] => Mux246.IN4
ISet[1] => Mux247.IN4
ISet[1] => Mux248.IN4
ISet[1] => Mux249.IN4
ISet[1] => Mux250.IN4
ISet[1] => Mux251.IN4
ISet[1] => Mux252.IN4
ISet[1] => Mux253.IN4
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Mux280.IN4
ISet[1] => Mux281.IN4
ISet[1] => Mux282.IN4
ISet[1] => Mux283.IN4
ISet[1] => Mux284.IN4
ISet[1] => Mux285.IN4
ISet[1] => Mux286.IN4
ISet[1] => Mux287.IN4
ISet[1] => Mux288.IN4
ISet[1] => Mux289.IN4
ISet[1] => Mux290.IN4
ISet[1] => Mux291.IN4
ISet[1] => Mux292.IN4
ISet[1] => Mux293.IN4
ISet[1] => Mux294.IN4
ISet[1] => Mux295.IN4
ISet[1] => Mux296.IN4
ISet[1] => Mux297.IN4
ISet[1] => Mux298.IN4
ISet[1] => Mux299.IN4
ISet[1] => Mux300.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
ISet[1] => Equal9.IN0
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN10
MCycle[0] => Mux31.IN10
MCycle[0] => Mux32.IN9
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN9
MCycle[0] => Mux36.IN10
MCycle[0] => Mux37.IN5
MCycle[0] => Mux38.IN5
MCycle[0] => Mux39.IN5
MCycle[0] => Mux40.IN10
MCycle[0] => Mux41.IN10
MCycle[0] => Mux43.IN10
MCycle[0] => Mux44.IN10
MCycle[0] => Mux45.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux116.IN10
MCycle[0] => Mux117.IN10
MCycle[0] => Mux133.IN10
MCycle[0] => Mux134.IN10
MCycle[0] => Mux135.IN10
MCycle[0] => Mux136.IN10
MCycle[0] => Mux137.IN10
MCycle[0] => Mux138.IN10
MCycle[0] => Mux139.IN10
MCycle[0] => Mux140.IN10
MCycle[0] => Mux141.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN10
MCycle[0] => Mux151.IN10
MCycle[0] => Mux152.IN10
MCycle[0] => Mux153.IN10
MCycle[0] => Mux161.IN10
MCycle[0] => Mux162.IN10
MCycle[0] => Mux163.IN10
MCycle[0] => Mux164.IN10
MCycle[0] => Mux165.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux169.IN5
MCycle[0] => Mux170.IN10
MCycle[0] => Mux171.IN10
MCycle[0] => Mux172.IN10
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN5
MCycle[0] => Mux182.IN10
MCycle[0] => Mux183.IN10
MCycle[0] => Mux184.IN10
MCycle[0] => Mux185.IN10
MCycle[0] => Mux186.IN10
MCycle[0] => Mux187.IN10
MCycle[0] => Mux188.IN10
MCycle[0] => Mux189.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Equal0.IN2
MCycle[0] => Equal1.IN1
MCycle[0] => Equal5.IN0
MCycle[0] => Equal7.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN9
MCycle[1] => Mux31.IN9
MCycle[1] => Mux32.IN8
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN8
MCycle[1] => Mux36.IN9
MCycle[1] => Mux40.IN9
MCycle[1] => Mux41.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux44.IN9
MCycle[1] => Mux45.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux116.IN9
MCycle[1] => Mux117.IN9
MCycle[1] => Mux131.IN5
MCycle[1] => Mux132.IN5
MCycle[1] => Mux133.IN9
MCycle[1] => Mux134.IN9
MCycle[1] => Mux135.IN9
MCycle[1] => Mux136.IN9
MCycle[1] => Mux137.IN9
MCycle[1] => Mux138.IN9
MCycle[1] => Mux139.IN9
MCycle[1] => Mux140.IN9
MCycle[1] => Mux141.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN9
MCycle[1] => Mux151.IN9
MCycle[1] => Mux152.IN9
MCycle[1] => Mux153.IN9
MCycle[1] => Mux158.IN5
MCycle[1] => Mux159.IN5
MCycle[1] => Mux160.IN5
MCycle[1] => Mux161.IN9
MCycle[1] => Mux162.IN9
MCycle[1] => Mux163.IN9
MCycle[1] => Mux164.IN9
MCycle[1] => Mux165.IN9
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN5
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN9
MCycle[1] => Mux172.IN9
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux182.IN9
MCycle[1] => Mux183.IN9
MCycle[1] => Mux184.IN9
MCycle[1] => Mux185.IN9
MCycle[1] => Mux186.IN9
MCycle[1] => Mux187.IN9
MCycle[1] => Mux188.IN9
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN5
MCycle[1] => Mux191.IN9
MCycle[1] => Equal0.IN1
MCycle[1] => Equal1.IN2
MCycle[1] => Equal5.IN2
MCycle[1] => Equal7.IN1
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN8
MCycle[2] => Mux31.IN8
MCycle[2] => Mux32.IN7
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN7
MCycle[2] => Mux36.IN8
MCycle[2] => Mux37.IN4
MCycle[2] => Mux38.IN4
MCycle[2] => Mux39.IN4
MCycle[2] => Mux40.IN8
MCycle[2] => Mux41.IN8
MCycle[2] => Mux43.IN8
MCycle[2] => Mux44.IN8
MCycle[2] => Mux45.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux116.IN8
MCycle[2] => Mux117.IN8
MCycle[2] => Mux131.IN4
MCycle[2] => Mux132.IN4
MCycle[2] => Mux133.IN8
MCycle[2] => Mux134.IN8
MCycle[2] => Mux135.IN8
MCycle[2] => Mux136.IN8
MCycle[2] => Mux137.IN8
MCycle[2] => Mux138.IN8
MCycle[2] => Mux139.IN8
MCycle[2] => Mux140.IN8
MCycle[2] => Mux141.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN8
MCycle[2] => Mux151.IN8
MCycle[2] => Mux152.IN8
MCycle[2] => Mux153.IN8
MCycle[2] => Mux158.IN4
MCycle[2] => Mux159.IN4
MCycle[2] => Mux160.IN4
MCycle[2] => Mux161.IN8
MCycle[2] => Mux162.IN8
MCycle[2] => Mux163.IN8
MCycle[2] => Mux164.IN8
MCycle[2] => Mux165.IN8
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN4
MCycle[2] => Mux169.IN4
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN8
MCycle[2] => Mux172.IN8
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN4
MCycle[2] => Mux182.IN8
MCycle[2] => Mux183.IN8
MCycle[2] => Mux184.IN8
MCycle[2] => Mux185.IN8
MCycle[2] => Mux186.IN8
MCycle[2] => Mux187.IN8
MCycle[2] => Mux188.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN4
MCycle[2] => Mux191.IN8
MCycle[2] => Equal0.IN0
MCycle[2] => Equal1.IN0
MCycle[2] => Equal5.IN1
MCycle[2] => Equal7.IN0
F[0] => Mux32.IN10
F[0] => Mux42.IN10
F[0] => Mux42.IN1
F[0] => Mux34.IN7
F[1] => ~NO_FANOUT~
F[2] => Mux42.IN9
F[2] => Mux42.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux35.IN10
F[6] => Mux42.IN8
F[6] => Mux42.IN0
F[6] => Mux36.IN7
F[7] => Mux42.IN7
F[7] => Mux42.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => LDZ.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux69.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => LDZ.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
XY_State[0] => Equal2.IN1
XY_State[1] => Equal2.IN0
MCycles[0] <= Mux254.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux253.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux252.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= Mux299.DB_MAX_OUTPUT_PORT_TYPE
Prefix[1] <= Mux298.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC <= Inc_PC.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux270.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux251.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux250.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux249.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux248.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux247.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux280.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux279.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux278.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux291.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux297.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= Mux292.DB_MAX_OUTPUT_PORT_TYPE
JumpXY <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux295.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux296.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux269.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux246.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRS <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
I_DJNZ <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
I_CPL <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[0] <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[1] <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux289.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= NoRead.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
XYbit_undoc <= Mux300.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|T80s:u_cpu|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
WZ[0] => ~NO_FANOUT~
WZ[1] => ~NO_FANOUT~
WZ[2] => ~NO_FANOUT~
WZ[3] => ~NO_FANOUT~
WZ[4] => ~NO_FANOUT~
WZ[5] => ~NO_FANOUT~
WZ[6] => ~NO_FANOUT~
WZ[7] => ~NO_FANOUT~
WZ[8] => ~NO_FANOUT~
WZ[9] => ~NO_FANOUT~
WZ[10] => ~NO_FANOUT~
WZ[11] => F_Out.DATAB
WZ[12] => ~NO_FANOUT~
WZ[13] => F_Out.DATAB
WZ[14] => ~NO_FANOUT~
WZ[15] => ~NO_FANOUT~
XY_State[0] => Equal6.IN1
XY_State[1] => Equal6.IN0
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal8.IN1
ISet[1] => Equal8.IN0
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add3.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add5.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add3.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add5.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add3.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add5.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add5.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add5.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add5.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add5.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_1.IN1
F_In[0] => process_1.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_1.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|T80s:u_cpu|T80:u0|T80_Reg:Regs
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
DOR[0] <= RegsL[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[1] <= RegsL[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[2] <= RegsL[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[3] <= RegsL[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[4] <= RegsL[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[5] <= RegsL[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[6] <= RegsL[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[7] <= RegsL[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[8] <= RegsH[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[9] <= RegsH[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[10] <= RegsH[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[11] <= RegsH[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[12] <= RegsH[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[13] <= RegsH[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[14] <= RegsH[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[15] <= RegsH[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[16] <= RegsL[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[17] <= RegsL[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[18] <= RegsL[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[19] <= RegsL[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[20] <= RegsL[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[21] <= RegsL[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[22] <= RegsL[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[23] <= RegsL[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[24] <= RegsH[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[25] <= RegsH[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[26] <= RegsH[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[27] <= RegsH[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[28] <= RegsH[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[29] <= RegsH[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[30] <= RegsH[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[31] <= RegsH[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[32] <= RegsL[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[33] <= RegsL[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[34] <= RegsL[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[35] <= RegsL[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[36] <= RegsL[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[37] <= RegsL[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[38] <= RegsL[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[39] <= RegsL[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[40] <= RegsH[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[41] <= RegsH[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[42] <= RegsH[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[43] <= RegsH[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[44] <= RegsH[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[45] <= RegsH[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[46] <= RegsH[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[47] <= RegsH[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[48] <= RegsL[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[49] <= RegsL[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[50] <= RegsL[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[51] <= RegsL[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[52] <= RegsL[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[53] <= RegsL[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[54] <= RegsL[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[55] <= RegsL[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[56] <= RegsH[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[57] <= RegsH[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[58] <= RegsH[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[59] <= RegsH[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[60] <= RegsH[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[61] <= RegsH[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[62] <= RegsH[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[63] <= RegsH[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[64] <= RegsL[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[65] <= RegsL[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[66] <= RegsL[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[67] <= RegsL[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[68] <= RegsL[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[69] <= RegsL[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[70] <= RegsL[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[71] <= RegsL[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[72] <= RegsH[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[73] <= RegsH[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[74] <= RegsH[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[75] <= RegsH[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[76] <= RegsH[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[77] <= RegsH[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[78] <= RegsH[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[79] <= RegsH[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[80] <= RegsL[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[81] <= RegsL[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[82] <= RegsL[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[83] <= RegsL[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[84] <= RegsL[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[85] <= RegsL[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[86] <= RegsL[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[87] <= RegsL[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[88] <= RegsH[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[89] <= RegsH[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[90] <= RegsH[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[91] <= RegsH[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[92] <= RegsH[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[93] <= RegsH[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[94] <= RegsH[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[95] <= RegsH[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[96] <= RegsL[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[97] <= RegsL[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[98] <= RegsL[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[99] <= RegsL[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[100] <= RegsL[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[101] <= RegsL[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[102] <= RegsL[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[103] <= RegsL[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[104] <= RegsH[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[105] <= RegsH[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[106] <= RegsH[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[107] <= RegsH[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[108] <= RegsH[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[109] <= RegsH[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[110] <= RegsH[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[111] <= RegsH[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[112] <= RegsL[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[113] <= RegsL[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[114] <= RegsL[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[115] <= RegsL[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[116] <= RegsL[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[117] <= RegsL[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[118] <= RegsL[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[119] <= RegsL[7][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[120] <= RegsH[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[121] <= RegsH[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[122] <= RegsH[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[123] <= RegsH[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[124] <= RegsH[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[125] <= RegsH[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[126] <= RegsH[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[127] <= RegsH[7][7].DB_MAX_OUTPUT_PORT_TYPE
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIR[0] => RegsL.DATAB
DIR[1] => RegsL.DATAB
DIR[2] => RegsL.DATAB
DIR[3] => RegsL.DATAB
DIR[4] => RegsL.DATAB
DIR[5] => RegsL.DATAB
DIR[6] => RegsL.DATAB
DIR[7] => RegsL.DATAB
DIR[8] => RegsH.DATAB
DIR[9] => RegsH.DATAB
DIR[10] => RegsH.DATAB
DIR[11] => RegsH.DATAB
DIR[12] => RegsH.DATAB
DIR[13] => RegsH.DATAB
DIR[14] => RegsH.DATAB
DIR[15] => RegsH.DATAB
DIR[16] => RegsL.DATAB
DIR[17] => RegsL.DATAB
DIR[18] => RegsL.DATAB
DIR[19] => RegsL.DATAB
DIR[20] => RegsL.DATAB
DIR[21] => RegsL.DATAB
DIR[22] => RegsL.DATAB
DIR[23] => RegsL.DATAB
DIR[24] => RegsH.DATAB
DIR[25] => RegsH.DATAB
DIR[26] => RegsH.DATAB
DIR[27] => RegsH.DATAB
DIR[28] => RegsH.DATAB
DIR[29] => RegsH.DATAB
DIR[30] => RegsH.DATAB
DIR[31] => RegsH.DATAB
DIR[32] => RegsL.DATAB
DIR[33] => RegsL.DATAB
DIR[34] => RegsL.DATAB
DIR[35] => RegsL.DATAB
DIR[36] => RegsL.DATAB
DIR[37] => RegsL.DATAB
DIR[38] => RegsL.DATAB
DIR[39] => RegsL.DATAB
DIR[40] => RegsH.DATAB
DIR[41] => RegsH.DATAB
DIR[42] => RegsH.DATAB
DIR[43] => RegsH.DATAB
DIR[44] => RegsH.DATAB
DIR[45] => RegsH.DATAB
DIR[46] => RegsH.DATAB
DIR[47] => RegsH.DATAB
DIR[48] => RegsL.DATAB
DIR[49] => RegsL.DATAB
DIR[50] => RegsL.DATAB
DIR[51] => RegsL.DATAB
DIR[52] => RegsL.DATAB
DIR[53] => RegsL.DATAB
DIR[54] => RegsL.DATAB
DIR[55] => RegsL.DATAB
DIR[56] => RegsH.DATAB
DIR[57] => RegsH.DATAB
DIR[58] => RegsH.DATAB
DIR[59] => RegsH.DATAB
DIR[60] => RegsH.DATAB
DIR[61] => RegsH.DATAB
DIR[62] => RegsH.DATAB
DIR[63] => RegsH.DATAB
DIR[64] => RegsL.DATAB
DIR[65] => RegsL.DATAB
DIR[66] => RegsL.DATAB
DIR[67] => RegsL.DATAB
DIR[68] => RegsL.DATAB
DIR[69] => RegsL.DATAB
DIR[70] => RegsL.DATAB
DIR[71] => RegsL.DATAB
DIR[72] => RegsH.DATAB
DIR[73] => RegsH.DATAB
DIR[74] => RegsH.DATAB
DIR[75] => RegsH.DATAB
DIR[76] => RegsH.DATAB
DIR[77] => RegsH.DATAB
DIR[78] => RegsH.DATAB
DIR[79] => RegsH.DATAB
DIR[80] => RegsL.DATAB
DIR[81] => RegsL.DATAB
DIR[82] => RegsL.DATAB
DIR[83] => RegsL.DATAB
DIR[84] => RegsL.DATAB
DIR[85] => RegsL.DATAB
DIR[86] => RegsL.DATAB
DIR[87] => RegsL.DATAB
DIR[88] => RegsH.DATAB
DIR[89] => RegsH.DATAB
DIR[90] => RegsH.DATAB
DIR[91] => RegsH.DATAB
DIR[92] => RegsH.DATAB
DIR[93] => RegsH.DATAB
DIR[94] => RegsH.DATAB
DIR[95] => RegsH.DATAB
DIR[96] => RegsL.DATAB
DIR[97] => RegsL.DATAB
DIR[98] => RegsL.DATAB
DIR[99] => RegsL.DATAB
DIR[100] => RegsL.DATAB
DIR[101] => RegsL.DATAB
DIR[102] => RegsL.DATAB
DIR[103] => RegsL.DATAB
DIR[104] => RegsH.DATAB
DIR[105] => RegsH.DATAB
DIR[106] => RegsH.DATAB
DIR[107] => RegsH.DATAB
DIR[108] => RegsH.DATAB
DIR[109] => RegsH.DATAB
DIR[110] => RegsH.DATAB
DIR[111] => RegsH.DATAB
DIR[112] => RegsL.DATAB
DIR[113] => RegsL.DATAB
DIR[114] => RegsL.DATAB
DIR[115] => RegsL.DATAB
DIR[116] => RegsL.DATAB
DIR[117] => RegsL.DATAB
DIR[118] => RegsL.DATAB
DIR[119] => RegsL.DATAB
DIR[120] => RegsH.DATAB
DIR[121] => RegsH.DATAB
DIR[122] => RegsH.DATAB
DIR[123] => RegsH.DATAB
DIR[124] => RegsH.DATAB
DIR[125] => RegsH.DATAB
DIR[126] => RegsH.DATAB
DIR[127] => RegsH.DATAB


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay0
rst_n => rst_n.IN1
clk => clk.IN1
clk_en => clk_en.IN1
bdir => Decoder0.IN0
bc1 => Decoder0.IN1
din[0] => addr.DATAB
din[0] => din_latch.DATAB
din[1] => addr.DATAB
din[1] => din_latch.DATAB
din[2] => addr.DATAB
din[2] => din_latch.DATAB
din[3] => addr.DATAB
din[3] => din_latch.DATAB
din[4] => addr.DATAB
din[4] => din_latch.DATAB
din[5] => addr.DATAB
din[5] => din_latch.DATAB
din[6] => addr.DATAB
din[6] => din_latch.DATAB
din[7] => addr.DATAB
din[7] => din_latch.DATAB
sel => sel.IN1
dout[0] <= jt49:u_jt49.dout
dout[1] <= jt49:u_jt49.dout
dout[2] <= jt49:u_jt49.dout
dout[3] <= jt49:u_jt49.dout
dout[4] <= jt49:u_jt49.dout
dout[5] <= jt49:u_jt49.dout
dout[6] <= jt49:u_jt49.dout
dout[7] <= jt49:u_jt49.dout
sound[0] <= jt49:u_jt49.sound
sound[1] <= jt49:u_jt49.sound
sound[2] <= jt49:u_jt49.sound
sound[3] <= jt49:u_jt49.sound
sound[4] <= jt49:u_jt49.sound
sound[5] <= jt49:u_jt49.sound
sound[6] <= jt49:u_jt49.sound
sound[7] <= jt49:u_jt49.sound
sound[8] <= jt49:u_jt49.sound
sound[9] <= jt49:u_jt49.sound
A[0] <= jt49:u_jt49.A
A[1] <= jt49:u_jt49.A
A[2] <= jt49:u_jt49.A
A[3] <= jt49:u_jt49.A
A[4] <= jt49:u_jt49.A
A[5] <= jt49:u_jt49.A
A[6] <= jt49:u_jt49.A
A[7] <= jt49:u_jt49.A
B[0] <= jt49:u_jt49.B
B[1] <= jt49:u_jt49.B
B[2] <= jt49:u_jt49.B
B[3] <= jt49:u_jt49.B
B[4] <= jt49:u_jt49.B
B[5] <= jt49:u_jt49.B
B[6] <= jt49:u_jt49.B
B[7] <= jt49:u_jt49.B
C[0] <= jt49:u_jt49.C
C[1] <= jt49:u_jt49.C
C[2] <= jt49:u_jt49.C
C[3] <= jt49:u_jt49.C
C[4] <= jt49:u_jt49.C
C[5] <= jt49:u_jt49.C
C[6] <= jt49:u_jt49.C
C[7] <= jt49:u_jt49.C
IOA_in[0] => IOA_in[0].IN1
IOA_in[1] => IOA_in[1].IN1
IOA_in[2] => IOA_in[2].IN1
IOA_in[3] => IOA_in[3].IN1
IOA_in[4] => IOA_in[4].IN1
IOA_in[5] => IOA_in[5].IN1
IOA_in[6] => IOA_in[6].IN1
IOA_in[7] => IOA_in[7].IN1
IOA_out[0] <= jt49:u_jt49.IOA_out
IOA_out[1] <= jt49:u_jt49.IOA_out
IOA_out[2] <= jt49:u_jt49.IOA_out
IOA_out[3] <= jt49:u_jt49.IOA_out
IOA_out[4] <= jt49:u_jt49.IOA_out
IOA_out[5] <= jt49:u_jt49.IOA_out
IOA_out[6] <= jt49:u_jt49.IOA_out
IOA_out[7] <= jt49:u_jt49.IOA_out
IOB_in[0] => IOB_in[0].IN1
IOB_in[1] => IOB_in[1].IN1
IOB_in[2] => IOB_in[2].IN1
IOB_in[3] => IOB_in[3].IN1
IOB_in[4] => IOB_in[4].IN1
IOB_in[5] => IOB_in[5].IN1
IOB_in[6] => IOB_in[6].IN1
IOB_in[7] => IOB_in[7].IN1
IOB_out[0] <= jt49:u_jt49.IOB_out
IOB_out[1] <= jt49:u_jt49.IOB_out
IOB_out[2] <= jt49:u_jt49.IOB_out
IOB_out[3] <= jt49:u_jt49.IOB_out
IOB_out[4] <= jt49:u_jt49.IOB_out
IOB_out[5] <= jt49:u_jt49.IOB_out
IOB_out[6] <= jt49:u_jt49.IOB_out
IOB_out[7] <= jt49:u_jt49.IOB_out


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay0|jt49:u_jt49
rst_n => rst_n.IN7
clk => clk.IN7
clk_en => clk_en.IN1
addr[0] => Decoder0.IN3
addr[0] => Mux0.IN3
addr[0] => Mux1.IN3
addr[0] => Mux2.IN3
addr[0] => Mux3.IN3
addr[0] => Mux4.IN3
addr[0] => Mux5.IN3
addr[0] => Mux6.IN3
addr[0] => Mux7.IN3
addr[0] => Equal0.IN28
addr[0] => Equal1.IN59
addr[0] => Equal2.IN3
addr[1] => Decoder0.IN2
addr[1] => Mux0.IN2
addr[1] => Mux1.IN2
addr[1] => Mux2.IN2
addr[1] => Mux3.IN2
addr[1] => Mux4.IN2
addr[1] => Mux5.IN2
addr[1] => Mux6.IN2
addr[1] => Mux7.IN2
addr[1] => Equal0.IN59
addr[1] => Equal1.IN58
addr[1] => Equal2.IN0
addr[2] => Decoder0.IN1
addr[2] => Mux0.IN1
addr[2] => Mux1.IN1
addr[2] => Mux2.IN1
addr[2] => Mux3.IN1
addr[2] => Mux4.IN1
addr[2] => Mux5.IN1
addr[2] => Mux6.IN1
addr[2] => Mux7.IN1
addr[2] => Equal0.IN58
addr[2] => Equal1.IN57
addr[2] => Equal2.IN2
addr[3] => Decoder0.IN0
addr[3] => Mux0.IN0
addr[3] => Mux1.IN0
addr[3] => Mux2.IN0
addr[3] => Mux3.IN0
addr[3] => Mux4.IN0
addr[3] => Mux5.IN0
addr[3] => Mux6.IN0
addr[3] => Mux7.IN0
addr[3] => Equal0.IN57
addr[3] => Equal1.IN56
addr[3] => Equal2.IN1
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => eg_restart.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
sel => sel.IN1
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[0] <= sound[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[1] <= sound[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[2] <= sound[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[3] <= sound[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[4] <= sound[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[5] <= sound[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[6] <= sound[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[7] <= sound[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[8] <= sound[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[9] <= sound[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= jt49_exp:u_expA.dout
A[1] <= jt49_exp:u_expA.dout
A[2] <= jt49_exp:u_expA.dout
A[3] <= jt49_exp:u_expA.dout
A[4] <= jt49_exp:u_expA.dout
A[5] <= jt49_exp:u_expA.dout
A[6] <= jt49_exp:u_expA.dout
A[7] <= jt49_exp:u_expA.dout
B[0] <= jt49_exp:u_expB.dout
B[1] <= jt49_exp:u_expB.dout
B[2] <= jt49_exp:u_expB.dout
B[3] <= jt49_exp:u_expB.dout
B[4] <= jt49_exp:u_expB.dout
B[5] <= jt49_exp:u_expB.dout
B[6] <= jt49_exp:u_expB.dout
B[7] <= jt49_exp:u_expB.dout
C[0] <= jt49_exp:u_expC.dout
C[1] <= jt49_exp:u_expC.dout
C[2] <= jt49_exp:u_expC.dout
C[3] <= jt49_exp:u_expC.dout
C[4] <= jt49_exp:u_expC.dout
C[5] <= jt49_exp:u_expC.dout
C[6] <= jt49_exp:u_expC.dout
C[7] <= jt49_exp:u_expC.dout
IOA_in[0] => dout.DATAB
IOA_in[1] => dout.DATAB
IOA_in[2] => dout.DATAB
IOA_in[3] => dout.DATAB
IOA_in[4] => dout.DATAB
IOA_in[5] => dout.DATAB
IOA_in[6] => dout.DATAB
IOA_in[7] => dout.DATAB
IOA_out[0] <= regarray[14][0].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[1] <= regarray[14][1].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[2] <= regarray[14][2].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[3] <= regarray[14][3].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[4] <= regarray[14][4].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[5] <= regarray[14][5].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[6] <= regarray[14][6].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[7] <= regarray[14][7].DB_MAX_OUTPUT_PORT_TYPE
IOB_in[0] => dout.DATAB
IOB_in[1] => dout.DATAB
IOB_in[2] => dout.DATAB
IOB_in[3] => dout.DATAB
IOB_in[4] => dout.DATAB
IOB_in[5] => dout.DATAB
IOB_in[6] => dout.DATAB
IOB_in[7] => dout.DATAB
IOB_out[0] <= regarray[15][0].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[1] <= regarray[15][1].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[2] <= regarray[15][2].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[3] <= regarray[15][3].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[4] <= regarray[15][4].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[5] <= regarray[15][5].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[6] <= regarray[15][6].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[7] <= regarray[15][7].DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay0|jt49:u_jt49|jt49_cen:u_cen
clk => cencnt[0].CLK
clk => cencnt[1].CLK
clk => cencnt[2].CLK
clk => cen8~reg0.CLK
rst_n => ~NO_FANOUT~
cen => cen8.IN1
cen => cencnt[0].ENA
cen => cencnt[1].ENA
cen => cencnt[2].ENA
sel => toggle.OUTPUTSELECT
cen8 <= cen8~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay0|jt49:u_jt49|jt49_div:u_chA
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => div.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => div.OUTPUTSELECT
period[0] => Equal0.IN11
period[0] => Equal1.IN11
period[1] => Equal0.IN10
period[1] => Equal1.IN10
period[2] => Equal0.IN9
period[2] => Equal1.IN9
period[3] => Equal0.IN8
period[3] => Equal1.IN8
period[4] => Equal0.IN7
period[4] => Equal1.IN7
period[5] => Equal0.IN6
period[5] => Equal1.IN6
period[6] => Equal0.IN5
period[6] => Equal1.IN5
period[7] => Equal0.IN4
period[7] => Equal1.IN4
period[8] => Equal0.IN3
period[8] => Equal1.IN3
period[9] => Equal0.IN2
period[9] => Equal1.IN2
period[10] => Equal0.IN1
period[10] => Equal1.IN1
period[11] => Equal0.IN0
period[11] => Equal1.IN0
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay0|jt49:u_jt49|jt49_div:u_chB
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => div.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => div.OUTPUTSELECT
period[0] => Equal0.IN11
period[0] => Equal1.IN11
period[1] => Equal0.IN10
period[1] => Equal1.IN10
period[2] => Equal0.IN9
period[2] => Equal1.IN9
period[3] => Equal0.IN8
period[3] => Equal1.IN8
period[4] => Equal0.IN7
period[4] => Equal1.IN7
period[5] => Equal0.IN6
period[5] => Equal1.IN6
period[6] => Equal0.IN5
period[6] => Equal1.IN5
period[7] => Equal0.IN4
period[7] => Equal1.IN4
period[8] => Equal0.IN3
period[8] => Equal1.IN3
period[9] => Equal0.IN2
period[9] => Equal1.IN2
period[10] => Equal0.IN1
period[10] => Equal1.IN1
period[11] => Equal0.IN0
period[11] => Equal1.IN0
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay0|jt49:u_jt49|jt49_div:u_chC
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => div.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => div.OUTPUTSELECT
period[0] => Equal0.IN11
period[0] => Equal1.IN11
period[1] => Equal0.IN10
period[1] => Equal1.IN10
period[2] => Equal0.IN9
period[2] => Equal1.IN9
period[3] => Equal0.IN8
period[3] => Equal1.IN8
period[4] => Equal0.IN7
period[4] => Equal1.IN7
period[5] => Equal0.IN6
period[5] => Equal1.IN6
period[6] => Equal0.IN5
period[6] => Equal1.IN5
period[7] => Equal0.IN4
period[7] => Equal1.IN4
period[8] => Equal0.IN3
period[8] => Equal1.IN3
period[9] => Equal0.IN2
period[9] => Equal1.IN2
period[10] => Equal0.IN1
period[10] => Equal1.IN1
period[11] => Equal0.IN0
period[11] => Equal1.IN0
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay0|jt49:u_jt49|jt49_noise:u_ng
clk => clk.IN1
rst_n => rst_n.IN1
cen => cen.IN1
period[0] => period[0].IN1
period[1] => period[1].IN1
period[2] => period[2].IN1
period[3] => period[3].IN1
period[4] => period[4].IN1
noise <= poly17[16].DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay0|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => div.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => div.OUTPUTSELECT
period[0] => Equal0.IN4
period[0] => Equal1.IN4
period[1] => Equal0.IN3
period[1] => Equal1.IN3
period[2] => Equal0.IN2
period[2] => Equal1.IN2
period[3] => Equal0.IN1
period[3] => Equal1.IN1
period[4] => Equal0.IN0
period[4] => Equal1.IN0
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay0|jt49:u_jt49|jt49_div:u_envdiv
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => div.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => div.OUTPUTSELECT
period[0] => Equal0.IN15
period[0] => Equal1.IN15
period[1] => Equal0.IN14
period[1] => Equal1.IN14
period[2] => Equal0.IN13
period[2] => Equal1.IN13
period[3] => Equal0.IN12
period[3] => Equal1.IN12
period[4] => Equal0.IN11
period[4] => Equal1.IN11
period[5] => Equal0.IN10
period[5] => Equal1.IN10
period[6] => Equal0.IN9
period[6] => Equal1.IN9
period[7] => Equal0.IN8
period[7] => Equal1.IN8
period[8] => Equal0.IN7
period[8] => Equal1.IN7
period[9] => Equal0.IN6
period[9] => Equal1.IN6
period[10] => Equal0.IN5
period[10] => Equal1.IN5
period[11] => Equal0.IN4
period[11] => Equal1.IN4
period[12] => Equal0.IN3
period[12] => Equal1.IN3
period[13] => Equal0.IN2
period[13] => Equal1.IN2
period[14] => Equal0.IN1
period[14] => Equal1.IN1
period[15] => Equal0.IN0
period[15] => Equal1.IN0
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay0|jt49:u_jt49|jt49_eg:u_env
clk => stop.CLK
clk => inv.CLK
clk => gain[0].CLK
clk => gain[1].CLK
clk => gain[2].CLK
clk => gain[3].CLK
clk => gain[4].CLK
clk => env[0]~reg0.CLK
clk => env[1]~reg0.CLK
clk => env[2]~reg0.CLK
clk => env[3]~reg0.CLK
clk => env[4]~reg0.CLK
cen => gain.OUTPUTSELECT
cen => gain.OUTPUTSELECT
cen => gain.OUTPUTSELECT
cen => gain.OUTPUTSELECT
cen => gain.OUTPUTSELECT
cen => inv.OUTPUTSELECT
cen => stop.OUTPUTSELECT
cen => env[0]~reg0.ENA
cen => env[1]~reg0.ENA
cen => env[2]~reg0.ENA
cen => env[3]~reg0.ENA
cen => env[4]~reg0.ENA
step => always1.IN1
rst_n => gain.OUTPUTSELECT
rst_n => gain.OUTPUTSELECT
rst_n => gain.OUTPUTSELECT
rst_n => gain.OUTPUTSELECT
rst_n => gain.OUTPUTSELECT
rst_n => inv.OUTPUTSELECT
rst_n => stop.OUTPUTSELECT
restart => gain.OUTPUTSELECT
restart => gain.OUTPUTSELECT
restart => gain.OUTPUTSELECT
restart => gain.OUTPUTSELECT
restart => gain.OUTPUTSELECT
restart => inv.OUTPUTSELECT
restart => stop.OUTPUTSELECT
ctrl[0] => will_hold.IN0
ctrl[1] => always1.IN0
ctrl[2] => always1.IN0
ctrl[2] => inv.DATAB
ctrl[3] => always1.IN1
ctrl[3] => will_hold.IN1
ctrl[3] => always1.IN1
env[0] <= env[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
env[1] <= env[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
env[2] <= env[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
env[3] <= env[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
env[4] <= env[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay0|jt49:u_jt49|jt49_exp:u_expA
din[0] => Ram0.RADDR
din[1] => Ram0.RADDR1
din[2] => Ram0.RADDR2
din[3] => Ram0.RADDR3
din[4] => Ram0.RADDR4
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay0|jt49:u_jt49|jt49_exp:u_expB
din[0] => Ram0.RADDR
din[1] => Ram0.RADDR1
din[2] => Ram0.RADDR2
din[3] => Ram0.RADDR3
din[4] => Ram0.RADDR4
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay0|jt49:u_jt49|jt49_exp:u_expC
din[0] => Ram0.RADDR
din[1] => Ram0.RADDR1
din[2] => Ram0.RADDR2
din[3] => Ram0.RADDR3
din[4] => Ram0.RADDR4
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay1
rst_n => rst_n.IN1
clk => clk.IN1
clk_en => clk_en.IN1
bdir => Decoder0.IN0
bc1 => Decoder0.IN1
din[0] => addr.DATAB
din[0] => din_latch.DATAB
din[1] => addr.DATAB
din[1] => din_latch.DATAB
din[2] => addr.DATAB
din[2] => din_latch.DATAB
din[3] => addr.DATAB
din[3] => din_latch.DATAB
din[4] => addr.DATAB
din[4] => din_latch.DATAB
din[5] => addr.DATAB
din[5] => din_latch.DATAB
din[6] => addr.DATAB
din[6] => din_latch.DATAB
din[7] => addr.DATAB
din[7] => din_latch.DATAB
sel => sel.IN1
dout[0] <= jt49:u_jt49.dout
dout[1] <= jt49:u_jt49.dout
dout[2] <= jt49:u_jt49.dout
dout[3] <= jt49:u_jt49.dout
dout[4] <= jt49:u_jt49.dout
dout[5] <= jt49:u_jt49.dout
dout[6] <= jt49:u_jt49.dout
dout[7] <= jt49:u_jt49.dout
sound[0] <= jt49:u_jt49.sound
sound[1] <= jt49:u_jt49.sound
sound[2] <= jt49:u_jt49.sound
sound[3] <= jt49:u_jt49.sound
sound[4] <= jt49:u_jt49.sound
sound[5] <= jt49:u_jt49.sound
sound[6] <= jt49:u_jt49.sound
sound[7] <= jt49:u_jt49.sound
sound[8] <= jt49:u_jt49.sound
sound[9] <= jt49:u_jt49.sound
A[0] <= jt49:u_jt49.A
A[1] <= jt49:u_jt49.A
A[2] <= jt49:u_jt49.A
A[3] <= jt49:u_jt49.A
A[4] <= jt49:u_jt49.A
A[5] <= jt49:u_jt49.A
A[6] <= jt49:u_jt49.A
A[7] <= jt49:u_jt49.A
B[0] <= jt49:u_jt49.B
B[1] <= jt49:u_jt49.B
B[2] <= jt49:u_jt49.B
B[3] <= jt49:u_jt49.B
B[4] <= jt49:u_jt49.B
B[5] <= jt49:u_jt49.B
B[6] <= jt49:u_jt49.B
B[7] <= jt49:u_jt49.B
C[0] <= jt49:u_jt49.C
C[1] <= jt49:u_jt49.C
C[2] <= jt49:u_jt49.C
C[3] <= jt49:u_jt49.C
C[4] <= jt49:u_jt49.C
C[5] <= jt49:u_jt49.C
C[6] <= jt49:u_jt49.C
C[7] <= jt49:u_jt49.C
IOA_in[0] => IOA_in[0].IN1
IOA_in[1] => IOA_in[1].IN1
IOA_in[2] => IOA_in[2].IN1
IOA_in[3] => IOA_in[3].IN1
IOA_in[4] => IOA_in[4].IN1
IOA_in[5] => IOA_in[5].IN1
IOA_in[6] => IOA_in[6].IN1
IOA_in[7] => IOA_in[7].IN1
IOA_out[0] <= jt49:u_jt49.IOA_out
IOA_out[1] <= jt49:u_jt49.IOA_out
IOA_out[2] <= jt49:u_jt49.IOA_out
IOA_out[3] <= jt49:u_jt49.IOA_out
IOA_out[4] <= jt49:u_jt49.IOA_out
IOA_out[5] <= jt49:u_jt49.IOA_out
IOA_out[6] <= jt49:u_jt49.IOA_out
IOA_out[7] <= jt49:u_jt49.IOA_out
IOB_in[0] => IOB_in[0].IN1
IOB_in[1] => IOB_in[1].IN1
IOB_in[2] => IOB_in[2].IN1
IOB_in[3] => IOB_in[3].IN1
IOB_in[4] => IOB_in[4].IN1
IOB_in[5] => IOB_in[5].IN1
IOB_in[6] => IOB_in[6].IN1
IOB_in[7] => IOB_in[7].IN1
IOB_out[0] <= jt49:u_jt49.IOB_out
IOB_out[1] <= jt49:u_jt49.IOB_out
IOB_out[2] <= jt49:u_jt49.IOB_out
IOB_out[3] <= jt49:u_jt49.IOB_out
IOB_out[4] <= jt49:u_jt49.IOB_out
IOB_out[5] <= jt49:u_jt49.IOB_out
IOB_out[6] <= jt49:u_jt49.IOB_out
IOB_out[7] <= jt49:u_jt49.IOB_out


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay1|jt49:u_jt49
rst_n => rst_n.IN7
clk => clk.IN7
clk_en => clk_en.IN1
addr[0] => Decoder0.IN3
addr[0] => Mux0.IN3
addr[0] => Mux1.IN3
addr[0] => Mux2.IN3
addr[0] => Mux3.IN3
addr[0] => Mux4.IN3
addr[0] => Mux5.IN3
addr[0] => Mux6.IN3
addr[0] => Mux7.IN3
addr[0] => Equal0.IN28
addr[0] => Equal1.IN59
addr[0] => Equal2.IN3
addr[1] => Decoder0.IN2
addr[1] => Mux0.IN2
addr[1] => Mux1.IN2
addr[1] => Mux2.IN2
addr[1] => Mux3.IN2
addr[1] => Mux4.IN2
addr[1] => Mux5.IN2
addr[1] => Mux6.IN2
addr[1] => Mux7.IN2
addr[1] => Equal0.IN59
addr[1] => Equal1.IN58
addr[1] => Equal2.IN0
addr[2] => Decoder0.IN1
addr[2] => Mux0.IN1
addr[2] => Mux1.IN1
addr[2] => Mux2.IN1
addr[2] => Mux3.IN1
addr[2] => Mux4.IN1
addr[2] => Mux5.IN1
addr[2] => Mux6.IN1
addr[2] => Mux7.IN1
addr[2] => Equal0.IN58
addr[2] => Equal1.IN57
addr[2] => Equal2.IN2
addr[3] => Decoder0.IN0
addr[3] => Mux0.IN0
addr[3] => Mux1.IN0
addr[3] => Mux2.IN0
addr[3] => Mux3.IN0
addr[3] => Mux4.IN0
addr[3] => Mux5.IN0
addr[3] => Mux6.IN0
addr[3] => Mux7.IN0
addr[3] => Equal0.IN57
addr[3] => Equal1.IN56
addr[3] => Equal2.IN1
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => dout.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => regarray.OUTPUTSELECT
cs_n => eg_restart.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
wr_n => regarray.OUTPUTSELECT
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[0] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[1] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[2] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[3] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[4] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[5] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[6] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
din[7] => regarray.DATAB
sel => sel.IN1
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[0] <= sound[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[1] <= sound[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[2] <= sound[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[3] <= sound[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[4] <= sound[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[5] <= sound[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[6] <= sound[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[7] <= sound[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[8] <= sound[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[9] <= sound[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= jt49_exp:u_expA.dout
A[1] <= jt49_exp:u_expA.dout
A[2] <= jt49_exp:u_expA.dout
A[3] <= jt49_exp:u_expA.dout
A[4] <= jt49_exp:u_expA.dout
A[5] <= jt49_exp:u_expA.dout
A[6] <= jt49_exp:u_expA.dout
A[7] <= jt49_exp:u_expA.dout
B[0] <= jt49_exp:u_expB.dout
B[1] <= jt49_exp:u_expB.dout
B[2] <= jt49_exp:u_expB.dout
B[3] <= jt49_exp:u_expB.dout
B[4] <= jt49_exp:u_expB.dout
B[5] <= jt49_exp:u_expB.dout
B[6] <= jt49_exp:u_expB.dout
B[7] <= jt49_exp:u_expB.dout
C[0] <= jt49_exp:u_expC.dout
C[1] <= jt49_exp:u_expC.dout
C[2] <= jt49_exp:u_expC.dout
C[3] <= jt49_exp:u_expC.dout
C[4] <= jt49_exp:u_expC.dout
C[5] <= jt49_exp:u_expC.dout
C[6] <= jt49_exp:u_expC.dout
C[7] <= jt49_exp:u_expC.dout
IOA_in[0] => dout.DATAB
IOA_in[1] => dout.DATAB
IOA_in[2] => dout.DATAB
IOA_in[3] => dout.DATAB
IOA_in[4] => dout.DATAB
IOA_in[5] => dout.DATAB
IOA_in[6] => dout.DATAB
IOA_in[7] => dout.DATAB
IOA_out[0] <= regarray[14][0].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[1] <= regarray[14][1].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[2] <= regarray[14][2].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[3] <= regarray[14][3].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[4] <= regarray[14][4].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[5] <= regarray[14][5].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[6] <= regarray[14][6].DB_MAX_OUTPUT_PORT_TYPE
IOA_out[7] <= regarray[14][7].DB_MAX_OUTPUT_PORT_TYPE
IOB_in[0] => dout.DATAB
IOB_in[1] => dout.DATAB
IOB_in[2] => dout.DATAB
IOB_in[3] => dout.DATAB
IOB_in[4] => dout.DATAB
IOB_in[5] => dout.DATAB
IOB_in[6] => dout.DATAB
IOB_in[7] => dout.DATAB
IOB_out[0] <= regarray[15][0].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[1] <= regarray[15][1].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[2] <= regarray[15][2].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[3] <= regarray[15][3].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[4] <= regarray[15][4].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[5] <= regarray[15][5].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[6] <= regarray[15][6].DB_MAX_OUTPUT_PORT_TYPE
IOB_out[7] <= regarray[15][7].DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay1|jt49:u_jt49|jt49_cen:u_cen
clk => cencnt[0].CLK
clk => cencnt[1].CLK
clk => cencnt[2].CLK
clk => cen8~reg0.CLK
rst_n => ~NO_FANOUT~
cen => cen8.IN1
cen => cencnt[0].ENA
cen => cencnt[1].ENA
cen => cencnt[2].ENA
sel => toggle.OUTPUTSELECT
cen8 <= cen8~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay1|jt49:u_jt49|jt49_div:u_chA
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => div.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => div.OUTPUTSELECT
period[0] => Equal0.IN11
period[0] => Equal1.IN11
period[1] => Equal0.IN10
period[1] => Equal1.IN10
period[2] => Equal0.IN9
period[2] => Equal1.IN9
period[3] => Equal0.IN8
period[3] => Equal1.IN8
period[4] => Equal0.IN7
period[4] => Equal1.IN7
period[5] => Equal0.IN6
period[5] => Equal1.IN6
period[6] => Equal0.IN5
period[6] => Equal1.IN5
period[7] => Equal0.IN4
period[7] => Equal1.IN4
period[8] => Equal0.IN3
period[8] => Equal1.IN3
period[9] => Equal0.IN2
period[9] => Equal1.IN2
period[10] => Equal0.IN1
period[10] => Equal1.IN1
period[11] => Equal0.IN0
period[11] => Equal1.IN0
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay1|jt49:u_jt49|jt49_div:u_chB
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => div.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => div.OUTPUTSELECT
period[0] => Equal0.IN11
period[0] => Equal1.IN11
period[1] => Equal0.IN10
period[1] => Equal1.IN10
period[2] => Equal0.IN9
period[2] => Equal1.IN9
period[3] => Equal0.IN8
period[3] => Equal1.IN8
period[4] => Equal0.IN7
period[4] => Equal1.IN7
period[5] => Equal0.IN6
period[5] => Equal1.IN6
period[6] => Equal0.IN5
period[6] => Equal1.IN5
period[7] => Equal0.IN4
period[7] => Equal1.IN4
period[8] => Equal0.IN3
period[8] => Equal1.IN3
period[9] => Equal0.IN2
period[9] => Equal1.IN2
period[10] => Equal0.IN1
period[10] => Equal1.IN1
period[11] => Equal0.IN0
period[11] => Equal1.IN0
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay1|jt49:u_jt49|jt49_div:u_chC
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => div.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => div.OUTPUTSELECT
period[0] => Equal0.IN11
period[0] => Equal1.IN11
period[1] => Equal0.IN10
period[1] => Equal1.IN10
period[2] => Equal0.IN9
period[2] => Equal1.IN9
period[3] => Equal0.IN8
period[3] => Equal1.IN8
period[4] => Equal0.IN7
period[4] => Equal1.IN7
period[5] => Equal0.IN6
period[5] => Equal1.IN6
period[6] => Equal0.IN5
period[6] => Equal1.IN5
period[7] => Equal0.IN4
period[7] => Equal1.IN4
period[8] => Equal0.IN3
period[8] => Equal1.IN3
period[9] => Equal0.IN2
period[9] => Equal1.IN2
period[10] => Equal0.IN1
period[10] => Equal1.IN1
period[11] => Equal0.IN0
period[11] => Equal1.IN0
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay1|jt49:u_jt49|jt49_noise:u_ng
clk => clk.IN1
rst_n => rst_n.IN1
cen => cen.IN1
period[0] => period[0].IN1
period[1] => period[1].IN1
period[2] => period[2].IN1
period[3] => period[3].IN1
period[4] => period[4].IN1
noise <= poly17[16].DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay1|jt49:u_jt49|jt49_noise:u_ng|jt49_div:u_div
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => div.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => div.OUTPUTSELECT
period[0] => Equal0.IN4
period[0] => Equal1.IN4
period[1] => Equal0.IN3
period[1] => Equal1.IN3
period[2] => Equal0.IN2
period[2] => Equal1.IN2
period[3] => Equal0.IN1
period[3] => Equal1.IN1
period[4] => Equal0.IN0
period[4] => Equal1.IN0
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay1|jt49:u_jt49|jt49_div:u_envdiv
clk => div~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => count.OUTPUTSELECT
cen => div.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => count.OUTPUTSELECT
rst_n => div.OUTPUTSELECT
period[0] => Equal0.IN15
period[0] => Equal1.IN15
period[1] => Equal0.IN14
period[1] => Equal1.IN14
period[2] => Equal0.IN13
period[2] => Equal1.IN13
period[3] => Equal0.IN12
period[3] => Equal1.IN12
period[4] => Equal0.IN11
period[4] => Equal1.IN11
period[5] => Equal0.IN10
period[5] => Equal1.IN10
period[6] => Equal0.IN9
period[6] => Equal1.IN9
period[7] => Equal0.IN8
period[7] => Equal1.IN8
period[8] => Equal0.IN7
period[8] => Equal1.IN7
period[9] => Equal0.IN6
period[9] => Equal1.IN6
period[10] => Equal0.IN5
period[10] => Equal1.IN5
period[11] => Equal0.IN4
period[11] => Equal1.IN4
period[12] => Equal0.IN3
period[12] => Equal1.IN3
period[13] => Equal0.IN2
period[13] => Equal1.IN2
period[14] => Equal0.IN1
period[14] => Equal1.IN1
period[15] => Equal0.IN0
period[15] => Equal1.IN0
div <= div~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay1|jt49:u_jt49|jt49_eg:u_env
clk => stop.CLK
clk => inv.CLK
clk => gain[0].CLK
clk => gain[1].CLK
clk => gain[2].CLK
clk => gain[3].CLK
clk => gain[4].CLK
clk => env[0]~reg0.CLK
clk => env[1]~reg0.CLK
clk => env[2]~reg0.CLK
clk => env[3]~reg0.CLK
clk => env[4]~reg0.CLK
cen => gain.OUTPUTSELECT
cen => gain.OUTPUTSELECT
cen => gain.OUTPUTSELECT
cen => gain.OUTPUTSELECT
cen => gain.OUTPUTSELECT
cen => inv.OUTPUTSELECT
cen => stop.OUTPUTSELECT
cen => env[0]~reg0.ENA
cen => env[1]~reg0.ENA
cen => env[2]~reg0.ENA
cen => env[3]~reg0.ENA
cen => env[4]~reg0.ENA
step => always1.IN1
rst_n => gain.OUTPUTSELECT
rst_n => gain.OUTPUTSELECT
rst_n => gain.OUTPUTSELECT
rst_n => gain.OUTPUTSELECT
rst_n => gain.OUTPUTSELECT
rst_n => inv.OUTPUTSELECT
rst_n => stop.OUTPUTSELECT
restart => gain.OUTPUTSELECT
restart => gain.OUTPUTSELECT
restart => gain.OUTPUTSELECT
restart => gain.OUTPUTSELECT
restart => gain.OUTPUTSELECT
restart => inv.OUTPUTSELECT
restart => stop.OUTPUTSELECT
ctrl[0] => will_hold.IN0
ctrl[1] => always1.IN0
ctrl[2] => always1.IN0
ctrl[2] => inv.DATAB
ctrl[3] => always1.IN1
ctrl[3] => will_hold.IN1
ctrl[3] => always1.IN1
env[0] <= env[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
env[1] <= env[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
env[2] <= env[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
env[3] <= env[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
env[4] <= env[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay1|jt49:u_jt49|jt49_exp:u_expA
din[0] => Ram0.RADDR
din[1] => Ram0.RADDR1
din[2] => Ram0.RADDR2
din[3] => Ram0.RADDR3
din[4] => Ram0.RADDR4
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay1|jt49:u_jt49|jt49_exp:u_expB
din[0] => Ram0.RADDR
din[1] => Ram0.RADDR1
din[2] => Ram0.RADDR2
din[3] => Ram0.RADDR3
din[4] => Ram0.RADDR4
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|jt1942_mc2|jt1942_game:u_game|jt1942_sound:u_sound|jt49_bus:u_ay1|jt49:u_jt49|jt49_exp:u_expC
din[0] => Ram0.RADDR
din[1] => Ram0.RADDR1
din[2] => Ram0.RADDR2
din[3] => Ram0.RADDR3
din[4] => Ram0.RADDR4
dout[0] <= Ram0.DATAOUT
dout[1] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[3] <= Ram0.DATAOUT3
dout[4] <= Ram0.DATAOUT4
dout[5] <= Ram0.DATAOUT5
dout[6] <= Ram0.DATAOUT6
dout[7] <= Ram0.DATAOUT7


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video
rst => rst.IN2
clk => clk.IN8
cen6 => cen6.IN8
cen3 => cen3.IN1
cpu_cen => cpu_cen.IN2
cpu_AB[0] => cpu_AB[0].IN3
cpu_AB[1] => cpu_AB[1].IN3
cpu_AB[2] => cpu_AB[2].IN3
cpu_AB[3] => cpu_AB[3].IN3
cpu_AB[4] => cpu_AB[4].IN3
cpu_AB[5] => cpu_AB[5].IN3
cpu_AB[6] => cpu_AB[6].IN3
cpu_AB[7] => scr_AB[6].IN2
cpu_AB[8] => scr_AB[7].IN2
cpu_AB[9] => scr_AB[8].IN2
cpu_AB[10] => cpu_AB[10].IN1
V[0] => V[0].IN3
V[1] => V[1].IN3
V[2] => V[2].IN3
V[3] => V[3].IN3
V[4] => V[4].IN3
V[5] => V[5].IN3
V[6] => V[6].IN3
V[7] => V[7].IN3
H[0] => H[0].IN3
H[1] => H[1].IN3
H[2] => H[2].IN3
H[3] => H[3].IN3
H[4] => H[4].IN3
H[5] => H[5].IN3
H[6] => H[6].IN3
H[7] => H[7].IN3
H[8] => H[8].IN2
rd_n => ~NO_FANOUT~
wr_n => wr_n.IN3
flip => flip.IN3
cpu_dout[0] => cpu_dout[0].IN3
cpu_dout[1] => cpu_dout[1].IN3
cpu_dout[2] => cpu_dout[2].IN3
cpu_dout[3] => cpu_dout[3].IN3
cpu_dout[4] => cpu_dout[4].IN3
cpu_dout[5] => cpu_dout[5].IN3
cpu_dout[6] => cpu_dout[6].IN3
cpu_dout[7] => cpu_dout[7].IN3
pause => pause.IN1
char_cs => char_cs.IN1
chram_dout[0] <= jtgng_char:u_char.dout
chram_dout[1] <= jtgng_char:u_char.dout
chram_dout[2] <= jtgng_char:u_char.dout
chram_dout[3] <= jtgng_char:u_char.dout
chram_dout[4] <= jtgng_char:u_char.dout
chram_dout[5] <= jtgng_char:u_char.dout
chram_dout[6] <= jtgng_char:u_char.dout
chram_dout[7] <= jtgng_char:u_char.dout
char_addr[0] <= jtgng_char:u_char.char_addr
char_addr[1] <= jtgng_char:u_char.char_addr
char_addr[2] <= jtgng_char:u_char.char_addr
char_addr[3] <= jtgng_char:u_char.char_addr
char_addr[4] <= jtgng_char:u_char.char_addr
char_addr[5] <= jtgng_char:u_char.char_addr
char_addr[6] <= jtgng_char:u_char.char_addr
char_addr[7] <= jtgng_char:u_char.char_addr
char_addr[8] <= jtgng_char:u_char.char_addr
char_addr[9] <= jtgng_char:u_char.char_addr
char_addr[10] <= jtgng_char:u_char.char_addr
char_addr[11] <= jtgng_char:u_char.char_addr
char_data[0] => char_data[0].IN1
char_data[1] => char_data[1].IN1
char_data[2] => char_data[2].IN1
char_data[3] => char_data[3].IN1
char_data[4] => char_data[4].IN1
char_data[5] => char_data[5].IN1
char_data[6] => char_data[6].IN1
char_data[7] => char_data[7].IN1
char_data[8] => char_data[8].IN1
char_data[9] => char_data[9].IN1
char_data[10] => char_data[10].IN1
char_data[11] => char_data[11].IN1
char_data[12] => char_data[12].IN1
char_data[13] => char_data[13].IN1
char_data[14] => char_data[14].IN1
char_data[15] => char_data[15].IN1
char_busy <= jtgng_char:u_char.busy
char_ok => char_ok.IN1
scr_cs => scr_cs.IN1
scr_busy <= jtgng_scroll:u_scroll.busy
scram_dout[0] <= jtgng_scroll:u_scroll.dout
scram_dout[1] <= jtgng_scroll:u_scroll.dout
scram_dout[2] <= jtgng_scroll:u_scroll.dout
scram_dout[3] <= jtgng_scroll:u_scroll.dout
scram_dout[4] <= jtgng_scroll:u_scroll.dout
scram_dout[5] <= jtgng_scroll:u_scroll.dout
scram_dout[6] <= jtgng_scroll:u_scroll.dout
scram_dout[7] <= jtgng_scroll:u_scroll.dout
scr_addr[0] <= jtgng_scroll:u_scroll.scr_addr
scr_addr[1] <= jtgng_scroll:u_scroll.scr_addr
scr_addr[2] <= jtgng_scroll:u_scroll.scr_addr
scr_addr[3] <= jtgng_scroll:u_scroll.scr_addr
scr_addr[4] <= jtgng_scroll:u_scroll.scr_addr
scr_addr[5] <= jtgng_scroll:u_scroll.scr_addr
scr_addr[6] <= jtgng_scroll:u_scroll.scr_addr
scr_addr[7] <= jtgng_scroll:u_scroll.scr_addr
scr_addr[8] <= jtgng_scroll:u_scroll.scr_addr
scr_addr[9] <= jtgng_scroll:u_scroll.scr_addr
scr_addr[10] <= jtgng_scroll:u_scroll.scr_addr
scr_addr[11] <= jtgng_scroll:u_scroll.scr_addr
scr_addr[12] <= jtgng_scroll:u_scroll.scr_addr
scr_addr[13] <= jtgng_scroll:u_scroll.scr_addr
scrom_data[0] => scrom_data[0].IN1
scrom_data[1] => scrom_data[1].IN1
scrom_data[2] => scrom_data[2].IN1
scrom_data[3] => scrom_data[3].IN1
scrom_data[4] => scrom_data[4].IN1
scrom_data[5] => scrom_data[5].IN1
scrom_data[6] => scrom_data[6].IN1
scrom_data[7] => scrom_data[7].IN1
scrom_data[8] => scrom_data[8].IN1
scrom_data[9] => scrom_data[9].IN1
scrom_data[10] => scrom_data[10].IN1
scrom_data[11] => scrom_data[11].IN1
scrom_data[12] => scrom_data[12].IN1
scrom_data[13] => scrom_data[13].IN1
scrom_data[14] => scrom_data[14].IN1
scrom_data[15] => scrom_data[15].IN1
scrom_data[16] => scrom_data[16].IN1
scrom_data[17] => scrom_data[17].IN1
scrom_data[18] => scrom_data[18].IN1
scrom_data[19] => scrom_data[19].IN1
scrom_data[20] => scrom_data[20].IN1
scrom_data[21] => scrom_data[21].IN1
scrom_data[22] => scrom_data[22].IN1
scrom_data[23] => scrom_data[23].IN1
scr_br[0] => scr_pal_addr[4].IN2
scr_br[1] => scr_pal_addr[5].IN2
scr_br[2] => scr_pal_addr[6].IN2
scr_hpos[0] => scr_hpos[0].IN1
scr_hpos[1] => scr_hpos[1].IN1
scr_hpos[2] => scr_hpos[2].IN1
scr_hpos[3] => scr_hpos[3].IN1
scr_hpos[4] => scr_hpos[4].IN1
scr_hpos[5] => scr_hpos[5].IN1
scr_hpos[6] => scr_hpos[6].IN1
scr_hpos[7] => scr_hpos[7].IN1
scr_hpos[8] => scr_hpos[8].IN1
scr_vpos[0] => scr_vpos[0].IN1
scr_vpos[1] => scr_vpos[1].IN1
scr_vpos[2] => scr_vpos[2].IN1
scr_vpos[3] => scr_vpos[3].IN1
scr_vpos[4] => scr_vpos[4].IN1
scr_vpos[5] => scr_vpos[5].IN1
scr_vpos[6] => scr_vpos[6].IN1
scr_vpos[7] => scr_vpos[7].IN1
scr_vpos[8] => scr_vpos[8].IN1
scr_ok => scr_ok.IN1
obj_cs => obj_cs.IN1
HINIT => HINIT.IN1
obj_addr[0] <= jt1942_obj:u_obj.obj_addr
obj_addr[1] <= jt1942_obj:u_obj.obj_addr
obj_addr[2] <= jt1942_obj:u_obj.obj_addr
obj_addr[3] <= jt1942_obj:u_obj.obj_addr
obj_addr[4] <= jt1942_obj:u_obj.obj_addr
obj_addr[5] <= jt1942_obj:u_obj.obj_addr
obj_addr[6] <= jt1942_obj:u_obj.obj_addr
obj_addr[7] <= jt1942_obj:u_obj.obj_addr
obj_addr[8] <= jt1942_obj:u_obj.obj_addr
obj_addr[9] <= jt1942_obj:u_obj.obj_addr
obj_addr[10] <= jt1942_obj:u_obj.obj_addr
obj_addr[11] <= jt1942_obj:u_obj.obj_addr
obj_addr[12] <= jt1942_obj:u_obj.obj_addr
obj_addr[13] <= jt1942_obj:u_obj.obj_addr
obj_addr[14] <= jt1942_obj:u_obj.obj_addr
objrom_data[0] => objrom_data[0].IN1
objrom_data[1] => objrom_data[1].IN1
objrom_data[2] => objrom_data[2].IN1
objrom_data[3] => objrom_data[3].IN1
objrom_data[4] => objrom_data[4].IN1
objrom_data[5] => objrom_data[5].IN1
objrom_data[6] => objrom_data[6].IN1
objrom_data[7] => objrom_data[7].IN1
objrom_data[8] => objrom_data[8].IN1
objrom_data[9] => objrom_data[9].IN1
objrom_data[10] => objrom_data[10].IN1
objrom_data[11] => objrom_data[11].IN1
objrom_data[12] => objrom_data[12].IN1
objrom_data[13] => objrom_data[13].IN1
objrom_data[14] => objrom_data[14].IN1
objrom_data[15] => objrom_data[15].IN1
LVBL => LVBL.IN2
LHBL => LHBL.IN1
LHBL_dly <= jt1942_colmix:u_colmix.LHBL_dly
LVBL_dly <= jt1942_colmix:u_colmix.LVBL_dly
LHBL_obj => LHBL_obj.IN1
red[0] <= jt1942_colmix:u_colmix.red
red[1] <= jt1942_colmix:u_colmix.red
red[2] <= jt1942_colmix:u_colmix.red
red[3] <= jt1942_colmix:u_colmix.red
green[0] <= jt1942_colmix:u_colmix.green
green[1] <= jt1942_colmix:u_colmix.green
green[2] <= jt1942_colmix:u_colmix.green
green[3] <= jt1942_colmix:u_colmix.green
blue[0] <= jt1942_colmix:u_colmix.blue
blue[1] <= jt1942_colmix:u_colmix.blue
blue[2] <= jt1942_colmix:u_colmix.blue
blue[3] <= jt1942_colmix:u_colmix.blue
prog_addr[0] => prog_addr[0].IN6
prog_addr[1] => prog_addr[1].IN6
prog_addr[2] => prog_addr[2].IN6
prog_addr[3] => prog_addr[3].IN6
prog_addr[4] => prog_addr[4].IN6
prog_addr[5] => prog_addr[5].IN6
prog_addr[6] => prog_addr[6].IN6
prog_addr[7] => prog_addr[7].IN6
prog_din[0] => prog_din[0].IN6
prog_din[1] => prog_din[1].IN6
prog_din[2] => prog_din[2].IN5
prog_din[3] => prog_din[3].IN5
prom_char_we => prom_char_we.IN1
prom_d1_we => prom_d1_we.IN1
prom_d2_we => prom_d2_we.IN1
prom_d6_we => prom_d6_we.IN1
prom_e8_we => prom_e8_we.IN1
prom_e9_we => prom_e9_we.IN1
prom_e10_we => prom_e10_we.IN1
prom_obj_we => prom_obj_we.IN1
prom_m11_we => prom_m11_we.IN1
gfx_en[0] => gfx_en[0].IN1
gfx_en[1] => gfx_en[1].IN1
gfx_en[2] => gfx_en[2].IN1
gfx_en[3] => gfx_en[3].IN1


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_char:u_char
clk => clk.IN2
pxl_cen => pxl_cen.IN2
cpu_cen => ~NO_FANOUT~
AB[0] => AB[0].IN1
AB[1] => AB[1].IN1
AB[2] => AB[2].IN1
AB[3] => AB[3].IN1
AB[4] => AB[4].IN1
AB[5] => AB[5].IN1
AB[6] => AB[6].IN1
AB[7] => AB[7].IN1
AB[8] => AB[8].IN1
AB[9] => AB[9].IN1
AB[10] => AB[10].IN1
V[0] => V[0].IN1
V[1] => V[1].IN1
V[2] => V[2].IN1
V[3] => V[3].IN1
V[4] => V[4].IN1
V[5] => V[5].IN1
V[6] => V[6].IN1
V[7] => V[7].IN1
H[0] => Hfix[0].IN1
H[1] => Hfix[1].IN1
H[2] => Hfix[2].IN1
H[3] => Hfix[3].IN1
H[4] => Hfix[4].IN1
H[5] => Hfix[5].IN1
H[6] => Hfix[6].IN1
H[7] => Hfix[7].IN1
flip => flip.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
dout[0] <= jtgng_tilemap:u_tilemap.dout
dout[1] <= jtgng_tilemap:u_tilemap.dout
dout[2] <= jtgng_tilemap:u_tilemap.dout
dout[3] <= jtgng_tilemap:u_tilemap.dout
dout[4] <= jtgng_tilemap:u_tilemap.dout
dout[5] <= jtgng_tilemap:u_tilemap.dout
dout[6] <= jtgng_tilemap:u_tilemap.dout
dout[7] <= jtgng_tilemap:u_tilemap.dout
char_cs => char_cs.IN1
wr_n => wr_n.IN1
busy <= jtgng_tilemap:u_tilemap.busy
pause => pause.IN1
scan[0] <= jtgng_tilemap:u_tilemap.scan
scan[1] <= jtgng_tilemap:u_tilemap.scan
scan[2] <= jtgng_tilemap:u_tilemap.scan
scan[3] <= jtgng_tilemap:u_tilemap.scan
scan[4] <= jtgng_tilemap:u_tilemap.scan
scan[5] <= jtgng_tilemap:u_tilemap.scan
scan[6] <= jtgng_tilemap:u_tilemap.scan
scan[7] <= jtgng_tilemap:u_tilemap.scan
scan[8] <= jtgng_tilemap:u_tilemap.scan
scan[9] <= jtgng_tilemap:u_tilemap.scan
msg_low[0] => msg_low[0].IN1
msg_low[1] => msg_low[1].IN1
msg_low[2] => msg_low[2].IN1
msg_low[3] => msg_low[3].IN1
msg_low[4] => msg_low[4].IN1
msg_low[5] => msg_low[5].IN1
msg_low[6] => msg_low[6].IN1
msg_low[7] => msg_low[7].IN1
msg_high[0] => msg_high[0].IN1
msg_high[1] => msg_high[1].IN1
msg_high[2] => msg_high[2].IN1
msg_high[3] => msg_high[3].IN1
msg_high[4] => msg_high[4].IN1
msg_high[5] => msg_high[5].IN1
msg_high[6] => msg_high[6].IN1
msg_high[7] => msg_high[7].IN1
prog_addr[0] => prog_addr[0].IN1
prog_addr[1] => prog_addr[1].IN1
prog_addr[2] => prog_addr[2].IN1
prog_addr[3] => prog_addr[3].IN1
prog_addr[4] => prog_addr[4].IN1
prog_addr[5] => prog_addr[5].IN1
prog_addr[6] => prog_addr[6].IN1
prog_addr[7] => prog_addr[7].IN1
prog_din[0] => prog_din[0].IN1
prog_din[1] => prog_din[1].IN1
prog_din[2] => prog_din[2].IN1
prog_din[3] => prog_din[3].IN1
prom_we => prom_we.IN1
char_addr[0] <= char_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_addr[1] <= char_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_addr[2] <= char_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_addr[3] <= char_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_addr[4] <= char_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_addr[5] <= char_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_addr[6] <= char_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_addr[7] <= char_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_addr[8] <= char_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_addr[9] <= char_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_addr[10] <= char_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_addr[11] <= char_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => good_data[0].DATAIN
rom_data[1] => good_data[1].DATAIN
rom_data[2] => good_data[2].DATAIN
rom_data[3] => good_data[3].DATAIN
rom_data[4] => good_data[4].DATAIN
rom_data[5] => good_data[5].DATAIN
rom_data[6] => good_data[6].DATAIN
rom_data[7] => good_data[7].DATAIN
rom_data[8] => good_data[8].DATAIN
rom_data[9] => good_data[9].DATAIN
rom_data[10] => good_data[10].DATAIN
rom_data[11] => good_data[11].DATAIN
rom_data[12] => good_data[12].DATAIN
rom_data[13] => good_data[13].DATAIN
rom_data[14] => good_data[14].DATAIN
rom_data[15] => good_data[15].DATAIN
rom_ok => always0.IN1
char_on => char_pxl.IN0
char_pxl[0] <= char_pxl.DB_MAX_OUTPUT_PORT_TYPE
char_pxl[1] <= char_pxl.DB_MAX_OUTPUT_PORT_TYPE
char_pxl[2] <= char_pxl.DB_MAX_OUTPUT_PORT_TYPE
char_pxl[3] <= char_pxl.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_char:u_char|jtgng_tilemap:u_tilemap
clk => clk.IN2
pxl_cen => scan_sel.ENA
Asel => we_high.IN1
Asel => we_low.IN1
Asel => mem_mux.last_Asel.DATAIN
AB[0] => addr.DATAA
AB[1] => addr.DATAA
AB[2] => addr.DATAA
AB[3] => addr.DATAA
AB[4] => addr.DATAA
AB[5] => addr.DATAA
AB[6] => addr.DATAA
AB[7] => addr.DATAA
AB[8] => addr.DATAA
AB[9] => addr.DATAA
V[0] => ~NO_FANOUT~
V[1] => ~NO_FANOUT~
V[2] => ~NO_FANOUT~
V[3] => scan.IN0
V[4] => scan.IN0
V[5] => scan.IN0
V[6] => scan.IN0
V[7] => scan.IN0
H[0] => Equal0.IN2
H[1] => Equal0.IN1
H[2] => Equal0.IN0
H[3] => scan.IN0
H[4] => scan.IN0
H[5] => scan.IN0
H[6] => scan.IN0
H[7] => scan.IN0
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
din[0] => dlatch.DATAA
din[1] => dlatch.DATAA
din[2] => dlatch.DATAA
din[3] => dlatch.DATAA
din[4] => dlatch.DATAA
din[5] => dlatch.DATAA
din[6] => dlatch.DATAA
din[7] => dlatch.DATAA
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs => always0.IN1
cs => we_high.IN0
cs => scan_sel.OUTPUTSELECT
wr_n => we_high.IN1
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
scan[0] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[1] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[2] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[3] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[4] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[5] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[6] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[7] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[8] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[9] <= scan.DB_MAX_OUTPUT_PORT_TYPE
msg_low[0] => dout_low.DATAB
msg_low[1] => dout_low.DATAB
msg_low[2] => dout_low.DATAB
msg_low[3] => dout_low.DATAB
msg_low[4] => dout_low.DATAB
msg_low[5] => dout_low.DATAB
msg_low[6] => dout_low.DATAB
msg_low[7] => dout_low.DATAB
msg_high[0] => dout_high.DATAB
msg_high[1] => dout_high.DATAB
msg_high[2] => dout_high.DATAB
msg_high[3] => dout_high.DATAB
msg_high[4] => dout_high.DATAB
msg_high[5] => dout_high.DATAB
msg_high[6] => dout_high.DATAB
msg_high[7] => dout_high.DATAB
dout_low[0] <= dout_low[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[1] <= dout_low[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[2] <= dout_low[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[3] <= dout_low[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[4] <= dout_low[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[5] <= dout_low[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[6] <= dout_low[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[7] <= dout_low[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[0] <= dout_high[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[1] <= dout_high[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[2] <= dout_high[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[3] <= dout_high[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[4] <= dout_high[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[5] <= dout_high[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[6] <= dout_high[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[7] <= dout_high[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_char:u_char|jtgng_tilemap:u_tilemap|jtgng_ram:u_ram_low
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => mem.CLK0
cen => always0.IN0
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
data[4] => mem.data_a[4].DATAIN
data[4] => mem.DATAIN4
data[5] => mem.data_a[5].DATAIN
data[5] => mem.DATAIN5
data[6] => mem.data_a[6].DATAIN
data[6] => mem.DATAIN6
data[7] => mem.data_a[7].DATAIN
data[7] => mem.DATAIN7
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9
we => always0.IN1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_char:u_char|jtgng_tilemap:u_tilemap|jtgng_ram:u_ram_high
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => mem.CLK0
cen => always0.IN0
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
data[4] => mem.data_a[4].DATAIN
data[4] => mem.DATAIN4
data[5] => mem.data_a[5].DATAIN
data[5] => mem.DATAIN5
data[6] => mem.data_a[6].DATAIN
data[6] => mem.DATAIN6
data[7] => mem.data_a[7].DATAIN
data[7] => mem.DATAIN7
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9
we => always0.IN1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_char:u_char|jtgng_prom:u_vprom
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => mem.CLK0
cen => q[0]~reg0.ENA
cen => q[1]~reg0.ENA
cen => q[2]~reg0.ENA
cen => q[3]~reg0.ENA
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_addr[4] => mem.RADDR4
rd_addr[5] => mem.RADDR5
rd_addr[6] => mem.RADDR6
rd_addr[7] => mem.RADDR7
wr_addr[0] => mem.waddr_a[0].DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem.waddr_a[1].DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem.waddr_a[2].DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem.waddr_a[3].DATAIN
wr_addr[3] => mem.WADDR3
wr_addr[4] => mem.waddr_a[4].DATAIN
wr_addr[4] => mem.WADDR4
wr_addr[5] => mem.waddr_a[5].DATAIN
wr_addr[5] => mem.WADDR5
wr_addr[6] => mem.waddr_a[6].DATAIN
wr_addr[6] => mem.WADDR6
wr_addr[7] => mem.waddr_a[7].DATAIN
wr_addr[7] => mem.WADDR7
we => mem.we_a.DATAIN
we => mem.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_ram:u_char_msg
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => mem.CLK0
cen => always0.IN0
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
data[4] => mem.data_a[4].DATAIN
data[4] => mem.DATAIN4
data[5] => mem.data_a[5].DATAIN
data[5] => mem.DATAIN5
data[6] => mem.data_a[6].DATAIN
data[6] => mem.DATAIN6
data[7] => mem.data_a[7].DATAIN
data[7] => mem.DATAIN7
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9
we => always0.IN1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_scroll:u_scroll
clk => clk.IN2
pxl_cen => pxl_cen.IN2
cpu_cen => ~NO_FANOUT~
Asel => Asel.IN1
AB[0] => AB[0].IN1
AB[1] => AB[1].IN1
AB[2] => AB[2].IN1
AB[3] => AB[3].IN1
AB[4] => AB[4].IN1
AB[5] => AB[5].IN1
AB[6] => AB[6].IN1
AB[7] => AB[7].IN1
AB[8] => AB[8].IN1
V[0] => VF[0].IN0
V[1] => VF[1].IN0
V[2] => VF[2].IN0
V[3] => VF[3].IN0
V[4] => VF[4].IN0
V[5] => VF[5].IN0
V[6] => VF[6].IN0
V[7] => VF[7].IN0
H[0] => HF[0].IN0
H[1] => HF[1].IN0
H[2] => HF[2].IN0
H[3] => HF[3].IN0
H[4] => HF[4].IN0
H[5] => HF[5].IN0
H[6] => HF[6].IN0
H[7] => HF[7].IN0
H[8] => Add1.IN1
H[8] => comb.IN1
hpos[0] => Add1.IN10
hpos[1] => Add1.IN9
hpos[2] => Add1.IN8
hpos[3] => Add1.IN7
hpos[4] => Add1.IN6
hpos[5] => Add1.IN5
hpos[6] => Add1.IN4
hpos[7] => Add1.IN3
hpos[8] => Add1.IN2
vpos[0] => Add0.IN10
vpos[1] => Add0.IN9
vpos[2] => Add0.IN8
vpos[3] => Add0.IN7
vpos[4] => Add0.IN6
vpos[5] => Add0.IN5
vpos[6] => Add0.IN4
vpos[7] => Add0.IN3
vpos[8] => Add0.IN2
scr_cs => scr_cs.IN1
flip => flip.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
dout[0] <= jtgng_tilemap:u_tilemap.dout
dout[1] <= jtgng_tilemap:u_tilemap.dout
dout[2] <= jtgng_tilemap:u_tilemap.dout
dout[3] <= jtgng_tilemap:u_tilemap.dout
dout[4] <= jtgng_tilemap:u_tilemap.dout
dout[5] <= jtgng_tilemap:u_tilemap.dout
dout[6] <= jtgng_tilemap:u_tilemap.dout
dout[7] <= jtgng_tilemap:u_tilemap.dout
wr_n => wr_n.IN1
busy <= jtgng_tilemap:u_tilemap.busy
scr_addr[0] <= jtgng_tile3:u_tile3.scr_addr
scr_addr[1] <= jtgng_tile3:u_tile3.scr_addr
scr_addr[2] <= jtgng_tile3:u_tile3.scr_addr
scr_addr[3] <= jtgng_tile3:u_tile3.scr_addr
scr_addr[4] <= jtgng_tile3:u_tile3.scr_addr
scr_addr[5] <= jtgng_tile3:u_tile3.scr_addr
scr_addr[6] <= jtgng_tile3:u_tile3.scr_addr
scr_addr[7] <= jtgng_tile3:u_tile3.scr_addr
scr_addr[8] <= jtgng_tile3:u_tile3.scr_addr
scr_addr[9] <= jtgng_tile3:u_tile3.scr_addr
scr_addr[10] <= jtgng_tile3:u_tile3.scr_addr
scr_addr[11] <= jtgng_tile3:u_tile3.scr_addr
scr_addr[12] <= jtgng_tile3:u_tile3.scr_addr
scr_addr[13] <= jtgng_tile3:u_tile3.scr_addr
rom_data[0] => rom_data[0].IN1
rom_data[1] => rom_data[1].IN1
rom_data[2] => rom_data[2].IN1
rom_data[3] => rom_data[3].IN1
rom_data[4] => rom_data[4].IN1
rom_data[5] => rom_data[5].IN1
rom_data[6] => rom_data[6].IN1
rom_data[7] => rom_data[7].IN1
rom_data[8] => rom_data[8].IN1
rom_data[9] => rom_data[9].IN1
rom_data[10] => rom_data[10].IN1
rom_data[11] => rom_data[11].IN1
rom_data[12] => rom_data[12].IN1
rom_data[13] => rom_data[13].IN1
rom_data[14] => rom_data[14].IN1
rom_data[15] => rom_data[15].IN1
rom_data[16] => rom_data[16].IN1
rom_data[17] => rom_data[17].IN1
rom_data[18] => rom_data[18].IN1
rom_data[19] => rom_data[19].IN1
rom_data[20] => rom_data[20].IN1
rom_data[21] => rom_data[21].IN1
rom_data[22] => rom_data[22].IN1
rom_data[23] => rom_data[23].IN1
rom_ok => rom_ok.IN1
scr_pal[0] <= jtgng_tile3:u_tile3.scr_pal
scr_pal[1] <= jtgng_tile3:u_tile3.scr_pal
scr_pal[2] <= jtgng_tile3:u_tile3.scr_pal
scr_pal[3] <= jtgng_tile3:u_tile3.scr_pal
scr_pal[4] <= jtgng_tile3:u_tile3.scr_pal
scr_col[0] <= jtgng_tile3:u_tile3.scr_col
scr_col[1] <= jtgng_tile3:u_tile3.scr_col
scr_col[2] <= jtgng_tile3:u_tile3.scr_col


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_scroll:u_scroll|jtgng_tilemap:u_tilemap
clk => clk.IN2
pxl_cen => scan_sel.ENA
Asel => we_high.IN1
Asel => we_low.IN1
Asel => mem_mux.last_Asel.DATAIN
AB[0] => addr.DATAA
AB[1] => addr.DATAA
AB[2] => addr.DATAA
AB[3] => addr.DATAA
AB[4] => addr.DATAA
AB[5] => addr.DATAA
AB[6] => addr.DATAA
AB[7] => addr.DATAA
AB[8] => addr.DATAA
V[0] => ~NO_FANOUT~
V[1] => ~NO_FANOUT~
V[2] => ~NO_FANOUT~
V[3] => ~NO_FANOUT~
V[4] => scan.IN0
V[5] => scan.IN0
V[6] => scan.IN0
V[7] => scan.IN0
H[0] => Equal0.IN2
H[1] => Equal0.IN1
H[2] => Equal0.IN0
H[3] => scan.IN0
H[4] => scan.IN0
H[5] => scan.IN0
H[6] => scan.IN0
H[7] => addr.DATAB
H[7] => scan[8].DATAIN
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
flip => scan.IN1
din[0] => dlatch.DATAA
din[1] => dlatch.DATAA
din[2] => dlatch.DATAA
din[3] => dlatch.DATAA
din[4] => dlatch.DATAA
din[5] => dlatch.DATAA
din[6] => dlatch.DATAA
din[7] => dlatch.DATAA
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs => always0.IN1
cs => we_high.IN0
cs => scan_sel.OUTPUTSELECT
wr_n => we_high.IN1
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_low.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
pause => dout_high.OUTPUTSELECT
scan[0] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[1] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[2] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[3] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[4] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[5] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[6] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[7] <= scan.DB_MAX_OUTPUT_PORT_TYPE
scan[8] <= H[7].DB_MAX_OUTPUT_PORT_TYPE
msg_low[0] => dout_low.DATAB
msg_low[1] => dout_low.DATAB
msg_low[2] => dout_low.DATAB
msg_low[3] => dout_low.DATAB
msg_low[4] => dout_low.DATAB
msg_low[5] => dout_low.DATAB
msg_low[6] => dout_low.DATAB
msg_low[7] => dout_low.DATAB
msg_high[0] => dout_high.DATAB
msg_high[1] => dout_high.DATAB
msg_high[2] => dout_high.DATAB
msg_high[3] => dout_high.DATAB
msg_high[4] => dout_high.DATAB
msg_high[5] => dout_high.DATAB
msg_high[6] => dout_high.DATAB
msg_high[7] => dout_high.DATAB
dout_low[0] <= dout_low[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[1] <= dout_low[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[2] <= dout_low[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[3] <= dout_low[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[4] <= dout_low[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[5] <= dout_low[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[6] <= dout_low[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_low[7] <= dout_low[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[0] <= dout_high[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[1] <= dout_high[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[2] <= dout_high[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[3] <= dout_high[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[4] <= dout_high[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[5] <= dout_high[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[6] <= dout_high[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_high[7] <= dout_high[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_scroll:u_scroll|jtgng_tilemap:u_tilemap|jtgng_ram:u_ram_low
clk => mem.we_a.CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => mem.CLK0
cen => always0.IN0
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
data[4] => mem.data_a[4].DATAIN
data[4] => mem.DATAIN4
data[5] => mem.data_a[5].DATAIN
data[5] => mem.DATAIN5
data[6] => mem.data_a[6].DATAIN
data[6] => mem.DATAIN6
data[7] => mem.data_a[7].DATAIN
data[7] => mem.DATAIN7
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
we => always0.IN1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_scroll:u_scroll|jtgng_tilemap:u_tilemap|jtgng_ram:u_ram_high
clk => mem.we_a.CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => mem.CLK0
cen => always0.IN0
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
data[4] => mem.data_a[4].DATAIN
data[4] => mem.DATAIN4
data[5] => mem.data_a[5].DATAIN
data[5] => mem.DATAIN5
data[6] => mem.data_a[6].DATAIN
data[6] => mem.DATAIN6
data[7] => mem.data_a[7].DATAIN
data[7] => mem.DATAIN7
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
we => always0.IN1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_scroll:u_scroll|jtgng_tile3:u_tile3
clk => scr_pal[0]~reg0.CLK
clk => scr_pal[1]~reg0.CLK
clk => scr_pal[2]~reg0.CLK
clk => scr_pal[3]~reg0.CLK
clk => scr_pal[4]~reg0.CLK
clk => scr_col[0]~reg0.CLK
clk => scr_col[1]~reg0.CLK
clk => scr_col[2]~reg0.CLK
clk => scr_attr2[0].CLK
clk => scr_attr2[1].CLK
clk => scr_attr2[2].CLK
clk => scr_attr2[3].CLK
clk => scr_attr2[4].CLK
clk => scr_hflip.CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => good_data[0].CLK
clk => good_data[1].CLK
clk => good_data[2].CLK
clk => good_data[3].CLK
clk => good_data[4].CLK
clk => good_data[5].CLK
clk => good_data[6].CLK
clk => good_data[7].CLK
clk => good_data[8].CLK
clk => good_data[9].CLK
clk => good_data[10].CLK
clk => good_data[11].CLK
clk => good_data[12].CLK
clk => good_data[13].CLK
clk => good_data[14].CLK
clk => good_data[15].CLK
clk => good_data[16].CLK
clk => good_data[17].CLK
clk => good_data[18].CLK
clk => good_data[19].CLK
clk => good_data[20].CLK
clk => good_data[21].CLK
clk => good_data[22].CLK
clk => good_data[23].CLK
clk => scr_addr[0]~reg0.CLK
clk => scr_addr[1]~reg0.CLK
clk => scr_addr[2]~reg0.CLK
clk => scr_addr[3]~reg0.CLK
clk => scr_addr[4]~reg0.CLK
clk => scr_addr[5]~reg0.CLK
clk => scr_addr[6]~reg0.CLK
clk => scr_addr[7]~reg0.CLK
clk => scr_addr[8]~reg0.CLK
clk => scr_addr[9]~reg0.CLK
clk => scr_addr[10]~reg0.CLK
clk => scr_addr[11]~reg0.CLK
clk => scr_addr[12]~reg0.CLK
clk => scr_addr[13]~reg0.CLK
clk => scr_attr0[0].CLK
clk => scr_attr0[1].CLK
clk => scr_attr0[2].CLK
clk => scr_attr0[3].CLK
clk => scr_attr0[4].CLK
clk => scr_attr0[5].CLK
clk => scr_attr1[0].CLK
clk => scr_attr1[1].CLK
clk => scr_attr1[2].CLK
clk => scr_attr1[3].CLK
clk => scr_attr1[4].CLK
clk => scr_attr1[5].CLK
pxl_cen => scr_pal[0]~reg0.ENA
pxl_cen => scr_addr[0]~reg0.ENA
pxl_cen => scr_pal[1]~reg0.ENA
pxl_cen => scr_pal[2]~reg0.ENA
pxl_cen => scr_pal[3]~reg0.ENA
pxl_cen => scr_pal[4]~reg0.ENA
pxl_cen => scr_col[0]~reg0.ENA
pxl_cen => scr_col[1]~reg0.ENA
pxl_cen => scr_col[2]~reg0.ENA
pxl_cen => scr_attr2[0].ENA
pxl_cen => scr_attr2[1].ENA
pxl_cen => scr_attr2[2].ENA
pxl_cen => scr_attr2[3].ENA
pxl_cen => scr_attr2[4].ENA
pxl_cen => scr_hflip.ENA
pxl_cen => x[0].ENA
pxl_cen => x[1].ENA
pxl_cen => x[2].ENA
pxl_cen => x[3].ENA
pxl_cen => x[4].ENA
pxl_cen => x[5].ENA
pxl_cen => x[6].ENA
pxl_cen => x[7].ENA
pxl_cen => y[0].ENA
pxl_cen => y[1].ENA
pxl_cen => y[2].ENA
pxl_cen => y[3].ENA
pxl_cen => y[4].ENA
pxl_cen => y[5].ENA
pxl_cen => y[6].ENA
pxl_cen => y[7].ENA
pxl_cen => z[0].ENA
pxl_cen => z[1].ENA
pxl_cen => z[2].ENA
pxl_cen => z[3].ENA
pxl_cen => z[4].ENA
pxl_cen => z[5].ENA
pxl_cen => z[6].ENA
pxl_cen => z[7].ENA
pxl_cen => scr_addr[1]~reg0.ENA
pxl_cen => scr_addr[2]~reg0.ENA
pxl_cen => scr_addr[3]~reg0.ENA
pxl_cen => scr_addr[4]~reg0.ENA
pxl_cen => scr_addr[5]~reg0.ENA
pxl_cen => scr_addr[6]~reg0.ENA
pxl_cen => scr_addr[7]~reg0.ENA
pxl_cen => scr_addr[8]~reg0.ENA
pxl_cen => scr_addr[9]~reg0.ENA
pxl_cen => scr_addr[10]~reg0.ENA
pxl_cen => scr_addr[11]~reg0.ENA
pxl_cen => scr_addr[12]~reg0.ENA
pxl_cen => scr_addr[13]~reg0.ENA
pxl_cen => scr_attr0[0].ENA
pxl_cen => scr_attr0[1].ENA
pxl_cen => scr_attr0[2].ENA
pxl_cen => scr_attr0[3].ENA
pxl_cen => scr_attr0[4].ENA
pxl_cen => scr_attr0[5].ENA
pxl_cen => scr_attr1[0].ENA
pxl_cen => scr_attr1[1].ENA
pxl_cen => scr_attr1[2].ENA
pxl_cen => scr_attr1[3].ENA
pxl_cen => scr_attr1[4].ENA
pxl_cen => scr_attr1[5].ENA
HS[0] => LessThan0.IN6
HS[0] => Equal0.IN0
HS[0] => Equal1.IN2
HS[1] => LessThan0.IN5
HS[1] => Equal0.IN2
HS[1] => Equal1.IN0
HS[2] => LessThan0.IN4
HS[2] => Equal0.IN1
HS[2] => Equal1.IN1
HS[3] => scr_addr.IN0
HS[4] => ~NO_FANOUT~
HS[5] => ~NO_FANOUT~
HS[6] => ~NO_FANOUT~
HS[7] => ~NO_FANOUT~
HS[8] => ~NO_FANOUT~
VS[0] => scr_addr.IN0
VS[1] => scr_addr.IN0
VS[2] => scr_addr.IN0
VS[3] => scr_addr.IN0
VS[4] => ~NO_FANOUT~
VS[5] => ~NO_FANOUT~
VS[6] => ~NO_FANOUT~
VS[7] => ~NO_FANOUT~
VS[8] => ~NO_FANOUT~
attr[0] => scr_attr0.DATAB
attr[1] => scr_attr0.DATAB
attr[2] => scr_attr0.DATAB
attr[3] => scr_attr0.DATAB
attr[4] => scr_attr0.DATAB
attr[5] => scr_addr.IN1
attr[5] => scr_attr0.DATAB
attr[6] => scr_addr.IN1
attr[6] => scr_addr.IN1
attr[6] => scr_addr.IN1
attr[6] => scr_addr.IN1
attr[7] => scr_addr.DATAB
id[0] => scr_addr.DATAB
id[1] => scr_addr.DATAB
id[2] => scr_addr.DATAB
id[3] => scr_addr.DATAB
id[4] => scr_addr.DATAB
id[5] => scr_addr.DATAB
id[6] => scr_addr.DATAB
id[7] => scr_addr.DATAB
SCxON => ~NO_FANOUT~
flip => scr_hflip.IN1
scr_addr[0] <= scr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_addr[1] <= scr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_addr[2] <= scr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_addr[3] <= scr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_addr[4] <= scr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_addr[5] <= scr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_addr[6] <= scr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_addr[7] <= scr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_addr[8] <= scr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_addr[9] <= scr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_addr[10] <= scr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_addr[11] <= scr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_addr[12] <= scr_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_addr[13] <= scr_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => good_data[0].DATAIN
rom_data[1] => good_data[1].DATAIN
rom_data[2] => good_data[2].DATAIN
rom_data[3] => good_data[3].DATAIN
rom_data[4] => good_data[4].DATAIN
rom_data[5] => good_data[5].DATAIN
rom_data[6] => good_data[6].DATAIN
rom_data[7] => good_data[7].DATAIN
rom_data[8] => good_data[8].DATAIN
rom_data[9] => good_data[9].DATAIN
rom_data[10] => good_data[10].DATAIN
rom_data[11] => good_data[11].DATAIN
rom_data[12] => good_data[12].DATAIN
rom_data[13] => good_data[13].DATAIN
rom_data[14] => good_data[14].DATAIN
rom_data[15] => good_data[15].DATAIN
rom_data[16] => good_data[16].DATAIN
rom_data[17] => good_data[17].DATAIN
rom_data[18] => good_data[18].DATAIN
rom_data[19] => good_data[19].DATAIN
rom_data[20] => good_data[20].DATAIN
rom_data[21] => good_data[21].DATAIN
rom_data[22] => good_data[22].DATAIN
rom_data[23] => good_data[23].DATAIN
rom_ok => always1.IN1
scr_pal[0] <= scr_pal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_pal[1] <= scr_pal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_pal[2] <= scr_pal[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_pal[3] <= scr_pal[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_pal[4] <= scr_pal[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_col[0] <= scr_col[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_col[1] <= scr_col[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scr_col[2] <= scr_col[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_prom:u_prom_d1
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => mem.CLK0
cen => q[0]~reg0.ENA
cen => q[1]~reg0.ENA
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_addr[4] => mem.RADDR4
rd_addr[5] => mem.RADDR5
rd_addr[6] => mem.RADDR6
rd_addr[7] => mem.RADDR7
wr_addr[0] => mem.waddr_a[0].DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem.waddr_a[1].DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem.waddr_a[2].DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem.waddr_a[3].DATAIN
wr_addr[3] => mem.WADDR3
wr_addr[4] => mem.waddr_a[4].DATAIN
wr_addr[4] => mem.WADDR4
wr_addr[5] => mem.waddr_a[5].DATAIN
wr_addr[5] => mem.WADDR5
wr_addr[6] => mem.waddr_a[6].DATAIN
wr_addr[6] => mem.WADDR6
wr_addr[7] => mem.waddr_a[7].DATAIN
wr_addr[7] => mem.WADDR7
we => mem.we_a.DATAIN
we => mem.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_prom:u_prom_d2
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => mem.CLK0
cen => q[0]~reg0.ENA
cen => q[1]~reg0.ENA
cen => q[2]~reg0.ENA
cen => q[3]~reg0.ENA
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_addr[4] => mem.RADDR4
rd_addr[5] => mem.RADDR5
rd_addr[6] => mem.RADDR6
rd_addr[7] => mem.RADDR7
wr_addr[0] => mem.waddr_a[0].DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem.waddr_a[1].DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem.waddr_a[2].DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem.waddr_a[3].DATAIN
wr_addr[3] => mem.WADDR3
wr_addr[4] => mem.waddr_a[4].DATAIN
wr_addr[4] => mem.WADDR4
wr_addr[5] => mem.waddr_a[5].DATAIN
wr_addr[5] => mem.WADDR5
wr_addr[6] => mem.waddr_a[6].DATAIN
wr_addr[6] => mem.WADDR6
wr_addr[7] => mem.waddr_a[7].DATAIN
wr_addr[7] => mem.WADDR7
we => mem.we_a.DATAIN
we => mem.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jtgng_prom:u_prom_d6
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => mem.CLK0
cen => q[0]~reg0.ENA
cen => q[1]~reg0.ENA
cen => q[2]~reg0.ENA
cen => q[3]~reg0.ENA
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_addr[4] => mem.RADDR4
rd_addr[5] => mem.RADDR5
rd_addr[6] => mem.RADDR6
rd_addr[7] => mem.RADDR7
wr_addr[0] => mem.waddr_a[0].DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem.waddr_a[1].DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem.waddr_a[2].DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem.waddr_a[3].DATAIN
wr_addr[3] => mem.WADDR3
wr_addr[4] => mem.waddr_a[4].DATAIN
wr_addr[4] => mem.WADDR4
wr_addr[5] => mem.waddr_a[5].DATAIN
wr_addr[5] => mem.WADDR5
wr_addr[6] => mem.waddr_a[6].DATAIN
wr_addr[6] => mem.WADDR6
wr_addr[7] => mem.waddr_a[7].DATAIN
wr_addr[7] => mem.WADDR7
we => mem.we_a.DATAIN
we => mem.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_obj:u_obj
rst => rst.IN4
clk => clk.IN5
cen6 => cen6.IN5
cen3 => cen3.IN1
HINIT => HINIT.IN1
LHBL => LHBL.IN1
LVBL => ~NO_FANOUT~
V[0] => V[0].IN2
V[1] => V[1].IN2
V[2] => V[2].IN2
V[3] => V[3].IN2
V[4] => V[4].IN2
V[5] => V[5].IN2
V[6] => V[6].IN2
V[7] => V[7].IN2
H[0] => H[0].IN2
H[1] => H[1].IN2
H[2] => H[2].IN2
H[3] => H[3].IN2
H[4] => H[4].IN2
H[5] => H[5].IN2
H[6] => H[6].IN2
H[7] => H[7].IN2
H[8] => H[8].IN2
flip => flip.IN2
AB[0] => AB[0].IN1
AB[1] => AB[1].IN1
AB[2] => AB[2].IN1
AB[3] => AB[3].IN1
AB[4] => AB[4].IN1
AB[5] => AB[5].IN1
AB[6] => AB[6].IN1
DB[0] => DB[0].IN1
DB[1] => DB[1].IN1
DB[2] => DB[2].IN1
DB[3] => DB[3].IN1
DB[4] => DB[4].IN1
DB[5] => DB[5].IN1
DB[6] => DB[6].IN1
DB[7] => DB[7].IN1
obj_cs => obj_cs.IN1
wr_n => wr_n.IN1
obj_addr[0] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[1] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[2] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[3] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[4] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[5] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[6] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[7] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[8] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[9] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[10] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[11] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[12] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[13] <= jt1942_objdraw:u_draw.obj_addr
obj_addr[14] <= jt1942_objdraw:u_draw.obj_addr
objrom_data[0] => objrom_data[0].IN1
objrom_data[1] => objrom_data[1].IN1
objrom_data[2] => objrom_data[2].IN1
objrom_data[3] => objrom_data[3].IN1
objrom_data[4] => objrom_data[4].IN1
objrom_data[5] => objrom_data[5].IN1
objrom_data[6] => objrom_data[6].IN1
objrom_data[7] => objrom_data[7].IN1
objrom_data[8] => objrom_data[8].IN1
objrom_data[9] => objrom_data[9].IN1
objrom_data[10] => objrom_data[10].IN1
objrom_data[11] => objrom_data[11].IN1
objrom_data[12] => objrom_data[12].IN1
objrom_data[13] => objrom_data[13].IN1
objrom_data[14] => objrom_data[14].IN1
objrom_data[15] => objrom_data[15].IN1
prog_addr[0] => prog_addr[0].IN2
prog_addr[1] => prog_addr[1].IN2
prog_addr[2] => prog_addr[2].IN2
prog_addr[3] => prog_addr[3].IN2
prog_addr[4] => prog_addr[4].IN2
prog_addr[5] => prog_addr[5].IN2
prog_addr[6] => prog_addr[6].IN2
prog_addr[7] => prog_addr[7].IN2
prom_m11_we => prom_m11_we.IN1
prom_pal_we => prom_pal_we.IN1
prog_din[0] => prog_din[0].IN2
prog_din[1] => prog_din[1].IN2
prog_din[2] => prog_din[2].IN1
prog_din[3] => prog_din[3].IN1
obj_pxl[0] <= jtgng_sh:u_sh.drop
obj_pxl[1] <= jtgng_sh:u_sh.drop
obj_pxl[2] <= jtgng_sh:u_sh.drop
obj_pxl[3] <= jtgng_sh:u_sh.drop


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_obj:u_obj|jt1942_objtiming:u_timing
rst => line.OUTPUTSELECT
clk => clk.IN1
cen6 => cen6.IN1
V[0] => V[0].IN1
V[1] => V[1].IN1
V[2] => V[2].IN1
V[3] => V[3].IN1
V[4] => V[4].IN1
V[5] => V[5].IN1
V[6] => V[6].IN1
V[7] => V[7].IN1
H[0] => ~NO_FANOUT~
H[1] => ~NO_FANOUT~
H[2] => ~NO_FANOUT~
H[3] => ~NO_FANOUT~
H[4] => objcnt[0].DATAIN
H[5] => objcnt[1].DATAIN
H[6] => objcnt[2].DATAIN
H[7] => objcnt.IN0
H[7] => objcnt.IN1
H[8] => objcnt.IN1
HINIT => pxlcnt.OUTPUTSELECT
HINIT => pxlcnt.OUTPUTSELECT
HINIT => pxlcnt.OUTPUTSELECT
HINIT => pxlcnt.OUTPUTSELECT
HINIT => line.OUTPUTSELECT
pxlcnt[0] <= pxlcnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pxlcnt[1] <= pxlcnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pxlcnt[2] <= pxlcnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pxlcnt[3] <= pxlcnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objcnt[0] <= H[4].DB_MAX_OUTPUT_PORT_TYPE
objcnt[1] <= H[5].DB_MAX_OUTPUT_PORT_TYPE
objcnt[2] <= H[6].DB_MAX_OUTPUT_PORT_TYPE
objcnt[3] <= objcnt.DB_MAX_OUTPUT_PORT_TYPE
objcnt[4] <= objcnt.DB_MAX_OUTPUT_PORT_TYPE
line <= line~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEATM_b <= jtgng_prom:u_prom_m11.q
DISPTM_b <= jtgng_prom:u_prom_m11.q
prog_addr[0] => prog_addr[0].IN1
prog_addr[1] => prog_addr[1].IN1
prog_addr[2] => prog_addr[2].IN1
prog_addr[3] => prog_addr[3].IN1
prog_addr[4] => prog_addr[4].IN1
prog_addr[5] => prog_addr[5].IN1
prog_addr[6] => prog_addr[6].IN1
prog_addr[7] => prog_addr[7].IN1
prom_m11_we => prom_m11_we.IN1
prog_din[0] => prog_din[0].IN1
prog_din[1] => prog_din[1].IN1


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_obj:u_obj|jt1942_objtiming:u_timing|jtgng_prom:u_prom_m11
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => mem.CLK0
cen => q[0]~reg0.ENA
cen => q[1]~reg0.ENA
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_addr[4] => mem.RADDR4
rd_addr[5] => mem.RADDR5
rd_addr[6] => mem.RADDR6
rd_addr[7] => mem.RADDR7
wr_addr[0] => mem.waddr_a[0].DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem.waddr_a[1].DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem.waddr_a[2].DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem.waddr_a[3].DATAIN
wr_addr[3] => mem.WADDR3
wr_addr[4] => mem.waddr_a[4].DATAIN
wr_addr[4] => mem.WADDR4
wr_addr[5] => mem.waddr_a[5].DATAIN
wr_addr[5] => mem.WADDR5
wr_addr[6] => mem.waddr_a[6].DATAIN
wr_addr[6] => mem.WADDR6
wr_addr[7] => mem.waddr_a[7].DATAIN
wr_addr[7] => mem.WADDR7
we => mem.we_a.DATAIN
we => mem.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_obj:u_obj|jt1942_objram:u_ram
rst => ~NO_FANOUT~
clk => clk.IN1
cen6 => objbuf_data1[0]~reg0.ENA
cen6 => objbuf_data1[1]~reg0.ENA
cen6 => objbuf_data1[2]~reg0.ENA
cen6 => objbuf_data1[3]~reg0.ENA
cen6 => objbuf_data1[4]~reg0.ENA
cen6 => objbuf_data1[5]~reg0.ENA
cen6 => objbuf_data1[6]~reg0.ENA
cen6 => objbuf_data1[7]~reg0.ENA
cen6 => objbuf_data0[0]~reg0.ENA
cen6 => objbuf_data0[1]~reg0.ENA
cen6 => objbuf_data0[2]~reg0.ENA
cen6 => objbuf_data0[3]~reg0.ENA
cen6 => objbuf_data0[4]~reg0.ENA
cen6 => objbuf_data0[5]~reg0.ENA
cen6 => objbuf_data0[6]~reg0.ENA
cen6 => objbuf_data0[7]~reg0.ENA
cen6 => objbuf_data3[0]~reg0.ENA
cen6 => objbuf_data3[1]~reg0.ENA
cen6 => objbuf_data3[2]~reg0.ENA
cen6 => objbuf_data3[3]~reg0.ENA
cen6 => objbuf_data3[4]~reg0.ENA
cen6 => objbuf_data3[5]~reg0.ENA
cen6 => objbuf_data3[6]~reg0.ENA
cen6 => objbuf_data3[7]~reg0.ENA
cen6 => objbuf_data2[0]~reg0.ENA
cen6 => objbuf_data2[1]~reg0.ENA
cen6 => objbuf_data2[2]~reg0.ENA
cen6 => objbuf_data2[3]~reg0.ENA
cen6 => objbuf_data2[4]~reg0.ENA
cen6 => objbuf_data2[5]~reg0.ENA
cen6 => objbuf_data2[6]~reg0.ENA
cen6 => objbuf_data2[7]~reg0.ENA
cen6 => collect[0].ENA
cen6 => collect[1].ENA
cen6 => collect[2].ENA
cen6 => collect[3].ENA
cen6 => collect[4].ENA
cen6 => collect[5].ENA
cen6 => collect[6].ENA
cen6 => collect[7].ENA
cen6 => collect[8].ENA
cen6 => collect[9].ENA
cen6 => collect[10].ENA
cen6 => collect[11].ENA
cen6 => collect[12].ENA
cen6 => collect[13].ENA
cen6 => collect[14].ENA
cen6 => collect[15].ENA
cen6 => collect[16].ENA
cen6 => collect[17].ENA
cen6 => collect[18].ENA
cen6 => collect[19].ENA
cen6 => collect[20].ENA
cen6 => collect[21].ENA
cen6 => collect[22].ENA
cen6 => collect[23].ENA
cen6 => collect[24].ENA
cen6 => collect[25].ENA
cen6 => collect[26].ENA
cen6 => collect[27].ENA
cen6 => collect[28].ENA
cen6 => collect[29].ENA
cen6 => collect[30].ENA
cen6 => collect[31].ENA
cen3 => cen3.IN1
pxlcnt[0] => comb.DATAA
pxlcnt[0] => Equal0.IN3
pxlcnt[1] => comb.DATAA
pxlcnt[1] => Equal0.IN1
pxlcnt[2] => Equal0.IN0
pxlcnt[3] => Equal0.IN2
objcnt[0] => comb.DATAA
objcnt[1] => comb.DATAA
objcnt[2] => comb.DATAA
objcnt[3] => comb.DATAA
objcnt[4] => comb.DATAA
SEATM_b => comb.OUTPUTSELECT
SEATM_b => comb.OUTPUTSELECT
SEATM_b => comb.OUTPUTSELECT
SEATM_b => comb.OUTPUTSELECT
SEATM_b => comb.OUTPUTSELECT
SEATM_b => comb.OUTPUTSELECT
SEATM_b => comb.OUTPUTSELECT
SEATM_b => comb.IN0
SEATM_b => always0.IN1
DB[0] => DB[0].IN1
DB[1] => DB[1].IN1
DB[2] => DB[2].IN1
DB[3] => DB[3].IN1
DB[4] => DB[4].IN1
DB[5] => DB[5].IN1
DB[6] => DB[6].IN1
DB[7] => DB[7].IN1
AB[0] => comb.DATAB
AB[1] => comb.DATAB
AB[2] => comb.DATAB
AB[3] => comb.DATAB
AB[4] => comb.DATAB
AB[5] => comb.DATAB
AB[6] => comb.DATAB
obj_cs => comb.IN1
wr_n => comb.IN1
objbuf_data0[0] <= objbuf_data0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data0[1] <= objbuf_data0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data0[2] <= objbuf_data0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data0[3] <= objbuf_data0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data0[4] <= objbuf_data0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data0[5] <= objbuf_data0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data0[6] <= objbuf_data0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data0[7] <= objbuf_data0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data1[0] <= objbuf_data1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data1[1] <= objbuf_data1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data1[2] <= objbuf_data1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data1[3] <= objbuf_data1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data1[4] <= objbuf_data1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data1[5] <= objbuf_data1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data1[6] <= objbuf_data1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data1[7] <= objbuf_data1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data2[0] <= objbuf_data2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data2[1] <= objbuf_data2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data2[2] <= objbuf_data2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data2[3] <= objbuf_data2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data2[4] <= objbuf_data2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data2[5] <= objbuf_data2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data2[6] <= objbuf_data2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data2[7] <= objbuf_data2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data3[0] <= objbuf_data3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data3[1] <= objbuf_data3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data3[2] <= objbuf_data3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data3[3] <= objbuf_data3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data3[4] <= objbuf_data3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data3[5] <= objbuf_data3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data3[6] <= objbuf_data3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
objbuf_data3[7] <= objbuf_data3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_obj:u_obj|jt1942_objram:u_ram|jtgng_ram:u_ram
clk => mem.we_a.CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => mem.CLK0
cen => always0.IN0
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
data[4] => mem.data_a[4].DATAIN
data[4] => mem.DATAIN4
data[5] => mem.data_a[5].DATAIN
data[5] => mem.DATAIN5
data[6] => mem.data_a[6].DATAIN
data[6] => mem.DATAIN6
data[7] => mem.data_a[7].DATAIN
data[7] => mem.DATAIN7
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
we => always0.IN1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_obj:u_obj|jt1942_objdraw:u_draw
rst => ~NO_FANOUT~
clk => clk.IN1
cen6 => cen6.IN1
flip => VF[0].IN0
flip => VF[1].IN0
flip => VF[2].IN0
flip => VF[3].IN0
flip => VF[4].IN0
flip => VF[5].IN0
flip => VF[6].IN0
flip => VF[7].IN0
flip => Add1.IN10
flip => Add1.IN11
flip => Add1.IN12
flip => Add1.IN13
flip => Add1.IN14
flip => Add1.IN15
flip => Add1.IN16
V[0] => VF[0].IN1
V[1] => VF[1].IN1
V[2] => VF[2].IN1
V[3] => VF[3].IN1
V[4] => VF[4].IN1
V[5] => VF[5].IN1
V[6] => VF[6].IN1
V[7] => VF[7].IN1
H[0] => ~NO_FANOUT~
H[1] => ~NO_FANOUT~
H[2] => ~NO_FANOUT~
H[3] => ~NO_FANOUT~
H[4] => ~NO_FANOUT~
H[5] => ~NO_FANOUT~
H[6] => ~NO_FANOUT~
H[7] => ~NO_FANOUT~
H[8] => ~NO_FANOUT~
pxlcnt[0] => Equal1.IN7
pxlcnt[0] => Equal2.IN7
pxlcnt[0] => Equal3.IN2
pxlcnt[0] => Equal4.IN1
pxlcnt[1] => Equal1.IN6
pxlcnt[1] => Equal2.IN6
pxlcnt[1] => Equal3.IN1
pxlcnt[1] => Equal4.IN0
pxlcnt[2] => Equal1.IN5
pxlcnt[2] => Equal2.IN5
pxlcnt[2] => concat.IN0
pxlcnt[2] => Add2.IN4
pxlcnt[2] => Equal3.IN3
pxlcnt[3] => Equal1.IN4
pxlcnt[3] => Equal2.IN4
pxlcnt[3] => concat.IN1
pxlcnt[3] => Equal3.IN0
objbuf_data0[0] => Mux2.IN0
objbuf_data0[1] => Mux1.IN0
objbuf_data0[1] => Mux1.IN1
objbuf_data0[2] => pre_addr.DATAA
objbuf_data0[3] => pre_addr.DATAA
objbuf_data0[4] => pre_addr.DATAB
objbuf_data0[5] => pre_addr.DATAB
objbuf_data0[6] => pre_addr.DATAB
objbuf_data0[7] => pre_addr.DATAB
objbuf_data1[0] => CD2.DATAB
objbuf_data1[1] => CD2.DATAB
objbuf_data1[2] => CD2.DATAB
objbuf_data1[3] => CD2.DATAB
objbuf_data1[4] => objx.DATAB
objbuf_data1[5] => pre_addr.DATAB
objbuf_data1[6] => Mux0.IN5
objbuf_data1[6] => Decoder0.IN1
objbuf_data1[6] => Mux1.IN3
objbuf_data1[6] => Mux2.IN2
objbuf_data1[7] => Mux0.IN4
objbuf_data1[7] => Decoder0.IN0
objbuf_data1[7] => Mux1.IN2
objbuf_data1[7] => Mux2.IN1
objbuf_data2[0] => Add0.IN16
objbuf_data2[0] => LessThan0.IN8
objbuf_data2[0] => Equal0.IN7
objbuf_data2[1] => Add0.IN15
objbuf_data2[1] => LessThan0.IN7
objbuf_data2[1] => Equal0.IN6
objbuf_data2[2] => Add0.IN14
objbuf_data2[2] => LessThan0.IN6
objbuf_data2[2] => Equal0.IN5
objbuf_data2[3] => Add0.IN13
objbuf_data2[3] => LessThan0.IN5
objbuf_data2[3] => Equal0.IN4
objbuf_data2[4] => Add0.IN12
objbuf_data2[4] => LessThan0.IN4
objbuf_data2[4] => Equal0.IN3
objbuf_data2[5] => Add0.IN11
objbuf_data2[5] => LessThan0.IN3
objbuf_data2[5] => Equal0.IN2
objbuf_data2[6] => Add0.IN10
objbuf_data2[6] => LessThan0.IN2
objbuf_data2[6] => Equal0.IN1
objbuf_data2[7] => Add0.IN9
objbuf_data2[7] => LessThan0.IN1
objbuf_data2[7] => Equal0.IN0
objbuf_data3[0] => objx.DATAB
objbuf_data3[1] => objx.DATAB
objbuf_data3[2] => objx.DATAB
objbuf_data3[3] => objx.DATAB
objbuf_data3[4] => objx.DATAB
objbuf_data3[5] => objx.DATAB
objbuf_data3[6] => objx.DATAB
objbuf_data3[7] => objx.DATAB
obj_addr[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
obj_addr[1] <= pre_addr[1].DB_MAX_OUTPUT_PORT_TYPE
obj_addr[2] <= pre_addr[2].DB_MAX_OUTPUT_PORT_TYPE
obj_addr[3] <= pre_addr[3].DB_MAX_OUTPUT_PORT_TYPE
obj_addr[4] <= pre_addr[4].DB_MAX_OUTPUT_PORT_TYPE
obj_addr[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
obj_addr[6] <= pre_addr[6].DB_MAX_OUTPUT_PORT_TYPE
obj_addr[7] <= pre_addr[7].DB_MAX_OUTPUT_PORT_TYPE
obj_addr[8] <= pre_addr[8].DB_MAX_OUTPUT_PORT_TYPE
obj_addr[9] <= pre_addr[9].DB_MAX_OUTPUT_PORT_TYPE
obj_addr[10] <= pre_addr[10].DB_MAX_OUTPUT_PORT_TYPE
obj_addr[11] <= pre_addr[11].DB_MAX_OUTPUT_PORT_TYPE
obj_addr[12] <= pre_addr[12].DB_MAX_OUTPUT_PORT_TYPE
obj_addr[13] <= pre_addr[13].DB_MAX_OUTPUT_PORT_TYPE
obj_addr[14] <= pre_addr[14].DB_MAX_OUTPUT_PORT_TYPE
objrom_data[0] => w.DATAB
objrom_data[1] => w.DATAB
objrom_data[2] => w.DATAB
objrom_data[3] => w.DATAB
objrom_data[4] => x.DATAB
objrom_data[5] => x.DATAB
objrom_data[6] => x.DATAB
objrom_data[7] => x.DATAB
objrom_data[8] => y.DATAB
objrom_data[9] => y.DATAB
objrom_data[10] => y.DATAB
objrom_data[11] => y.DATAB
objrom_data[12] => z.DATAB
objrom_data[13] => z.DATAB
objrom_data[14] => z.DATAB
objrom_data[15] => z.DATAB
prog_addr[0] => prog_addr[0].IN1
prog_addr[1] => prog_addr[1].IN1
prog_addr[2] => prog_addr[2].IN1
prog_addr[3] => prog_addr[3].IN1
prog_addr[4] => prog_addr[4].IN1
prog_addr[5] => prog_addr[5].IN1
prog_addr[6] => prog_addr[6].IN1
prog_addr[7] => prog_addr[7].IN1
prom_pal_we => prom_pal_we.IN1
prog_din[0] => prog_din[0].IN1
prog_din[1] => prog_din[1].IN1
prog_din[2] => prog_din[2].IN1
prog_din[3] => prog_din[3].IN1
posx[0] <= posx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
posx[1] <= posx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
posx[2] <= posx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
posx[3] <= posx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
posx[4] <= posx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
posx[5] <= posx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
posx[6] <= posx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
posx[7] <= posx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
posx[8] <= posx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pxl[0] <= new_pxl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pxl[1] <= new_pxl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pxl[2] <= new_pxl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pxl[3] <= new_pxl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_obj:u_obj|jt1942_objdraw:u_draw|jtgng_prom:u_prom_k3
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => mem.CLK0
cen => q[0]~reg0.ENA
cen => q[1]~reg0.ENA
cen => q[2]~reg0.ENA
cen => q[3]~reg0.ENA
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_addr[4] => mem.RADDR4
rd_addr[5] => mem.RADDR5
rd_addr[6] => mem.RADDR6
rd_addr[7] => mem.RADDR7
wr_addr[0] => mem.waddr_a[0].DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem.waddr_a[1].DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem.waddr_a[2].DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem.waddr_a[3].DATAIN
wr_addr[3] => mem.WADDR3
wr_addr[4] => mem.waddr_a[4].DATAIN
wr_addr[4] => mem.WADDR4
wr_addr[5] => mem.waddr_a[5].DATAIN
wr_addr[5] => mem.WADDR5
wr_addr[6] => mem.waddr_a[6].DATAIN
wr_addr[6] => mem.WADDR6
wr_addr[7] => mem.waddr_a[7].DATAIN
wr_addr[7] => mem.WADDR7
we => mem.we_a.DATAIN
we => mem.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_obj:u_obj|jtgng_objpxl:u_pxlbuf
rst => pxlbuf_line.ACLR
clk => clk.IN2
cen6 => cen6.IN2
DISPTM_b => obj_pxl.OUTPUTSELECT
DISPTM_b => obj_pxl.OUTPUTSELECT
DISPTM_b => obj_pxl.OUTPUTSELECT
DISPTM_b => obj_pxl.OUTPUTSELECT
DISPTM_b => obj_pxl.OUTPUTSELECT
DISPTM_b => obj_pxl.OUTPUTSELECT
DISPTM_b => obj_pxl.OUTPUTSELECT
DISPTM_b => obj_pxl.OUTPUTSELECT
LHBL => weA.DATAB
LHBL => weB.DATAA
LHBL => Hcnt.OUTPUTSELECT
LHBL => Hcnt.OUTPUTSELECT
LHBL => Hcnt.OUTPUTSELECT
LHBL => Hcnt.OUTPUTSELECT
LHBL => Hcnt.OUTPUTSELECT
LHBL => Hcnt.OUTPUTSELECT
LHBL => Hcnt.OUTPUTSELECT
LHBL => Hcnt.OUTPUTSELECT
flip => addr_wr.IN0
flip => addr_wr.IN0
flip => addr_wr.IN0
flip => addr_wr.IN0
flip => addr_wr.IN0
flip => addr_wr.IN0
flip => addr_wr.IN0
flip => addr_wr.IN0
objcnt[0] => Equal0.IN0
objcnt[1] => ~NO_FANOUT~
objcnt[2] => ~NO_FANOUT~
objcnt[3] => ~NO_FANOUT~
objcnt[4] => ~NO_FANOUT~
pxlcnt[0] => Equal0.IN4
pxlcnt[1] => Equal0.IN3
pxlcnt[2] => Equal0.IN2
pxlcnt[3] => Equal0.IN1
posx[0] => addr_wr.IN1
posx[1] => addr_wr.IN1
posx[2] => addr_wr.IN1
posx[3] => addr_wr.IN1
posx[4] => addr_wr.IN1
posx[5] => addr_wr.IN1
posx[6] => addr_wr.IN1
posx[7] => addr_wr.IN1
posx[8] => we_pxl.IN1
line => pxlbuf_line.DATAB
new_pxl[0] => Equal1.IN3
new_pxl[0] => data_wr[0].DATAIN
new_pxl[1] => Equal1.IN2
new_pxl[1] => data_wr[1].DATAIN
new_pxl[2] => Equal1.IN1
new_pxl[2] => data_wr[2].DATAIN
new_pxl[3] => Equal1.IN0
new_pxl[3] => data_wr[3].DATAIN
obj_pxl[0] <= obj_pxl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
obj_pxl[1] <= obj_pxl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
obj_pxl[2] <= obj_pxl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
obj_pxl[3] <= obj_pxl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_obj:u_obj|jtgng_objpxl:u_pxlbuf|jtgng_ram:lineA_buf
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => mem.CLK0
cen => always0.IN0
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
we => always0.IN1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_obj:u_obj|jtgng_objpxl:u_pxlbuf|jtgng_ram:lineB_buf
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => mem.CLK0
cen => always0.IN0
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
we => always0.IN1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_obj:u_obj|jtgng_sh:u_sh
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk_en => bits[3][0].ENA
clk_en => bits[0][0].ENA
clk_en => bits[1][0].ENA
clk_en => bits[2][0].ENA
clk_en => bits[3][1].ENA
clk_en => bits[3][2].ENA
clk_en => bits[3][3].ENA
clk_en => bits[3][4].ENA
clk_en => bits[3][5].ENA
clk_en => bits[3][6].ENA
clk_en => bits[2][1].ENA
clk_en => bits[2][2].ENA
clk_en => bits[2][3].ENA
clk_en => bits[2][4].ENA
clk_en => bits[2][5].ENA
clk_en => bits[2][6].ENA
clk_en => bits[1][1].ENA
clk_en => bits[1][2].ENA
clk_en => bits[1][3].ENA
clk_en => bits[1][4].ENA
clk_en => bits[1][5].ENA
clk_en => bits[1][6].ENA
clk_en => bits[0][1].ENA
clk_en => bits[0][2].ENA
clk_en => bits[0][3].ENA
clk_en => bits[0][4].ENA
clk_en => bits[0][5].ENA
clk_en => bits[0][6].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
drop[0] <= bits[0][6].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][6].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][6].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][6].DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_colmix:u_colmix
rst => ~NO_FANOUT~
clk => clk.IN4
cen6 => cen6.IN4
char_pxl[0] => pixel_mux[0].DATAA
char_pxl[0] => WideOr0.IN0
char_pxl[1] => pixel_mux[1].DATAA
char_pxl[1] => WideOr0.IN1
char_pxl[2] => pixel_mux[2].DATAA
char_pxl[2] => WideOr0.IN2
char_pxl[3] => pixel_mux[3].DATAA
char_pxl[3] => WideOr0.IN3
scr_pxl[0] => pixel_mux.DATAB
scr_pxl[1] => pixel_mux.DATAB
scr_pxl[2] => pixel_mux.DATAB
scr_pxl[3] => pixel_mux.DATAB
scr_pxl[4] => pixel_mux.DATAB
scr_pxl[5] => pixel_mux.DATAB
obj_pxl[0] => pixel_mux.DATAA
obj_pxl[0] => WideOr1.IN0
obj_pxl[1] => pixel_mux.DATAA
obj_pxl[1] => WideOr1.IN1
obj_pxl[2] => pixel_mux.DATAA
obj_pxl[2] => WideOr1.IN2
obj_pxl[3] => pixel_mux.DATAA
obj_pxl[3] => WideOr1.IN3
prog_addr[0] => prog_addr[0].IN3
prog_addr[1] => prog_addr[1].IN3
prog_addr[2] => prog_addr[2].IN3
prog_addr[3] => prog_addr[3].IN3
prog_addr[4] => prog_addr[4].IN3
prog_addr[5] => prog_addr[5].IN3
prog_addr[6] => prog_addr[6].IN3
prog_addr[7] => prog_addr[7].IN3
prom_e8_we => prom_e8_we.IN1
prom_e9_we => prom_e9_we.IN1
prom_e10_we => prom_e10_we.IN1
prom_din[0] => prom_din[0].IN3
prom_din[1] => prom_din[1].IN3
prom_din[2] => prom_din[2].IN3
prom_din[3] => prom_din[3].IN3
LVBL => LVBL.IN1
LHBL => LHBL.IN1
LHBL_dly <= LHBL_dly~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVBL_dly <= LVBL_dly~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[0] <= jtgng_prom:u_red.q
red[1] <= jtgng_prom:u_red.q
red[2] <= jtgng_prom:u_red.q
red[3] <= jtgng_prom:u_red.q
green[0] <= jtgng_prom:u_green.q
green[1] <= jtgng_prom:u_green.q
green[2] <= jtgng_prom:u_green.q
green[3] <= jtgng_prom:u_green.q
blue[0] <= jtgng_prom:u_blue.q
blue[1] <= jtgng_prom:u_blue.q
blue[2] <= jtgng_prom:u_blue.q
blue[3] <= jtgng_prom:u_blue.q
gfx_en[0] => always0.IN1
gfx_en[1] => ~NO_FANOUT~
gfx_en[2] => pixel_mux.OUTPUTSELECT
gfx_en[2] => pixel_mux.OUTPUTSELECT
gfx_en[2] => pixel_mux.OUTPUTSELECT
gfx_en[2] => pixel_mux.OUTPUTSELECT
gfx_en[2] => pixel_mux.OUTPUTSELECT
gfx_en[2] => pixel_mux.OUTPUTSELECT
gfx_en[3] => always0.IN1


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_colmix:u_colmix|jtgng_sh:u_hb_dly
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk_en => bits[1][0].ENA
clk_en => bits[0][0].ENA
clk_en => bits[1][1].ENA
clk_en => bits[1][2].ENA
clk_en => bits[1][3].ENA
clk_en => bits[1][4].ENA
clk_en => bits[0][1].ENA
clk_en => bits[0][2].ENA
clk_en => bits[0][3].ENA
clk_en => bits[0][4].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
drop[0] <= bits[0][4].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][4].DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_colmix:u_colmix|jtgng_prom:u_red
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => mem.CLK0
cen => q[0]~reg0.ENA
cen => q[1]~reg0.ENA
cen => q[2]~reg0.ENA
cen => q[3]~reg0.ENA
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_addr[4] => mem.RADDR4
rd_addr[5] => mem.RADDR5
rd_addr[6] => mem.RADDR6
rd_addr[7] => mem.RADDR7
wr_addr[0] => mem.waddr_a[0].DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem.waddr_a[1].DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem.waddr_a[2].DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem.waddr_a[3].DATAIN
wr_addr[3] => mem.WADDR3
wr_addr[4] => mem.waddr_a[4].DATAIN
wr_addr[4] => mem.WADDR4
wr_addr[5] => mem.waddr_a[5].DATAIN
wr_addr[5] => mem.WADDR5
wr_addr[6] => mem.waddr_a[6].DATAIN
wr_addr[6] => mem.WADDR6
wr_addr[7] => mem.waddr_a[7].DATAIN
wr_addr[7] => mem.WADDR7
we => mem.we_a.DATAIN
we => mem.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_colmix:u_colmix|jtgng_prom:u_green
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => mem.CLK0
cen => q[0]~reg0.ENA
cen => q[1]~reg0.ENA
cen => q[2]~reg0.ENA
cen => q[3]~reg0.ENA
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_addr[4] => mem.RADDR4
rd_addr[5] => mem.RADDR5
rd_addr[6] => mem.RADDR6
rd_addr[7] => mem.RADDR7
wr_addr[0] => mem.waddr_a[0].DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem.waddr_a[1].DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem.waddr_a[2].DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem.waddr_a[3].DATAIN
wr_addr[3] => mem.WADDR3
wr_addr[4] => mem.waddr_a[4].DATAIN
wr_addr[4] => mem.WADDR4
wr_addr[5] => mem.waddr_a[5].DATAIN
wr_addr[5] => mem.WADDR5
wr_addr[6] => mem.waddr_a[6].DATAIN
wr_addr[6] => mem.WADDR6
wr_addr[7] => mem.waddr_a[7].DATAIN
wr_addr[7] => mem.WADDR7
we => mem.we_a.DATAIN
we => mem.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jt1942_video:u_video|jt1942_colmix:u_colmix|jtgng_prom:u_blue
clk => mem.we_a.CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => mem.CLK0
cen => q[0]~reg0.ENA
cen => q[1]~reg0.ENA
cen => q[2]~reg0.ENA
cen => q[3]~reg0.ENA
data[0] => mem.data_a[0].DATAIN
data[0] => mem.DATAIN
data[1] => mem.data_a[1].DATAIN
data[1] => mem.DATAIN1
data[2] => mem.data_a[2].DATAIN
data[2] => mem.DATAIN2
data[3] => mem.data_a[3].DATAIN
data[3] => mem.DATAIN3
rd_addr[0] => mem.RADDR
rd_addr[1] => mem.RADDR1
rd_addr[2] => mem.RADDR2
rd_addr[3] => mem.RADDR3
rd_addr[4] => mem.RADDR4
rd_addr[5] => mem.RADDR5
rd_addr[6] => mem.RADDR6
rd_addr[7] => mem.RADDR7
wr_addr[0] => mem.waddr_a[0].DATAIN
wr_addr[0] => mem.WADDR
wr_addr[1] => mem.waddr_a[1].DATAIN
wr_addr[1] => mem.WADDR1
wr_addr[2] => mem.waddr_a[2].DATAIN
wr_addr[2] => mem.WADDR2
wr_addr[3] => mem.waddr_a[3].DATAIN
wr_addr[3] => mem.WADDR3
wr_addr[4] => mem.waddr_a[4].DATAIN
wr_addr[4] => mem.WADDR4
wr_addr[5] => mem.waddr_a[5].DATAIN
wr_addr[5] => mem.WADDR5
wr_addr[6] => mem.waddr_a[6].DATAIN
wr_addr[6] => mem.WADDR6
wr_addr[7] => mem.waddr_a[7].DATAIN
wr_addr[7] => mem.WADDR7
we => mem.we_a.DATAIN
we => mem.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jtgng_rom:u_rom
rst => rst.IN8
clk => clk.IN8
LHBL => ~NO_FANOUT~
LVBL => LVBL.IN5
pause => ~NO_FANOUT~
main_cs => main_cs.IN1
snd_cs => snd_cs.IN1
char_addr[0] => char_addr[0].IN1
char_addr[1] => char_addr[1].IN1
char_addr[2] => char_addr[2].IN1
char_addr[3] => char_addr[3].IN1
char_addr[4] => char_addr[4].IN1
char_addr[5] => char_addr[5].IN1
char_addr[6] => char_addr[6].IN1
char_addr[7] => char_addr[7].IN1
char_addr[8] => char_addr[8].IN1
char_addr[9] => char_addr[9].IN1
char_addr[10] => char_addr[10].IN1
char_addr[11] => char_addr[11].IN1
main_addr[0] => main_addr[0].IN1
main_addr[1] => main_addr[1].IN1
main_addr[2] => main_addr[2].IN1
main_addr[3] => main_addr[3].IN1
main_addr[4] => main_addr[4].IN1
main_addr[5] => main_addr[5].IN1
main_addr[6] => main_addr[6].IN1
main_addr[7] => main_addr[7].IN1
main_addr[8] => main_addr[8].IN1
main_addr[9] => main_addr[9].IN1
main_addr[10] => main_addr[10].IN1
main_addr[11] => main_addr[11].IN1
main_addr[12] => main_addr[12].IN1
main_addr[13] => main_addr[13].IN1
main_addr[14] => main_addr[14].IN1
main_addr[15] => main_addr[15].IN1
main_addr[16] => main_addr[16].IN1
snd_addr[0] => snd_addr[0].IN1
snd_addr[1] => snd_addr[1].IN1
snd_addr[2] => snd_addr[2].IN1
snd_addr[3] => snd_addr[3].IN1
snd_addr[4] => snd_addr[4].IN1
snd_addr[5] => snd_addr[5].IN1
snd_addr[6] => snd_addr[6].IN1
snd_addr[7] => snd_addr[7].IN1
snd_addr[8] => snd_addr[8].IN1
snd_addr[9] => snd_addr[9].IN1
snd_addr[10] => snd_addr[10].IN1
snd_addr[11] => snd_addr[11].IN1
snd_addr[12] => snd_addr[12].IN1
snd_addr[13] => snd_addr[13].IN1
snd_addr[14] => snd_addr[14].IN1
obj_addr[0] => obj_addr[0].IN1
obj_addr[1] => obj_addr[1].IN1
obj_addr[2] => obj_addr[2].IN1
obj_addr[3] => obj_addr[3].IN1
obj_addr[4] => obj_addr[4].IN1
obj_addr[5] => obj_addr[5].IN1
obj_addr[6] => obj_addr[6].IN1
obj_addr[7] => obj_addr[7].IN1
obj_addr[8] => obj_addr[8].IN1
obj_addr[9] => obj_addr[9].IN1
obj_addr[10] => obj_addr[10].IN1
obj_addr[11] => obj_addr[11].IN1
obj_addr[12] => obj_addr[12].IN1
obj_addr[13] => obj_addr[13].IN1
obj_addr[14] => obj_addr[14].IN1
scr1_addr[0] => scr1_addr[0].IN1
scr1_addr[1] => scr1_addr[1].IN1
scr1_addr[2] => scr1_addr[2].IN1
scr1_addr[3] => scr1_addr[3].IN1
scr1_addr[4] => scr1_addr[4].IN1
scr1_addr[5] => scr1_addr[5].IN1
scr1_addr[6] => scr1_addr[6].IN1
scr1_addr[7] => scr1_addr[7].IN1
scr1_addr[8] => scr1_addr[8].IN1
scr1_addr[9] => scr1_addr[9].IN1
scr1_addr[10] => scr1_addr[10].IN1
scr1_addr[11] => scr1_addr[11].IN1
scr1_addr[12] => scr1_addr[12].IN1
scr1_addr[13] => scr1_addr[13].IN1
scr2_addr[0] => scr2_addr[0].IN1
scr2_addr[1] => scr2_addr[1].IN1
scr2_addr[2] => scr2_addr[2].IN1
scr2_addr[3] => scr2_addr[3].IN1
scr2_addr[4] => scr2_addr[4].IN1
scr2_addr[5] => scr2_addr[5].IN1
scr2_addr[6] => scr2_addr[6].IN1
scr2_addr[7] => scr2_addr[7].IN1
scr2_addr[8] => scr2_addr[8].IN1
scr2_addr[9] => scr2_addr[9].IN1
scr2_addr[10] => scr2_addr[10].IN1
scr2_addr[11] => scr2_addr[11].IN1
scr2_addr[12] => scr2_addr[12].IN1
scr2_addr[13] => scr2_addr[13].IN1
map1_addr[0] => map1_addr[0].IN1
map1_addr[1] => map1_addr[1].IN1
map1_addr[2] => map1_addr[2].IN1
map1_addr[3] => map1_addr[3].IN1
map1_addr[4] => map1_addr[4].IN1
map1_addr[5] => map1_addr[5].IN1
map1_addr[6] => map1_addr[6].IN1
map1_addr[7] => map1_addr[7].IN1
map1_addr[8] => map1_addr[8].IN1
map1_addr[9] => map1_addr[9].IN1
map1_addr[10] => map1_addr[10].IN1
map1_addr[11] => map1_addr[11].IN1
map1_addr[12] => map1_addr[12].IN1
map1_addr[13] => map1_addr[13].IN1
map2_addr[0] => map2_addr[0].IN1
map2_addr[1] => map2_addr[1].IN1
map2_addr[2] => map2_addr[2].IN1
map2_addr[3] => map2_addr[3].IN1
map2_addr[4] => map2_addr[4].IN1
map2_addr[5] => map2_addr[5].IN1
map2_addr[6] => map2_addr[6].IN1
map2_addr[7] => map2_addr[7].IN1
map2_addr[8] => map2_addr[8].IN1
map2_addr[9] => map2_addr[9].IN1
map2_addr[10] => map2_addr[10].IN1
map2_addr[11] => map2_addr[11].IN1
map2_addr[12] => map2_addr[12].IN1
map2_addr[13] => map2_addr[13].IN1
prog_data[0] => prog_data[0].IN2
prog_data[1] => prog_data[1].IN2
prog_data[2] => prog_data[2].IN2
prog_data[3] => prog_data[3].IN2
prog_data[4] => prog_data[4].IN2
prog_data[5] => prog_data[5].IN2
prog_data[6] => prog_data[6].IN2
prog_data[7] => prog_data[7].IN2
prog_mask[0] => prog_addr2[0].IN2
prog_mask[1] => Equal0.IN0
prog_mask[1] => Equal1.IN0
prog_addr[0] => prog_addr2[1].IN2
prog_addr[1] => prog_addr2[2].IN2
prog_addr[2] => prog_addr2[3].IN2
prog_addr[3] => prog_addr2[4].IN2
prog_addr[4] => prog_addr2[5].IN2
prog_addr[5] => prog_addr2[6].IN2
prog_addr[6] => prog_addr2[7].IN2
prog_addr[7] => prog_addr2[8].IN2
prog_addr[8] => prog_addr2[9].IN2
prog_addr[9] => prog_addr2[10].IN2
prog_addr[10] => prog_addr2[11].IN2
prog_addr[11] => prog_addr2[12].IN2
prog_addr[12] => prog_addr2[13].IN2
prog_addr[13] => prog_addr2[14].IN2
prog_addr[14] => prog_addr2[15].IN1
prog_addr[15] => prog_addr2[16].IN1
prog_addr[16] => LessThan0.IN28
prog_addr[16] => LessThan1.IN28
prog_addr[16] => LessThan2.IN28
prog_addr[17] => LessThan0.IN27
prog_addr[17] => LessThan1.IN27
prog_addr[17] => LessThan2.IN27
prog_addr[18] => LessThan0.IN26
prog_addr[18] => LessThan1.IN26
prog_addr[18] => LessThan2.IN26
prog_addr[19] => LessThan0.IN25
prog_addr[19] => LessThan1.IN25
prog_addr[19] => LessThan2.IN25
prog_addr[20] => LessThan0.IN24
prog_addr[20] => LessThan1.IN24
prog_addr[20] => LessThan2.IN24
prog_addr[21] => LessThan0.IN23
prog_addr[21] => LessThan1.IN23
prog_addr[21] => LessThan2.IN23
prog_we => comb.IN1
prog_we => comb.IN1
char_dout[0] <= char_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[1] <= char_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[2] <= char_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[3] <= char_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[4] <= char_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[5] <= char_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[6] <= char_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[7] <= char_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[8] <= char_dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[9] <= char_dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[10] <= char_dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[11] <= char_dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[12] <= char_dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[13] <= char_dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[14] <= char_dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_dout[15] <= char_dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
main_dout[0] <= jtgng_romflex:u_main.dout
main_dout[1] <= jtgng_romflex:u_main.dout
main_dout[2] <= jtgng_romflex:u_main.dout
main_dout[3] <= jtgng_romflex:u_main.dout
main_dout[4] <= jtgng_romflex:u_main.dout
main_dout[5] <= jtgng_romflex:u_main.dout
main_dout[6] <= jtgng_romflex:u_main.dout
main_dout[7] <= jtgng_romflex:u_main.dout
snd_dout[0] <= jtgng_romflex:u_snd.dout
snd_dout[1] <= jtgng_romflex:u_snd.dout
snd_dout[2] <= jtgng_romflex:u_snd.dout
snd_dout[3] <= jtgng_romflex:u_snd.dout
snd_dout[4] <= jtgng_romflex:u_snd.dout
snd_dout[5] <= jtgng_romflex:u_snd.dout
snd_dout[6] <= jtgng_romflex:u_snd.dout
snd_dout[7] <= jtgng_romflex:u_snd.dout
obj_dout[0] <= jtgng_romrq:u_obj.dout
obj_dout[1] <= jtgng_romrq:u_obj.dout
obj_dout[2] <= jtgng_romrq:u_obj.dout
obj_dout[3] <= jtgng_romrq:u_obj.dout
obj_dout[4] <= jtgng_romrq:u_obj.dout
obj_dout[5] <= jtgng_romrq:u_obj.dout
obj_dout[6] <= jtgng_romrq:u_obj.dout
obj_dout[7] <= jtgng_romrq:u_obj.dout
obj_dout[8] <= jtgng_romrq:u_obj.dout
obj_dout[9] <= jtgng_romrq:u_obj.dout
obj_dout[10] <= jtgng_romrq:u_obj.dout
obj_dout[11] <= jtgng_romrq:u_obj.dout
obj_dout[12] <= jtgng_romrq:u_obj.dout
obj_dout[13] <= jtgng_romrq:u_obj.dout
obj_dout[14] <= jtgng_romrq:u_obj.dout
obj_dout[15] <= jtgng_romrq:u_obj.dout
map1_dout[0] <= jtgng_romrq:u_map1.dout
map1_dout[1] <= jtgng_romrq:u_map1.dout
map1_dout[2] <= jtgng_romrq:u_map1.dout
map1_dout[3] <= jtgng_romrq:u_map1.dout
map1_dout[4] <= jtgng_romrq:u_map1.dout
map1_dout[5] <= jtgng_romrq:u_map1.dout
map1_dout[6] <= jtgng_romrq:u_map1.dout
map1_dout[7] <= jtgng_romrq:u_map1.dout
map1_dout[8] <= jtgng_romrq:u_map1.dout
map1_dout[9] <= jtgng_romrq:u_map1.dout
map1_dout[10] <= jtgng_romrq:u_map1.dout
map1_dout[11] <= jtgng_romrq:u_map1.dout
map1_dout[12] <= jtgng_romrq:u_map1.dout
map1_dout[13] <= jtgng_romrq:u_map1.dout
map1_dout[14] <= jtgng_romrq:u_map1.dout
map1_dout[15] <= jtgng_romrq:u_map1.dout
map2_dout[0] <= jtgng_romrq:u_map2.dout
map2_dout[1] <= jtgng_romrq:u_map2.dout
map2_dout[2] <= jtgng_romrq:u_map2.dout
map2_dout[3] <= jtgng_romrq:u_map2.dout
map2_dout[4] <= jtgng_romrq:u_map2.dout
map2_dout[5] <= jtgng_romrq:u_map2.dout
map2_dout[6] <= jtgng_romrq:u_map2.dout
map2_dout[7] <= jtgng_romrq:u_map2.dout
map2_dout[8] <= jtgng_romrq:u_map2.dout
map2_dout[9] <= jtgng_romrq:u_map2.dout
map2_dout[10] <= jtgng_romrq:u_map2.dout
map2_dout[11] <= jtgng_romrq:u_map2.dout
map2_dout[12] <= jtgng_romrq:u_map2.dout
map2_dout[13] <= jtgng_romrq:u_map2.dout
map2_dout[14] <= jtgng_romrq:u_map2.dout
map2_dout[15] <= jtgng_romrq:u_map2.dout
scr1_dout[0] <= jtgng_romrq:u_scr1.dout
scr1_dout[1] <= jtgng_romrq:u_scr1.dout
scr1_dout[2] <= jtgng_romrq:u_scr1.dout
scr1_dout[3] <= jtgng_romrq:u_scr1.dout
scr1_dout[4] <= jtgng_romrq:u_scr1.dout
scr1_dout[5] <= jtgng_romrq:u_scr1.dout
scr1_dout[6] <= jtgng_romrq:u_scr1.dout
scr1_dout[7] <= jtgng_romrq:u_scr1.dout
scr1_dout[8] <= jtgng_romrq:u_scr1.dout
scr1_dout[9] <= jtgng_romrq:u_scr1.dout
scr1_dout[10] <= jtgng_romrq:u_scr1.dout
scr1_dout[11] <= jtgng_romrq:u_scr1.dout
scr1_dout[12] <= jtgng_romrq:u_scr1.dout
scr1_dout[13] <= jtgng_romrq:u_scr1.dout
scr1_dout[14] <= jtgng_romrq:u_scr1.dout
scr1_dout[15] <= jtgng_romrq:u_scr1.dout
scr2_dout[0] <= jtgng_romrq:u_scr2.dout
scr2_dout[1] <= jtgng_romrq:u_scr2.dout
scr2_dout[2] <= jtgng_romrq:u_scr2.dout
scr2_dout[3] <= jtgng_romrq:u_scr2.dout
scr2_dout[4] <= jtgng_romrq:u_scr2.dout
scr2_dout[5] <= jtgng_romrq:u_scr2.dout
scr2_dout[6] <= jtgng_romrq:u_scr2.dout
scr2_dout[7] <= jtgng_romrq:u_scr2.dout
scr2_dout[8] <= jtgng_romrq:u_scr2.dout
scr2_dout[9] <= jtgng_romrq:u_scr2.dout
scr2_dout[10] <= jtgng_romrq:u_scr2.dout
scr2_dout[11] <= jtgng_romrq:u_scr2.dout
scr2_dout[12] <= jtgng_romrq:u_scr2.dout
scr2_dout[13] <= jtgng_romrq:u_scr2.dout
scr2_dout[14] <= jtgng_romrq:u_scr2.dout
scr2_dout[15] <= jtgng_romrq:u_scr2.dout
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
main_ok <= jtgng_romflex:u_main.data_ok
snd_ok <= jtgng_romflex:u_snd.data_ok
scr1_ok <= jtgng_romrq:u_scr1.data_ok
scr2_ok <= jtgng_romrq:u_scr2.data_ok
char_ok <= jtgng_romrq:u_char.data_ok
obj_ok <= jtgng_romrq:u_obj.data_ok
data_rdy => data_rdy.IN8
sdram_ack => sdram_req.OUTPUTSELECT
downloading => always4.IN0
downloading => download_watch.last_downloading.DATAIN
downloading => always1.IN1
loop_rst => always4.IN1
sdram_req <= sdram_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
refresh_en <= refresh_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= sdram_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= sdram_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= sdram_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= sdram_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= sdram_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= sdram_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= sdram_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= sdram_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[21] <= sdram_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => data_read[0].IN8
data_read[1] => data_read[1].IN8
data_read[2] => data_read[2].IN8
data_read[3] => data_read[3].IN8
data_read[4] => data_read[4].IN8
data_read[5] => data_read[5].IN8
data_read[6] => data_read[6].IN8
data_read[7] => data_read[7].IN8
data_read[8] => data_read[8].IN8
data_read[9] => data_read[9].IN8
data_read[10] => data_read[10].IN8
data_read[11] => data_read[11].IN8
data_read[12] => data_read[12].IN8
data_read[13] => data_read[13].IN8
data_read[14] => data_read[14].IN8
data_read[15] => data_read[15].IN8
data_read[16] => data_read[16].IN8
data_read[17] => data_read[17].IN8
data_read[18] => data_read[18].IN8
data_read[19] => data_read[19].IN8
data_read[20] => data_read[20].IN8
data_read[21] => data_read[21].IN8
data_read[22] => data_read[22].IN8
data_read[23] => data_read[23].IN8
data_read[24] => data_read[24].IN8
data_read[25] => data_read[25].IN8
data_read[26] => data_read[26].IN8
data_read[27] => data_read[27].IN8
data_read[28] => data_read[28].IN8
data_read[29] => data_read[29].IN8
data_read[30] => data_read[30].IN8
data_read[31] => data_read[31].IN8


|jt1942_mc2|jt1942_game:u_game|jtgng_rom:u_rom|jtgng_romflex:u_main
rst => rst.IN1
clk => clk.IN1
cen => cen.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => addr[13].IN1
addr[14] => addr[14].IN1
addr[15] => addr[15].IN1
addr[16] => addr[16].IN1
addr_ok => addr_ok.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
din_ok => din_ok.IN1
we => we.IN1
prog_we => ~NO_FANOUT~
prog_addr[0] => ~NO_FANOUT~
prog_addr[1] => ~NO_FANOUT~
prog_addr[2] => ~NO_FANOUT~
prog_addr[3] => ~NO_FANOUT~
prog_addr[4] => ~NO_FANOUT~
prog_addr[5] => ~NO_FANOUT~
prog_addr[6] => ~NO_FANOUT~
prog_addr[7] => ~NO_FANOUT~
prog_addr[8] => ~NO_FANOUT~
prog_addr[9] => ~NO_FANOUT~
prog_addr[10] => ~NO_FANOUT~
prog_addr[11] => ~NO_FANOUT~
prog_addr[12] => ~NO_FANOUT~
prog_addr[13] => ~NO_FANOUT~
prog_addr[14] => ~NO_FANOUT~
prog_addr[15] => ~NO_FANOUT~
prog_addr[16] => ~NO_FANOUT~
prog_data[0] => ~NO_FANOUT~
prog_data[1] => ~NO_FANOUT~
prog_data[2] => ~NO_FANOUT~
prog_data[3] => ~NO_FANOUT~
prog_data[4] => ~NO_FANOUT~
prog_data[5] => ~NO_FANOUT~
prog_data[6] => ~NO_FANOUT~
prog_data[7] => ~NO_FANOUT~
req <= jtgng_romrq:u_req.req
data_ok <= jtgng_romrq:u_req.data_ok
addr_req[0] <= jtgng_romrq:u_req.addr_req
addr_req[1] <= jtgng_romrq:u_req.addr_req
addr_req[2] <= jtgng_romrq:u_req.addr_req
addr_req[3] <= jtgng_romrq:u_req.addr_req
addr_req[4] <= jtgng_romrq:u_req.addr_req
addr_req[5] <= jtgng_romrq:u_req.addr_req
addr_req[6] <= jtgng_romrq:u_req.addr_req
addr_req[7] <= jtgng_romrq:u_req.addr_req
addr_req[8] <= jtgng_romrq:u_req.addr_req
addr_req[9] <= jtgng_romrq:u_req.addr_req
addr_req[10] <= jtgng_romrq:u_req.addr_req
addr_req[11] <= jtgng_romrq:u_req.addr_req
addr_req[12] <= jtgng_romrq:u_req.addr_req
addr_req[13] <= jtgng_romrq:u_req.addr_req
addr_req[14] <= jtgng_romrq:u_req.addr_req
addr_req[15] <= jtgng_romrq:u_req.addr_req
addr_req[16] <= jtgng_romrq:u_req.addr_req
dout[0] <= jtgng_romrq:u_req.dout
dout[1] <= jtgng_romrq:u_req.dout
dout[2] <= jtgng_romrq:u_req.dout
dout[3] <= jtgng_romrq:u_req.dout
dout[4] <= jtgng_romrq:u_req.dout
dout[5] <= jtgng_romrq:u_req.dout
dout[6] <= jtgng_romrq:u_req.dout
dout[7] <= jtgng_romrq:u_req.dout


|jt1942_mc2|jt1942_game:u_game|jtgng_rom:u_rom|jtgng_romflex:u_main|jtgng_romrq:u_req
rst => init.OUTPUTSELECT
rst => deleterus.OUTPUTSELECT
rst => cached_addr1[0].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[11].ENA
rst => cached_addr1[12].ENA
rst => cached_addr1[13].ENA
rst => cached_addr1[14].ENA
rst => cached_addr1[15].ENA
rst => cached_addr1[16].ENA
rst => cached_data1[0].ENA
rst => cached_data1[1].ENA
rst => cached_data1[2].ENA
rst => cached_data1[3].ENA
rst => cached_data1[4].ENA
rst => cached_data1[5].ENA
rst => cached_data1[6].ENA
rst => cached_data1[7].ENA
rst => cached_data1[8].ENA
rst => cached_data1[9].ENA
rst => cached_data1[10].ENA
rst => cached_data1[11].ENA
rst => cached_data1[12].ENA
rst => cached_data1[13].ENA
rst => cached_data1[14].ENA
rst => cached_data1[15].ENA
rst => cached_data1[16].ENA
rst => cached_data1[17].ENA
rst => cached_data1[18].ENA
rst => cached_data1[19].ENA
rst => cached_data1[20].ENA
rst => cached_data1[21].ENA
rst => cached_data1[22].ENA
rst => cached_data1[23].ENA
rst => cached_data1[24].ENA
rst => cached_data1[25].ENA
rst => cached_data1[26].ENA
rst => cached_data1[27].ENA
rst => cached_data1[28].ENA
rst => cached_data1[29].ENA
rst => cached_data1[30].ENA
rst => cached_data1[31].ENA
rst => cached_addr0[0].ENA
rst => cached_addr0[1].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[11].ENA
rst => cached_addr0[12].ENA
rst => cached_addr0[13].ENA
rst => cached_addr0[14].ENA
rst => cached_addr0[15].ENA
rst => cached_addr0[16].ENA
rst => cached_data0[0].ENA
rst => cached_data0[1].ENA
rst => cached_data0[2].ENA
rst => cached_data0[3].ENA
rst => cached_data0[4].ENA
rst => cached_data0[5].ENA
rst => cached_data0[6].ENA
rst => cached_data0[7].ENA
rst => cached_data0[8].ENA
rst => cached_data0[9].ENA
rst => cached_data0[10].ENA
rst => cached_data0[11].ENA
rst => cached_data0[12].ENA
rst => cached_data0[13].ENA
rst => cached_data0[14].ENA
rst => cached_data0[15].ENA
rst => cached_data0[16].ENA
rst => cached_data0[17].ENA
rst => cached_data0[18].ENA
rst => cached_data0[19].ENA
rst => cached_data0[20].ENA
rst => cached_data0[21].ENA
rst => cached_data0[22].ENA
rst => cached_data0[23].ENA
rst => cached_data0[24].ENA
rst => cached_data0[25].ENA
rst => cached_data0[26].ENA
rst => cached_data0[27].ENA
rst => cached_data0[28].ENA
rst => cached_data0[29].ENA
rst => cached_data0[30].ENA
rst => cached_data0[31].ENA
rst => data_ok~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_addr1[12].CLK
clk => cached_addr1[13].CLK
clk => cached_addr1[14].CLK
clk => cached_addr1[15].CLK
clk => cached_addr1[16].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_addr0[12].CLK
clk => cached_addr0[13].CLK
clk => cached_addr0[14].CLK
clk => cached_addr0[15].CLK
clk => cached_addr0[16].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => data_ok~reg0.CLK
clk => deleterus.CLK
clk => init.CLK
cen => ~NO_FANOUT~
addr[0] => Mux0.IN1
addr[0] => Mux1.IN1
addr[0] => Mux2.IN1
addr[0] => Mux3.IN1
addr[0] => Mux4.IN1
addr[0] => Mux5.IN1
addr[0] => Mux6.IN1
addr[0] => Mux7.IN1
addr[1] => Mux0.IN0
addr[1] => Mux1.IN0
addr[1] => Mux2.IN0
addr[1] => Mux3.IN0
addr[1] => Mux4.IN0
addr[1] => Mux5.IN0
addr[1] => Mux6.IN0
addr[1] => Mux7.IN0
addr[2] => cached_addr1.DATAB
addr[2] => cached_addr0.DATAA
addr[2] => cached_addr0.DATAB
addr[2] => cached_addr1.DATAB
addr[2] => Equal0.IN16
addr[2] => Equal1.IN16
addr[2] => addr_req[2].DATAIN
addr[3] => cached_addr1.DATAB
addr[3] => cached_addr0.DATAA
addr[3] => cached_addr0.DATAB
addr[3] => cached_addr1.DATAB
addr[3] => Equal0.IN15
addr[3] => Equal1.IN15
addr[3] => addr_req[3].DATAIN
addr[4] => cached_addr1.DATAB
addr[4] => cached_addr0.DATAA
addr[4] => cached_addr0.DATAB
addr[4] => cached_addr1.DATAB
addr[4] => Equal0.IN14
addr[4] => Equal1.IN14
addr[4] => addr_req[4].DATAIN
addr[5] => cached_addr1.DATAB
addr[5] => cached_addr0.DATAA
addr[5] => cached_addr0.DATAB
addr[5] => cached_addr1.DATAB
addr[5] => Equal0.IN13
addr[5] => Equal1.IN13
addr[5] => addr_req[5].DATAIN
addr[6] => cached_addr1.DATAB
addr[6] => cached_addr0.DATAA
addr[6] => cached_addr0.DATAB
addr[6] => cached_addr1.DATAB
addr[6] => Equal0.IN12
addr[6] => Equal1.IN12
addr[6] => addr_req[6].DATAIN
addr[7] => cached_addr1.DATAB
addr[7] => cached_addr0.DATAA
addr[7] => cached_addr0.DATAB
addr[7] => cached_addr1.DATAB
addr[7] => Equal0.IN11
addr[7] => Equal1.IN11
addr[7] => addr_req[7].DATAIN
addr[8] => cached_addr1.DATAB
addr[8] => cached_addr0.DATAA
addr[8] => cached_addr0.DATAB
addr[8] => cached_addr1.DATAB
addr[8] => Equal0.IN10
addr[8] => Equal1.IN10
addr[8] => addr_req[8].DATAIN
addr[9] => cached_addr1.DATAB
addr[9] => cached_addr0.DATAA
addr[9] => cached_addr0.DATAB
addr[9] => cached_addr1.DATAB
addr[9] => Equal0.IN9
addr[9] => Equal1.IN9
addr[9] => addr_req[9].DATAIN
addr[10] => cached_addr1.DATAB
addr[10] => cached_addr0.DATAA
addr[10] => cached_addr0.DATAB
addr[10] => cached_addr1.DATAB
addr[10] => Equal0.IN8
addr[10] => Equal1.IN8
addr[10] => addr_req[10].DATAIN
addr[11] => cached_addr1.DATAB
addr[11] => cached_addr0.DATAA
addr[11] => cached_addr0.DATAB
addr[11] => cached_addr1.DATAB
addr[11] => Equal0.IN7
addr[11] => Equal1.IN7
addr[11] => addr_req[11].DATAIN
addr[12] => cached_addr1.DATAB
addr[12] => cached_addr0.DATAA
addr[12] => cached_addr0.DATAB
addr[12] => cached_addr1.DATAB
addr[12] => Equal0.IN6
addr[12] => Equal1.IN6
addr[12] => addr_req[12].DATAIN
addr[13] => cached_addr1.DATAB
addr[13] => cached_addr0.DATAA
addr[13] => cached_addr0.DATAB
addr[13] => cached_addr1.DATAB
addr[13] => Equal0.IN5
addr[13] => Equal1.IN5
addr[13] => addr_req[13].DATAIN
addr[14] => cached_addr1.DATAB
addr[14] => cached_addr0.DATAA
addr[14] => cached_addr0.DATAB
addr[14] => cached_addr1.DATAB
addr[14] => Equal0.IN4
addr[14] => Equal1.IN4
addr[14] => addr_req[14].DATAIN
addr[15] => cached_addr1.DATAB
addr[15] => cached_addr0.DATAA
addr[15] => cached_addr0.DATAB
addr[15] => cached_addr1.DATAB
addr[15] => Equal0.IN3
addr[15] => Equal1.IN3
addr[15] => addr_req[15].DATAIN
addr[16] => cached_addr1.DATAB
addr[16] => cached_addr0.DATAA
addr[16] => cached_addr0.DATAB
addr[16] => cached_addr1.DATAB
addr[16] => Equal0.IN2
addr[16] => Equal1.IN2
addr[16] => addr_req[16].DATAIN
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data1.DATAB
din[0] => cached_data0.DATAA
din[0] => cached_data0.DATAB
din[0] => cached_data1.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data1.DATAB
din[1] => cached_data0.DATAA
din[1] => cached_data0.DATAB
din[1] => cached_data1.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data1.DATAB
din[2] => cached_data0.DATAA
din[2] => cached_data0.DATAB
din[2] => cached_data1.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data1.DATAB
din[3] => cached_data0.DATAA
din[3] => cached_data0.DATAB
din[3] => cached_data1.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data1.DATAB
din[4] => cached_data0.DATAA
din[4] => cached_data0.DATAB
din[4] => cached_data1.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data1.DATAB
din[5] => cached_data0.DATAA
din[5] => cached_data0.DATAB
din[5] => cached_data1.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data1.DATAB
din[6] => cached_data0.DATAA
din[6] => cached_data0.DATAB
din[6] => cached_data1.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data1.DATAB
din[7] => cached_data0.DATAA
din[7] => cached_data0.DATAB
din[7] => cached_data1.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data1.DATAB
din[8] => cached_data0.DATAA
din[8] => cached_data0.DATAB
din[8] => cached_data1.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data1.DATAB
din[9] => cached_data0.DATAA
din[9] => cached_data0.DATAB
din[9] => cached_data1.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data1.DATAB
din[10] => cached_data0.DATAA
din[10] => cached_data0.DATAB
din[10] => cached_data1.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data1.DATAB
din[11] => cached_data0.DATAA
din[11] => cached_data0.DATAB
din[11] => cached_data1.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data1.DATAB
din[12] => cached_data0.DATAA
din[12] => cached_data0.DATAB
din[12] => cached_data1.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data1.DATAB
din[13] => cached_data0.DATAA
din[13] => cached_data0.DATAB
din[13] => cached_data1.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data1.DATAB
din[14] => cached_data0.DATAA
din[14] => cached_data0.DATAB
din[14] => cached_data1.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data1.DATAB
din[15] => cached_data0.DATAA
din[15] => cached_data0.DATAB
din[15] => cached_data1.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data1.DATAB
din[16] => cached_data0.DATAA
din[16] => cached_data0.DATAB
din[16] => cached_data1.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data1.DATAB
din[17] => cached_data0.DATAA
din[17] => cached_data0.DATAB
din[17] => cached_data1.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data1.DATAB
din[18] => cached_data0.DATAA
din[18] => cached_data0.DATAB
din[18] => cached_data1.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data1.DATAB
din[19] => cached_data0.DATAA
din[19] => cached_data0.DATAB
din[19] => cached_data1.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data1.DATAB
din[20] => cached_data0.DATAA
din[20] => cached_data0.DATAB
din[20] => cached_data1.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data1.DATAB
din[21] => cached_data0.DATAA
din[21] => cached_data0.DATAB
din[21] => cached_data1.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data1.DATAB
din[22] => cached_data0.DATAA
din[22] => cached_data0.DATAB
din[22] => cached_data1.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data1.DATAB
din[23] => cached_data0.DATAA
din[23] => cached_data0.DATAB
din[23] => cached_data1.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data1.DATAB
din[24] => cached_data0.DATAA
din[24] => cached_data0.DATAB
din[24] => cached_data1.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data1.DATAB
din[25] => cached_data0.DATAA
din[25] => cached_data0.DATAB
din[25] => cached_data1.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data1.DATAB
din[26] => cached_data0.DATAA
din[26] => cached_data0.DATAB
din[26] => cached_data1.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data1.DATAB
din[27] => cached_data0.DATAA
din[27] => cached_data0.DATAB
din[27] => cached_data1.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data1.DATAB
din[28] => cached_data0.DATAA
din[28] => cached_data0.DATAB
din[28] => cached_data1.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data1.DATAB
din[29] => cached_data0.DATAA
din[29] => cached_data0.DATAB
din[29] => cached_data1.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data1.DATAB
din[30] => cached_data0.DATAA
din[30] => cached_data0.DATAB
din[30] => cached_data1.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data1.DATAB
din[31] => cached_data0.DATAA
din[31] => cached_data0.DATAB
din[31] => cached_data1.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_req[0] <= <GND>
addr_req[1] <= <GND>
addr_req[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr_req[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr_req[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr_req[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr_req[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr_req[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr_req[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr_req[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr_req[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr_req[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
addr_req[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
addr_req[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
addr_req[14] <= addr[14].DB_MAX_OUTPUT_PORT_TYPE
addr_req[15] <= addr[15].DB_MAX_OUTPUT_PORT_TYPE
addr_req[16] <= addr[16].DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jtgng_rom:u_rom|jtgng_romflex:u_snd
rst => rst.IN1
clk => clk.IN1
cen => cen.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => addr[13].IN1
addr[14] => addr[14].IN1
addr_ok => addr_ok.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
din_ok => din_ok.IN1
we => we.IN1
prog_we => ~NO_FANOUT~
prog_addr[0] => ~NO_FANOUT~
prog_addr[1] => ~NO_FANOUT~
prog_addr[2] => ~NO_FANOUT~
prog_addr[3] => ~NO_FANOUT~
prog_addr[4] => ~NO_FANOUT~
prog_addr[5] => ~NO_FANOUT~
prog_addr[6] => ~NO_FANOUT~
prog_addr[7] => ~NO_FANOUT~
prog_addr[8] => ~NO_FANOUT~
prog_addr[9] => ~NO_FANOUT~
prog_addr[10] => ~NO_FANOUT~
prog_addr[11] => ~NO_FANOUT~
prog_addr[12] => ~NO_FANOUT~
prog_addr[13] => ~NO_FANOUT~
prog_addr[14] => ~NO_FANOUT~
prog_data[0] => ~NO_FANOUT~
prog_data[1] => ~NO_FANOUT~
prog_data[2] => ~NO_FANOUT~
prog_data[3] => ~NO_FANOUT~
prog_data[4] => ~NO_FANOUT~
prog_data[5] => ~NO_FANOUT~
prog_data[6] => ~NO_FANOUT~
prog_data[7] => ~NO_FANOUT~
req <= jtgng_romrq:u_req.req
data_ok <= jtgng_romrq:u_req.data_ok
addr_req[0] <= jtgng_romrq:u_req.addr_req
addr_req[1] <= jtgng_romrq:u_req.addr_req
addr_req[2] <= jtgng_romrq:u_req.addr_req
addr_req[3] <= jtgng_romrq:u_req.addr_req
addr_req[4] <= jtgng_romrq:u_req.addr_req
addr_req[5] <= jtgng_romrq:u_req.addr_req
addr_req[6] <= jtgng_romrq:u_req.addr_req
addr_req[7] <= jtgng_romrq:u_req.addr_req
addr_req[8] <= jtgng_romrq:u_req.addr_req
addr_req[9] <= jtgng_romrq:u_req.addr_req
addr_req[10] <= jtgng_romrq:u_req.addr_req
addr_req[11] <= jtgng_romrq:u_req.addr_req
addr_req[12] <= jtgng_romrq:u_req.addr_req
addr_req[13] <= jtgng_romrq:u_req.addr_req
addr_req[14] <= jtgng_romrq:u_req.addr_req
dout[0] <= jtgng_romrq:u_req.dout
dout[1] <= jtgng_romrq:u_req.dout
dout[2] <= jtgng_romrq:u_req.dout
dout[3] <= jtgng_romrq:u_req.dout
dout[4] <= jtgng_romrq:u_req.dout
dout[5] <= jtgng_romrq:u_req.dout
dout[6] <= jtgng_romrq:u_req.dout
dout[7] <= jtgng_romrq:u_req.dout


|jt1942_mc2|jt1942_game:u_game|jtgng_rom:u_rom|jtgng_romflex:u_snd|jtgng_romrq:u_req
rst => init.OUTPUTSELECT
rst => deleterus.OUTPUTSELECT
rst => cached_addr1[0].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[11].ENA
rst => cached_addr1[12].ENA
rst => cached_addr1[13].ENA
rst => cached_addr1[14].ENA
rst => cached_data1[0].ENA
rst => cached_data1[1].ENA
rst => cached_data1[2].ENA
rst => cached_data1[3].ENA
rst => cached_data1[4].ENA
rst => cached_data1[5].ENA
rst => cached_data1[6].ENA
rst => cached_data1[7].ENA
rst => cached_data1[8].ENA
rst => cached_data1[9].ENA
rst => cached_data1[10].ENA
rst => cached_data1[11].ENA
rst => cached_data1[12].ENA
rst => cached_data1[13].ENA
rst => cached_data1[14].ENA
rst => cached_data1[15].ENA
rst => cached_data1[16].ENA
rst => cached_data1[17].ENA
rst => cached_data1[18].ENA
rst => cached_data1[19].ENA
rst => cached_data1[20].ENA
rst => cached_data1[21].ENA
rst => cached_data1[22].ENA
rst => cached_data1[23].ENA
rst => cached_data1[24].ENA
rst => cached_data1[25].ENA
rst => cached_data1[26].ENA
rst => cached_data1[27].ENA
rst => cached_data1[28].ENA
rst => cached_data1[29].ENA
rst => cached_data1[30].ENA
rst => cached_data1[31].ENA
rst => cached_addr0[0].ENA
rst => cached_addr0[1].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[11].ENA
rst => cached_addr0[12].ENA
rst => cached_addr0[13].ENA
rst => cached_addr0[14].ENA
rst => cached_data0[0].ENA
rst => cached_data0[1].ENA
rst => cached_data0[2].ENA
rst => cached_data0[3].ENA
rst => cached_data0[4].ENA
rst => cached_data0[5].ENA
rst => cached_data0[6].ENA
rst => cached_data0[7].ENA
rst => cached_data0[8].ENA
rst => cached_data0[9].ENA
rst => cached_data0[10].ENA
rst => cached_data0[11].ENA
rst => cached_data0[12].ENA
rst => cached_data0[13].ENA
rst => cached_data0[14].ENA
rst => cached_data0[15].ENA
rst => cached_data0[16].ENA
rst => cached_data0[17].ENA
rst => cached_data0[18].ENA
rst => cached_data0[19].ENA
rst => cached_data0[20].ENA
rst => cached_data0[21].ENA
rst => cached_data0[22].ENA
rst => cached_data0[23].ENA
rst => cached_data0[24].ENA
rst => cached_data0[25].ENA
rst => cached_data0[26].ENA
rst => cached_data0[27].ENA
rst => cached_data0[28].ENA
rst => cached_data0[29].ENA
rst => cached_data0[30].ENA
rst => cached_data0[31].ENA
rst => data_ok~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_addr1[12].CLK
clk => cached_addr1[13].CLK
clk => cached_addr1[14].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_addr0[12].CLK
clk => cached_addr0[13].CLK
clk => cached_addr0[14].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => data_ok~reg0.CLK
clk => deleterus.CLK
clk => init.CLK
cen => ~NO_FANOUT~
addr[0] => Mux0.IN1
addr[0] => Mux1.IN1
addr[0] => Mux2.IN1
addr[0] => Mux3.IN1
addr[0] => Mux4.IN1
addr[0] => Mux5.IN1
addr[0] => Mux6.IN1
addr[0] => Mux7.IN1
addr[1] => Mux0.IN0
addr[1] => Mux1.IN0
addr[1] => Mux2.IN0
addr[1] => Mux3.IN0
addr[1] => Mux4.IN0
addr[1] => Mux5.IN0
addr[1] => Mux6.IN0
addr[1] => Mux7.IN0
addr[2] => cached_addr1.DATAB
addr[2] => cached_addr0.DATAA
addr[2] => cached_addr0.DATAB
addr[2] => cached_addr1.DATAB
addr[2] => Equal0.IN14
addr[2] => Equal1.IN14
addr[2] => addr_req[2].DATAIN
addr[3] => cached_addr1.DATAB
addr[3] => cached_addr0.DATAA
addr[3] => cached_addr0.DATAB
addr[3] => cached_addr1.DATAB
addr[3] => Equal0.IN13
addr[3] => Equal1.IN13
addr[3] => addr_req[3].DATAIN
addr[4] => cached_addr1.DATAB
addr[4] => cached_addr0.DATAA
addr[4] => cached_addr0.DATAB
addr[4] => cached_addr1.DATAB
addr[4] => Equal0.IN12
addr[4] => Equal1.IN12
addr[4] => addr_req[4].DATAIN
addr[5] => cached_addr1.DATAB
addr[5] => cached_addr0.DATAA
addr[5] => cached_addr0.DATAB
addr[5] => cached_addr1.DATAB
addr[5] => Equal0.IN11
addr[5] => Equal1.IN11
addr[5] => addr_req[5].DATAIN
addr[6] => cached_addr1.DATAB
addr[6] => cached_addr0.DATAA
addr[6] => cached_addr0.DATAB
addr[6] => cached_addr1.DATAB
addr[6] => Equal0.IN10
addr[6] => Equal1.IN10
addr[6] => addr_req[6].DATAIN
addr[7] => cached_addr1.DATAB
addr[7] => cached_addr0.DATAA
addr[7] => cached_addr0.DATAB
addr[7] => cached_addr1.DATAB
addr[7] => Equal0.IN9
addr[7] => Equal1.IN9
addr[7] => addr_req[7].DATAIN
addr[8] => cached_addr1.DATAB
addr[8] => cached_addr0.DATAA
addr[8] => cached_addr0.DATAB
addr[8] => cached_addr1.DATAB
addr[8] => Equal0.IN8
addr[8] => Equal1.IN8
addr[8] => addr_req[8].DATAIN
addr[9] => cached_addr1.DATAB
addr[9] => cached_addr0.DATAA
addr[9] => cached_addr0.DATAB
addr[9] => cached_addr1.DATAB
addr[9] => Equal0.IN7
addr[9] => Equal1.IN7
addr[9] => addr_req[9].DATAIN
addr[10] => cached_addr1.DATAB
addr[10] => cached_addr0.DATAA
addr[10] => cached_addr0.DATAB
addr[10] => cached_addr1.DATAB
addr[10] => Equal0.IN6
addr[10] => Equal1.IN6
addr[10] => addr_req[10].DATAIN
addr[11] => cached_addr1.DATAB
addr[11] => cached_addr0.DATAA
addr[11] => cached_addr0.DATAB
addr[11] => cached_addr1.DATAB
addr[11] => Equal0.IN5
addr[11] => Equal1.IN5
addr[11] => addr_req[11].DATAIN
addr[12] => cached_addr1.DATAB
addr[12] => cached_addr0.DATAA
addr[12] => cached_addr0.DATAB
addr[12] => cached_addr1.DATAB
addr[12] => Equal0.IN4
addr[12] => Equal1.IN4
addr[12] => addr_req[12].DATAIN
addr[13] => cached_addr1.DATAB
addr[13] => cached_addr0.DATAA
addr[13] => cached_addr0.DATAB
addr[13] => cached_addr1.DATAB
addr[13] => Equal0.IN3
addr[13] => Equal1.IN3
addr[13] => addr_req[13].DATAIN
addr[14] => cached_addr1.DATAB
addr[14] => cached_addr0.DATAA
addr[14] => cached_addr0.DATAB
addr[14] => cached_addr1.DATAB
addr[14] => Equal0.IN2
addr[14] => Equal1.IN2
addr[14] => addr_req[14].DATAIN
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data1.DATAB
din[0] => cached_data0.DATAA
din[0] => cached_data0.DATAB
din[0] => cached_data1.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data1.DATAB
din[1] => cached_data0.DATAA
din[1] => cached_data0.DATAB
din[1] => cached_data1.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data1.DATAB
din[2] => cached_data0.DATAA
din[2] => cached_data0.DATAB
din[2] => cached_data1.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data1.DATAB
din[3] => cached_data0.DATAA
din[3] => cached_data0.DATAB
din[3] => cached_data1.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data1.DATAB
din[4] => cached_data0.DATAA
din[4] => cached_data0.DATAB
din[4] => cached_data1.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data1.DATAB
din[5] => cached_data0.DATAA
din[5] => cached_data0.DATAB
din[5] => cached_data1.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data1.DATAB
din[6] => cached_data0.DATAA
din[6] => cached_data0.DATAB
din[6] => cached_data1.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data1.DATAB
din[7] => cached_data0.DATAA
din[7] => cached_data0.DATAB
din[7] => cached_data1.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data1.DATAB
din[8] => cached_data0.DATAA
din[8] => cached_data0.DATAB
din[8] => cached_data1.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data1.DATAB
din[9] => cached_data0.DATAA
din[9] => cached_data0.DATAB
din[9] => cached_data1.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data1.DATAB
din[10] => cached_data0.DATAA
din[10] => cached_data0.DATAB
din[10] => cached_data1.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data1.DATAB
din[11] => cached_data0.DATAA
din[11] => cached_data0.DATAB
din[11] => cached_data1.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data1.DATAB
din[12] => cached_data0.DATAA
din[12] => cached_data0.DATAB
din[12] => cached_data1.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data1.DATAB
din[13] => cached_data0.DATAA
din[13] => cached_data0.DATAB
din[13] => cached_data1.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data1.DATAB
din[14] => cached_data0.DATAA
din[14] => cached_data0.DATAB
din[14] => cached_data1.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data1.DATAB
din[15] => cached_data0.DATAA
din[15] => cached_data0.DATAB
din[15] => cached_data1.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data1.DATAB
din[16] => cached_data0.DATAA
din[16] => cached_data0.DATAB
din[16] => cached_data1.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data1.DATAB
din[17] => cached_data0.DATAA
din[17] => cached_data0.DATAB
din[17] => cached_data1.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data1.DATAB
din[18] => cached_data0.DATAA
din[18] => cached_data0.DATAB
din[18] => cached_data1.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data1.DATAB
din[19] => cached_data0.DATAA
din[19] => cached_data0.DATAB
din[19] => cached_data1.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data1.DATAB
din[20] => cached_data0.DATAA
din[20] => cached_data0.DATAB
din[20] => cached_data1.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data1.DATAB
din[21] => cached_data0.DATAA
din[21] => cached_data0.DATAB
din[21] => cached_data1.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data1.DATAB
din[22] => cached_data0.DATAA
din[22] => cached_data0.DATAB
din[22] => cached_data1.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data1.DATAB
din[23] => cached_data0.DATAA
din[23] => cached_data0.DATAB
din[23] => cached_data1.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data1.DATAB
din[24] => cached_data0.DATAA
din[24] => cached_data0.DATAB
din[24] => cached_data1.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data1.DATAB
din[25] => cached_data0.DATAA
din[25] => cached_data0.DATAB
din[25] => cached_data1.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data1.DATAB
din[26] => cached_data0.DATAA
din[26] => cached_data0.DATAB
din[26] => cached_data1.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data1.DATAB
din[27] => cached_data0.DATAA
din[27] => cached_data0.DATAB
din[27] => cached_data1.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data1.DATAB
din[28] => cached_data0.DATAA
din[28] => cached_data0.DATAB
din[28] => cached_data1.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data1.DATAB
din[29] => cached_data0.DATAA
din[29] => cached_data0.DATAB
din[29] => cached_data1.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data1.DATAB
din[30] => cached_data0.DATAA
din[30] => cached_data0.DATAB
din[30] => cached_data1.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data1.DATAB
din[31] => cached_data0.DATAA
din[31] => cached_data0.DATAB
din[31] => cached_data1.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_req[0] <= <GND>
addr_req[1] <= <GND>
addr_req[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr_req[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr_req[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr_req[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr_req[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr_req[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr_req[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr_req[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr_req[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr_req[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
addr_req[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
addr_req[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
addr_req[14] <= addr[14].DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jtgng_rom:u_rom|jtgng_romrq:u_char
rst => init.OUTPUTSELECT
rst => deleterus.OUTPUTSELECT
rst => cached_addr1[0].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[11].ENA
rst => cached_data1[0].ENA
rst => cached_data1[1].ENA
rst => cached_data1[2].ENA
rst => cached_data1[3].ENA
rst => cached_data1[4].ENA
rst => cached_data1[5].ENA
rst => cached_data1[6].ENA
rst => cached_data1[7].ENA
rst => cached_data1[8].ENA
rst => cached_data1[9].ENA
rst => cached_data1[10].ENA
rst => cached_data1[11].ENA
rst => cached_data1[12].ENA
rst => cached_data1[13].ENA
rst => cached_data1[14].ENA
rst => cached_data1[15].ENA
rst => cached_data1[16].ENA
rst => cached_data1[17].ENA
rst => cached_data1[18].ENA
rst => cached_data1[19].ENA
rst => cached_data1[20].ENA
rst => cached_data1[21].ENA
rst => cached_data1[22].ENA
rst => cached_data1[23].ENA
rst => cached_data1[24].ENA
rst => cached_data1[25].ENA
rst => cached_data1[26].ENA
rst => cached_data1[27].ENA
rst => cached_data1[28].ENA
rst => cached_data1[29].ENA
rst => cached_data1[30].ENA
rst => cached_data1[31].ENA
rst => cached_addr0[0].ENA
rst => cached_addr0[1].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[11].ENA
rst => cached_data0[0].ENA
rst => cached_data0[1].ENA
rst => cached_data0[2].ENA
rst => cached_data0[3].ENA
rst => cached_data0[4].ENA
rst => cached_data0[5].ENA
rst => cached_data0[6].ENA
rst => cached_data0[7].ENA
rst => cached_data0[8].ENA
rst => cached_data0[9].ENA
rst => cached_data0[10].ENA
rst => cached_data0[11].ENA
rst => cached_data0[12].ENA
rst => cached_data0[13].ENA
rst => cached_data0[14].ENA
rst => cached_data0[15].ENA
rst => cached_data0[16].ENA
rst => cached_data0[17].ENA
rst => cached_data0[18].ENA
rst => cached_data0[19].ENA
rst => cached_data0[20].ENA
rst => cached_data0[21].ENA
rst => cached_data0[22].ENA
rst => cached_data0[23].ENA
rst => cached_data0[24].ENA
rst => cached_data0[25].ENA
rst => cached_data0[26].ENA
rst => cached_data0[27].ENA
rst => cached_data0[28].ENA
rst => cached_data0[29].ENA
rst => cached_data0[30].ENA
rst => cached_data0[31].ENA
rst => data_ok~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => data_ok~reg0.CLK
clk => deleterus.CLK
clk => init.CLK
cen => ~NO_FANOUT~
addr[0] => Decoder0.IN0
addr[1] => cached_addr1.DATAB
addr[1] => cached_addr0.DATAA
addr[1] => cached_addr0.DATAB
addr[1] => cached_addr1.DATAB
addr[1] => Equal0.IN11
addr[1] => Equal1.IN11
addr[1] => addr_req[1].DATAIN
addr[2] => cached_addr1.DATAB
addr[2] => cached_addr0.DATAA
addr[2] => cached_addr0.DATAB
addr[2] => cached_addr1.DATAB
addr[2] => Equal0.IN10
addr[2] => Equal1.IN10
addr[2] => addr_req[2].DATAIN
addr[3] => cached_addr1.DATAB
addr[3] => cached_addr0.DATAA
addr[3] => cached_addr0.DATAB
addr[3] => cached_addr1.DATAB
addr[3] => Equal0.IN9
addr[3] => Equal1.IN9
addr[3] => addr_req[3].DATAIN
addr[4] => cached_addr1.DATAB
addr[4] => cached_addr0.DATAA
addr[4] => cached_addr0.DATAB
addr[4] => cached_addr1.DATAB
addr[4] => Equal0.IN8
addr[4] => Equal1.IN8
addr[4] => addr_req[4].DATAIN
addr[5] => cached_addr1.DATAB
addr[5] => cached_addr0.DATAA
addr[5] => cached_addr0.DATAB
addr[5] => cached_addr1.DATAB
addr[5] => Equal0.IN7
addr[5] => Equal1.IN7
addr[5] => addr_req[5].DATAIN
addr[6] => cached_addr1.DATAB
addr[6] => cached_addr0.DATAA
addr[6] => cached_addr0.DATAB
addr[6] => cached_addr1.DATAB
addr[6] => Equal0.IN6
addr[6] => Equal1.IN6
addr[6] => addr_req[6].DATAIN
addr[7] => cached_addr1.DATAB
addr[7] => cached_addr0.DATAA
addr[7] => cached_addr0.DATAB
addr[7] => cached_addr1.DATAB
addr[7] => Equal0.IN5
addr[7] => Equal1.IN5
addr[7] => addr_req[7].DATAIN
addr[8] => cached_addr1.DATAB
addr[8] => cached_addr0.DATAA
addr[8] => cached_addr0.DATAB
addr[8] => cached_addr1.DATAB
addr[8] => Equal0.IN4
addr[8] => Equal1.IN4
addr[8] => addr_req[8].DATAIN
addr[9] => cached_addr1.DATAB
addr[9] => cached_addr0.DATAA
addr[9] => cached_addr0.DATAB
addr[9] => cached_addr1.DATAB
addr[9] => Equal0.IN3
addr[9] => Equal1.IN3
addr[9] => addr_req[9].DATAIN
addr[10] => cached_addr1.DATAB
addr[10] => cached_addr0.DATAA
addr[10] => cached_addr0.DATAB
addr[10] => cached_addr1.DATAB
addr[10] => Equal0.IN2
addr[10] => Equal1.IN2
addr[10] => addr_req[10].DATAIN
addr[11] => cached_addr1.DATAB
addr[11] => cached_addr0.DATAA
addr[11] => cached_addr0.DATAB
addr[11] => cached_addr1.DATAB
addr[11] => Equal0.IN1
addr[11] => Equal1.IN1
addr[11] => addr_req[11].DATAIN
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data1.DATAB
din[0] => cached_data0.DATAA
din[0] => cached_data0.DATAB
din[0] => cached_data1.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data1.DATAB
din[1] => cached_data0.DATAA
din[1] => cached_data0.DATAB
din[1] => cached_data1.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data1.DATAB
din[2] => cached_data0.DATAA
din[2] => cached_data0.DATAB
din[2] => cached_data1.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data1.DATAB
din[3] => cached_data0.DATAA
din[3] => cached_data0.DATAB
din[3] => cached_data1.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data1.DATAB
din[4] => cached_data0.DATAA
din[4] => cached_data0.DATAB
din[4] => cached_data1.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data1.DATAB
din[5] => cached_data0.DATAA
din[5] => cached_data0.DATAB
din[5] => cached_data1.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data1.DATAB
din[6] => cached_data0.DATAA
din[6] => cached_data0.DATAB
din[6] => cached_data1.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data1.DATAB
din[7] => cached_data0.DATAA
din[7] => cached_data0.DATAB
din[7] => cached_data1.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data1.DATAB
din[8] => cached_data0.DATAA
din[8] => cached_data0.DATAB
din[8] => cached_data1.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data1.DATAB
din[9] => cached_data0.DATAA
din[9] => cached_data0.DATAB
din[9] => cached_data1.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data1.DATAB
din[10] => cached_data0.DATAA
din[10] => cached_data0.DATAB
din[10] => cached_data1.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data1.DATAB
din[11] => cached_data0.DATAA
din[11] => cached_data0.DATAB
din[11] => cached_data1.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data1.DATAB
din[12] => cached_data0.DATAA
din[12] => cached_data0.DATAB
din[12] => cached_data1.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data1.DATAB
din[13] => cached_data0.DATAA
din[13] => cached_data0.DATAB
din[13] => cached_data1.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data1.DATAB
din[14] => cached_data0.DATAA
din[14] => cached_data0.DATAB
din[14] => cached_data1.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data1.DATAB
din[15] => cached_data0.DATAA
din[15] => cached_data0.DATAB
din[15] => cached_data1.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data1.DATAB
din[16] => cached_data0.DATAA
din[16] => cached_data0.DATAB
din[16] => cached_data1.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data1.DATAB
din[17] => cached_data0.DATAA
din[17] => cached_data0.DATAB
din[17] => cached_data1.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data1.DATAB
din[18] => cached_data0.DATAA
din[18] => cached_data0.DATAB
din[18] => cached_data1.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data1.DATAB
din[19] => cached_data0.DATAA
din[19] => cached_data0.DATAB
din[19] => cached_data1.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data1.DATAB
din[20] => cached_data0.DATAA
din[20] => cached_data0.DATAB
din[20] => cached_data1.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data1.DATAB
din[21] => cached_data0.DATAA
din[21] => cached_data0.DATAB
din[21] => cached_data1.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data1.DATAB
din[22] => cached_data0.DATAA
din[22] => cached_data0.DATAB
din[22] => cached_data1.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data1.DATAB
din[23] => cached_data0.DATAA
din[23] => cached_data0.DATAB
din[23] => cached_data1.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data1.DATAB
din[24] => cached_data0.DATAA
din[24] => cached_data0.DATAB
din[24] => cached_data1.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data1.DATAB
din[25] => cached_data0.DATAA
din[25] => cached_data0.DATAB
din[25] => cached_data1.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data1.DATAB
din[26] => cached_data0.DATAA
din[26] => cached_data0.DATAB
din[26] => cached_data1.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data1.DATAB
din[27] => cached_data0.DATAA
din[27] => cached_data0.DATAB
din[27] => cached_data1.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data1.DATAB
din[28] => cached_data0.DATAA
din[28] => cached_data0.DATAB
din[28] => cached_data1.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data1.DATAB
din[29] => cached_data0.DATAA
din[29] => cached_data0.DATAB
din[29] => cached_data1.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data1.DATAB
din[30] => cached_data0.DATAA
din[30] => cached_data0.DATAB
din[30] => cached_data1.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data1.DATAB
din[31] => cached_data0.DATAA
din[31] => cached_data0.DATAB
din[31] => cached_data1.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_req[0] <= <GND>
addr_req[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr_req[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr_req[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr_req[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr_req[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr_req[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr_req[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr_req[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr_req[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr_req[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr_req[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jtgng_rom:u_rom|jtgng_romrq:u_map1
rst => init.OUTPUTSELECT
rst => deleterus.OUTPUTSELECT
rst => cached_addr1[0].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[11].ENA
rst => cached_addr1[12].ENA
rst => cached_addr1[13].ENA
rst => cached_data1[0].ENA
rst => cached_data1[1].ENA
rst => cached_data1[2].ENA
rst => cached_data1[3].ENA
rst => cached_data1[4].ENA
rst => cached_data1[5].ENA
rst => cached_data1[6].ENA
rst => cached_data1[7].ENA
rst => cached_data1[8].ENA
rst => cached_data1[9].ENA
rst => cached_data1[10].ENA
rst => cached_data1[11].ENA
rst => cached_data1[12].ENA
rst => cached_data1[13].ENA
rst => cached_data1[14].ENA
rst => cached_data1[15].ENA
rst => cached_data1[16].ENA
rst => cached_data1[17].ENA
rst => cached_data1[18].ENA
rst => cached_data1[19].ENA
rst => cached_data1[20].ENA
rst => cached_data1[21].ENA
rst => cached_data1[22].ENA
rst => cached_data1[23].ENA
rst => cached_data1[24].ENA
rst => cached_data1[25].ENA
rst => cached_data1[26].ENA
rst => cached_data1[27].ENA
rst => cached_data1[28].ENA
rst => cached_data1[29].ENA
rst => cached_data1[30].ENA
rst => cached_data1[31].ENA
rst => cached_addr0[0].ENA
rst => cached_addr0[1].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[11].ENA
rst => cached_addr0[12].ENA
rst => cached_addr0[13].ENA
rst => cached_data0[0].ENA
rst => cached_data0[1].ENA
rst => cached_data0[2].ENA
rst => cached_data0[3].ENA
rst => cached_data0[4].ENA
rst => cached_data0[5].ENA
rst => cached_data0[6].ENA
rst => cached_data0[7].ENA
rst => cached_data0[8].ENA
rst => cached_data0[9].ENA
rst => cached_data0[10].ENA
rst => cached_data0[11].ENA
rst => cached_data0[12].ENA
rst => cached_data0[13].ENA
rst => cached_data0[14].ENA
rst => cached_data0[15].ENA
rst => cached_data0[16].ENA
rst => cached_data0[17].ENA
rst => cached_data0[18].ENA
rst => cached_data0[19].ENA
rst => cached_data0[20].ENA
rst => cached_data0[21].ENA
rst => cached_data0[22].ENA
rst => cached_data0[23].ENA
rst => cached_data0[24].ENA
rst => cached_data0[25].ENA
rst => cached_data0[26].ENA
rst => cached_data0[27].ENA
rst => cached_data0[28].ENA
rst => cached_data0[29].ENA
rst => cached_data0[30].ENA
rst => cached_data0[31].ENA
rst => data_ok~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_addr1[12].CLK
clk => cached_addr1[13].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_addr0[12].CLK
clk => cached_addr0[13].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => data_ok~reg0.CLK
clk => deleterus.CLK
clk => init.CLK
cen => ~NO_FANOUT~
addr[0] => Decoder0.IN0
addr[1] => cached_addr1.DATAB
addr[1] => cached_addr0.DATAA
addr[1] => cached_addr0.DATAB
addr[1] => cached_addr1.DATAB
addr[1] => Equal0.IN13
addr[1] => Equal1.IN13
addr[1] => addr_req[1].DATAIN
addr[2] => cached_addr1.DATAB
addr[2] => cached_addr0.DATAA
addr[2] => cached_addr0.DATAB
addr[2] => cached_addr1.DATAB
addr[2] => Equal0.IN12
addr[2] => Equal1.IN12
addr[2] => addr_req[2].DATAIN
addr[3] => cached_addr1.DATAB
addr[3] => cached_addr0.DATAA
addr[3] => cached_addr0.DATAB
addr[3] => cached_addr1.DATAB
addr[3] => Equal0.IN11
addr[3] => Equal1.IN11
addr[3] => addr_req[3].DATAIN
addr[4] => cached_addr1.DATAB
addr[4] => cached_addr0.DATAA
addr[4] => cached_addr0.DATAB
addr[4] => cached_addr1.DATAB
addr[4] => Equal0.IN10
addr[4] => Equal1.IN10
addr[4] => addr_req[4].DATAIN
addr[5] => cached_addr1.DATAB
addr[5] => cached_addr0.DATAA
addr[5] => cached_addr0.DATAB
addr[5] => cached_addr1.DATAB
addr[5] => Equal0.IN9
addr[5] => Equal1.IN9
addr[5] => addr_req[5].DATAIN
addr[6] => cached_addr1.DATAB
addr[6] => cached_addr0.DATAA
addr[6] => cached_addr0.DATAB
addr[6] => cached_addr1.DATAB
addr[6] => Equal0.IN8
addr[6] => Equal1.IN8
addr[6] => addr_req[6].DATAIN
addr[7] => cached_addr1.DATAB
addr[7] => cached_addr0.DATAA
addr[7] => cached_addr0.DATAB
addr[7] => cached_addr1.DATAB
addr[7] => Equal0.IN7
addr[7] => Equal1.IN7
addr[7] => addr_req[7].DATAIN
addr[8] => cached_addr1.DATAB
addr[8] => cached_addr0.DATAA
addr[8] => cached_addr0.DATAB
addr[8] => cached_addr1.DATAB
addr[8] => Equal0.IN6
addr[8] => Equal1.IN6
addr[8] => addr_req[8].DATAIN
addr[9] => cached_addr1.DATAB
addr[9] => cached_addr0.DATAA
addr[9] => cached_addr0.DATAB
addr[9] => cached_addr1.DATAB
addr[9] => Equal0.IN5
addr[9] => Equal1.IN5
addr[9] => addr_req[9].DATAIN
addr[10] => cached_addr1.DATAB
addr[10] => cached_addr0.DATAA
addr[10] => cached_addr0.DATAB
addr[10] => cached_addr1.DATAB
addr[10] => Equal0.IN4
addr[10] => Equal1.IN4
addr[10] => addr_req[10].DATAIN
addr[11] => cached_addr1.DATAB
addr[11] => cached_addr0.DATAA
addr[11] => cached_addr0.DATAB
addr[11] => cached_addr1.DATAB
addr[11] => Equal0.IN3
addr[11] => Equal1.IN3
addr[11] => addr_req[11].DATAIN
addr[12] => cached_addr1.DATAB
addr[12] => cached_addr0.DATAA
addr[12] => cached_addr0.DATAB
addr[12] => cached_addr1.DATAB
addr[12] => Equal0.IN2
addr[12] => Equal1.IN2
addr[12] => addr_req[12].DATAIN
addr[13] => cached_addr1.DATAB
addr[13] => cached_addr0.DATAA
addr[13] => cached_addr0.DATAB
addr[13] => cached_addr1.DATAB
addr[13] => Equal0.IN1
addr[13] => Equal1.IN1
addr[13] => addr_req[13].DATAIN
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data1.DATAB
din[0] => cached_data0.DATAA
din[0] => cached_data0.DATAB
din[0] => cached_data1.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data1.DATAB
din[1] => cached_data0.DATAA
din[1] => cached_data0.DATAB
din[1] => cached_data1.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data1.DATAB
din[2] => cached_data0.DATAA
din[2] => cached_data0.DATAB
din[2] => cached_data1.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data1.DATAB
din[3] => cached_data0.DATAA
din[3] => cached_data0.DATAB
din[3] => cached_data1.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data1.DATAB
din[4] => cached_data0.DATAA
din[4] => cached_data0.DATAB
din[4] => cached_data1.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data1.DATAB
din[5] => cached_data0.DATAA
din[5] => cached_data0.DATAB
din[5] => cached_data1.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data1.DATAB
din[6] => cached_data0.DATAA
din[6] => cached_data0.DATAB
din[6] => cached_data1.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data1.DATAB
din[7] => cached_data0.DATAA
din[7] => cached_data0.DATAB
din[7] => cached_data1.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data1.DATAB
din[8] => cached_data0.DATAA
din[8] => cached_data0.DATAB
din[8] => cached_data1.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data1.DATAB
din[9] => cached_data0.DATAA
din[9] => cached_data0.DATAB
din[9] => cached_data1.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data1.DATAB
din[10] => cached_data0.DATAA
din[10] => cached_data0.DATAB
din[10] => cached_data1.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data1.DATAB
din[11] => cached_data0.DATAA
din[11] => cached_data0.DATAB
din[11] => cached_data1.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data1.DATAB
din[12] => cached_data0.DATAA
din[12] => cached_data0.DATAB
din[12] => cached_data1.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data1.DATAB
din[13] => cached_data0.DATAA
din[13] => cached_data0.DATAB
din[13] => cached_data1.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data1.DATAB
din[14] => cached_data0.DATAA
din[14] => cached_data0.DATAB
din[14] => cached_data1.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data1.DATAB
din[15] => cached_data0.DATAA
din[15] => cached_data0.DATAB
din[15] => cached_data1.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data1.DATAB
din[16] => cached_data0.DATAA
din[16] => cached_data0.DATAB
din[16] => cached_data1.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data1.DATAB
din[17] => cached_data0.DATAA
din[17] => cached_data0.DATAB
din[17] => cached_data1.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data1.DATAB
din[18] => cached_data0.DATAA
din[18] => cached_data0.DATAB
din[18] => cached_data1.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data1.DATAB
din[19] => cached_data0.DATAA
din[19] => cached_data0.DATAB
din[19] => cached_data1.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data1.DATAB
din[20] => cached_data0.DATAA
din[20] => cached_data0.DATAB
din[20] => cached_data1.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data1.DATAB
din[21] => cached_data0.DATAA
din[21] => cached_data0.DATAB
din[21] => cached_data1.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data1.DATAB
din[22] => cached_data0.DATAA
din[22] => cached_data0.DATAB
din[22] => cached_data1.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data1.DATAB
din[23] => cached_data0.DATAA
din[23] => cached_data0.DATAB
din[23] => cached_data1.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data1.DATAB
din[24] => cached_data0.DATAA
din[24] => cached_data0.DATAB
din[24] => cached_data1.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data1.DATAB
din[25] => cached_data0.DATAA
din[25] => cached_data0.DATAB
din[25] => cached_data1.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data1.DATAB
din[26] => cached_data0.DATAA
din[26] => cached_data0.DATAB
din[26] => cached_data1.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data1.DATAB
din[27] => cached_data0.DATAA
din[27] => cached_data0.DATAB
din[27] => cached_data1.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data1.DATAB
din[28] => cached_data0.DATAA
din[28] => cached_data0.DATAB
din[28] => cached_data1.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data1.DATAB
din[29] => cached_data0.DATAA
din[29] => cached_data0.DATAB
din[29] => cached_data1.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data1.DATAB
din[30] => cached_data0.DATAA
din[30] => cached_data0.DATAB
din[30] => cached_data1.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data1.DATAB
din[31] => cached_data0.DATAA
din[31] => cached_data0.DATAB
din[31] => cached_data1.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_req[0] <= <GND>
addr_req[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr_req[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr_req[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr_req[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr_req[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr_req[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr_req[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr_req[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr_req[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr_req[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr_req[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
addr_req[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
addr_req[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jtgng_rom:u_rom|jtgng_romrq:u_map2
rst => init.OUTPUTSELECT
rst => deleterus.OUTPUTSELECT
rst => cached_addr1[0].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[11].ENA
rst => cached_addr1[12].ENA
rst => cached_addr1[13].ENA
rst => cached_data1[0].ENA
rst => cached_data1[1].ENA
rst => cached_data1[2].ENA
rst => cached_data1[3].ENA
rst => cached_data1[4].ENA
rst => cached_data1[5].ENA
rst => cached_data1[6].ENA
rst => cached_data1[7].ENA
rst => cached_data1[8].ENA
rst => cached_data1[9].ENA
rst => cached_data1[10].ENA
rst => cached_data1[11].ENA
rst => cached_data1[12].ENA
rst => cached_data1[13].ENA
rst => cached_data1[14].ENA
rst => cached_data1[15].ENA
rst => cached_data1[16].ENA
rst => cached_data1[17].ENA
rst => cached_data1[18].ENA
rst => cached_data1[19].ENA
rst => cached_data1[20].ENA
rst => cached_data1[21].ENA
rst => cached_data1[22].ENA
rst => cached_data1[23].ENA
rst => cached_data1[24].ENA
rst => cached_data1[25].ENA
rst => cached_data1[26].ENA
rst => cached_data1[27].ENA
rst => cached_data1[28].ENA
rst => cached_data1[29].ENA
rst => cached_data1[30].ENA
rst => cached_data1[31].ENA
rst => cached_addr0[0].ENA
rst => cached_addr0[1].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[11].ENA
rst => cached_addr0[12].ENA
rst => cached_addr0[13].ENA
rst => cached_data0[0].ENA
rst => cached_data0[1].ENA
rst => cached_data0[2].ENA
rst => cached_data0[3].ENA
rst => cached_data0[4].ENA
rst => cached_data0[5].ENA
rst => cached_data0[6].ENA
rst => cached_data0[7].ENA
rst => cached_data0[8].ENA
rst => cached_data0[9].ENA
rst => cached_data0[10].ENA
rst => cached_data0[11].ENA
rst => cached_data0[12].ENA
rst => cached_data0[13].ENA
rst => cached_data0[14].ENA
rst => cached_data0[15].ENA
rst => cached_data0[16].ENA
rst => cached_data0[17].ENA
rst => cached_data0[18].ENA
rst => cached_data0[19].ENA
rst => cached_data0[20].ENA
rst => cached_data0[21].ENA
rst => cached_data0[22].ENA
rst => cached_data0[23].ENA
rst => cached_data0[24].ENA
rst => cached_data0[25].ENA
rst => cached_data0[26].ENA
rst => cached_data0[27].ENA
rst => cached_data0[28].ENA
rst => cached_data0[29].ENA
rst => cached_data0[30].ENA
rst => cached_data0[31].ENA
rst => data_ok~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_addr1[12].CLK
clk => cached_addr1[13].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_addr0[12].CLK
clk => cached_addr0[13].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => data_ok~reg0.CLK
clk => deleterus.CLK
clk => init.CLK
cen => ~NO_FANOUT~
addr[0] => Decoder0.IN0
addr[1] => cached_addr1.DATAB
addr[1] => cached_addr0.DATAA
addr[1] => cached_addr0.DATAB
addr[1] => cached_addr1.DATAB
addr[1] => Equal0.IN13
addr[1] => Equal1.IN13
addr[1] => addr_req[1].DATAIN
addr[2] => cached_addr1.DATAB
addr[2] => cached_addr0.DATAA
addr[2] => cached_addr0.DATAB
addr[2] => cached_addr1.DATAB
addr[2] => Equal0.IN12
addr[2] => Equal1.IN12
addr[2] => addr_req[2].DATAIN
addr[3] => cached_addr1.DATAB
addr[3] => cached_addr0.DATAA
addr[3] => cached_addr0.DATAB
addr[3] => cached_addr1.DATAB
addr[3] => Equal0.IN11
addr[3] => Equal1.IN11
addr[3] => addr_req[3].DATAIN
addr[4] => cached_addr1.DATAB
addr[4] => cached_addr0.DATAA
addr[4] => cached_addr0.DATAB
addr[4] => cached_addr1.DATAB
addr[4] => Equal0.IN10
addr[4] => Equal1.IN10
addr[4] => addr_req[4].DATAIN
addr[5] => cached_addr1.DATAB
addr[5] => cached_addr0.DATAA
addr[5] => cached_addr0.DATAB
addr[5] => cached_addr1.DATAB
addr[5] => Equal0.IN9
addr[5] => Equal1.IN9
addr[5] => addr_req[5].DATAIN
addr[6] => cached_addr1.DATAB
addr[6] => cached_addr0.DATAA
addr[6] => cached_addr0.DATAB
addr[6] => cached_addr1.DATAB
addr[6] => Equal0.IN8
addr[6] => Equal1.IN8
addr[6] => addr_req[6].DATAIN
addr[7] => cached_addr1.DATAB
addr[7] => cached_addr0.DATAA
addr[7] => cached_addr0.DATAB
addr[7] => cached_addr1.DATAB
addr[7] => Equal0.IN7
addr[7] => Equal1.IN7
addr[7] => addr_req[7].DATAIN
addr[8] => cached_addr1.DATAB
addr[8] => cached_addr0.DATAA
addr[8] => cached_addr0.DATAB
addr[8] => cached_addr1.DATAB
addr[8] => Equal0.IN6
addr[8] => Equal1.IN6
addr[8] => addr_req[8].DATAIN
addr[9] => cached_addr1.DATAB
addr[9] => cached_addr0.DATAA
addr[9] => cached_addr0.DATAB
addr[9] => cached_addr1.DATAB
addr[9] => Equal0.IN5
addr[9] => Equal1.IN5
addr[9] => addr_req[9].DATAIN
addr[10] => cached_addr1.DATAB
addr[10] => cached_addr0.DATAA
addr[10] => cached_addr0.DATAB
addr[10] => cached_addr1.DATAB
addr[10] => Equal0.IN4
addr[10] => Equal1.IN4
addr[10] => addr_req[10].DATAIN
addr[11] => cached_addr1.DATAB
addr[11] => cached_addr0.DATAA
addr[11] => cached_addr0.DATAB
addr[11] => cached_addr1.DATAB
addr[11] => Equal0.IN3
addr[11] => Equal1.IN3
addr[11] => addr_req[11].DATAIN
addr[12] => cached_addr1.DATAB
addr[12] => cached_addr0.DATAA
addr[12] => cached_addr0.DATAB
addr[12] => cached_addr1.DATAB
addr[12] => Equal0.IN2
addr[12] => Equal1.IN2
addr[12] => addr_req[12].DATAIN
addr[13] => cached_addr1.DATAB
addr[13] => cached_addr0.DATAA
addr[13] => cached_addr0.DATAB
addr[13] => cached_addr1.DATAB
addr[13] => Equal0.IN1
addr[13] => Equal1.IN1
addr[13] => addr_req[13].DATAIN
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data1.DATAB
din[0] => cached_data0.DATAA
din[0] => cached_data0.DATAB
din[0] => cached_data1.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data1.DATAB
din[1] => cached_data0.DATAA
din[1] => cached_data0.DATAB
din[1] => cached_data1.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data1.DATAB
din[2] => cached_data0.DATAA
din[2] => cached_data0.DATAB
din[2] => cached_data1.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data1.DATAB
din[3] => cached_data0.DATAA
din[3] => cached_data0.DATAB
din[3] => cached_data1.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data1.DATAB
din[4] => cached_data0.DATAA
din[4] => cached_data0.DATAB
din[4] => cached_data1.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data1.DATAB
din[5] => cached_data0.DATAA
din[5] => cached_data0.DATAB
din[5] => cached_data1.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data1.DATAB
din[6] => cached_data0.DATAA
din[6] => cached_data0.DATAB
din[6] => cached_data1.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data1.DATAB
din[7] => cached_data0.DATAA
din[7] => cached_data0.DATAB
din[7] => cached_data1.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data1.DATAB
din[8] => cached_data0.DATAA
din[8] => cached_data0.DATAB
din[8] => cached_data1.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data1.DATAB
din[9] => cached_data0.DATAA
din[9] => cached_data0.DATAB
din[9] => cached_data1.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data1.DATAB
din[10] => cached_data0.DATAA
din[10] => cached_data0.DATAB
din[10] => cached_data1.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data1.DATAB
din[11] => cached_data0.DATAA
din[11] => cached_data0.DATAB
din[11] => cached_data1.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data1.DATAB
din[12] => cached_data0.DATAA
din[12] => cached_data0.DATAB
din[12] => cached_data1.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data1.DATAB
din[13] => cached_data0.DATAA
din[13] => cached_data0.DATAB
din[13] => cached_data1.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data1.DATAB
din[14] => cached_data0.DATAA
din[14] => cached_data0.DATAB
din[14] => cached_data1.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data1.DATAB
din[15] => cached_data0.DATAA
din[15] => cached_data0.DATAB
din[15] => cached_data1.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data1.DATAB
din[16] => cached_data0.DATAA
din[16] => cached_data0.DATAB
din[16] => cached_data1.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data1.DATAB
din[17] => cached_data0.DATAA
din[17] => cached_data0.DATAB
din[17] => cached_data1.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data1.DATAB
din[18] => cached_data0.DATAA
din[18] => cached_data0.DATAB
din[18] => cached_data1.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data1.DATAB
din[19] => cached_data0.DATAA
din[19] => cached_data0.DATAB
din[19] => cached_data1.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data1.DATAB
din[20] => cached_data0.DATAA
din[20] => cached_data0.DATAB
din[20] => cached_data1.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data1.DATAB
din[21] => cached_data0.DATAA
din[21] => cached_data0.DATAB
din[21] => cached_data1.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data1.DATAB
din[22] => cached_data0.DATAA
din[22] => cached_data0.DATAB
din[22] => cached_data1.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data1.DATAB
din[23] => cached_data0.DATAA
din[23] => cached_data0.DATAB
din[23] => cached_data1.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data1.DATAB
din[24] => cached_data0.DATAA
din[24] => cached_data0.DATAB
din[24] => cached_data1.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data1.DATAB
din[25] => cached_data0.DATAA
din[25] => cached_data0.DATAB
din[25] => cached_data1.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data1.DATAB
din[26] => cached_data0.DATAA
din[26] => cached_data0.DATAB
din[26] => cached_data1.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data1.DATAB
din[27] => cached_data0.DATAA
din[27] => cached_data0.DATAB
din[27] => cached_data1.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data1.DATAB
din[28] => cached_data0.DATAA
din[28] => cached_data0.DATAB
din[28] => cached_data1.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data1.DATAB
din[29] => cached_data0.DATAA
din[29] => cached_data0.DATAB
din[29] => cached_data1.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data1.DATAB
din[30] => cached_data0.DATAA
din[30] => cached_data0.DATAB
din[30] => cached_data1.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data1.DATAB
din[31] => cached_data0.DATAA
din[31] => cached_data0.DATAB
din[31] => cached_data1.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_req[0] <= <GND>
addr_req[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr_req[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr_req[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr_req[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr_req[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr_req[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr_req[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr_req[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr_req[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr_req[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr_req[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
addr_req[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
addr_req[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jtgng_rom:u_rom|jtgng_romrq:u_scr1
rst => init.OUTPUTSELECT
rst => deleterus.OUTPUTSELECT
rst => cached_addr1[0].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[11].ENA
rst => cached_addr1[12].ENA
rst => cached_addr1[13].ENA
rst => cached_data1[0].ENA
rst => cached_data1[1].ENA
rst => cached_data1[2].ENA
rst => cached_data1[3].ENA
rst => cached_data1[4].ENA
rst => cached_data1[5].ENA
rst => cached_data1[6].ENA
rst => cached_data1[7].ENA
rst => cached_data1[8].ENA
rst => cached_data1[9].ENA
rst => cached_data1[10].ENA
rst => cached_data1[11].ENA
rst => cached_data1[12].ENA
rst => cached_data1[13].ENA
rst => cached_data1[14].ENA
rst => cached_data1[15].ENA
rst => cached_data1[16].ENA
rst => cached_data1[17].ENA
rst => cached_data1[18].ENA
rst => cached_data1[19].ENA
rst => cached_data1[20].ENA
rst => cached_data1[21].ENA
rst => cached_data1[22].ENA
rst => cached_data1[23].ENA
rst => cached_data1[24].ENA
rst => cached_data1[25].ENA
rst => cached_data1[26].ENA
rst => cached_data1[27].ENA
rst => cached_data1[28].ENA
rst => cached_data1[29].ENA
rst => cached_data1[30].ENA
rst => cached_data1[31].ENA
rst => cached_addr0[0].ENA
rst => cached_addr0[1].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[11].ENA
rst => cached_addr0[12].ENA
rst => cached_addr0[13].ENA
rst => cached_data0[0].ENA
rst => cached_data0[1].ENA
rst => cached_data0[2].ENA
rst => cached_data0[3].ENA
rst => cached_data0[4].ENA
rst => cached_data0[5].ENA
rst => cached_data0[6].ENA
rst => cached_data0[7].ENA
rst => cached_data0[8].ENA
rst => cached_data0[9].ENA
rst => cached_data0[10].ENA
rst => cached_data0[11].ENA
rst => cached_data0[12].ENA
rst => cached_data0[13].ENA
rst => cached_data0[14].ENA
rst => cached_data0[15].ENA
rst => cached_data0[16].ENA
rst => cached_data0[17].ENA
rst => cached_data0[18].ENA
rst => cached_data0[19].ENA
rst => cached_data0[20].ENA
rst => cached_data0[21].ENA
rst => cached_data0[22].ENA
rst => cached_data0[23].ENA
rst => cached_data0[24].ENA
rst => cached_data0[25].ENA
rst => cached_data0[26].ENA
rst => cached_data0[27].ENA
rst => cached_data0[28].ENA
rst => cached_data0[29].ENA
rst => cached_data0[30].ENA
rst => cached_data0[31].ENA
rst => data_ok~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_addr1[12].CLK
clk => cached_addr1[13].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_addr0[12].CLK
clk => cached_addr0[13].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => data_ok~reg0.CLK
clk => deleterus.CLK
clk => init.CLK
cen => ~NO_FANOUT~
addr[0] => Decoder0.IN0
addr[1] => cached_addr1.DATAB
addr[1] => cached_addr0.DATAA
addr[1] => cached_addr0.DATAB
addr[1] => cached_addr1.DATAB
addr[1] => Equal0.IN13
addr[1] => Equal1.IN13
addr[1] => addr_req[1].DATAIN
addr[2] => cached_addr1.DATAB
addr[2] => cached_addr0.DATAA
addr[2] => cached_addr0.DATAB
addr[2] => cached_addr1.DATAB
addr[2] => Equal0.IN12
addr[2] => Equal1.IN12
addr[2] => addr_req[2].DATAIN
addr[3] => cached_addr1.DATAB
addr[3] => cached_addr0.DATAA
addr[3] => cached_addr0.DATAB
addr[3] => cached_addr1.DATAB
addr[3] => Equal0.IN11
addr[3] => Equal1.IN11
addr[3] => addr_req[3].DATAIN
addr[4] => cached_addr1.DATAB
addr[4] => cached_addr0.DATAA
addr[4] => cached_addr0.DATAB
addr[4] => cached_addr1.DATAB
addr[4] => Equal0.IN10
addr[4] => Equal1.IN10
addr[4] => addr_req[4].DATAIN
addr[5] => cached_addr1.DATAB
addr[5] => cached_addr0.DATAA
addr[5] => cached_addr0.DATAB
addr[5] => cached_addr1.DATAB
addr[5] => Equal0.IN9
addr[5] => Equal1.IN9
addr[5] => addr_req[5].DATAIN
addr[6] => cached_addr1.DATAB
addr[6] => cached_addr0.DATAA
addr[6] => cached_addr0.DATAB
addr[6] => cached_addr1.DATAB
addr[6] => Equal0.IN8
addr[6] => Equal1.IN8
addr[6] => addr_req[6].DATAIN
addr[7] => cached_addr1.DATAB
addr[7] => cached_addr0.DATAA
addr[7] => cached_addr0.DATAB
addr[7] => cached_addr1.DATAB
addr[7] => Equal0.IN7
addr[7] => Equal1.IN7
addr[7] => addr_req[7].DATAIN
addr[8] => cached_addr1.DATAB
addr[8] => cached_addr0.DATAA
addr[8] => cached_addr0.DATAB
addr[8] => cached_addr1.DATAB
addr[8] => Equal0.IN6
addr[8] => Equal1.IN6
addr[8] => addr_req[8].DATAIN
addr[9] => cached_addr1.DATAB
addr[9] => cached_addr0.DATAA
addr[9] => cached_addr0.DATAB
addr[9] => cached_addr1.DATAB
addr[9] => Equal0.IN5
addr[9] => Equal1.IN5
addr[9] => addr_req[9].DATAIN
addr[10] => cached_addr1.DATAB
addr[10] => cached_addr0.DATAA
addr[10] => cached_addr0.DATAB
addr[10] => cached_addr1.DATAB
addr[10] => Equal0.IN4
addr[10] => Equal1.IN4
addr[10] => addr_req[10].DATAIN
addr[11] => cached_addr1.DATAB
addr[11] => cached_addr0.DATAA
addr[11] => cached_addr0.DATAB
addr[11] => cached_addr1.DATAB
addr[11] => Equal0.IN3
addr[11] => Equal1.IN3
addr[11] => addr_req[11].DATAIN
addr[12] => cached_addr1.DATAB
addr[12] => cached_addr0.DATAA
addr[12] => cached_addr0.DATAB
addr[12] => cached_addr1.DATAB
addr[12] => Equal0.IN2
addr[12] => Equal1.IN2
addr[12] => addr_req[12].DATAIN
addr[13] => cached_addr1.DATAB
addr[13] => cached_addr0.DATAA
addr[13] => cached_addr0.DATAB
addr[13] => cached_addr1.DATAB
addr[13] => Equal0.IN1
addr[13] => Equal1.IN1
addr[13] => addr_req[13].DATAIN
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data1.DATAB
din[0] => cached_data0.DATAA
din[0] => cached_data0.DATAB
din[0] => cached_data1.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data1.DATAB
din[1] => cached_data0.DATAA
din[1] => cached_data0.DATAB
din[1] => cached_data1.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data1.DATAB
din[2] => cached_data0.DATAA
din[2] => cached_data0.DATAB
din[2] => cached_data1.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data1.DATAB
din[3] => cached_data0.DATAA
din[3] => cached_data0.DATAB
din[3] => cached_data1.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data1.DATAB
din[4] => cached_data0.DATAA
din[4] => cached_data0.DATAB
din[4] => cached_data1.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data1.DATAB
din[5] => cached_data0.DATAA
din[5] => cached_data0.DATAB
din[5] => cached_data1.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data1.DATAB
din[6] => cached_data0.DATAA
din[6] => cached_data0.DATAB
din[6] => cached_data1.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data1.DATAB
din[7] => cached_data0.DATAA
din[7] => cached_data0.DATAB
din[7] => cached_data1.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data1.DATAB
din[8] => cached_data0.DATAA
din[8] => cached_data0.DATAB
din[8] => cached_data1.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data1.DATAB
din[9] => cached_data0.DATAA
din[9] => cached_data0.DATAB
din[9] => cached_data1.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data1.DATAB
din[10] => cached_data0.DATAA
din[10] => cached_data0.DATAB
din[10] => cached_data1.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data1.DATAB
din[11] => cached_data0.DATAA
din[11] => cached_data0.DATAB
din[11] => cached_data1.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data1.DATAB
din[12] => cached_data0.DATAA
din[12] => cached_data0.DATAB
din[12] => cached_data1.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data1.DATAB
din[13] => cached_data0.DATAA
din[13] => cached_data0.DATAB
din[13] => cached_data1.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data1.DATAB
din[14] => cached_data0.DATAA
din[14] => cached_data0.DATAB
din[14] => cached_data1.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data1.DATAB
din[15] => cached_data0.DATAA
din[15] => cached_data0.DATAB
din[15] => cached_data1.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data1.DATAB
din[16] => cached_data0.DATAA
din[16] => cached_data0.DATAB
din[16] => cached_data1.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data1.DATAB
din[17] => cached_data0.DATAA
din[17] => cached_data0.DATAB
din[17] => cached_data1.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data1.DATAB
din[18] => cached_data0.DATAA
din[18] => cached_data0.DATAB
din[18] => cached_data1.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data1.DATAB
din[19] => cached_data0.DATAA
din[19] => cached_data0.DATAB
din[19] => cached_data1.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data1.DATAB
din[20] => cached_data0.DATAA
din[20] => cached_data0.DATAB
din[20] => cached_data1.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data1.DATAB
din[21] => cached_data0.DATAA
din[21] => cached_data0.DATAB
din[21] => cached_data1.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data1.DATAB
din[22] => cached_data0.DATAA
din[22] => cached_data0.DATAB
din[22] => cached_data1.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data1.DATAB
din[23] => cached_data0.DATAA
din[23] => cached_data0.DATAB
din[23] => cached_data1.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data1.DATAB
din[24] => cached_data0.DATAA
din[24] => cached_data0.DATAB
din[24] => cached_data1.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data1.DATAB
din[25] => cached_data0.DATAA
din[25] => cached_data0.DATAB
din[25] => cached_data1.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data1.DATAB
din[26] => cached_data0.DATAA
din[26] => cached_data0.DATAB
din[26] => cached_data1.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data1.DATAB
din[27] => cached_data0.DATAA
din[27] => cached_data0.DATAB
din[27] => cached_data1.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data1.DATAB
din[28] => cached_data0.DATAA
din[28] => cached_data0.DATAB
din[28] => cached_data1.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data1.DATAB
din[29] => cached_data0.DATAA
din[29] => cached_data0.DATAB
din[29] => cached_data1.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data1.DATAB
din[30] => cached_data0.DATAA
din[30] => cached_data0.DATAB
din[30] => cached_data1.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data1.DATAB
din[31] => cached_data0.DATAA
din[31] => cached_data0.DATAB
din[31] => cached_data1.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_req[0] <= <GND>
addr_req[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr_req[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr_req[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr_req[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr_req[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr_req[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr_req[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr_req[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr_req[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr_req[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr_req[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
addr_req[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
addr_req[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jtgng_rom:u_rom|jtgng_romrq:u_scr2
rst => init.OUTPUTSELECT
rst => deleterus.OUTPUTSELECT
rst => cached_addr1[0].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[11].ENA
rst => cached_addr1[12].ENA
rst => cached_addr1[13].ENA
rst => cached_data1[0].ENA
rst => cached_data1[1].ENA
rst => cached_data1[2].ENA
rst => cached_data1[3].ENA
rst => cached_data1[4].ENA
rst => cached_data1[5].ENA
rst => cached_data1[6].ENA
rst => cached_data1[7].ENA
rst => cached_data1[8].ENA
rst => cached_data1[9].ENA
rst => cached_data1[10].ENA
rst => cached_data1[11].ENA
rst => cached_data1[12].ENA
rst => cached_data1[13].ENA
rst => cached_data1[14].ENA
rst => cached_data1[15].ENA
rst => cached_data1[16].ENA
rst => cached_data1[17].ENA
rst => cached_data1[18].ENA
rst => cached_data1[19].ENA
rst => cached_data1[20].ENA
rst => cached_data1[21].ENA
rst => cached_data1[22].ENA
rst => cached_data1[23].ENA
rst => cached_data1[24].ENA
rst => cached_data1[25].ENA
rst => cached_data1[26].ENA
rst => cached_data1[27].ENA
rst => cached_data1[28].ENA
rst => cached_data1[29].ENA
rst => cached_data1[30].ENA
rst => cached_data1[31].ENA
rst => cached_addr0[0].ENA
rst => cached_addr0[1].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[11].ENA
rst => cached_addr0[12].ENA
rst => cached_addr0[13].ENA
rst => cached_data0[0].ENA
rst => cached_data0[1].ENA
rst => cached_data0[2].ENA
rst => cached_data0[3].ENA
rst => cached_data0[4].ENA
rst => cached_data0[5].ENA
rst => cached_data0[6].ENA
rst => cached_data0[7].ENA
rst => cached_data0[8].ENA
rst => cached_data0[9].ENA
rst => cached_data0[10].ENA
rst => cached_data0[11].ENA
rst => cached_data0[12].ENA
rst => cached_data0[13].ENA
rst => cached_data0[14].ENA
rst => cached_data0[15].ENA
rst => cached_data0[16].ENA
rst => cached_data0[17].ENA
rst => cached_data0[18].ENA
rst => cached_data0[19].ENA
rst => cached_data0[20].ENA
rst => cached_data0[21].ENA
rst => cached_data0[22].ENA
rst => cached_data0[23].ENA
rst => cached_data0[24].ENA
rst => cached_data0[25].ENA
rst => cached_data0[26].ENA
rst => cached_data0[27].ENA
rst => cached_data0[28].ENA
rst => cached_data0[29].ENA
rst => cached_data0[30].ENA
rst => cached_data0[31].ENA
rst => data_ok~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_addr1[12].CLK
clk => cached_addr1[13].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_addr0[12].CLK
clk => cached_addr0[13].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => data_ok~reg0.CLK
clk => deleterus.CLK
clk => init.CLK
cen => ~NO_FANOUT~
addr[0] => Decoder0.IN0
addr[1] => cached_addr1.DATAB
addr[1] => cached_addr0.DATAA
addr[1] => cached_addr0.DATAB
addr[1] => cached_addr1.DATAB
addr[1] => Equal0.IN13
addr[1] => Equal1.IN13
addr[1] => addr_req[1].DATAIN
addr[2] => cached_addr1.DATAB
addr[2] => cached_addr0.DATAA
addr[2] => cached_addr0.DATAB
addr[2] => cached_addr1.DATAB
addr[2] => Equal0.IN12
addr[2] => Equal1.IN12
addr[2] => addr_req[2].DATAIN
addr[3] => cached_addr1.DATAB
addr[3] => cached_addr0.DATAA
addr[3] => cached_addr0.DATAB
addr[3] => cached_addr1.DATAB
addr[3] => Equal0.IN11
addr[3] => Equal1.IN11
addr[3] => addr_req[3].DATAIN
addr[4] => cached_addr1.DATAB
addr[4] => cached_addr0.DATAA
addr[4] => cached_addr0.DATAB
addr[4] => cached_addr1.DATAB
addr[4] => Equal0.IN10
addr[4] => Equal1.IN10
addr[4] => addr_req[4].DATAIN
addr[5] => cached_addr1.DATAB
addr[5] => cached_addr0.DATAA
addr[5] => cached_addr0.DATAB
addr[5] => cached_addr1.DATAB
addr[5] => Equal0.IN9
addr[5] => Equal1.IN9
addr[5] => addr_req[5].DATAIN
addr[6] => cached_addr1.DATAB
addr[6] => cached_addr0.DATAA
addr[6] => cached_addr0.DATAB
addr[6] => cached_addr1.DATAB
addr[6] => Equal0.IN8
addr[6] => Equal1.IN8
addr[6] => addr_req[6].DATAIN
addr[7] => cached_addr1.DATAB
addr[7] => cached_addr0.DATAA
addr[7] => cached_addr0.DATAB
addr[7] => cached_addr1.DATAB
addr[7] => Equal0.IN7
addr[7] => Equal1.IN7
addr[7] => addr_req[7].DATAIN
addr[8] => cached_addr1.DATAB
addr[8] => cached_addr0.DATAA
addr[8] => cached_addr0.DATAB
addr[8] => cached_addr1.DATAB
addr[8] => Equal0.IN6
addr[8] => Equal1.IN6
addr[8] => addr_req[8].DATAIN
addr[9] => cached_addr1.DATAB
addr[9] => cached_addr0.DATAA
addr[9] => cached_addr0.DATAB
addr[9] => cached_addr1.DATAB
addr[9] => Equal0.IN5
addr[9] => Equal1.IN5
addr[9] => addr_req[9].DATAIN
addr[10] => cached_addr1.DATAB
addr[10] => cached_addr0.DATAA
addr[10] => cached_addr0.DATAB
addr[10] => cached_addr1.DATAB
addr[10] => Equal0.IN4
addr[10] => Equal1.IN4
addr[10] => addr_req[10].DATAIN
addr[11] => cached_addr1.DATAB
addr[11] => cached_addr0.DATAA
addr[11] => cached_addr0.DATAB
addr[11] => cached_addr1.DATAB
addr[11] => Equal0.IN3
addr[11] => Equal1.IN3
addr[11] => addr_req[11].DATAIN
addr[12] => cached_addr1.DATAB
addr[12] => cached_addr0.DATAA
addr[12] => cached_addr0.DATAB
addr[12] => cached_addr1.DATAB
addr[12] => Equal0.IN2
addr[12] => Equal1.IN2
addr[12] => addr_req[12].DATAIN
addr[13] => cached_addr1.DATAB
addr[13] => cached_addr0.DATAA
addr[13] => cached_addr0.DATAB
addr[13] => cached_addr1.DATAB
addr[13] => Equal0.IN1
addr[13] => Equal1.IN1
addr[13] => addr_req[13].DATAIN
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data1.DATAB
din[0] => cached_data0.DATAA
din[0] => cached_data0.DATAB
din[0] => cached_data1.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data1.DATAB
din[1] => cached_data0.DATAA
din[1] => cached_data0.DATAB
din[1] => cached_data1.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data1.DATAB
din[2] => cached_data0.DATAA
din[2] => cached_data0.DATAB
din[2] => cached_data1.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data1.DATAB
din[3] => cached_data0.DATAA
din[3] => cached_data0.DATAB
din[3] => cached_data1.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data1.DATAB
din[4] => cached_data0.DATAA
din[4] => cached_data0.DATAB
din[4] => cached_data1.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data1.DATAB
din[5] => cached_data0.DATAA
din[5] => cached_data0.DATAB
din[5] => cached_data1.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data1.DATAB
din[6] => cached_data0.DATAA
din[6] => cached_data0.DATAB
din[6] => cached_data1.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data1.DATAB
din[7] => cached_data0.DATAA
din[7] => cached_data0.DATAB
din[7] => cached_data1.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data1.DATAB
din[8] => cached_data0.DATAA
din[8] => cached_data0.DATAB
din[8] => cached_data1.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data1.DATAB
din[9] => cached_data0.DATAA
din[9] => cached_data0.DATAB
din[9] => cached_data1.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data1.DATAB
din[10] => cached_data0.DATAA
din[10] => cached_data0.DATAB
din[10] => cached_data1.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data1.DATAB
din[11] => cached_data0.DATAA
din[11] => cached_data0.DATAB
din[11] => cached_data1.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data1.DATAB
din[12] => cached_data0.DATAA
din[12] => cached_data0.DATAB
din[12] => cached_data1.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data1.DATAB
din[13] => cached_data0.DATAA
din[13] => cached_data0.DATAB
din[13] => cached_data1.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data1.DATAB
din[14] => cached_data0.DATAA
din[14] => cached_data0.DATAB
din[14] => cached_data1.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data1.DATAB
din[15] => cached_data0.DATAA
din[15] => cached_data0.DATAB
din[15] => cached_data1.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data1.DATAB
din[16] => cached_data0.DATAA
din[16] => cached_data0.DATAB
din[16] => cached_data1.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data1.DATAB
din[17] => cached_data0.DATAA
din[17] => cached_data0.DATAB
din[17] => cached_data1.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data1.DATAB
din[18] => cached_data0.DATAA
din[18] => cached_data0.DATAB
din[18] => cached_data1.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data1.DATAB
din[19] => cached_data0.DATAA
din[19] => cached_data0.DATAB
din[19] => cached_data1.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data1.DATAB
din[20] => cached_data0.DATAA
din[20] => cached_data0.DATAB
din[20] => cached_data1.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data1.DATAB
din[21] => cached_data0.DATAA
din[21] => cached_data0.DATAB
din[21] => cached_data1.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data1.DATAB
din[22] => cached_data0.DATAA
din[22] => cached_data0.DATAB
din[22] => cached_data1.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data1.DATAB
din[23] => cached_data0.DATAA
din[23] => cached_data0.DATAB
din[23] => cached_data1.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data1.DATAB
din[24] => cached_data0.DATAA
din[24] => cached_data0.DATAB
din[24] => cached_data1.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data1.DATAB
din[25] => cached_data0.DATAA
din[25] => cached_data0.DATAB
din[25] => cached_data1.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data1.DATAB
din[26] => cached_data0.DATAA
din[26] => cached_data0.DATAB
din[26] => cached_data1.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data1.DATAB
din[27] => cached_data0.DATAA
din[27] => cached_data0.DATAB
din[27] => cached_data1.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data1.DATAB
din[28] => cached_data0.DATAA
din[28] => cached_data0.DATAB
din[28] => cached_data1.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data1.DATAB
din[29] => cached_data0.DATAA
din[29] => cached_data0.DATAB
din[29] => cached_data1.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data1.DATAB
din[30] => cached_data0.DATAA
din[30] => cached_data0.DATAB
din[30] => cached_data1.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data1.DATAB
din[31] => cached_data0.DATAA
din[31] => cached_data0.DATAB
din[31] => cached_data1.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_req[0] <= <GND>
addr_req[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr_req[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr_req[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr_req[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr_req[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr_req[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr_req[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr_req[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr_req[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr_req[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr_req[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
addr_req[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
addr_req[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|jt1942_mc2|jt1942_game:u_game|jtgng_rom:u_rom|jtgng_romrq:u_obj
rst => init.OUTPUTSELECT
rst => deleterus.OUTPUTSELECT
rst => cached_addr1[0].ENA
rst => cached_addr1[1].ENA
rst => cached_addr1[2].ENA
rst => cached_addr1[3].ENA
rst => cached_addr1[4].ENA
rst => cached_addr1[5].ENA
rst => cached_addr1[6].ENA
rst => cached_addr1[7].ENA
rst => cached_addr1[8].ENA
rst => cached_addr1[9].ENA
rst => cached_addr1[10].ENA
rst => cached_addr1[11].ENA
rst => cached_addr1[12].ENA
rst => cached_addr1[13].ENA
rst => cached_addr1[14].ENA
rst => cached_data1[0].ENA
rst => cached_data1[1].ENA
rst => cached_data1[2].ENA
rst => cached_data1[3].ENA
rst => cached_data1[4].ENA
rst => cached_data1[5].ENA
rst => cached_data1[6].ENA
rst => cached_data1[7].ENA
rst => cached_data1[8].ENA
rst => cached_data1[9].ENA
rst => cached_data1[10].ENA
rst => cached_data1[11].ENA
rst => cached_data1[12].ENA
rst => cached_data1[13].ENA
rst => cached_data1[14].ENA
rst => cached_data1[15].ENA
rst => cached_data1[16].ENA
rst => cached_data1[17].ENA
rst => cached_data1[18].ENA
rst => cached_data1[19].ENA
rst => cached_data1[20].ENA
rst => cached_data1[21].ENA
rst => cached_data1[22].ENA
rst => cached_data1[23].ENA
rst => cached_data1[24].ENA
rst => cached_data1[25].ENA
rst => cached_data1[26].ENA
rst => cached_data1[27].ENA
rst => cached_data1[28].ENA
rst => cached_data1[29].ENA
rst => cached_data1[30].ENA
rst => cached_data1[31].ENA
rst => cached_addr0[0].ENA
rst => cached_addr0[1].ENA
rst => cached_addr0[2].ENA
rst => cached_addr0[3].ENA
rst => cached_addr0[4].ENA
rst => cached_addr0[5].ENA
rst => cached_addr0[6].ENA
rst => cached_addr0[7].ENA
rst => cached_addr0[8].ENA
rst => cached_addr0[9].ENA
rst => cached_addr0[10].ENA
rst => cached_addr0[11].ENA
rst => cached_addr0[12].ENA
rst => cached_addr0[13].ENA
rst => cached_addr0[14].ENA
rst => cached_data0[0].ENA
rst => cached_data0[1].ENA
rst => cached_data0[2].ENA
rst => cached_data0[3].ENA
rst => cached_data0[4].ENA
rst => cached_data0[5].ENA
rst => cached_data0[6].ENA
rst => cached_data0[7].ENA
rst => cached_data0[8].ENA
rst => cached_data0[9].ENA
rst => cached_data0[10].ENA
rst => cached_data0[11].ENA
rst => cached_data0[12].ENA
rst => cached_data0[13].ENA
rst => cached_data0[14].ENA
rst => cached_data0[15].ENA
rst => cached_data0[16].ENA
rst => cached_data0[17].ENA
rst => cached_data0[18].ENA
rst => cached_data0[19].ENA
rst => cached_data0[20].ENA
rst => cached_data0[21].ENA
rst => cached_data0[22].ENA
rst => cached_data0[23].ENA
rst => cached_data0[24].ENA
rst => cached_data0[25].ENA
rst => cached_data0[26].ENA
rst => cached_data0[27].ENA
rst => cached_data0[28].ENA
rst => cached_data0[29].ENA
rst => cached_data0[30].ENA
rst => cached_data0[31].ENA
rst => data_ok~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => cached_addr1[0].CLK
clk => cached_addr1[1].CLK
clk => cached_addr1[2].CLK
clk => cached_addr1[3].CLK
clk => cached_addr1[4].CLK
clk => cached_addr1[5].CLK
clk => cached_addr1[6].CLK
clk => cached_addr1[7].CLK
clk => cached_addr1[8].CLK
clk => cached_addr1[9].CLK
clk => cached_addr1[10].CLK
clk => cached_addr1[11].CLK
clk => cached_addr1[12].CLK
clk => cached_addr1[13].CLK
clk => cached_addr1[14].CLK
clk => cached_data1[0].CLK
clk => cached_data1[1].CLK
clk => cached_data1[2].CLK
clk => cached_data1[3].CLK
clk => cached_data1[4].CLK
clk => cached_data1[5].CLK
clk => cached_data1[6].CLK
clk => cached_data1[7].CLK
clk => cached_data1[8].CLK
clk => cached_data1[9].CLK
clk => cached_data1[10].CLK
clk => cached_data1[11].CLK
clk => cached_data1[12].CLK
clk => cached_data1[13].CLK
clk => cached_data1[14].CLK
clk => cached_data1[15].CLK
clk => cached_data1[16].CLK
clk => cached_data1[17].CLK
clk => cached_data1[18].CLK
clk => cached_data1[19].CLK
clk => cached_data1[20].CLK
clk => cached_data1[21].CLK
clk => cached_data1[22].CLK
clk => cached_data1[23].CLK
clk => cached_data1[24].CLK
clk => cached_data1[25].CLK
clk => cached_data1[26].CLK
clk => cached_data1[27].CLK
clk => cached_data1[28].CLK
clk => cached_data1[29].CLK
clk => cached_data1[30].CLK
clk => cached_data1[31].CLK
clk => cached_addr0[0].CLK
clk => cached_addr0[1].CLK
clk => cached_addr0[2].CLK
clk => cached_addr0[3].CLK
clk => cached_addr0[4].CLK
clk => cached_addr0[5].CLK
clk => cached_addr0[6].CLK
clk => cached_addr0[7].CLK
clk => cached_addr0[8].CLK
clk => cached_addr0[9].CLK
clk => cached_addr0[10].CLK
clk => cached_addr0[11].CLK
clk => cached_addr0[12].CLK
clk => cached_addr0[13].CLK
clk => cached_addr0[14].CLK
clk => cached_data0[0].CLK
clk => cached_data0[1].CLK
clk => cached_data0[2].CLK
clk => cached_data0[3].CLK
clk => cached_data0[4].CLK
clk => cached_data0[5].CLK
clk => cached_data0[6].CLK
clk => cached_data0[7].CLK
clk => cached_data0[8].CLK
clk => cached_data0[9].CLK
clk => cached_data0[10].CLK
clk => cached_data0[11].CLK
clk => cached_data0[12].CLK
clk => cached_data0[13].CLK
clk => cached_data0[14].CLK
clk => cached_data0[15].CLK
clk => cached_data0[16].CLK
clk => cached_data0[17].CLK
clk => cached_data0[18].CLK
clk => cached_data0[19].CLK
clk => cached_data0[20].CLK
clk => cached_data0[21].CLK
clk => cached_data0[22].CLK
clk => cached_data0[23].CLK
clk => cached_data0[24].CLK
clk => cached_data0[25].CLK
clk => cached_data0[26].CLK
clk => cached_data0[27].CLK
clk => cached_data0[28].CLK
clk => cached_data0[29].CLK
clk => cached_data0[30].CLK
clk => cached_data0[31].CLK
clk => data_ok~reg0.CLK
clk => deleterus.CLK
clk => init.CLK
cen => ~NO_FANOUT~
addr[0] => Decoder0.IN0
addr[1] => cached_addr1.DATAB
addr[1] => cached_addr0.DATAA
addr[1] => cached_addr0.DATAB
addr[1] => cached_addr1.DATAB
addr[1] => Equal0.IN14
addr[1] => Equal1.IN14
addr[1] => addr_req[1].DATAIN
addr[2] => cached_addr1.DATAB
addr[2] => cached_addr0.DATAA
addr[2] => cached_addr0.DATAB
addr[2] => cached_addr1.DATAB
addr[2] => Equal0.IN13
addr[2] => Equal1.IN13
addr[2] => addr_req[2].DATAIN
addr[3] => cached_addr1.DATAB
addr[3] => cached_addr0.DATAA
addr[3] => cached_addr0.DATAB
addr[3] => cached_addr1.DATAB
addr[3] => Equal0.IN12
addr[3] => Equal1.IN12
addr[3] => addr_req[3].DATAIN
addr[4] => cached_addr1.DATAB
addr[4] => cached_addr0.DATAA
addr[4] => cached_addr0.DATAB
addr[4] => cached_addr1.DATAB
addr[4] => Equal0.IN11
addr[4] => Equal1.IN11
addr[4] => addr_req[4].DATAIN
addr[5] => cached_addr1.DATAB
addr[5] => cached_addr0.DATAA
addr[5] => cached_addr0.DATAB
addr[5] => cached_addr1.DATAB
addr[5] => Equal0.IN10
addr[5] => Equal1.IN10
addr[5] => addr_req[5].DATAIN
addr[6] => cached_addr1.DATAB
addr[6] => cached_addr0.DATAA
addr[6] => cached_addr0.DATAB
addr[6] => cached_addr1.DATAB
addr[6] => Equal0.IN9
addr[6] => Equal1.IN9
addr[6] => addr_req[6].DATAIN
addr[7] => cached_addr1.DATAB
addr[7] => cached_addr0.DATAA
addr[7] => cached_addr0.DATAB
addr[7] => cached_addr1.DATAB
addr[7] => Equal0.IN8
addr[7] => Equal1.IN8
addr[7] => addr_req[7].DATAIN
addr[8] => cached_addr1.DATAB
addr[8] => cached_addr0.DATAA
addr[8] => cached_addr0.DATAB
addr[8] => cached_addr1.DATAB
addr[8] => Equal0.IN7
addr[8] => Equal1.IN7
addr[8] => addr_req[8].DATAIN
addr[9] => cached_addr1.DATAB
addr[9] => cached_addr0.DATAA
addr[9] => cached_addr0.DATAB
addr[9] => cached_addr1.DATAB
addr[9] => Equal0.IN6
addr[9] => Equal1.IN6
addr[9] => addr_req[9].DATAIN
addr[10] => cached_addr1.DATAB
addr[10] => cached_addr0.DATAA
addr[10] => cached_addr0.DATAB
addr[10] => cached_addr1.DATAB
addr[10] => Equal0.IN5
addr[10] => Equal1.IN5
addr[10] => addr_req[10].DATAIN
addr[11] => cached_addr1.DATAB
addr[11] => cached_addr0.DATAA
addr[11] => cached_addr0.DATAB
addr[11] => cached_addr1.DATAB
addr[11] => Equal0.IN4
addr[11] => Equal1.IN4
addr[11] => addr_req[11].DATAIN
addr[12] => cached_addr1.DATAB
addr[12] => cached_addr0.DATAA
addr[12] => cached_addr0.DATAB
addr[12] => cached_addr1.DATAB
addr[12] => Equal0.IN3
addr[12] => Equal1.IN3
addr[12] => addr_req[12].DATAIN
addr[13] => cached_addr1.DATAB
addr[13] => cached_addr0.DATAA
addr[13] => cached_addr0.DATAB
addr[13] => cached_addr1.DATAB
addr[13] => Equal0.IN2
addr[13] => Equal1.IN2
addr[13] => addr_req[13].DATAIN
addr[14] => cached_addr1.DATAB
addr[14] => cached_addr0.DATAA
addr[14] => cached_addr0.DATAB
addr[14] => cached_addr1.DATAB
addr[14] => Equal0.IN1
addr[14] => Equal1.IN1
addr[14] => addr_req[14].DATAIN
addr_ok => req.IN1
addr_ok => data_ok.IN1
din[0] => cached_data1.DATAB
din[0] => cached_data0.DATAA
din[0] => cached_data0.DATAB
din[0] => cached_data1.DATAB
din[0] => data_mux[0].DATAB
din[1] => cached_data1.DATAB
din[1] => cached_data0.DATAA
din[1] => cached_data0.DATAB
din[1] => cached_data1.DATAB
din[1] => data_mux[1].DATAB
din[2] => cached_data1.DATAB
din[2] => cached_data0.DATAA
din[2] => cached_data0.DATAB
din[2] => cached_data1.DATAB
din[2] => data_mux[2].DATAB
din[3] => cached_data1.DATAB
din[3] => cached_data0.DATAA
din[3] => cached_data0.DATAB
din[3] => cached_data1.DATAB
din[3] => data_mux[3].DATAB
din[4] => cached_data1.DATAB
din[4] => cached_data0.DATAA
din[4] => cached_data0.DATAB
din[4] => cached_data1.DATAB
din[4] => data_mux[4].DATAB
din[5] => cached_data1.DATAB
din[5] => cached_data0.DATAA
din[5] => cached_data0.DATAB
din[5] => cached_data1.DATAB
din[5] => data_mux[5].DATAB
din[6] => cached_data1.DATAB
din[6] => cached_data0.DATAA
din[6] => cached_data0.DATAB
din[6] => cached_data1.DATAB
din[6] => data_mux[6].DATAB
din[7] => cached_data1.DATAB
din[7] => cached_data0.DATAA
din[7] => cached_data0.DATAB
din[7] => cached_data1.DATAB
din[7] => data_mux[7].DATAB
din[8] => cached_data1.DATAB
din[8] => cached_data0.DATAA
din[8] => cached_data0.DATAB
din[8] => cached_data1.DATAB
din[8] => data_mux[8].DATAB
din[9] => cached_data1.DATAB
din[9] => cached_data0.DATAA
din[9] => cached_data0.DATAB
din[9] => cached_data1.DATAB
din[9] => data_mux[9].DATAB
din[10] => cached_data1.DATAB
din[10] => cached_data0.DATAA
din[10] => cached_data0.DATAB
din[10] => cached_data1.DATAB
din[10] => data_mux[10].DATAB
din[11] => cached_data1.DATAB
din[11] => cached_data0.DATAA
din[11] => cached_data0.DATAB
din[11] => cached_data1.DATAB
din[11] => data_mux[11].DATAB
din[12] => cached_data1.DATAB
din[12] => cached_data0.DATAA
din[12] => cached_data0.DATAB
din[12] => cached_data1.DATAB
din[12] => data_mux[12].DATAB
din[13] => cached_data1.DATAB
din[13] => cached_data0.DATAA
din[13] => cached_data0.DATAB
din[13] => cached_data1.DATAB
din[13] => data_mux[13].DATAB
din[14] => cached_data1.DATAB
din[14] => cached_data0.DATAA
din[14] => cached_data0.DATAB
din[14] => cached_data1.DATAB
din[14] => data_mux[14].DATAB
din[15] => cached_data1.DATAB
din[15] => cached_data0.DATAA
din[15] => cached_data0.DATAB
din[15] => cached_data1.DATAB
din[15] => data_mux[15].DATAB
din[16] => cached_data1.DATAB
din[16] => cached_data0.DATAA
din[16] => cached_data0.DATAB
din[16] => cached_data1.DATAB
din[16] => data_mux[16].DATAB
din[17] => cached_data1.DATAB
din[17] => cached_data0.DATAA
din[17] => cached_data0.DATAB
din[17] => cached_data1.DATAB
din[17] => data_mux[17].DATAB
din[18] => cached_data1.DATAB
din[18] => cached_data0.DATAA
din[18] => cached_data0.DATAB
din[18] => cached_data1.DATAB
din[18] => data_mux[18].DATAB
din[19] => cached_data1.DATAB
din[19] => cached_data0.DATAA
din[19] => cached_data0.DATAB
din[19] => cached_data1.DATAB
din[19] => data_mux[19].DATAB
din[20] => cached_data1.DATAB
din[20] => cached_data0.DATAA
din[20] => cached_data0.DATAB
din[20] => cached_data1.DATAB
din[20] => data_mux[20].DATAB
din[21] => cached_data1.DATAB
din[21] => cached_data0.DATAA
din[21] => cached_data0.DATAB
din[21] => cached_data1.DATAB
din[21] => data_mux[21].DATAB
din[22] => cached_data1.DATAB
din[22] => cached_data0.DATAA
din[22] => cached_data0.DATAB
din[22] => cached_data1.DATAB
din[22] => data_mux[22].DATAB
din[23] => cached_data1.DATAB
din[23] => cached_data0.DATAA
din[23] => cached_data0.DATAB
din[23] => cached_data1.DATAB
din[23] => data_mux[23].DATAB
din[24] => cached_data1.DATAB
din[24] => cached_data0.DATAA
din[24] => cached_data0.DATAB
din[24] => cached_data1.DATAB
din[24] => data_mux[24].DATAB
din[25] => cached_data1.DATAB
din[25] => cached_data0.DATAA
din[25] => cached_data0.DATAB
din[25] => cached_data1.DATAB
din[25] => data_mux[25].DATAB
din[26] => cached_data1.DATAB
din[26] => cached_data0.DATAA
din[26] => cached_data0.DATAB
din[26] => cached_data1.DATAB
din[26] => data_mux[26].DATAB
din[27] => cached_data1.DATAB
din[27] => cached_data0.DATAA
din[27] => cached_data0.DATAB
din[27] => cached_data1.DATAB
din[27] => data_mux[27].DATAB
din[28] => cached_data1.DATAB
din[28] => cached_data0.DATAA
din[28] => cached_data0.DATAB
din[28] => cached_data1.DATAB
din[28] => data_mux[28].DATAB
din[29] => cached_data1.DATAB
din[29] => cached_data0.DATAA
din[29] => cached_data0.DATAB
din[29] => cached_data1.DATAB
din[29] => data_mux[29].DATAB
din[30] => cached_data1.DATAB
din[30] => cached_data0.DATAA
din[30] => cached_data0.DATAB
din[30] => cached_data1.DATAB
din[30] => data_mux[30].DATAB
din[31] => cached_data1.DATAB
din[31] => cached_data0.DATAA
din[31] => cached_data0.DATAB
din[31] => cached_data1.DATAB
din[31] => data_mux[31].DATAB
din_ok => data_ok.IN0
we => data_ok.IN1
we => req.IN1
req <= req.DB_MAX_OUTPUT_PORT_TYPE
data_ok <= data_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_req[0] <= <GND>
addr_req[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr_req[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr_req[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr_req[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr_req[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr_req[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr_req[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr_req[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr_req[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr_req[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr_req[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
addr_req[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
addr_req[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
addr_req[14] <= addr[14].DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


