// Seed: 2932856831
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = id_7 - 1;
endmodule
module module_1 (
    input  tri   id_0,
    output tri1  id_1,
    input  wor   id_2,
    output logic id_3
);
  tri id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  final begin
    id_1 = id_5 & id_0;
    id_3 <= #id_0 "";
  end
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
