<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1370' ll='1373' type='bool llvm::TargetInstrInfo::reverseBranchCondition(SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp; Cond) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1368'>/// Reverses the branch condition of the specified condition list,
  /// returning false on success and true if it cannot be reversed.</doc>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='463' u='c' c='_ZL7FixTailPN4llvm17MachineBasicBlockES1_PKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='1101' u='c' c='_ZN4llvm12BranchFolder15TailMergeBlocksERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='1454' u='c' c='_ZN4llvm12BranchFolder13OptimizeBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='1489' u='c' c='_ZN4llvm12BranchFolder13OptimizeBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='1554' u='c' c='_ZN4llvm12BranchFolder13OptimizeBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/BranchRelaxation.cpp' l='346' u='c' c='_ZN12_GLOBAL__N_116BranchRelaxation22fixupConditionalBranchERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='343' u='c' c='_ZN12_GLOBAL__N_19SSAIfConv14PredicateBlockEPN4llvm17MachineBasicBlockEb'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='626' u='c' c='_ZNK12_GLOBAL__N_111IfConverter22reverseBranchConditionERNS0_6BBInfoE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1040' u='c' c='_ZN12_GLOBAL__N_111IfConverter15AnalyzeBranchesERNS0_6BBInfoE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1198' u='c' c='_ZN12_GLOBAL__N_111IfConverter19FeasibilityAnalysisERNS0_6BBInfoERN4llvm15SmallVectorImplINS3_14MachineOperandEEEbbb'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1201' u='c' c='_ZN12_GLOBAL__N_111IfConverter19FeasibilityAnalysisERNS0_6BBInfoERN4llvm15SmallVectorImplINS3_14MachineOperandEEEbbb'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1287' u='c' c='_ZN12_GLOBAL__N_111IfConverter12AnalyzeBlockERN4llvm17MachineBasicBlockERSt6vectorISt10unique_ptrINS0_10IfcvtTokenESt14default_deleteIS6_EESaIS9_EE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1559' u='c' c='_ZN12_GLOBAL__N_111IfConverter15IfConvertSimpleERNS0_6BBInfoENS0_9IfcvtKindE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1645' u='c' c='_ZN12_GLOBAL__N_111IfConverter17IfConvertTriangleERNS0_6BBInfoENS0_9IfcvtKindE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1707' u='c' c='_ZN12_GLOBAL__N_111IfConverter17IfConvertTriangleERNS0_6BBInfoENS0_9IfcvtKindE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1798' u='c' c='_ZN12_GLOBAL__N_111IfConverter22IfConvertDiamondCommonERNS0_6BBInfoES2_S2_jjbbbb'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='670' u='c' c='_ZN4llvm17MachineBasicBlock16updateTerminatorEPS0_'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='700' u='c' c='_ZN4llvm17MachineBasicBlock16updateTerminatorEPS0_'/>
<use f='llvm/llvm/lib/CodeGen/MachineBlockPlacement.cpp' l='2844' u='c' c='_ZN12_GLOBAL__N_121MachineBlockPlacement16optimizeBranchesEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='406' c='_ZNK4llvm16AArch64InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='910' c='_ZNK4llvm13R600InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2416' c='_ZNK4llvm11SIInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='526' c='_ZNK4llvm16ARMBaseInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='466' c='_ZNK4llvm12AVRInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1547' c='_ZNK4llvm16HexagonInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='646' c='_ZNK4llvm14LanaiInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MSP430InstrInfo.cpp' l='132' c='_ZNK4llvm15MSP430InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsInstrInfo.cpp' l='183' c='_ZNK4llvm13MipsInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2022' c='_ZNK4llvm12PPCInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='450' c='_ZNK4llvm14RISCVInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcInstrInfo.cpp' l='297' c='_ZNK4llvm14SparcInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='471' c='_ZNK4llvm16SystemZInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp' l='200' c='_ZNK4llvm20WebAssemblyInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6798' c='_ZNK4llvm12X86InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreInstrInfo.cpp' l='403' c='_ZNK4llvm14XCoreInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
