
---------- Begin Simulation Statistics ----------
final_tick                               118644905000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 413110                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665556                       # Number of bytes of host memory used
host_op_rate                                   417666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   242.07                       # Real time elapsed on the host
host_tick_rate                              490134343                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118645                       # Number of seconds simulated
sim_ticks                                118644905000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102842                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.186449                       # CPI: cycles per instruction
system.cpu.discardedOps                        974556                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2701646                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.842851                       # IPC: instructions per cycle
system.cpu.numCycles                        118644905                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55116018     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167367     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379081      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102842                       # Class of committed instruction
system.cpu.tickCycles                       115943259                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           83                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5578                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1779                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        89655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          189                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       180627                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            191                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6501080                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5093408                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            349128                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4084049                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4076751                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.821305                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  312508                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          675681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102894                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           572787                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37437                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43813081                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43813081                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43821670                       # number of overall hits
system.cpu.dcache.overall_hits::total        43821670                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        89052                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          89052                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        89212                       # number of overall misses
system.cpu.dcache.overall_misses::total         89212                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2780576000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2780576000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2780576000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2780576000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43902133                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43902133                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43910882                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43910882                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002028                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002028                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002032                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31224.183623                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31224.183623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31168.183652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31168.183652                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        80945                       # number of writebacks
system.cpu.dcache.writebacks::total             80945                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5222                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5222                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        83830                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        83830                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        83976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        83976                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2332800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2332800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2343868000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2343868000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001909                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001912                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001912                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27827.746630                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27827.746630                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27911.165095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27911.165095                       # average overall mshr miss latency
system.cpu.dcache.replacements                  83465                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37566025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37566025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    437579000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    437579000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37581301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37581301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000406                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000406                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28644.867766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28644.867766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          172                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    399278000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    399278000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000402                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000402                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26435.248941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26435.248941                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6247056                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6247056                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        73776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        73776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2342997000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2342997000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011672                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011672                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31758.254717                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31758.254717                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5050                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5050                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        68726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        68726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1933522000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1933522000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28133.777610                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28133.777610                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8589                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8589                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          160                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          160                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8749                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8749                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018288                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018288                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          146                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          146                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11068000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11068000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016688                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016688                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75808.219178                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75808.219178                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.302951                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43905978                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             83977                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            522.833371                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.302951                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175728833                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175728833                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48865961                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40553178                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6265813                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     17281393                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17281393                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17281393                       # number of overall hits
system.cpu.icache.overall_hits::total        17281393                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7000                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7000                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7000                       # number of overall misses
system.cpu.icache.overall_misses::total          7000                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    281946000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    281946000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    281946000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    281946000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17288393                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17288393                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17288393                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17288393                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000405                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        40278                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        40278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        40278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        40278                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6185                       # number of writebacks
system.cpu.icache.writebacks::total              6185                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         7000                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7000                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7000                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7000                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    267946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    267946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    267946000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    267946000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000405                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000405                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000405                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000405                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        38278                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        38278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        38278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        38278                       # average overall mshr miss latency
system.cpu.icache.replacements                   6185                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17281393                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17281393                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7000                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7000                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    281946000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    281946000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17288393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17288393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        40278                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        40278                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7000                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7000                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    267946000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    267946000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        38278                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        38278                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           812.477770                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17288393                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7000                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2469.770429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   812.477770                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793435                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.793435                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          815                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          811                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.795898                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17295393                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17295393                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 118644905000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101102842                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 5699                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                79776                       # number of demand (read+write) hits
system.l2.demand_hits::total                    85475                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5699                       # number of overall hits
system.l2.overall_hits::.cpu.data               79776                       # number of overall hits
system.l2.overall_hits::total                   85475                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1301                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4201                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5502                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1301                       # number of overall misses
system.l2.overall_misses::.cpu.data              4201                       # number of overall misses
system.l2.overall_misses::total                  5502                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    126150000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    413734000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        539884000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    126150000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    413734000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       539884000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7000                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            83977                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                90977                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7000                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           83977                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               90977                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.185857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.050026                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060477                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.185857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.050026                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060477                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96963.873943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98484.646513                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98125.045438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96963.873943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98484.646513                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98125.045438                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   6                       # number of writebacks
system.l2.writebacks::total                         6                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5496                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5496                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    100130000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    329383000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    429513000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    100130000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    329383000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    429513000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.185857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.049954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060411                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.185857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.049954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060411                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76963.873943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78517.997616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78150.109170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76963.873943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78517.997616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78150.109170                       # average overall mshr miss latency
system.l2.replacements                            257                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        80945                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            80945                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        80945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        80945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5665                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5665                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5665                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5665                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             65060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 65060                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3666                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    360835000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     360835000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         68726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             68726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.053342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.053342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98427.441353                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98427.441353                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    287515000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    287515000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.053342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.053342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78427.441353                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78427.441353                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    126150000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    126150000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.185857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.185857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96963.873943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96963.873943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    100130000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100130000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.185857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.185857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76963.873943                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76963.873943                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     52899000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     52899000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.035080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98876.635514                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98876.635514                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     41868000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     41868000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.034686                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034686                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79145.557656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79145.557656                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5070.807962                       # Cycle average of tags in use
system.l2.tags.total_refs                      178826                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5522                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.384281                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.641541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1103.322119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3945.844302                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.134683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.481670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.618995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5265                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.642700                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    363218                       # Number of tag accesses
system.l2.tags.data_accesses                   363218                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               41459                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5496                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          6                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5496                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        6                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.62                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5496                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    6                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  351744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32062240000                       # Total gap between requests
system.mem_ctrls.avgGap                    5827379.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        83264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       268224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 701791.619286137982                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2260729.190183093306                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1301                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4195                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks            6                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     33361000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    114100750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25642.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27199.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        83264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       268480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        351744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        83264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        83264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total          384                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1301                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4195                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5496                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks            6                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total             6                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       701792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2262887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2964679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       701792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       701792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks         3237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total            3237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks         3237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       701792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2262887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2967915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5492                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                44486750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              27460000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          147461750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8100.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26850.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3941                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.76                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1551                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   226.620245                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   147.984922                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   261.227405                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          559     36.04%     36.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          584     37.65%     73.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          176     11.35%     85.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           49      3.16%     88.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           26      1.68%     89.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           27      1.74%     91.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           14      0.90%     92.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            9      0.58%     93.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          107      6.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1551                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                351488                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.962521                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         5783400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3073950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19549320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9365269680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2787086820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  43212623040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   55393386210                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.883818                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 112316740500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3961620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2366544500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         5290740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2812095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       19663560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9365269680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2719756140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  43269322560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   55382114775                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.788816                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 112464855750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3961620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2218429250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1830                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict               76                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3666                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3666                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1830                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        11074                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  11074                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       352128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  352128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5496                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5496    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5496                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             5602000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           29225750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             22251                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        80951                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6185                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2771                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68726                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7000                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15251                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        20185                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       251419                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                271604                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       843840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10555008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11398848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             257                       # Total snoops (count)
system.tol2bus.snoopTraffic                       384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            91234                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021670                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145753                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  89259     97.84%     97.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1973      2.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              91234                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 118644905000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          354887000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          21000999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         251936994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
