
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sat Mar  8 15:59:43 2025
Host:		ieng6-ece-13.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar  8 16:00:16 2025
viaInitial ends at Sat Mar  8 16:00:16 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.23min, fe_real=0.60min, fe_mem=466.6M) ***
*** Begin netlist parsing (mem=466.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.v'

*** Memory Usage v#1 (Current mem = 483.582M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=483.6M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 26560 stdCell insts.

*** Memory Usage v#1 (Current mem = 555.164M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:15.1, real=0:00:37.0, peak res=311.0M, current mem=679.0M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[159]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[158]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[157]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[156]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[155]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[154]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[153]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[152]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[151]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[150]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[149]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[148]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[147]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[146]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[145]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[144]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[143]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[142]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[141]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[140]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 Warnings and 20 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=326.2M, current mem=696.2M)
Current (total cpu=0:00:15.2, real=0:00:37.0, peak res=326.2M, current mem=696.2M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10 10 10 10
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
26560 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
26560 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 704.2M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 19 -start_from left -start 20 -stop 535

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 37 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 704.2M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Sat Mar  8 16:00:20 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_noSFP_3ns
SPECIAL ROUTE ran on machine: ieng6-ece-13.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1392.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 56 used
Read in 56 components
  56 core components: 56 unplaced, 0 placed, 0 fixed
Read in 243 logical pins
Read in 243 nets
Read in 2 special nets, 2 routed
Read in 112 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 576
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 288
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1414.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Mar  8 16:00:21 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Mar  8 16:00:21 2025

sroute post-processing starts at Sat Mar  8 16:00:21 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sat Mar  8 16:00:21 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 21.41 megs
sroute: Total Peak Memory used = 719.38 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.8 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 2 -start 0.0 50.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 722.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.8 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType start -spacing 2.0 -start 539.6 50.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 723.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setMaxRouteLayer 4
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=723.4M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.18797 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=956.621 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 956.6M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:06.9) (Real : 0:00:07.0) (mem : 956.6M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 135 instances (buffers/inverters) removed
*       :      5 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKBD4' removed
*       :     62 instances of type 'CKBD2' removed
*       :     33 instances of type 'CKBD1' removed
*       :     33 instances of type 'BUFFD1' removed
*       :      1 instance  of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:01.1) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=26425 (0 fixed + 26425 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=28966 #term=113013 #term/net=3.90, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=243
stdCell: 26425 single + 0 double + 0 multi
Total standard cell length = 74.4168 (mm), area = 0.1340 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.500.
Density for the design = 0.500.
       = stdcell_area 372084 sites (133950 um^2) / alloc_area 743994 sites (267838 um^2).
Pin Density = 0.1516.
            = total # of pins 113013 / total area 745626.
*Internal placement parameters: * | 15 | 0x000555
End delay calculation. (MEM=975.699 CPU=0:00:03.6 REAL=0:00:03.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.349e+04 (7.35e+04 0.00e+00)
              Est.  stn bbox = 1.084e+05 (1.08e+05 0.00e+00)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 975.7M
Iteration  2: Total net bbox = 1.689e+05 (7.35e+04 9.54e+04)
              Est.  stn bbox = 2.854e+05 (1.08e+05 1.77e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 975.7M
Iteration  3: Total net bbox = 1.672e+05 (8.89e+04 7.83e+04)
              Est.  stn bbox = 2.770e+05 (1.33e+05 1.44e+05)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 975.7M
Iteration  4: Total net bbox = 2.166e+05 (1.05e+05 1.11e+05)
              Est.  stn bbox = 3.511e+05 (1.63e+05 1.88e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 975.7M
End delay calculation. (MEM=994.777 CPU=0:00:03.5 REAL=0:00:04.0)
Iteration  5: Total net bbox = 6.102e+05 (2.82e+05 3.28e+05)
              Est.  stn bbox = 8.299e+05 (3.71e+05 4.58e+05)
              cpu = 0:00:14.8 real = 0:00:15.0 mem = 994.8M
Iteration  6: Total net bbox = 3.871e+05 (1.42e+05 2.45e+05)
              Est.  stn bbox = 5.677e+05 (2.13e+05 3.54e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 994.8M
End delay calculation. (MEM=994.777 CPU=0:00:03.8 REAL=0:00:04.0)
Iteration  7: Total net bbox = 4.348e+05 (1.90e+05 2.45e+05)
              Est.  stn bbox = 6.214e+05 (2.67e+05 3.54e+05)
              cpu = 0:00:07.5 real = 0:00:07.0 mem = 994.8M
Iteration  8: Total net bbox = 4.778e+05 (1.90e+05 2.88e+05)
              Est.  stn bbox = 6.751e+05 (2.67e+05 4.08e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 994.8M
End delay calculation. (MEM=994.777 CPU=0:00:03.5 REAL=0:00:03.0)
Iteration  9: Total net bbox = 5.749e+05 (2.51e+05 3.24e+05)
              Est.  stn bbox = 7.945e+05 (3.41e+05 4.54e+05)
              cpu = 0:00:07.8 real = 0:00:08.0 mem = 994.8M
Iteration 10: Total net bbox = 5.968e+05 (2.58e+05 3.39e+05)
              Est.  stn bbox = 8.246e+05 (3.51e+05 4.74e+05)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 994.9M
End delay calculation. (MEM=1013.98 CPU=0:00:03.6 REAL=0:00:04.0)
Iteration 11: Total net bbox = 6.148e+05 (2.68e+05 3.46e+05)
              Est.  stn bbox = 8.473e+05 (3.64e+05 4.83e+05)
              cpu = 0:00:11.7 real = 0:00:12.0 mem = 1014.0M
Iteration 12: Total net bbox = 6.350e+05 (2.72e+05 3.63e+05)
              Est.  stn bbox = 8.728e+05 (3.68e+05 5.04e+05)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 1014.0M
End delay calculation. (MEM=1013.98 CPU=0:00:03.5 REAL=0:00:03.0)
Iteration 13: Total net bbox = 6.743e+05 (3.03e+05 3.71e+05)
              Est.  stn bbox = 9.162e+05 (4.02e+05 5.15e+05)
              cpu = 0:00:14.3 real = 0:00:14.0 mem = 1014.0M
Iteration 14: Total net bbox = 7.188e+05 (3.65e+05 3.54e+05)
              Est.  stn bbox = 9.647e+05 (4.69e+05 4.95e+05)
              cpu = 0:00:09.2 real = 0:00:09.0 mem = 1014.0M
Iteration 15: Total net bbox = 7.188e+05 (3.77e+05 3.42e+05)
              Est.  stn bbox = 9.650e+05 (4.84e+05 4.81e+05)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 1014.0M
Iteration 16: Total net bbox = 7.468e+05 (4.01e+05 3.46e+05)
              Est.  stn bbox = 9.935e+05 (5.09e+05 4.85e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1014.0M
*** cost = 7.468e+05 (4.01e+05 3.46e+05) (cpu for global=0:01:33) real=0:01:33***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:02:06 mem=891.6M) ***
Total net bbox length = 7.470e+05 (4.007e+05 3.462e+05) (ext = 1.910e+04)
Move report: Detail placement moves 22793 insts, mean move: 4.64 um, max move: 48.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U354): (387.20, 310.60) --> (435.80, 310.60)
	Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 905.3MB
Summary Report:
Instances move: 22793 (out of 26425 movable)
Mean displacement: 4.64 um
Max displacement: 48.60 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U354) (387.2, 310.6) -> (435.8, 310.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 6.707e+05 (3.261e+05 3.446e+05) (ext = 1.908e+04)
Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 905.3MB
*** Finished refinePlace (0:02:11 mem=905.3M) ***
*** Finished Initial Placement (cpu=0:01:45, real=0:01:45, mem=905.3M) ***
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=28966  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 28966 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 28966 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.73% V. EstWL: 8.743518e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.32% V
[NR-eagl] Overflow after earlyGlobalRoute 0.09% H + 0.40% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 112770
[NR-eagl] Layer2(M2)(V) length: 3.035090e+05um, number of vias: 165817
[NR-eagl] Layer3(M3)(H) length: 4.367519e+05um, number of vias: 13400
[NR-eagl] Layer4(M4)(V) length: 1.595359e+05um, number of vias: 0
[NR-eagl] Total length: 8.997968e+05um, number of vias: 291987
[NR-eagl] End Peak syMemory usage = 946.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.46 seconds
**placeDesign ... cpu = 0: 1:55, real = 0: 1:55, mem = 929.6M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 937.6M, totSessionCpu=0:02:15 **
setTrialRouteMode -maxRouteLayer 4
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=937.8M)
Extraction called for design 'fullchip' of instances=26425 and nets=29087 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 937.770M)
** Profile ** Start :  cpu=0:00:00.0, mem=937.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=937.8M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1040.93 CPU=0:00:04.4 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 1040.9M) ***
*** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:02:22 mem=1040.9M)
** Profile ** Overall slacks :  cpu=0:00:06.4, mem=1040.9M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1040.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -18.237 |
|           TNS (ns):|-42016.2 |
|    Violating Paths:|  7850   |
|          All Paths:|  14088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    701 (701)     |   -0.822   |    701 (701)     |
|   max_tran     |   779 (22490)    |  -21.023   |   779 (22490)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.902%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1040.9M
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 988.9M, totSessionCpu=0:02:22 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 991.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 991.9M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26425

Instance distribution across the VT partitions:

 LVT : inst = 13 (0.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13 (0.0%)

 HVT : inst = 26412 (100.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26412 (100.0%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  28966
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.52MB/817.52MB)

Begin Processing Timing Window Data for Power Calculation

clk(285.714MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.65MB/817.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.69MB/817.69MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 16:02:28 (2025-Mar-09 00:02:28 GMT)
2025-Mar-08 16:02:28 (2025-Mar-09 00:02:28 GMT): 10%
2025-Mar-08 16:02:28 (2025-Mar-09 00:02:28 GMT): 20%
2025-Mar-08 16:02:28 (2025-Mar-09 00:02:28 GMT): 30%
2025-Mar-08 16:02:28 (2025-Mar-09 00:02:28 GMT): 40%
2025-Mar-08 16:02:28 (2025-Mar-09 00:02:28 GMT): 50%
2025-Mar-08 16:02:28 (2025-Mar-09 00:02:28 GMT): 60%
2025-Mar-08 16:02:28 (2025-Mar-09 00:02:28 GMT): 70%
2025-Mar-08 16:02:28 (2025-Mar-09 00:02:28 GMT): 80%
2025-Mar-08 16:02:28 (2025-Mar-09 00:02:28 GMT): 90%

Finished Levelizing
2025-Mar-08 16:02:28 (2025-Mar-09 00:02:28 GMT)

Starting Activity Propagation
2025-Mar-08 16:02:28 (2025-Mar-09 00:02:28 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-08 16:02:29 (2025-Mar-09 00:02:29 GMT): 10%
2025-Mar-08 16:02:29 (2025-Mar-09 00:02:29 GMT): 20%

Finished Activity Propagation
2025-Mar-08 16:02:29 (2025-Mar-09 00:02:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=818.82MB/818.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 16:02:29 (2025-Mar-09 00:02:29 GMT)
 ... Calculating leakage power
2025-Mar-08 16:02:29 (2025-Mar-09 00:02:29 GMT): 10%
2025-Mar-08 16:02:29 (2025-Mar-09 00:02:29 GMT): 20%
2025-Mar-08 16:02:29 (2025-Mar-09 00:02:29 GMT): 30%
2025-Mar-08 16:02:30 (2025-Mar-09 00:02:30 GMT): 40%

Finished Calculating power
2025-Mar-08 16:02:30 (2025-Mar-09 00:02:30 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=818.98MB/818.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=818.98MB/818.98MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=819.02MB/819.02MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 16:02:30 (2025-Mar-09 00:02:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.92807214
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4786       51.57
Macro                                  0           0
IO                                     0           0
Combinational                     0.4495       48.43
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9281         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9281         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U99 (CMPE42D1): 	 0.0002456
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	2.24969e-10 F
* 		Total instances in design: 26425
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.928072 mW
Cell usage statistics:  
Library tcbn65gpluswc , 26425 cells ( 100.000000%) , 0.928072 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=819.03MB/819.03MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -18.337 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.917 mW
Resizable instances =  26425 (100.0%), leakage = 0.917 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =     13 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  26412 (100.0%), lkg = 0.917 mW (100.0%)
   -ve slk =  20837 (78.9%), lkg = 0.822 mW (89.6%)

OptMgr: Begin forced downsizing
OptMgr: 158 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -29.154 ns
OptMgr: 39 (25%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -18.337 ns

Design leakage power (state independent) = 0.917 mW
Resizable instances =  26425 (100.0%), leakage = 0.917 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  26425 (100.0%), lkg = 0.917 mW (100.0%)
   -ve slk =  22065 (83.5%), lkg = 0.846 mW (92.2%)


Summary: cell sizing

 119 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0        119        119

    9 instances changed cell type from       IND2D1   to     IND2D0
   13 instances changed cell type from      INR2XD0   to     INR2D0
   15 instances changed cell type from        INVD1   to      CKND0
    5 instances changed cell type from        INVD1   to      INVD0
    5 instances changed cell type from        ND3D1   to      ND3D0
   64 instances changed cell type from       NR2XD0   to      NR2D0
    8 instances changed cell type from      OAI21D1   to    OAI21D0
  checkSum: 119



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=840.55MB/840.55MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=840.55MB/840.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=840.55MB/840.55MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 16:02:35 (2025-Mar-09 00:02:35 GMT)
2025-Mar-08 16:02:35 (2025-Mar-09 00:02:35 GMT): 10%
2025-Mar-08 16:02:35 (2025-Mar-09 00:02:35 GMT): 20%
2025-Mar-08 16:02:35 (2025-Mar-09 00:02:35 GMT): 30%
2025-Mar-08 16:02:35 (2025-Mar-09 00:02:35 GMT): 40%
2025-Mar-08 16:02:35 (2025-Mar-09 00:02:35 GMT): 50%
2025-Mar-08 16:02:35 (2025-Mar-09 00:02:35 GMT): 60%
2025-Mar-08 16:02:35 (2025-Mar-09 00:02:35 GMT): 70%
2025-Mar-08 16:02:35 (2025-Mar-09 00:02:35 GMT): 80%
2025-Mar-08 16:02:35 (2025-Mar-09 00:02:35 GMT): 90%

Finished Levelizing
2025-Mar-08 16:02:35 (2025-Mar-09 00:02:35 GMT)

Starting Activity Propagation
2025-Mar-08 16:02:35 (2025-Mar-09 00:02:35 GMT)
2025-Mar-08 16:02:36 (2025-Mar-09 00:02:36 GMT): 10%
2025-Mar-08 16:02:36 (2025-Mar-09 00:02:36 GMT): 20%

Finished Activity Propagation
2025-Mar-08 16:02:36 (2025-Mar-09 00:02:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=841.57MB/841.57MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 16:02:36 (2025-Mar-09 00:02:36 GMT)
 ... Calculating leakage power
2025-Mar-08 16:02:36 (2025-Mar-09 00:02:36 GMT): 10%
2025-Mar-08 16:02:37 (2025-Mar-09 00:02:37 GMT): 20%
2025-Mar-08 16:02:37 (2025-Mar-09 00:02:37 GMT): 30%
2025-Mar-08 16:02:37 (2025-Mar-09 00:02:37 GMT): 40%

Finished Calculating power
2025-Mar-08 16:02:37 (2025-Mar-09 00:02:37 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=841.57MB/841.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=841.57MB/841.57MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=841.57MB/841.57MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 16:02:37 (2025-Mar-09 00:02:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.92759125
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4786        51.6
Macro                                  0           0
IO                                     0           0
Combinational                      0.449        48.4
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9276         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9276         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U99 (CMPE42D1): 	 0.0002456
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	2.24905e-10 F
* 		Total instances in design: 26425
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.927591 mW
Cell usage statistics:  
Library tcbn65gpluswc , 26425 cells ( 100.000000%) , 0.927591 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=842.34MB/842.34MB)

OptMgr: Leakage power optimization took: 10 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.3
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1137.1M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1137.1M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1137.1M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1137.1M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1137.1M)
CPU of: netlist preparation :0:00:00.1 (mem :1137.1M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1137.1M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 4 out of 26425 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 26354
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -18.667  TNS Slack -49296.145 Density 49.90
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    49.90%|        -| -18.667|-49296.145|   0:00:00.0| 1231.0M|
|    49.90%|        0| -18.667|-49296.145|   0:00:01.0| 1231.0M|
|    49.90%|        0| -18.667|-49296.145|   0:00:01.0| 1231.0M|
|    49.90%|        0| -18.667|-49296.145|   0:00:01.0| 1231.0M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -18.667  TNS Slack -49296.145 Density 49.90
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1074.18M, totSessionCpu=0:02:40).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    49.90%|        -| -18.667|-49296.145|   0:00:00.0| 1207.7M|
|    49.90%|        -| -18.667|-49296.145|   0:00:00.0| 1207.7M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1207.7M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1253   | 25996   |  1066   |   1066  |     0   |     0   |     0   |     0   | -18.67 |          0|          0|          0|  49.90  |            |           |
|    46   |   967   |    20   |     20  |     0   |     0   |     0   |     0   | -1.63 |        405|          0|       1042|  50.44  |   0:00:22.0|    1244.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.63 |          3|          0|         43|  50.44  |   0:00:01.0|    1244.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:23.6 real=0:00:24.0 mem=1244.1M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 1095.3M, totSessionCpu=0:03:12 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.635  TNS Slack -1317.118 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.635|-1317.118|    50.44%|   0:00:00.0| 1234.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.250| -846.607|    50.75%|   0:00:13.0| 1253.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.250| -779.955|    50.89%|   0:00:04.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.250| -779.955|    50.89%|   0:00:02.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.263|  -35.191|    51.04%|   0:00:08.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.263|  -29.220|    51.06%|   0:00:01.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.263|  -28.011|    51.06%|   0:00:00.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.263|  -28.011|    51.06%|   0:00:00.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.137|   -6.120|    51.07%|   0:00:01.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.137|   -6.120|    51.07%|   0:00:00.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.137|   -5.867|    51.08%|   0:00:00.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.137|   -5.867|    51.08%|   0:00:00.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.101|   -4.333|    51.08%|   0:00:01.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.101|   -4.333|    51.08%|   0:00:00.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.101|   -4.333|    51.08%|   0:00:00.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.101|   -4.333|    51.08%|   0:00:00.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.101|   -4.333|    51.08%|   0:00:00.0| 1255.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:29.6 real=0:00:30.0 mem=1255.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:29.6 real=0:00:30.0 mem=1255.6M) ***
** GigaOpt Global Opt End WNS Slack -0.101  TNS Slack -4.333 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.101
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.101  TNS Slack -4.333 Density 51.08
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.08%|        -|  -0.101|  -4.333|   0:00:00.0| 1263.1M|
|    51.07%|       12|  -0.101|  -4.333|   0:00:04.0| 1265.9M|
|    51.07%|        1|  -0.101|  -4.333|   0:00:00.0| 1265.9M|
|    51.07%|        0|  -0.101|  -4.333|   0:00:00.0| 1265.9M|
|    50.91%|      206|  -0.101|  -4.442|   0:00:02.0| 1265.9M|
|    50.72%|      701|  -0.101|  -4.363|   0:00:05.0| 1265.9M|
|    50.71%|       27|  -0.101|  -4.363|   0:00:00.0| 1265.9M|
|    50.71%|        1|  -0.101|  -4.363|   0:00:00.0| 1265.9M|
|    50.71%|        0|  -0.101|  -4.363|   0:00:01.0| 1265.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.101  TNS Slack -4.363 Density 50.71
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.4) (real = 0:00:13.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:13, mem=1114.33M, totSessionCpu=0:04:03).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1114.3 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29632  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29632 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 29632 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.75% V. EstWL: 8.745966e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.32% V
[NR-eagl] Overflow after earlyGlobalRoute 0.10% H + 0.39% V
[NR-eagl] End Peak syMemory usage = 1139.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.82 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (197.20 384.40 240.40 427.60)
HotSpot [2] box (254.80 470.80 298.00 514.00)
*** Starting refinePlace (0:04:05 mem=1139.5M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.3 mem=1139.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.7 mem=1139.5M) ***
Move report: Timing Driven Placement moves 27066 insts, mean move: 20.28 um, max move: 268.20 um
	Max move on inst (core_instance/psum_mem_instance/U198): (14.60, 397.00) --> (223.40, 337.60)
	Runtime: CPU: 0:01:07 REAL: 0:01:09 MEM: 1357.6MB
Move report: Detail placement moves 5291 insts, mean move: 1.65 um, max move: 20.20 um
	Max move on inst (core_instance/mac_array_instance/FE_OFC1293_q_temp_413_): (465.80, 74.80) --> (445.60, 74.80)
	Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 1357.6MB
Summary Report:
Instances move: 27068 (out of 27091 movable)
Mean displacement: 20.31 um
Max displacement: 266.80 um (Instance: core_instance/psum_mem_instance/U198) (14.6, 397) -> (222, 337.6)
	Length: 8 sites, height: 1 rows, site name: core, cell type: INR2XD1
Runtime: CPU: 0:01:11 REAL: 0:01:13 MEM: 1357.6MB
*** Finished refinePlace (0:05:16 mem=1357.6M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29632  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29632 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 29632 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.13% V. EstWL: 7.538130e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.05% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 114088
[NR-eagl] Layer2(M2)(V) length: 3.097162e+05um, number of vias: 173702
[NR-eagl] Layer3(M3)(H) length: 3.444333e+05um, number of vias: 6990
[NR-eagl] Layer4(M4)(V) length: 1.206187e+05um, number of vias: 0
[NR-eagl] Total length: 7.747683e+05um, number of vias: 294780
End of congRepair (cpu=0:00:01.8, real=0:00:02.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1173.2M)
Extraction called for design 'fullchip' of instances=27091 and nets=29753 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1173.176M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:03:05, real = 0:03:06, mem = 1154.1M, totSessionCpu=0:05:20 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1240.68 CPU=0:00:04.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 1240.7M) ***
*** Timing NOT met, worst failing slack is -0.188
*** Check timing (0:00:06.6)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.188 TNS Slack -37.031 Density 50.71
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.188|   -0.188| -37.031|  -37.031|    50.71%|   0:00:00.0| 1336.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.134|   -0.134| -24.318|  -24.318|    50.71%|   0:00:00.0| 1336.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.111|   -0.111| -19.897|  -19.897|    50.71%|   0:00:00.0| 1336.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.092|   -0.092| -14.182|  -14.182|    50.71%|   0:00:00.0| 1336.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.086|   -0.086|  -9.608|   -9.608|    50.72%|   0:00:00.0| 1336.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.070|   -0.070|  -6.309|   -6.309|    50.72%|   0:00:00.0| 1336.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.047|   -0.047|  -3.260|   -3.260|    50.73%|   0:00:01.0| 1336.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.027|   -0.027|  -0.477|   -0.477|    50.74%|   0:00:00.0| 1336.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.011|   -0.011|  -0.057|   -0.057|    50.74%|   0:00:00.0| 1336.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.006|   -0.006|  -0.020|   -0.020|    50.74%|   0:00:00.0| 1336.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|   0.000|    0.004|   0.000|    0.000|    50.74%|   0:00:00.0| 1336.1M|        NA|       NA| NA                                                 |
|   0.000|    0.004|   0.000|    0.000|    50.74%|   0:00:00.0| 1336.1M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=1336.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1336.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 50.74
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 50.74

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=1336.1M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1185.8 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29664  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29664 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 29664 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.14% V. EstWL: 7.538652e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.05% V
[NR-eagl] End Peak syMemory usage = 1214.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.75 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:05:37 mem=1214.8M) ***
Move report: Timing Driven Placement moves 26988 insts, mean move: 6.18 um, max move: 118.40 um
	Max move on inst (core_instance/FE_OFC847_array_out_29_): (211.80, 364.60) --> (194.20, 263.80)
	Runtime: CPU: 0:00:45.9 REAL: 0:00:46.0 MEM: 1214.8MB
Move report: Detail placement moves 4445 insts, mean move: 1.73 um, max move: 30.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U659): (444.40, 204.40) --> (414.00, 204.40)
	Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 1214.8MB
Summary Report:
Instances move: 26996 (out of 27126 movable)
Mean displacement: 6.23 um
Max displacement: 118.40 um (Instance: core_instance/FE_OFC847_array_out_29_) (211.8, 364.6) -> (194.2, 263.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Runtime: CPU: 0:00:50.0 REAL: 0:00:50.0 MEM: 1214.8MB
*** Finished refinePlace (0:06:27 mem=1214.8M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29664  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29664 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 29664 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 7.433730e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.05% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 114183
[NR-eagl] Layer2(M2)(V) length: 3.083440e+05um, number of vias: 174962
[NR-eagl] Layer3(M3)(H) length: 3.397061e+05um, number of vias: 6560
[NR-eagl] Layer4(M4)(V) length: 1.159560e+05um, number of vias: 0
[NR-eagl] Total length: 7.640061e+05um, number of vias: 295705
End of congRepair (cpu=0:00:01.6, real=0:00:02.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1174.6M)
Extraction called for design 'fullchip' of instances=27126 and nets=29785 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1174.566M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:04:16, real = 0:04:16, mem = 1157.9M, totSessionCpu=0:06:30 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1239.69 CPU=0:00:04.3 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.8  real=0:00:05.0  mem= 1239.7M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   110   |   644   |    54   |     54  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          0|  50.74  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.05 |          5|          0|        105|  50.75  |   0:00:02.0|    1335.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.05 |          0|          0|          0|  50.75  |   0:00:00.0|    1335.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1335.1M) ***

*** Starting refinePlace (0:06:46 mem=1367.1M) ***
Total net bbox length = 5.872e+05 (2.484e+05 3.389e+05) (ext = 1.220e+04)
Move report: Detail placement moves 9 insts, mean move: 0.96 um, max move: 1.80 um
	Max move on inst (core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U6): (191.60, 328.60) --> (191.60, 326.80)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1367.1MB
Summary Report:
Instances move: 9 (out of 27131 movable)
Mean displacement: 0.96 um
Max displacement: 1.80 um (Instance: core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U6) (191.6, 328.6) -> (191.6, 326.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
Total net bbox length = 5.872e+05 (2.484e+05 3.389e+05) (ext = 1.220e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1367.1MB
*** Finished refinePlace (0:06:46 mem=1367.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1367.1M)


Density : 0.5075
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1367.1M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1188.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1188.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1198.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1198.5M

------------------------------------------------------------
     Summary (cpu=0.15min real=0.13min mem=1188.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.051  | -0.051  |  1.322  |
|           TNS (ns):| -2.170  | -2.170  |  0.000  |
|    Violating Paths:|   91    |   91    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.747%
Routing Overflow: 0.01% H and 0.05% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1198.5M
**optDesign ... cpu = 0:04:33, real = 0:04:33, mem = 1188.5M, totSessionCpu=0:06:47 **
*** Timing NOT met, worst failing slack is -0.051
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.051 TNS Slack -2.170 Density 50.75
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.051|   -0.051|  -2.170|   -2.170|    50.75%|   0:00:00.0| 1323.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.031|   -0.031|  -0.850|   -0.850|    50.75%|   0:00:00.0| 1326.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.019|   -0.019|  -0.320|   -0.320|    50.75%|   0:00:00.0| 1326.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.011|   -0.011|  -0.037|   -0.037|    50.75%|   0:00:00.0| 1326.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.002|   -0.002|  -0.002|   -0.002|    50.75%|   0:00:00.0| 1327.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|   0.007|    0.007|   0.000|    0.000|    50.75%|   0:00:01.0| 1328.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|   0.019|    0.019|   0.000|    0.000|    50.75%|   0:00:00.0| 1328.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|   0.019|    0.019|   0.000|    0.000|    50.75%|   0:00:00.0| 1328.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1328.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=1328.3M) ***
** GigaOpt Optimizer WNS Slack 0.019 TNS Slack 0.000 Density 50.75
*** Starting refinePlace (0:06:53 mem=1344.3M) ***
Total net bbox length = 5.872e+05 (2.484e+05 3.389e+05) (ext = 1.220e+04)
Move report: Detail placement moves 2 insts, mean move: 0.90 um, max move: 1.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U566): (203.60, 469.00) --> (204.60, 469.00)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1348.8MB
Summary Report:
Instances move: 2 (out of 27129 movable)
Mean displacement: 0.90 um
Max displacement: 1.00 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U566) (203.6, 469) -> (204.6, 469)
	Length: 9 sites, height: 1 rows, site name: core, cell type: AOI221D1
Total net bbox length = 5.873e+05 (2.484e+05 3.389e+05) (ext = 1.220e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1348.8MB
*** Finished refinePlace (0:06:54 mem=1348.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1348.8M)


Density : 0.5075
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1348.8M) ***
** GigaOpt Optimizer WNS Slack 0.019 TNS Slack 0.000 Density 50.75

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=1348.8M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.019
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29667  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29667 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 29667 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 7.434360e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.05% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 114189
[NR-eagl] Layer2(M2)(V) length: 3.082589e+05um, number of vias: 174868
[NR-eagl] Layer3(M3)(H) length: 3.397603e+05um, number of vias: 6580
[NR-eagl] Layer4(M4)(V) length: 1.160545e+05um, number of vias: 0
[NR-eagl] Total length: 7.640737e+05um, number of vias: 295637
[NR-eagl] End Peak syMemory usage = 1179.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.59 seconds
Extraction called for design 'fullchip' of instances=27129 and nets=29788 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1160.520M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1249.42 CPU=0:00:04.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 1249.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |    21   |     0   |      0  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          0|  50.75  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          3|  50.75  |   0:00:00.0|    1344.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          0|  50.75  |   0:00:00.0|    1344.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1344.8M) ***

*** Starting refinePlace (0:07:11 mem=1376.8M) ***
Total net bbox length = 5.873e+05 (2.484e+05 3.389e+05) (ext = 1.220e+04)
Move report: Detail placement moves 1 insts, mean move: 0.40 um, max move: 0.40 um
	Max move on inst (core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/FE_OFC185_rd_ptr_0_): (264.20, 65.80) --> (263.80, 65.80)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1376.8MB
Summary Report:
Instances move: 1 (out of 27129 movable)
Mean displacement: 0.40 um
Max displacement: 0.40 um (Instance: core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/FE_OFC185_rd_ptr_0_) (264.2, 65.8) -> (263.8, 65.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
Total net bbox length = 5.873e+05 (2.484e+05 3.389e+05) (ext = 1.220e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1376.8MB
*** Finished refinePlace (0:07:11 mem=1376.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1376.8M)


Density : 0.5075
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1376.8M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1325.7M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:04:58, real = 0:04:58, mem = 1189.2M, totSessionCpu=0:07:13 **
** Profile ** Start :  cpu=0:00:00.0, mem=1189.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1189.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1197.2M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1197.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.019  |  1.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.748%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1197.2M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.86MB/996.86MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.86MB/996.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.86MB/996.86MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 16:07:19 (2025-Mar-09 00:07:19 GMT)
2025-Mar-08 16:07:19 (2025-Mar-09 00:07:19 GMT): 10%
2025-Mar-08 16:07:19 (2025-Mar-09 00:07:19 GMT): 20%
2025-Mar-08 16:07:19 (2025-Mar-09 00:07:19 GMT): 30%
2025-Mar-08 16:07:19 (2025-Mar-09 00:07:19 GMT): 40%
2025-Mar-08 16:07:19 (2025-Mar-09 00:07:19 GMT): 50%
2025-Mar-08 16:07:19 (2025-Mar-09 00:07:19 GMT): 60%
2025-Mar-08 16:07:19 (2025-Mar-09 00:07:19 GMT): 70%
2025-Mar-08 16:07:19 (2025-Mar-09 00:07:19 GMT): 80%
2025-Mar-08 16:07:19 (2025-Mar-09 00:07:19 GMT): 90%

Finished Levelizing
2025-Mar-08 16:07:19 (2025-Mar-09 00:07:19 GMT)

Starting Activity Propagation
2025-Mar-08 16:07:19 (2025-Mar-09 00:07:19 GMT)
2025-Mar-08 16:07:20 (2025-Mar-09 00:07:20 GMT): 10%
2025-Mar-08 16:07:20 (2025-Mar-09 00:07:20 GMT): 20%

Finished Activity Propagation
2025-Mar-08 16:07:21 (2025-Mar-09 00:07:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=997.92MB/997.92MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 16:07:21 (2025-Mar-09 00:07:21 GMT)
 ... Calculating switching power
2025-Mar-08 16:07:21 (2025-Mar-09 00:07:21 GMT): 10%
2025-Mar-08 16:07:21 (2025-Mar-09 00:07:21 GMT): 20%
2025-Mar-08 16:07:21 (2025-Mar-09 00:07:21 GMT): 30%
2025-Mar-08 16:07:21 (2025-Mar-09 00:07:21 GMT): 40%
2025-Mar-08 16:07:21 (2025-Mar-09 00:07:21 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 16:07:22 (2025-Mar-09 00:07:22 GMT): 60%
2025-Mar-08 16:07:24 (2025-Mar-09 00:07:24 GMT): 70%
2025-Mar-08 16:07:25 (2025-Mar-09 00:07:25 GMT): 80%
2025-Mar-08 16:07:25 (2025-Mar-09 00:07:25 GMT): 90%

Finished Calculating power
2025-Mar-08 16:07:26 (2025-Mar-09 00:07:26 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=998.02MB/998.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=998.02MB/998.02MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=998.02MB/998.02MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 16:07:26 (2025-Mar-09 00:07:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       27.26623041 	   77.8476%
Total Switching Power:       6.77921169 	   19.3553%
Total Leakage Power:         0.97970622 	    2.7972%
Total Power:                35.02514843
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         21.07      0.8219      0.4786       22.37       63.88
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      6.193       5.957      0.5011       12.65       36.12
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              27.27       6.779      0.9797       35.03         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      27.27       6.779      0.9797       35.03         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_OFC1397_array_out_37_ (BUFFD16): 	   0.02828
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U94 (CMPE42D2): 	 0.0002617
* 		Total Cap: 	2.02428e-10 F
* 		Total instances in design: 27129
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=999.05MB/999.05MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.75
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.75%|        -|   0.000|   0.000|   0:00:00.0| 1346.0M|
|    50.75%|        0|   0.000|   0.000|   0:00:04.0| 1346.0M|
|    50.75%|       28|   0.000|   0.000|   0:00:29.0| 1348.0M|
|    50.75%|        4|   0.000|   0.000|   0:00:03.0| 1351.7M|
|    50.75%|        2|   0.000|   0.000|   0:00:00.0| 1351.7M|
|    50.64%|     3141|   0.000|   0.000|   0:00:20.0| 1356.5M|
|    50.64%|       33|   0.000|   0.000|   0:00:01.0| 1356.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.64
** Finished Core Power Optimization (cpu = 0:00:58.1) (real = 0:00:58.0) **
Executing incremental physical updates
*** Starting refinePlace (0:08:21 mem=1322.2M) ***
Total net bbox length = 5.873e+05 (2.485e+05 3.388e+05) (ext = 1.220e+04)
Move report: Detail placement moves 59 insts, mean move: 0.39 um, max move: 1.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U529): (141.40, 416.80) --> (140.40, 416.80)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1322.2MB
Summary Report:
Instances move: 59 (out of 27123 movable)
Mean displacement: 0.39 um
Max displacement: 1.00 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U529) (141.4, 416.8) -> (140.4, 416.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 5.873e+05 (2.485e+05 3.388e+05) (ext = 1.220e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1322.2MB
*** Finished refinePlace (0:08:22 mem=1322.2M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.020|    0.020|   0.000|    0.000|    50.64%|   0:00:00.0| 1358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|   0.020|    0.020|   0.000|    0.000|    50.64%|   0:00:01.0| 1360.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1360.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1360.5M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1051.44MB/1051.44MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1051.44MB/1051.44MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1051.44MB/1051.44MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 16:08:33 (2025-Mar-09 00:08:33 GMT)
2025-Mar-08 16:08:33 (2025-Mar-09 00:08:33 GMT): 10%
2025-Mar-08 16:08:33 (2025-Mar-09 00:08:33 GMT): 20%
2025-Mar-08 16:08:33 (2025-Mar-09 00:08:33 GMT): 30%
2025-Mar-08 16:08:33 (2025-Mar-09 00:08:33 GMT): 40%
2025-Mar-08 16:08:33 (2025-Mar-09 00:08:33 GMT): 50%
2025-Mar-08 16:08:33 (2025-Mar-09 00:08:33 GMT): 60%
2025-Mar-08 16:08:33 (2025-Mar-09 00:08:33 GMT): 70%
2025-Mar-08 16:08:33 (2025-Mar-09 00:08:33 GMT): 80%
2025-Mar-08 16:08:33 (2025-Mar-09 00:08:33 GMT): 90%

Finished Levelizing
2025-Mar-08 16:08:33 (2025-Mar-09 00:08:33 GMT)

Starting Activity Propagation
2025-Mar-08 16:08:33 (2025-Mar-09 00:08:33 GMT)
2025-Mar-08 16:08:33 (2025-Mar-09 00:08:33 GMT): 10%
2025-Mar-08 16:08:34 (2025-Mar-09 00:08:34 GMT): 20%

Finished Activity Propagation
2025-Mar-08 16:08:34 (2025-Mar-09 00:08:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1051.44MB/1051.44MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 16:08:34 (2025-Mar-09 00:08:34 GMT)
 ... Calculating switching power
2025-Mar-08 16:08:34 (2025-Mar-09 00:08:34 GMT): 10%
2025-Mar-08 16:08:34 (2025-Mar-09 00:08:34 GMT): 20%
2025-Mar-08 16:08:34 (2025-Mar-09 00:08:34 GMT): 30%
2025-Mar-08 16:08:35 (2025-Mar-09 00:08:35 GMT): 40%
2025-Mar-08 16:08:35 (2025-Mar-09 00:08:35 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 16:08:36 (2025-Mar-09 00:08:36 GMT): 60%
2025-Mar-08 16:08:38 (2025-Mar-09 00:08:38 GMT): 70%
2025-Mar-08 16:08:39 (2025-Mar-09 00:08:39 GMT): 80%
2025-Mar-08 16:08:39 (2025-Mar-09 00:08:39 GMT): 90%

Finished Calculating power
2025-Mar-08 16:08:39 (2025-Mar-09 00:08:39 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1051.44MB/1051.44MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1051.44MB/1051.44MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1051.44MB/1051.44MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 16:08:39 (2025-Mar-09 00:08:39 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       27.19385479 	   77.9528%
Total Switching Power:       6.72586073 	   19.2801%
Total Leakage Power:         0.96530457 	    2.7671%
Total Power:                34.88502020
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          21.1      0.8126      0.4786       22.39       64.19
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      6.092       5.913      0.4867       12.49       35.81
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              27.19       6.726      0.9653       34.89         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      27.19       6.726      0.9653       34.89         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC413_array_out_38_ (CKND8): 	   0.02569
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U94 (CMPE42D2): 	 0.0002617
* 		Total Cap: 	2.01236e-10 F
* 		Total instances in design: 27123
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1051.44MB/1051.44MB)

*** Finished Leakage Power Optimization (cpu=0:01:13, real=0:01:13, mem=1209.73M, totSessionCpu=0:08:35).
Extraction called for design 'fullchip' of instances=27123 and nets=29782 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1187.098M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1271.1 CPU=0:00:04.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.9  real=0:00:05.0  mem= 1271.1M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1040.54MB/1040.54MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1041.07MB/1041.07MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1041.07MB/1041.07MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-08 16:08:48 (2025-Mar-09 00:08:48 GMT)
2025-Mar-08 16:08:48 (2025-Mar-09 00:08:48 GMT): 10%
2025-Mar-08 16:08:49 (2025-Mar-09 00:08:49 GMT): 20%

Finished Activity Propagation
2025-Mar-08 16:08:49 (2025-Mar-09 00:08:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1041.44MB/1041.44MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 16:08:49 (2025-Mar-09 00:08:49 GMT)
 ... Calculating switching power
2025-Mar-08 16:08:49 (2025-Mar-09 00:08:49 GMT): 10%
2025-Mar-08 16:08:49 (2025-Mar-09 00:08:49 GMT): 20%
2025-Mar-08 16:08:49 (2025-Mar-09 00:08:49 GMT): 30%
2025-Mar-08 16:08:49 (2025-Mar-09 00:08:49 GMT): 40%
2025-Mar-08 16:08:50 (2025-Mar-09 00:08:50 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 16:08:51 (2025-Mar-09 00:08:51 GMT): 60%
2025-Mar-08 16:08:53 (2025-Mar-09 00:08:53 GMT): 70%
2025-Mar-08 16:08:54 (2025-Mar-09 00:08:54 GMT): 80%
2025-Mar-08 16:08:54 (2025-Mar-09 00:08:54 GMT): 90%

Finished Calculating power
2025-Mar-08 16:08:55 (2025-Mar-09 00:08:55 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1041.44MB/1041.44MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1041.44MB/1041.44MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1041.44MB/1041.44MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 16:08:55 (2025-Mar-09 00:08:55 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       27.19385301 	   77.9528%
Total Switching Power:       6.72586073 	   19.2801%
Total Leakage Power:         0.96530457 	    2.7671%
Total Power:                34.88501842
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          21.1      0.8126      0.4786       22.39       64.19
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      6.092       5.913      0.4867       12.49       35.81
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              27.19       6.726      0.9653       34.89         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      27.19       6.726      0.9653       34.89         100
Total leakage power = 0.965305 mW
Cell usage statistics:  
Library tcbn65gpluswc , 27123 cells ( 100.000000%) , 0.965305 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1041.44MB/1041.44MB)


Output file is ./timingReports/fullchip_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:36, real = 0:06:36, mem = 1209.7M, totSessionCpu=0:08:51 **
** Profile ** Start :  cpu=0:00:00.0, mem=1209.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1209.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1219.7M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1211.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1211.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.020  |  0.020  |  1.234  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.641%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1211.7M
**optDesign ... cpu = 0:06:38, real = 0:06:38, mem = 1209.7M, totSessionCpu=0:08:53 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:08:35, real = 0:08:34, mem = 1177.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 3467 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 3949 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 7723 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 9528 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 28990 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 53657 filler insts added - prefix FILLER (CPU: 0:00:00.8).
For 53657 new insts, 53657 new pwr-pin connections were made to global net 'VDD'.
53657 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 80780 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1183.6M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 8624 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1179.3M, init mem=1179.3M)
*info: Placed = 80780         
*info: Unplaced = 0           
Placement Density:99.06%(265892/268425)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1179.3M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 289549.360um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       8624
    Delay constrained sinks:     8624
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29661  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29661 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 29661 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.11% V. EstWL: 7.433478e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.05% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 114176
[NR-eagl] Layer2(M2)(V) length: 3.072403e+05um, number of vias: 174804
[NR-eagl] Layer3(M3)(H) length: 3.395083e+05um, number of vias: 6744
[NR-eagl] Layer4(M4)(V) length: 1.171594e+05um, number of vias: 0
[NR-eagl] Total length: 7.639079e+05um, number of vias: 295724
[NR-eagl] End Peak syMemory usage = 1208.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.47 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 289549.360um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       8624
    Delay constrained sinks:     8624
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1491.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1491.840um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:09:15 mem=1253.4M) ***
Total net bbox length = 6.005e+05 (2.552e+05 3.453e+05) (ext = 1.237e+04)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.005e+05 (2.552e+05 3.453e+05) (ext = 1.237e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1253.4MB
*** Finished refinePlace (0:09:15 mem=1253.4M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [2.02,2.578)            1
      [2.578,3.136)           0
      [3.136,3.694)           8
      [3.694,4.252)           0
      [4.252,4.81)            1
      [4.81,5.368)            0
      [5.368,5.926)           3
      [5.926,6.484)           2
      [6.484,7.042)           2
      [7.042,7.6)             6
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          7.6          (320.493,356.683)    (328.092,356.683)    ccl clock buffer, uid:A27272 (a lib_cell CKBD16) at (325.000,355.600), in power domain auto-default
          7.4          (437.507,358.118)    (437.707,365.317)    ccl clock buffer, uid:A27268 (a lib_cell CKBD16) at (435.200,364.600), in power domain auto-default
          7.2          (320.493,356.683)    (316.892,360.283)    ccl clock buffer, uid:A2725c (a lib_cell CKBD16) at (313.800,359.200), in power domain auto-default
          7.2          (273.308,196.118)    (273.308,203.317)    ccl clock buffer, uid:A27098 (a lib_cell CKBD16) at (270.800,202.600), in power domain auto-default
          7.2          (99.093,353.082)     (99.093,345.882)     ccl clock buffer, uid:A26fa3 (a lib_cell CKBD16) at (96.000,344.800), in power domain auto-default
          7.2          (92.707,426.517)     (92.707,419.317)     ccl clock buffer, uid:A26f86 (a lib_cell CKBD16) at (90.200,418.600), in power domain auto-default
          6.8          (99.093,353.082)     (95.892,349.483)     ccl clock buffer, uid:A26f9a (a lib_cell CKBD16) at (92.800,348.400), in power domain auto-default
          6.8          (395.308,404.918)    (392.108,408.517)    ccl clock buffer, uid:A27270 (a lib_cell CKBD16) at (389.600,407.800), in power domain auto-default
          6.4          (320.493,356.683)    (317.692,353.082)    ccl clock buffer, uid:A27306 (a lib_cell CKBD16) at (314.600,352.000), in power domain auto-default
          5.95         (96.707,426.517)     (96.892,432.283)     ccl clock buffer, uid:A26f99 (a lib_cell CKBD16) at (93.800,431.200), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1491.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1491.840um^2
      gate capacitance : top=0.000pF, trunk=0.814pF, leaf=7.427pF, total=8.241pF
      wire capacitance : top=0.000pF, trunk=0.678pF, leaf=6.436pF, total=7.115pF
      wire lengths   : top=0.000um, trunk=4415.903um, leaf=34763.647um, total=39179.550um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.104),top(nil), margined worst slew is leaf(0.099),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.242, max=0.318, avg=0.286, sd=0.015], skew [0.077 vs 0.057*, 97.6% {0.255, 0.283, 0.312}] (wid=0.027 ws=0.021) (gid=0.299 gs=0.066)
    Clock network insertion delays are now [0.242ns, 0.318ns] average 0.286ns std.dev 0.015ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=80928 and nets=33829 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1192.613M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=148, i=0, cg=0, l=0, total=148
  Rebuilding timing graph   cell areas     : b=1491.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1491.840um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.814pF, leaf=7.427pF, total=8.241pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.682pF, leaf=6.462pF, total=7.145pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4415.903um, leaf=34763.647um, total=39179.550um
  Rebuilding timing graph   sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.100),trunk(0.105),top(nil), margined worst slew is leaf(0.100),trunk(0.105),top(nil)
    skew_group clk/CON: insertion delay [min=0.242, max=0.319, avg=0.286, sd=0.015], skew [0.077 vs 0.057*, 97.6% {0.256, 0.284, 0.313}] (wid=0.027 ws=0.022) (gid=0.300 gs=0.066)
  Clock network insertion delays are now [0.242ns, 0.319ns] average 0.286ns std.dev 0.015ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1491.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1491.840um^2
      gate capacitance : top=0.000pF, trunk=0.814pF, leaf=7.427pF, total=8.241pF
      wire capacitance : top=0.000pF, trunk=0.682pF, leaf=6.462pF, total=7.145pF
      wire lengths   : top=0.000um, trunk=4415.903um, leaf=34763.647um, total=39179.550um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.105),top(nil), margined worst slew is leaf(0.100),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.242, max=0.319, avg=0.286, sd=0.015], skew [0.077 vs 0.057*, 97.6% {0.256, 0.284, 0.313}] (wid=0.027 ws=0.022) (gid=0.300 gs=0.066)
    Clock network insertion delays are now [0.242ns, 0.319ns] average 0.286ns std.dev 0.015ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1491.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1491.840um^2
      gate capacitance : top=0.000pF, trunk=0.814pF, leaf=7.427pF, total=8.241pF
      wire capacitance : top=0.000pF, trunk=0.682pF, leaf=6.462pF, total=7.145pF
      wire lengths   : top=0.000um, trunk=4415.903um, leaf=34763.647um, total=39179.550um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.105),top(nil), margined worst slew is leaf(0.100),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.242, max=0.319, avg=0.286, sd=0.015], skew [0.077 vs 0.057*, 97.6% {0.256, 0.284, 0.313}] (wid=0.027 ws=0.022) (gid=0.300 gs=0.066)
    Clock network insertion delays are now [0.242ns, 0.319ns] average 0.286ns std.dev 0.015ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=147, i=0, cg=0, l=0, total=147
      cell areas     : b=1481.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1481.760um^2
      gate capacitance : top=0.000pF, trunk=0.808pF, leaf=7.427pF, total=8.236pF
      wire capacitance : top=0.000pF, trunk=0.686pF, leaf=6.462pF, total=7.149pF
      wire lengths   : top=0.000um, trunk=4443.550um, leaf=34763.647um, total=39207.197um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.105),top(nil), margined worst slew is leaf(0.100),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.261, avg=0.230, sd=0.014], skew [0.077 vs 0.057*, 97.9% {0.198, 0.227, 0.255}] (wid=0.033 ws=0.022) (gid=0.236 gs=0.066)
    Clock network insertion delays are now [0.184ns, 0.261ns] average 0.230ns std.dev 0.014ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=147, i=0, cg=0, l=0, total=147
      cell areas     : b=1481.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1481.760um^2
      gate capacitance : top=0.000pF, trunk=0.808pF, leaf=7.427pF, total=8.236pF
      wire capacitance : top=0.000pF, trunk=0.686pF, leaf=6.462pF, total=7.149pF
      wire lengths   : top=0.000um, trunk=4443.550um, leaf=34763.647um, total=39207.197um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.105),top(nil), margined worst slew is leaf(0.100),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.261, avg=0.230, sd=0.014], skew [0.077 vs 0.057*, 97.9% {0.198, 0.227, 0.255}] (wid=0.033 ws=0.022) (gid=0.236 gs=0.066)
    Clock network insertion delays are now [0.184ns, 0.261ns] average 0.230ns std.dev 0.014ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=147, i=0, cg=0, l=0, total=147
      cell areas     : b=1481.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1481.760um^2
      gate capacitance : top=0.000pF, trunk=0.808pF, leaf=7.427pF, total=8.236pF
      wire capacitance : top=0.000pF, trunk=0.686pF, leaf=6.462pF, total=7.149pF
      wire lengths   : top=0.000um, trunk=4443.550um, leaf=34763.647um, total=39207.197um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.105),top(nil), margined worst slew is leaf(0.100),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.261, avg=0.230, sd=0.014], skew [0.077 vs 0.057*, 97.9% {0.198, 0.227, 0.255}] (wid=0.033 ws=0.022) (gid=0.236 gs=0.066)
    Clock network insertion delays are now [0.184ns, 0.261ns] average 0.230ns std.dev 0.014ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=147, i=0, cg=0, l=0, total=147
      cell areas     : b=1481.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1481.760um^2
      gate capacitance : top=0.000pF, trunk=0.808pF, leaf=7.427pF, total=8.236pF
      wire capacitance : top=0.000pF, trunk=0.686pF, leaf=6.462pF, total=7.149pF
      wire lengths   : top=0.000um, trunk=4443.550um, leaf=34763.647um, total=39207.197um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.100),trunk(0.105),top(nil), margined worst slew is leaf(0.100),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.261, avg=0.230, sd=0.014], skew [0.077 vs 0.057*, 97.9% {0.198, 0.227, 0.255}] (wid=0.033 ws=0.022) (gid=0.236 gs=0.066)
    Clock network insertion delays are now [0.184ns, 0.261ns] average 0.230ns std.dev 0.014ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=147, i=0, cg=0, l=0, total=147
      cell areas     : b=1481.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1481.760um^2
      gate capacitance : top=0.000pF, trunk=0.808pF, leaf=7.427pF, total=8.236pF
      wire capacitance : top=0.000pF, trunk=0.686pF, leaf=6.462pF, total=7.149pF
      wire lengths   : top=0.000um, trunk=4443.550um, leaf=34763.647um, total=39207.197um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.105),top(nil), margined worst slew is leaf(0.100),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.261, avg=0.230, sd=0.014], skew [0.077 vs 0.057*, 97.9% {0.198, 0.227, 0.255}] (wid=0.033 ws=0.022) (gid=0.236 gs=0.066)
    Clock network insertion delays are now [0.184ns, 0.261ns] average 0.230ns std.dev 0.014ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 306 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=147, i=0, cg=0, l=0, total=147
      cell areas     : b=1481.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1481.760um^2
      gate capacitance : top=0.000pF, trunk=0.808pF, leaf=7.427pF, total=8.236pF
      wire capacitance : top=0.000pF, trunk=0.683pF, leaf=6.467pF, total=7.150pF
      wire lengths   : top=0.000um, trunk=4426.275um, leaf=34793.117um, total=39219.392um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.101),top(nil), margined worst slew is leaf(0.100),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.183, max=0.255, avg=0.229, sd=0.013], skew [0.072 vs 0.057*, 99.8% {0.198, 0.226, 0.255}] (wid=0.033 ws=0.023) (gid=0.234 gs=0.063)
    Clock network insertion delays are now [0.183ns, 0.255ns] average 0.229ns std.dev 0.013ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=147, i=0, cg=0, l=0, total=147
      cell areas     : b=1223.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1223.280um^2
      gate capacitance : top=0.000pF, trunk=0.674pF, leaf=7.427pF, total=8.101pF
      wire capacitance : top=0.000pF, trunk=0.683pF, leaf=6.470pF, total=7.153pF
      wire lengths   : top=0.000um, trunk=4433.370um, leaf=34819.323um, total=39252.693um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.197, max=0.254, avg=0.237, sd=0.009], skew [0.057 vs 0.057*, 99% {0.210, 0.239, 0.254}] (wid=0.032 ws=0.023) (gid=0.239 gs=0.058)
    Clock network insertion delays are now [0.197ns, 0.254ns] average 0.237ns std.dev 0.009ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 152 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=147, i=0, cg=0, l=0, total=147
      cell areas     : b=1223.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1223.280um^2
      gate capacitance : top=0.000pF, trunk=0.674pF, leaf=7.427pF, total=8.101pF
      wire capacitance : top=0.000pF, trunk=0.684pF, leaf=6.470pF, total=7.155pF
      wire lengths   : top=0.000um, trunk=4444.170um, leaf=34819.323um, total=39263.493um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.197, max=0.254, avg=0.238, sd=0.009], skew [0.057 vs 0.057*, 99% {0.210, 0.239, 0.254}] (wid=0.032 ws=0.022) (gid=0.239 gs=0.058)
    Clock network insertion delays are now [0.197ns, 0.254ns] average 0.238ns std.dev 0.009ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=148, i=0, cg=0, l=0, total=148
          cell areas     : b=1224.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1224.720um^2
          gate capacitance : top=0.000pF, trunk=0.675pF, leaf=7.427pF, total=8.102pF
          wire capacitance : top=0.000pF, trunk=0.685pF, leaf=6.470pF, total=7.155pF
          wire lengths   : top=0.000um, trunk=4444.743um, leaf=34819.323um, total=39264.065um
          sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts    : b=148, i=0, cg=0, l=0, total=148
          cell areas     : b=1224.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1224.720um^2
          gate capacitance : top=0.000pF, trunk=0.675pF, leaf=7.427pF, total=8.102pF
          wire capacitance : top=0.000pF, trunk=0.685pF, leaf=6.470pF, total=7.155pF
          wire lengths   : top=0.000um, trunk=4444.743um, leaf=34819.323um, total=39264.065um
          sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:none
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1224.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1224.720um^2
      gate capacitance : top=0.000pF, trunk=0.675pF, leaf=7.427pF, total=8.102pF
      wire capacitance : top=0.000pF, trunk=0.685pF, leaf=6.470pF, total=7.155pF
      wire lengths   : top=0.000um, trunk=4444.743um, leaf=34819.323um, total=39264.065um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
    Clock network insertion delays are now [0.203ns, 0.254ns] average 0.238ns std.dev 0.009ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=148, i=0, cg=0, l=0, total=148
    cell areas     : b=1224.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1224.720um^2
    gate capacitance : top=0.000pF, trunk=0.675pF, leaf=7.427pF, total=8.102pF
    wire capacitance : top=0.000pF, trunk=0.685pF, leaf=6.470pF, total=7.155pF
    wire lengths   : top=0.000um, trunk=4444.743um, leaf=34819.323um, total=39264.065um
    sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
    skew_group clk/CON: insertion delay [min=0.203, max=0.254, avg=0.238, sd=0.009], skew [0.051 vs 0.057, 98.9% {0.210, 0.239, 0.254}] (wid=0.032 ws=0.022) (gid=0.239 gs=0.050)
  Clock network insertion delays are now [0.203ns, 0.254ns] average 0.238ns std.dev 0.009ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1224.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1224.720um^2
      gate capacitance : top=0.000pF, trunk=0.675pF, leaf=7.427pF, total=8.102pF
      wire capacitance : top=0.000pF, trunk=0.685pF, leaf=6.470pF, total=7.155pF
      wire lengths   : top=0.000um, trunk=4444.743um, leaf=34819.323um, total=39264.065um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.203, max=0.254, avg=0.238, sd=0.009], skew [0.051 vs 0.057, 98.9% {0.210, 0.239, 0.254}] (wid=0.032 ws=0.022) (gid=0.239 gs=0.050)
    Clock network insertion delays are now [0.203ns, 0.254ns] average 0.238ns std.dev 0.009ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=148, i=0, cg=0, l=0, total=148
          cell areas     : b=1224.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1224.720um^2
          gate capacitance : top=0.000pF, trunk=0.675pF, leaf=7.427pF, total=8.102pF
          wire capacitance : top=0.000pF, trunk=0.685pF, leaf=6.470pF, total=7.155pF
          wire lengths   : top=0.000um, trunk=4444.743um, leaf=34819.323um, total=39264.065um
          sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1224.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1224.720um^2
      gate capacitance : top=0.000pF, trunk=0.675pF, leaf=7.427pF, total=8.102pF
      wire capacitance : top=0.000pF, trunk=0.685pF, leaf=6.470pF, total=7.155pF
      wire lengths   : top=0.000um, trunk=4444.743um, leaf=34819.323um, total=39264.065um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.203, max=0.254, avg=0.238, sd=0.009], skew [0.051 vs 0.057, 98.9% {0.210, 0.239, 0.254}] (wid=0.032 ws=0.022) (gid=0.239 gs=0.050)
    Clock network insertion delays are now [0.203ns, 0.254ns] average 0.238ns std.dev 0.009ns
BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
{clk/CON,WC: 2544.86 -> 2545.86}
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1224.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1224.720um^2
      gate capacitance : top=0.000pF, trunk=0.675pF, leaf=7.427pF, total=8.102pF
      wire capacitance : top=0.000pF, trunk=0.685pF, leaf=6.470pF, total=7.155pF
      wire lengths   : top=0.000um, trunk=4444.743um, leaf=34819.323um, total=39264.065um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.203, max=0.254, avg=0.238, sd=0.009], skew [0.051 vs 0.057, 98.9% {0.210, 0.239, 0.254}] (wid=0.032 ws=0.022) (gid=0.239 gs=0.050)
    Clock network insertion delays are now [0.203ns, 0.254ns] average 0.238ns std.dev 0.009ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1224.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1224.720um^2
      gate capacitance : top=0.000pF, trunk=0.675pF, leaf=7.427pF, total=8.102pF
      wire capacitance : top=0.000pF, trunk=0.685pF, leaf=6.470pF, total=7.155pF
      wire lengths   : top=0.000um, trunk=4444.743um, leaf=34819.323um, total=39264.065um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.203, max=0.254, avg=0.238, sd=0.009], skew [0.051 vs 0.057, 98.9% {0.210, 0.239, 0.254}] (wid=0.032 ws=0.022) (gid=0.239 gs=0.050)
    Clock network insertion delays are now [0.203ns, 0.254ns] average 0.238ns std.dev 0.009ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=80928 and nets=33829 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1192.867M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=148, i=0, cg=0, l=0, total=148
  Rebuilding timing graph   cell areas     : b=1224.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1224.720um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.675pF, leaf=7.427pF, total=8.102pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.685pF, leaf=6.470pF, total=7.155pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4444.743um, leaf=34819.323um, total=39264.065um
  Rebuilding timing graph   sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
    skew_group clk/CON: insertion delay [min=0.203, max=0.254, avg=0.238, sd=0.009], skew [0.051 vs 0.057, 98.9% {0.210, 0.239, 0.254}] (wid=0.032 ws=0.023) (gid=0.239 gs=0.050)
  Clock network insertion delays are now [0.203ns, 0.254ns] average 0.238ns std.dev 0.009ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1224.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1224.720um^2
      gate capacitance : top=0.000pF, trunk=0.675pF, leaf=7.427pF, total=8.102pF
      wire capacitance : top=0.000pF, trunk=0.685pF, leaf=6.470pF, total=7.155pF
      wire lengths   : top=0.000um, trunk=4444.743um, leaf=34819.323um, total=39264.065um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.203, max=0.254, avg=0.238, sd=0.009], skew [0.051 vs 0.057, 98.9% {0.210, 0.239, 0.254}] (wid=0.032 ws=0.023) (gid=0.239 gs=0.050)
    Clock network insertion delays are now [0.203ns, 0.254ns] average 0.238ns std.dev 0.009ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=8.102pF fall=8.076pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=8.043pF fall=8.018pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1112.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1112.040um^2
      gate capacitance : top=0.000pF, trunk=0.616pF, leaf=7.427pF, total=8.043pF
      wire capacitance : top=0.000pF, trunk=0.689pF, leaf=6.469pF, total=7.159pF
      wire lengths   : top=0.000um, trunk=4470.825um, leaf=34813.038um, total=39283.863um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.226, max=0.267, avg=0.249, sd=0.009], skew [0.040 vs 0.057, 100% {0.226, 0.248, 0.267}] (wid=0.032 ws=0.022) (gid=0.251 gs=0.036)
    Clock network insertion delays are now [0.226ns, 0.267ns] average 0.249ns std.dev 0.009ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2545.86 -> 2667}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1112.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1112.040um^2
      gate capacitance : top=0.000pF, trunk=0.616pF, leaf=7.427pF, total=8.043pF
      wire capacitance : top=0.000pF, trunk=0.689pF, leaf=6.469pF, total=7.159pF
      wire lengths   : top=0.000um, trunk=4470.825um, leaf=34813.038um, total=39283.863um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.226, max=0.267, avg=0.249, sd=0.009], skew [0.040 vs 0.057, 100% {0.226, 0.248, 0.267}] (wid=0.032 ws=0.022) (gid=0.251 gs=0.036)
    Clock network insertion delays are now [0.226ns, 0.267ns] average 0.249ns std.dev 0.009ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1112.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1112.040um^2
      gate capacitance : top=0.000pF, trunk=0.616pF, leaf=7.427pF, total=8.043pF
      wire capacitance : top=0.000pF, trunk=0.689pF, leaf=6.469pF, total=7.159pF
      wire lengths   : top=0.000um, trunk=4470.825um, leaf=34813.038um, total=39283.863um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.226, max=0.267, avg=0.249, sd=0.009], skew [0.040 vs 0.057, 100% {0.226, 0.248, 0.267}] (wid=0.032 ws=0.022) (gid=0.251 gs=0.036)
    Clock network insertion delays are now [0.226ns, 0.267ns] average 0.249ns std.dev 0.009ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2545.86 -> 2667}
  Improving insertion delay done.
  Total capacitance is (rise=15.202pF fall=15.177pF), of which (rise=7.159pF fall=7.159pF) is wire, and (rise=8.043pF fall=8.018pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:09:44 mem=1258.1M) ***
Total net bbox length = 6.006e+05 (2.552e+05 3.454e+05) (ext = 1.228e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.006e+05 (2.552e+05 3.454e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1258.1MB
*** Finished refinePlace (0:09:44 mem=1258.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:09:45 mem=1258.1M) ***
Total net bbox length = 6.006e+05 (2.552e+05 3.454e+05) (ext = 1.228e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.006e+05 (2.552e+05 3.454e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1258.1MB
*** Finished refinePlace (0:09:45 mem=1258.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       149 (unrouted=149, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 29660 (unrouted=0, trialRouted=29660, noStatus=0, routed=0, fixed=0)
(Not counting 4020 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=80928 and nets=33829 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1259.641M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 149 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 149 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -routeTopRoutingLayer 4

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "4" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  8 16:09:53 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 33827 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e20 core_instance/qmem_instance/U207. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e21 core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e21 core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e21 core_instance/ofifo_inst/col_idx_7__fifo_instance/U118. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e23 core_instance/mac_array_instance/col_idx_8__mac_col_inst/U62. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e23 core_instance/mac_array_instance/col_idx_8__mac_col_inst/U34. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e29 core_instance/ofifo_inst/col_idx_7__fifo_instance/U236. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e29 core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/U1. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e2a core_instance/mac_array_instance/col_idx_7__mac_col_inst/U29. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e2c core_instance/kmem_instance/U267. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e2c core_instance/kmem_instance/U333. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e2d core_instance/psum_mem_instance/U722. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e2e core_instance/psum_mem_instance/U793. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e30 core_instance/kmem_instance/U641. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e31 core_instance/psum_mem_instance/U505. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e33 core_instance/ofifo_inst/col_idx_1__fifo_instance/U155. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e34 core_instance/kmem_instance/U645. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e35 core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U1. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e35 core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U1. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e36 core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC142_n217. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 167 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1072.45 (MB), peak = 1187.83 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 16:10:05 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 16:10:05 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    93.44%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    24.24%
#
#  149 nets (0.44%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1077.23 (MB), peak = 1187.83 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1103.81 (MB), peak = 1187.83 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1108.55 (MB), peak = 1187.83 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1108.60 (MB), peak = 1187.83 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1108.60 (MB), peak = 1187.83 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4020 (skipped).
#Total number of selected nets for routing = 149.
#Total number of unselected nets (but routable) for routing = 29660 (skipped).
#Total number of nets in the design = 33829.
#
#29660 skipped nets do not have any wires.
#149 routable nets have only global wires.
#149 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                149               0  
#------------------------------------------------
#        Total                149               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                149           29660  
#------------------------------------------------
#        Total                149           29660  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      2(0.01%)      0(0.00%)   (0.01%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4     30(0.10%)      2(0.01%)   (0.10%)
#  ----------------------------------------------
#     Total     32(0.03%)      2(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.05% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 40986 um.
#Total half perimeter of net bounding box = 14561 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2271 um.
#Total wire length on LAYER M3 = 23451 um.
#Total wire length on LAYER M4 = 15264 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 22033
#Up-Via Summary (total 22033):
#           
#-----------------------
#  Metal 1         8920
#  Metal 2         7657
#  Metal 3         5456
#-----------------------
#                 22033 
#
#Total number of involved priority nets 149
#Maximum src to sink distance for priority net 366.9
#Average of max src_to_sink distance for priority net 96.0
#Average of ave src_to_sink distance for priority net 55.9
#Max overcon = 2 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.10%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1108.64 (MB), peak = 1187.83 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.39 (MB), peak = 1187.83 (MB)
#Start Track Assignment.
#Done with 5869 horizontal wires in 2 hboxes and 4675 vertical wires in 2 hboxes.
#Done with 130 horizontal wires in 2 hboxes and 70 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 46067 um.
#Total half perimeter of net bounding box = 14561 um.
#Total wire length on LAYER M1 = 4696 um.
#Total wire length on LAYER M2 = 2246 um.
#Total wire length on LAYER M3 = 23270 um.
#Total wire length on LAYER M4 = 15855 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 22033
#Up-Via Summary (total 22033):
#           
#-----------------------
#  Metal 1         8920
#  Metal 2         7657
#  Metal 3         5456
#-----------------------
#                 22033 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1101.81 (MB), peak = 1187.83 (MB)
#
#Cpu time = 00:00:16
#Elapsed time = 00:00:17
#Increased memory = 44.67 (MB)
#Total memory = 1101.85 (MB)
#Peak memory = 1187.83 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.9% of the total area was rechecked for DRC, and 80.1% required routing.
#    number of violations = 0
#cpu time = 00:00:58, elapsed time = 00:00:57, memory = 1115.01 (MB), peak = 1187.83 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1094.76 (MB), peak = 1187.83 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 41632 um.
#Total half perimeter of net bounding box = 14561 um.
#Total wire length on LAYER M1 = 19 um.
#Total wire length on LAYER M2 = 2623 um.
#Total wire length on LAYER M3 = 22221 um.
#Total wire length on LAYER M4 = 16769 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24930
#Total number of multi-cut vias = 142 (  0.6%)
#Total number of single cut vias = 24788 ( 99.4%)
#Up-Via Summary (total 24930):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8743 ( 98.4%)       142 (  1.6%)       8885
#  Metal 2        8464 (100.0%)         0 (  0.0%)       8464
#  Metal 3        7581 (100.0%)         0 (  0.0%)       7581
#-----------------------------------------------------------
#                24788 ( 99.4%)       142 (  0.6%)      24930 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:58
#Elapsed time = 00:00:58
#Increased memory = -8.03 (MB)
#Total memory = 1093.82 (MB)
#Peak memory = 1187.83 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:58
#Elapsed time = 00:00:58
#Increased memory = -8.03 (MB)
#Total memory = 1093.82 (MB)
#Peak memory = 1187.83 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:16
#Elapsed time = 00:01:16
#Increased memory = 46.43 (MB)
#Total memory = 1061.91 (MB)
#Peak memory = 1187.83 (MB)
#Number of warnings = 50
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 16:11:09 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 149 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           11
        50.000     100.000          120
       100.000     150.000           10
       150.000     200.000            5
       200.000     250.000            2
       250.000     300.000            0
       300.000     350.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           7
        0.000      20.000          64
       20.000      40.000          41
       40.000      60.000          22
       60.000      80.000           8
       80.000     100.000           5
      100.000     120.000           1
      120.000     140.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/CTS_339 (74 terminals)
    Guided length:  max path =    57.858um, total =   296.230um
    Routed length:  max path =   129.200um, total =   352.060um
    Deviation:      max path =   123.307%,  total =    18.847%

    Net core_instance/psum_mem_instance/CTS_81 (80 terminals)
    Guided length:  max path =    59.843um, total =   280.933um
    Routed length:  max path =   123.600um, total =   318.900um
    Deviation:      max path =   106.542%,  total =    13.515%

    Net core_instance/CTS_358 (87 terminals)
    Guided length:  max path =    49.195um, total =   302.780um
    Routed length:  max path =    93.200um, total =   368.640um
    Deviation:      max path =    89.450%,  total =    21.752%

    Net core_instance/CTS_302 (84 terminals)
    Guided length:  max path =    66.907um, total =   322.408um
    Routed length:  max path =   125.200um, total =   368.300um
    Deviation:      max path =    87.124%,  total =    14.234%

    Net core_instance/CTS_297 (55 terminals)
    Guided length:  max path =    52.285um, total =   223.407um
    Routed length:  max path =    97.600um, total =   269.420um
    Deviation:      max path =    86.669%,  total =    20.596%

    Net core_instance/CTS_307 (80 terminals)
    Guided length:  max path =    62.003um, total =   313.415um
    Routed length:  max path =   113.600um, total =   354.180um
    Deviation:      max path =    83.218%,  total =    13.007%

    Net core_instance/CTS_296 (71 terminals)
    Guided length:  max path =    76.460um, total =   282.560um
    Routed length:  max path =   138.600um, total =   335.200um
    Deviation:      max path =    81.271%,  total =    18.630%

    Net core_instance/ofifo_inst/col_idx_1__fifo_instance/CTS_4 (59 terminals)
    Guided length:  max path =    72.190um, total =   270.098um
    Routed length:  max path =   128.800um, total =   297.920um
    Deviation:      max path =    78.418%,  total =    10.301%

    Net core_instance/psum_mem_instance/CTS_85 (70 terminals)
    Guided length:  max path =    54.405um, total =   251.317um
    Routed length:  max path =    91.200um, total =   291.680um
    Deviation:      max path =    67.632%,  total =    16.060%

    Net core_instance/CTS_318 (50 terminals)
    Guided length:  max path =    78.870um, total =   289.713um
    Routed length:  max path =   132.000um, total =   324.500um
    Deviation:      max path =    67.364%,  total =    12.008%

Set FIXED routing status on 149 net(s)
Set FIXED placed status on 148 instance(s)
Net route status summary:
  Clock:       149 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=149)
  Non-clock: 29660 (unrouted=29660, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4020 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 149  numPreroutedWires = 26583
[NR-eagl] Read numTotalNets=29809  numIgnoredNets=149
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] Rule id 1. Nets 29660 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 29660 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.14% V. EstWL: 7.123932e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.06% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.920000e+01um, number of vias: 114437
[NR-eagl] Layer2(M2)(V) length: 2.976021e+05um, number of vias: 168417
[NR-eagl] Layer3(M3)(H) length: 3.459485e+05um, number of vias: 14042
[NR-eagl] Layer4(M4)(V) length: 1.289204e+05um, number of vias: 0
[NR-eagl] Total length: 7.724902e+05um, number of vias: 296896
End of congRepair (cpu=0:00:01.4, real=0:00:02.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=80928 and nets=33829 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1260.918M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.054        0.054      1.008       0.002        0.003      0.999      1.068         0.934
    S->S Wire Len.       um        123.440      130.300      1.056      94.780       99.068      0.998      1.043         0.954
    S->S Wire Res.       Ohm       143.468      153.982      1.073     104.486      112.425      0.997      1.073         0.927
    S->S Wire Res./um    Ohm         1.328        1.267      0.954       0.819        0.569      0.977      0.679         1.405
    Total Wire Len.      um        210.077      219.600      1.045     183.326      190.634      1.000      1.040         0.961
    Trans. Time          ns          0.038        0.039      1.027       0.017        0.018      0.999      1.035         0.964
    Wire Cap.            fF         31.821       33.116      1.041      27.171       28.122      1.000      1.035         0.966
    Wire Cap./um         fF          0.143        0.136      0.949       0.081        0.071      0.984      0.861         1.124
    Wire Delay           ns          0.004        0.004      1.106       0.003        0.004      0.993      1.090         0.905
    Wire Skew            ns          0.003        0.003      1.077       0.003        0.003      0.998      1.094         0.911
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.081        0.082      1.016      0.003         0.003      0.985      1.016         0.955
    S->S Wire Len.       um         65.760       71.520      1.088     48.605        51.001      0.990      1.038         0.943
    S->S Wire Res.       Ohm        84.104       91.814      1.092     55.404        59.655      0.985      1.060         0.914
    S->S Wire Res./um    Ohm         1.485        1.429      0.962      0.441         0.317      0.894      0.643         1.243
    Total Wire Len.      um        291.851      315.836      1.082     86.698        94.822      0.997      1.091         0.912
    Trans. Time          ns          0.079        0.082      1.033      0.008         0.009      0.993      1.076         0.916
    Wire Cap.            fF         45.320       48.636      1.073     13.256        14.509      0.997      1.092         0.911
    Wire Cap./um         fF          0.156        0.154      0.991      0.003         0.003      0.962      0.821         1.127
    Wire Delay           ns          0.003        0.004      1.160      0.002         0.003      0.962      1.132         0.818
    Wire Skew            ns          0.005        0.005      1.169      0.002         0.003      0.962      1.255         0.737
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.095        0.094      0.996      0.006         0.006      0.977      1.005         0.951
    S->S Wire Len.       um         41.664       54.033      1.297     19.329        26.157      0.795      1.076         0.588
    S->S Wire Res.       Ohm        67.834       78.148      1.152     28.091        35.012      0.774      0.964         0.621
    S->S Wire Res./um    Ohm         1.719        1.506      0.876      0.360         0.224      0.782      0.487         1.255
    Total Wire Len.      um        261.752      276.994      1.058     64.696        68.996      0.988      1.054         0.927
    Trans. Time          ns          0.091        0.092      1.010      0.007         0.008      0.977      1.014         0.942
    Wire Cap.            fF         48.643       48.244      0.992     12.151        12.076      0.991      0.985         0.997
    Wire Cap./um         fF          0.186        0.174      0.938      0.007         0.005      0.947      0.626         1.433
    Wire Delay           ns          0.003        0.005      1.455      0.002         0.003      0.681      1.007         0.461
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27301/I       -25.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A272fe/I       -21.311
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27307/I       -19.737
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27302/I       -18.182
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27305/I       -17.857
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      3.800um        1.599         0.282         0.451
    M3                           606.158um    633.200um        1.599         0.282         0.451
    M4                           654.303um    680.600um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.712%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    --------------------------------------------------------------------------------------
    Route Sink Pin                                                          Difference (%)
    --------------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e26/I                          -183.333
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e35/I                          -166.667
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e33/I                          -150.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26fa0/I                          -133.333
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A270a2/I       -128.571
    --------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       1.600um       1.787         0.272         0.487
    M2                              0.000um      25.400um       1.599         0.282         0.451
    M3                           1604.605um    1741.000um       1.599         0.282         0.451
    M4                           1605.760um    1706.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.223%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------------------------------------------------------------
    Route Sink Pin                                                               Difference (%)
    -------------------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_7__fifo_instance/q14_reg_4_/CP                -1550.000
    core_instance/ofifo_inst/col_idx_7__fifo_instance/q15_reg_4_/CP                -1342.857
    core_instance/ofifo_inst/col_idx_7__fifo_instance/q12_reg_4_/CP                -1328.571
    core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP      -1257.143
    core_instance/ofifo_inst/col_idx_7__fifo_instance/q13_reg_8_/CP                -1242.857
    -------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       17.600um       1.787         0.272         0.487
    M2                               0.000um     2593.800um       1.599         0.282         0.451
    M3                           16725.365um    19846.400um       1.599         0.282         0.451
    M4                           18087.673um    14382.400um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        92.912%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: core_instance/CTS_302:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      84            30.200um         82
    M3                   154.280um      84           194.200um         72
    M4                   168.127um     125           114.000um         58
    -------------------------------------------------------------------------
    Totals               322.000um     293           339.000um        212
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.005ns         -             -
    S->WS Trans. Time      0.105ns       0.110ns         -             -
    S->WS Wire Len.       41.195um      97.000um         -             -
    S->WS Wire Res.       65.844Ohm    134.842Ohm        -             -
    Wire Cap.             61.269fF      60.314fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/kmem_instance/memory6_reg_1_/CP.
    Post-route worst sink: core_instance/kmem_instance/memory6_reg_1_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26f88.
    Driver fanout: 83.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/qmem_instance/CTS_8:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      48            10.400um         48
    M3                   144.865um      48           172.400um         49
    M4                   128.782um      71           107.200um         55
    -------------------------------------------------------------------------
    Totals               272.000um     167           289.000um        152
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.003ns         -             -
    S->WS Trans. Time      0.104ns       0.108ns         -             -
    S->WS Wire Len.       51.105um     101.400um         -             -
    S->WS Wire Res.       73.632Ohm    142.632Ohm        -             -
    Wire Cap.             47.046fF      48.256fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/qmem_instance/memory7_reg_0_/CP.
    Post-route worst sink: core_instance/qmem_instance/memory7_reg_24_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/qmem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e25.
    Driver fanout: 47.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_358:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      87            29.400um         87
    M3                   138.710um      87           207.800um         86
    M4                   164.070um     122            97.600um         56
    -------------------------------------------------------------------------
    Totals               302.000um     296           333.000um        229
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.104ns       0.107ns         -             -
    S->WS Wire Len.       48.685um      56.600um         -             -
    S->WS Wire Res.       82.997Ohm     84.864Ohm        -             -
    Wire Cap.             58.015fF      60.020fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/psum_mem_instance/memory9_reg_132_/CP.
    Post-route worst sink:
    core_instance/psum_mem_instance/memory9_reg_132_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27268.
    Driver fanout: 86.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_297:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      55            14.600um         55
    M3                   116.800um      55           133.200um         54
    M4                   106.608um      79            99.800um         47
    -------------------------------------------------------------------------
    Totals               222.000um     189           246.000um        156
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.102ns       0.107ns         -             -
    S->WS Wire Len.       43.547um      76.800um         -             -
    S->WS Wire Res.       71.405Ohm    109.853Ohm        -             -
    Wire Cap.             41.724fF      43.062fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/kmem_instance/Q_reg_21_/CP.
    Post-route worst sink: core_instance/kmem_instance/Q_reg_21_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26f9d.
    Driver fanout: 54.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       1          0%        -         3          2%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       5          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    8588         98%       ER       146         90%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      73          1%        -         7          4%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      55          1%        -         7          4%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    8297        100%       ER       166        100%        ER         -          -         -
    M2-M3    VIA23_1stack_S      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    7250        100%       ER       330        100%        ER         -          -         -
    M3-M4    VIA34_1stack_W      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1112.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1112.040um^2
      gate capacitance : top=0.000pF, trunk=0.616pF, leaf=7.427pF, total=8.043pF
      wire capacitance : top=0.000pF, trunk=0.734pF, leaf=6.416pF, total=7.150pF
      wire lengths   : top=0.000um, trunk=4791.800um, leaf=36840.200um, total=41632.000um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Transition  : {count=4, worst=[0.005ns, 0.003ns, 0.002ns, 0.002ns]} avg=0.003ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.110),trunk(0.097),top(nil), margined worst slew is leaf(0.110),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.228, max=0.273, avg=0.253, sd=0.010], skew [0.045 vs 0.057, 100% {0.228, 0.253, 0.273}] (wid=0.036 ws=0.026) (gid=0.253 gs=0.037)
    Clock network insertion delays are now [0.228ns, 0.273ns] average 0.253ns std.dev 0.010ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1402.51 CPU=0:00:05.0 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.3  real=0:00:06.0  mem= 1402.5M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=148, i=0, cg=0, l=0, total=148
      Rebuilding timing graph   cell areas     : b=1112.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1112.040um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.616pF, leaf=7.427pF, total=8.043pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.734pF, leaf=6.416pF, total=7.150pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4791.800um, leaf=36840.200um, total=41632.000um
      Rebuilding timing graph   sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Rebuilding timing graph   Transition  : {count=4, worst=[0.005ns, 0.003ns, 0.002ns, 0.002ns]} avg=0.003ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=148, i=0, cg=0, l=0, total=148
        cell areas     : b=1112.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1112.040um^2
        gate capacitance : top=0.000pF, trunk=0.616pF, leaf=7.427pF, total=8.043pF
        wire capacitance : top=0.000pF, trunk=0.734pF, leaf=6.416pF, total=7.150pF
        wire lengths   : top=0.000um, trunk=4791.800um, leaf=36840.200um, total=41632.000um
        sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
        Transition  : {count=4, worst=[0.005ns, 0.003ns, 0.002ns, 0.002ns]} avg=0.003ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 149, tested: 149, violation detected: 5, cannot run: 1, attempted: 4, failed: 0, sized: 4
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            4          4
        ------------------------------
        Total           4          4
        ------------------------------
        
        Upsized: 4, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 8.640um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=148, i=0, cg=0, l=0, total=148
          cell areas     : b=1120.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1120.680um^2
          gate capacitance : top=0.000pF, trunk=0.620pF, leaf=7.427pF, total=8.047pF
          wire capacitance : top=0.000pF, trunk=0.734pF, leaf=6.416pF, total=7.150pF
          wire lengths   : top=0.000um, trunk=4791.800um, leaf=36840.200um, total=41632.000um
          sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:
          Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
          skew_group clk/CON: insertion delay [min=0.228, max=0.273, avg=0.253, sd=0.009], skew [0.045 vs 0.057, 100% {0.228, 0.253, 0.273}] (wid=0.036 ws=0.026) (gid=0.252 gs=0.035)
        Clock network insertion delays are now [0.228ns, 0.273ns] average 0.253ns std.dev 0.009ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:11:20 mem=1270.2M) ***
Total net bbox length = 6.006e+05 (2.552e+05 3.454e+05) (ext = 1.228e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.006e+05 (2.552e+05 3.454e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1270.2MB
*** Finished refinePlace (0:11:20 mem=1270.2M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:11:20 mem=1270.2M) ***
Total net bbox length = 6.006e+05 (2.552e+05 3.454e+05) (ext = 1.228e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.006e+05 (2.552e+05 3.454e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1270.2MB
*** Finished refinePlace (0:11:20 mem=1270.2M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 8 insts, 16 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=80928 and nets=33829 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1270.234M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=148, i=0, cg=0, l=0, total=148
      Rebuilding timing graph   cell areas     : b=1120.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1120.680um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.620pF, leaf=7.427pF, total=8.047pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.734pF, leaf=6.416pF, total=7.150pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4791.800um, leaf=36840.200um, total=41632.000um
      Rebuilding timing graph   sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    PostConditioning done.
Net route status summary:
  Clock:       149 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=149)
  Non-clock: 29660 (unrouted=0, trialRouted=29660, noStatus=0, routed=0, fixed=0)
(Not counting 4020 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=148, i=0, cg=0, l=0, total=148
      cell areas     : b=1120.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1120.680um^2
      gate capacitance : top=0.000pF, trunk=0.620pF, leaf=7.427pF, total=8.047pF
      wire capacitance : top=0.000pF, trunk=0.734pF, leaf=6.416pF, total=7.150pF
      wire lengths   : top=0.000um, trunk=4791.800um, leaf=36840.200um, total=41632.000um
      sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.228, max=0.273, avg=0.253, sd=0.009], skew [0.045 vs 0.057, 100% {0.228, 0.253, 0.273}] (wid=0.036 ws=0.026) (gid=0.252 gs=0.035)
    Clock network insertion delays are now [0.228ns, 0.273ns] average 0.253ns std.dev 0.009ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------
  Cell type      Count    Area
  --------------------------------
  Buffers         148     1120.680
  Inverters         0        0.000
  Clock Gates       0        0.000
  Clock Logic       0        0.000
  All             148     1120.680
  --------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4791.800
  Leaf      36840.200
  Total     41632.000
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.620    0.734     1.354
  Leaf     7.427    6.416    13.844
  Total    8.047    7.150    15.198
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  8624     7.427     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Top 10 violations
  --------------------------------------------------------------------------
  Capacitance    pF         1       0.000       0.000      [0.000]
  --------------------------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.097               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.228     0.273     0.045       0.057         0.026           0.014           0.253        0.009     100% {0.228, 0.253, 0.273}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.228ns, 0.273ns] average 0.253ns std.dev 0.009ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=148, i=0, cg=0, l=0, total=148
  cell areas     : b=1120.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1120.680um^2
  gate capacitance : top=0.000pF, trunk=0.620pF, leaf=7.427pF, total=8.047pF
  wire capacitance : top=0.000pF, trunk=0.734pF, leaf=6.416pF, total=7.150pF
  wire lengths   : top=0.000um, trunk=4791.800um, leaf=36840.200um, total=41632.000um
  sink capacitance : count=8624, total=7.427pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
  skew_group clk/CON: insertion delay [min=0.228, max=0.273, avg=0.253, sd=0.009], skew [0.045 vs 0.057, 100% {0.228, 0.253, 0.273}] (wid=0.036 ws=0.026) (gid=0.252 gs=0.035)
Clock network insertion delays are now [0.228ns, 0.273ns] average 0.253ns std.dev 0.009ns
Logging CTS constraint violations... 
  Clock tree clk has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (278.300,536.600), in power domain auto-default. Achieved capacitance of 0.084pF.
Type 'man IMPCCOPT-1033' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1261.7M, totSessionCpu=0:11:26 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1261.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1261.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1261.7M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1335.65 CPU=0:00:04.4 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 1335.7M) ***
*** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:05.0 totSessionCpu=0:11:32 mem=1335.7M)
** Profile ** Overall slacks :  cpu=0:00:05.6, mem=1335.7M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1335.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.006  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  14088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.059%
       (99.474% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1335.7M
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1276.2M, totSessionCpu=0:11:33 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27271

Instance distribution across the VT partitions:

 LVT : inst = 1141 (4.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1141 (4.2%)

 HVT : inst = 26130 (95.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26130 (95.8%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1276.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1276.3M) ***
*** Starting optimizing excluded clock nets MEM= 1276.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1276.3M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is 0.006
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1272.2M, totSessionCpu=0:11:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=1272.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1272.2M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1280.2M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1280.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.006  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  14088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.059%
       (99.474% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1280.2M
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1101.45MB/1101.45MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1101.45MB/1101.45MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1101.45MB/1101.45MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 16:11:44 (2025-Mar-09 00:11:44 GMT)
2025-Mar-08 16:11:44 (2025-Mar-09 00:11:44 GMT): 10%
2025-Mar-08 16:11:44 (2025-Mar-09 00:11:44 GMT): 20%
2025-Mar-08 16:11:44 (2025-Mar-09 00:11:44 GMT): 30%
2025-Mar-08 16:11:44 (2025-Mar-09 00:11:44 GMT): 40%
2025-Mar-08 16:11:44 (2025-Mar-09 00:11:44 GMT): 50%
2025-Mar-08 16:11:44 (2025-Mar-09 00:11:44 GMT): 60%
2025-Mar-08 16:11:44 (2025-Mar-09 00:11:44 GMT): 70%
2025-Mar-08 16:11:44 (2025-Mar-09 00:11:44 GMT): 80%
2025-Mar-08 16:11:44 (2025-Mar-09 00:11:44 GMT): 90%

Finished Levelizing
2025-Mar-08 16:11:44 (2025-Mar-09 00:11:44 GMT)

Starting Activity Propagation
2025-Mar-08 16:11:44 (2025-Mar-09 00:11:44 GMT)
2025-Mar-08 16:11:45 (2025-Mar-09 00:11:45 GMT): 10%
2025-Mar-08 16:11:45 (2025-Mar-09 00:11:45 GMT): 20%

Finished Activity Propagation
2025-Mar-08 16:11:45 (2025-Mar-09 00:11:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1105.55MB/1105.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 16:11:45 (2025-Mar-09 00:11:45 GMT)
 ... Calculating switching power
2025-Mar-08 16:11:46 (2025-Mar-09 00:11:46 GMT): 10%
2025-Mar-08 16:11:46 (2025-Mar-09 00:11:46 GMT): 20%
2025-Mar-08 16:11:46 (2025-Mar-09 00:11:46 GMT): 30%
2025-Mar-08 16:11:46 (2025-Mar-09 00:11:46 GMT): 40%
2025-Mar-08 16:11:46 (2025-Mar-09 00:11:46 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 16:11:47 (2025-Mar-09 00:11:47 GMT): 60%
2025-Mar-08 16:11:49 (2025-Mar-09 00:11:49 GMT): 70%
2025-Mar-08 16:11:50 (2025-Mar-09 00:11:50 GMT): 80%
2025-Mar-08 16:11:50 (2025-Mar-09 00:11:50 GMT): 90%

Finished Calculating power
2025-Mar-08 16:11:51 (2025-Mar-09 00:11:51 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1105.55MB/1105.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1105.55MB/1105.55MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1105.55MB/1105.55MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 16:11:51 (2025-Mar-09 00:11:51 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       27.91281349 	   70.2737%
Total Switching Power:      10.22009364 	   25.7303%
Total Leakage Power:         1.58722837 	    3.9960%
Total Power:                39.72013562
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.79      0.8119      0.4786       22.09        55.6
Macro                                  0           0      0.5983      0.5983       1.506
IO                                     0           0           0           0           0
Combinational                      6.092       5.911      0.4867       12.49       31.44
Clock (Combinational)              1.026       3.498     0.02358       4.547       11.45
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              27.91       10.22       1.587       39.72         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      27.91       10.22       1.587       39.72         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.026       3.498     0.02358       4.547       11.45
-----------------------------------------------------------------------------------------
Total                              1.026       3.498     0.02358       4.547       11.45
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/CTS_ccl_BUF_clk_G0_L3_15 (CKBD16): 	    0.0463
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U94 (CMPE42D2): 	 0.0002617
* 		Total Cap: 	2.16141e-10 F
* 		Total instances in design: 80928
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 53657
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1112.49MB/1112.49MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.47
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.47%|        -|   0.000|   0.000|   0:00:00.0| 1522.1M|
|    99.47%|        0|   0.000|   0.000|   0:00:04.0| 1522.1M|
|    99.47%|        0|   0.000|   0.000|   0:00:28.0| 1522.1M|
|    99.47%|        0|   0.000|   0.000|   0:00:02.0| 1522.1M|
|    99.47%|       49|   0.000|   0.000|   0:00:01.0| 1522.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 99.47
** Finished Core Power Optimization (cpu = 0:00:37.0) (real = 0:00:37.0) **
Executing incremental physical updates
*** Starting refinePlace (0:12:27 mem=1503.0M) ***
Total net bbox length = 6.006e+05 (2.552e+05 3.454e+05) (ext = 1.228e+04)
Density distribution unevenness ratio = 0.465%
Density distribution unevenness ratio = 1.640%
Move report: Timing Driven Placement moves 79779 insts, mean move: 5.31 um, max move: 43.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U667): (325.00, 247.60) --> (334.40, 213.40)
	Runtime: CPU: 0:00:16.0 REAL: 0:00:16.0 MEM: 1503.0MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.518e+05 (2.467e+05 3.051e+05) (ext = 1.280e+04)
Runtime: CPU: 0:00:16.0 REAL: 0:00:16.0 MEM: 1503.0MB
*** Finished refinePlace (0:12:43 mem=1503.0M) ***
Checking setup slack degradation ...
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|    0.006|   0.000|    0.000|    99.47%|   0:00:00.0| 1537.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|   0.006|    0.006|   0.000|    0.000|    99.47%|   0:00:01.0| 1537.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1537.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1537.4M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1258.35MB/1258.35MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1258.35MB/1258.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1258.35MB/1258.35MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 16:12:55 (2025-Mar-09 00:12:55 GMT)
2025-Mar-08 16:12:55 (2025-Mar-09 00:12:55 GMT): 10%
2025-Mar-08 16:12:55 (2025-Mar-09 00:12:55 GMT): 20%
2025-Mar-08 16:12:55 (2025-Mar-09 00:12:55 GMT): 30%
2025-Mar-08 16:12:55 (2025-Mar-09 00:12:55 GMT): 40%
2025-Mar-08 16:12:55 (2025-Mar-09 00:12:55 GMT): 50%
2025-Mar-08 16:12:55 (2025-Mar-09 00:12:55 GMT): 60%
2025-Mar-08 16:12:55 (2025-Mar-09 00:12:55 GMT): 70%
2025-Mar-08 16:12:55 (2025-Mar-09 00:12:55 GMT): 80%
2025-Mar-08 16:12:55 (2025-Mar-09 00:12:55 GMT): 90%

Finished Levelizing
2025-Mar-08 16:12:55 (2025-Mar-09 00:12:55 GMT)

Starting Activity Propagation
2025-Mar-08 16:12:55 (2025-Mar-09 00:12:55 GMT)
2025-Mar-08 16:12:56 (2025-Mar-09 00:12:56 GMT): 10%
2025-Mar-08 16:12:56 (2025-Mar-09 00:12:56 GMT): 20%

Finished Activity Propagation
2025-Mar-08 16:12:57 (2025-Mar-09 00:12:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1258.35MB/1258.35MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 16:12:57 (2025-Mar-09 00:12:57 GMT)
 ... Calculating switching power
2025-Mar-08 16:12:57 (2025-Mar-09 00:12:57 GMT): 10%
2025-Mar-08 16:12:57 (2025-Mar-09 00:12:57 GMT): 20%
2025-Mar-08 16:12:57 (2025-Mar-09 00:12:57 GMT): 30%
2025-Mar-08 16:12:57 (2025-Mar-09 00:12:57 GMT): 40%
2025-Mar-08 16:12:57 (2025-Mar-09 00:12:57 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 16:12:59 (2025-Mar-09 00:12:59 GMT): 60%
2025-Mar-08 16:13:01 (2025-Mar-09 00:13:01 GMT): 70%
2025-Mar-08 16:13:01 (2025-Mar-09 00:13:01 GMT): 80%
2025-Mar-08 16:13:02 (2025-Mar-09 00:13:02 GMT): 90%

Finished Calculating power
2025-Mar-08 16:13:02 (2025-Mar-09 00:13:02 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1258.35MB/1258.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1258.35MB/1258.35MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1258.35MB/1258.35MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 16:13:02 (2025-Mar-09 00:13:02 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       27.91117040 	   70.2738%
Total Switching Power:      10.21961776 	   25.7306%
Total Leakage Power:         1.58694008 	    3.9955%
Total Power:                39.71772838
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          20.8      0.8118      0.4786       22.09       55.61
Macro                                  0           0      0.5983      0.5983       1.506
IO                                     0           0           0           0           0
Combinational                      6.089        5.91      0.4864       12.49       31.44
Clock (Combinational)              1.026       3.498     0.02358       4.547       11.45
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              27.91       10.22       1.587       39.72         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      27.91       10.22       1.587       39.72         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.026       3.498     0.02358       4.547       11.45
-----------------------------------------------------------------------------------------
Total                              1.026       3.498     0.02358       4.547       11.45
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/CTS_ccl_BUF_clk_G0_L3_15 (CKBD16): 	    0.0463
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U94 (CMPE42D2): 	 0.0002617
* 		Total Cap: 	2.16123e-10 F
* 		Total instances in design: 80928
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 53657
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1258.35MB/1258.35MB)

*** Finished Leakage Power Optimization (cpu=0:01:08, real=0:01:08, mem=1381.77M, totSessionCpu=0:12:58).
Extraction called for design 'fullchip' of instances=80928 and nets=29930 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1356.129M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1440.15 CPU=0:00:05.1 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.7  real=0:00:06.0  mem= 1440.2M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1180.42MB/1180.42MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1180.42MB/1180.42MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1180.42MB/1180.42MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-08 16:13:12 (2025-Mar-09 00:13:12 GMT)
2025-Mar-08 16:13:13 (2025-Mar-09 00:13:13 GMT): 10%
2025-Mar-08 16:13:13 (2025-Mar-09 00:13:13 GMT): 20%

Finished Activity Propagation
2025-Mar-08 16:13:13 (2025-Mar-09 00:13:13 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1180.70MB/1180.70MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 16:13:13 (2025-Mar-09 00:13:13 GMT)
 ... Calculating switching power
2025-Mar-08 16:13:14 (2025-Mar-09 00:13:14 GMT): 10%
2025-Mar-08 16:13:14 (2025-Mar-09 00:13:14 GMT): 20%
2025-Mar-08 16:13:14 (2025-Mar-09 00:13:14 GMT): 30%
2025-Mar-08 16:13:14 (2025-Mar-09 00:13:14 GMT): 40%
2025-Mar-08 16:13:14 (2025-Mar-09 00:13:14 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 16:13:15 (2025-Mar-09 00:13:15 GMT): 60%
2025-Mar-08 16:13:18 (2025-Mar-09 00:13:18 GMT): 70%
2025-Mar-08 16:13:18 (2025-Mar-09 00:13:18 GMT): 80%
2025-Mar-08 16:13:19 (2025-Mar-09 00:13:19 GMT): 90%

Finished Calculating power
2025-Mar-08 16:13:19 (2025-Mar-09 00:13:19 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1181.03MB/1181.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1181.03MB/1181.03MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1181.03MB/1181.03MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 16:13:19 (2025-Mar-09 00:13:19 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       27.91117033 	   70.2738%
Total Switching Power:      10.21961776 	   25.7306%
Total Leakage Power:         1.58694008 	    3.9955%
Total Power:                39.71772830
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          20.8      0.8118      0.4786       22.09       55.61
Macro                                  0           0      0.5983      0.5983       1.506
IO                                     0           0           0           0           0
Combinational                      6.089        5.91      0.4864       12.49       31.44
Clock (Combinational)              1.026       3.498     0.02358       4.547       11.45
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              27.91       10.22       1.587       39.72         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      27.91       10.22       1.587       39.72         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.026       3.498     0.02358       4.547       11.45
-----------------------------------------------------------------------------------------
Total                              1.026       3.498     0.02358       4.547       11.45
-----------------------------------------------------------------------------------------
Total leakage power = 1.58694 mW
Cell usage statistics:  
Library tcbn65gpluswc , 80928 cells ( 100.000000%) , 1.58694 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1188.62MB/1188.62MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:49, real = 0:01:49, mem = 1372.2M, totSessionCpu=0:13:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=1372.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=1372.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1382.2M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1374.2M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1374.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  1.520  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.055%
       (99.470% with Fillers)
Routing Overflow: 0.01% H and 0.06% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1374.2M
**optDesign ... cpu = 0:01:51, real = 0:01:51, mem = 1372.2M, totSessionCpu=0:13:17 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          6  The version of the capacitance table fil...
ERROR     IMPSP-2002           6  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 11 warning(s), 6 error(s)

**ccopt_design ... cpu = 0:04:20, real = 0:04:18, mem = 1337.9M, totSessionCpu=0:13:18 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1343.9M, totSessionCpu=0:13:19 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1343.9M)
Compute RC Scale Done ...
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 625
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 625
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:13:21 mem=1468.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:04.9 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:00:07.7 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:00:07.8 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=0:00:09.4 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:10.6 real=0:00:11.0 totSessionCpu=0:13:32 mem=1468.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1468.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1468.3M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1468.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1468.3M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1468.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  1.520  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.055%
       (99.470% with Fillers)
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1372.0M, totSessionCpu=0:13:35 **
*info: Run optDesign holdfix with 1 thread.
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1364.0M, totSessionCpu=0:13:35 **
** Profile ** Start :  cpu=0:00:00.0, mem=1364.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1364.0M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=5.375 CPU=0:00:04.6 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 5.4M) ***
*** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:00:16.4 mem=5.4M)
** Profile ** Overall slacks :  cpu=0:0-3:0-8.-6, mem=5.4M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:07.6, mem=1374.0M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1366.0M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1366.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  1.520  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.055%
       (99.470% with Fillers)
Routing Overflow: 0.01% H and 0.06% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1366.0M
**optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 1364.0M, totSessionCpu=0:13:44 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1364.0M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1129.97 (MB), peak = 1260.08 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1335.1M, init mem=1335.1M)
Overlapping with other instance:	56276
Orientation Violation:	40494
*info: Placed = 80928          (Fixed = 148)
*info: Unplaced = 0           
Placement Density:99.47%(267003/268425)
Finished checkPlace (cpu: total=0:00:01.0, vio checks=0:00:00.3; mem=1335.1M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (149) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1335.1M) ***
#Start route 149 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar  8 16:13:56 2025
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q1_reg_7_ connects to NET core_instance/CTS_368 at location ( 319.500 360.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_ connects to NET core_instance/CTS_368 at location ( 323.300 354.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/load_ready_q_reg connects to NET core_instance/CTS_368 at location ( 322.500 358.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q1_reg_0_ connects to NET core_instance/CTS_368 at location ( 319.300 361.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_ connects to NET core_instance/CTS_368 at location ( 312.900 383.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_ connects to NET core_instance/CTS_368 at location ( 313.700 385.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_ connects to NET core_instance/CTS_368 at location ( 310.900 385.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_ connects to NET core_instance/CTS_368 at location ( 311.500 382.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q7_reg_7_ connects to NET core_instance/CTS_368 at location ( 315.500 381.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_ connects to NET core_instance/CTS_368 at location ( 313.500 379.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_ connects to NET core_instance/CTS_368 at location ( 313.100 376.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_ connects to NET core_instance/CTS_368 at location ( 312.700 376.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_ connects to NET core_instance/CTS_368 at location ( 303.500 369.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_ connects to NET core_instance/CTS_368 at location ( 303.100 365.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q2_reg_0_ connects to NET core_instance/CTS_368 at location ( 301.100 363.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_ connects to NET core_instance/CTS_368 at location ( 301.300 365.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q3_reg_0_ connects to NET core_instance/CTS_368 at location ( 304.100 361.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q7_reg_1_ connects to NET core_instance/CTS_368 at location ( 305.500 356.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q1_reg_9_ connects to NET core_instance/CTS_368 at location ( 311.900 351.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_ connects to NET core_instance/CTS_368 at location ( 310.500 356.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_368 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_367 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_366 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_365 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_364 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_363 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_362 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_361 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_360 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_98 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_97 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_96 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_95 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_94 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_93 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_92 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_91 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_357 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_90 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29928 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_1 FILLER_3. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_129. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_245. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_1001. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10405. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10405. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_10006. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_8996. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_9189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_9601. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10009 FILLER_9189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1001 FILLER_1002. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_10212. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10424. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10015. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10016. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10016. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10018. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 37890 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1172.20 (MB), peak = 1260.08 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 15.320 487.890 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.920 509.490 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 32.120 511.290 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 14.920 482.490 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 43.520 513.090 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 50.520 513.090 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 15.120 505.890 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 15.120 491.490 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.920 513.090 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 35.120 514.890 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 14.320 478.890 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 39.120 514.890 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 46.320 514.890 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 15.720 507.690 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 18.675 484.110 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 29.075 514.710 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 36.075 518.310 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 28.875 507.510 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 20.275 500.310 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 18.275 485.910 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#140 routed nets are extracted.
#    135 (0.45%) extracted nets are partially routed.
#9 routed nets are imported.
#29781 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 29930.
#
#Number of eco nets is 135
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 16:14:00 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 16:14:01 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.21%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.93%
#
#  149 nets (0.50%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1176.72 (MB), peak = 1260.08 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.32 (MB), peak = 1260.08 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1210.93 (MB), peak = 1260.08 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 121 (skipped).
#Total number of nets with skipped attribute = 29660 (skipped).
#Total number of routable nets = 149.
#Total number of nets in the design = 29930.
#
#135 routable nets have only global wires.
#14 routable nets have only detail routed wires.
#29660 skipped nets have only detail routed wires.
#135 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#14 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                135               0  
#------------------------------------------------
#        Total                135               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                149           29660  
#------------------------------------------------
#        Total                149           29660  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      1(0.02%)   (0.02%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 55523 um.
#Total half perimeter of net bounding box = 14409 um.
#Total wire length on LAYER M1 = 5 um.
#Total wire length on LAYER M2 = 1374 um.
#Total wire length on LAYER M3 = 31749 um.
#Total wire length on LAYER M4 = 22395 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25000
#Total number of multi-cut vias = 141 (  0.6%)
#Total number of single cut vias = 24859 ( 99.4%)
#Up-Via Summary (total 25000):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8715 ( 98.4%)       141 (  1.6%)       8856
#  Metal 2        7825 (100.0%)         0 (  0.0%)       7825
#  Metal 3        8319 (100.0%)         0 (  0.0%)       8319
#-----------------------------------------------------------
#                24859 ( 99.4%)       141 (  0.6%)      25000 
#
#Total number of involved priority nets 135
#Maximum src to sink distance for priority net 164.8
#Average of max src_to_sink distance for priority net 102.3
#Average of ave src_to_sink distance for priority net 57.1
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1211.16 (MB), peak = 1260.08 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.31 (MB), peak = 1260.08 (MB)
#Start Track Assignment.
#Done with 2836 horizontal wires in 2 hboxes and 1322 vertical wires in 2 hboxes.
#Done with 60 horizontal wires in 2 hboxes and 20 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 57725 um.
#Total half perimeter of net bounding box = 14409 um.
#Total wire length on LAYER M1 = 2045 um.
#Total wire length on LAYER M2 = 1381 um.
#Total wire length on LAYER M3 = 31815 um.
#Total wire length on LAYER M4 = 22483 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24519
#Total number of multi-cut vias = 141 (  0.6%)
#Total number of single cut vias = 24378 ( 99.4%)
#Up-Via Summary (total 24519):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8494 ( 98.4%)       141 (  1.6%)       8635
#  Metal 2        7601 (100.0%)         0 (  0.0%)       7601
#  Metal 3        8283 (100.0%)         0 (  0.0%)       8283
#-----------------------------------------------------------
#                24378 ( 99.4%)       141 (  0.6%)      24519 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1212.74 (MB), peak = 1260.08 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 47.80 (MB)
#Total memory = 1212.74 (MB)
#Peak memory = 1260.08 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.1% of the total area was rechecked for DRC, and 76.6% required routing.
#    number of violations = 12
#
#    By Layer and Type :
#	          Short   Totals
#	M1           12       12
#	Totals       12       12
#53 out of 80928 instances need to be verified(marked ipoed).
#2.3% of the total area is being checked for drcs
#2.3% of the total area was checked
#    number of violations = 12
#
#    By Layer and Type :
#	          Short   Totals
#	M1           12       12
#	Totals       12       12
#cpu time = 00:01:14, elapsed time = 00:01:14, memory = 1229.06 (MB), peak = 1260.08 (MB)
#start 1st optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.83 (MB), peak = 1260.08 (MB)
#start 2nd optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.33 (MB), peak = 1260.08 (MB)
#start 3rd optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.48 (MB), peak = 1260.08 (MB)
#start 4th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.48 (MB), peak = 1260.08 (MB)
#start 5th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.48 (MB), peak = 1260.08 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 47270 um.
#Total half perimeter of net bounding box = 14409 um.
#Total wire length on LAYER M1 = 104 um.
#Total wire length on LAYER M2 = 8986 um.
#Total wire length on LAYER M3 = 23764 um.
#Total wire length on LAYER M4 = 14415 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 20412
#Total number of multi-cut vias = 143 (  0.7%)
#Total number of single cut vias = 20269 ( 99.3%)
#Up-Via Summary (total 20412):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8780 ( 98.4%)       143 (  1.6%)       8923
#  Metal 2        6817 (100.0%)         0 (  0.0%)       6817
#  Metal 3        4672 (100.0%)         0 (  0.0%)       4672
#-----------------------------------------------------------
#                20269 ( 99.3%)       143 (  0.7%)      20412 
#
#Total number of DRC violations = 3
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:01:15
#Elapsed time = 00:01:15
#Increased memory = -21.46 (MB)
#Total memory = 1191.28 (MB)
#Peak memory = 1260.08 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:15
#Elapsed time = 00:01:15
#Increased memory = -21.46 (MB)
#Total memory = 1191.28 (MB)
#Peak memory = 1260.08 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:24
#Elapsed time = 00:01:24
#Increased memory = -8.46 (MB)
#Total memory = 1148.31 (MB)
#Peak memory = 1260.08 (MB)
#Number of warnings = 85
#Total number of warnings = 137
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 16:15:20 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar  8 16:15:20 2025
#
#Generating timing data, please wait...
#29809 total nets, 149 already routed, 149 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1446.52 CPU=0:00:04.6 REAL=0:00:05.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1131.25 (MB), peak = 1260.08 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_18797.tif.gz ...
#Read in timing information for 243 ports, 27271 instances from timing file .timing_file_18797.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29928 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 37890 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1125.77 (MB), peak = 1260.08 (MB)
#Merging special wires...
#Number of eco nets is 568
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 16:15:35 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 16:15:36 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.21%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.93%
#
#  149 nets (0.50%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1128.73 (MB), peak = 1260.08 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1227.24 (MB), peak = 1260.08 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1235.00 (MB), peak = 1260.08 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1235.94 (MB), peak = 1260.08 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1238.03 (MB), peak = 1260.08 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 121 (skipped).
#Total number of routable nets = 29809.
#Total number of nets in the design = 29930.
#
#29457 routable nets have only global wires.
#352 routable nets have only detail routed wires.
#149 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           29457  
#-----------------------------
#        Total           29457  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                149           29660  
#------------------------------------------------
#        Total                149           29660  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-4)         (5-9)       (10-13)       (14-18)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      9(0.20%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.20%)
#   Metal 2   1500(4.71%)    340(1.07%)     55(0.17%)      6(0.02%)   (5.97%)
#   Metal 3    217(0.67%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.67%)
#   Metal 4      2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  --------------------------------------------------------------------------
#     Total   1728(1.72%)    340(0.34%)     55(0.05%)      6(0.01%)   (2.13%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 18
#  Overflow after GR: 0.61% H + 3.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 735812 um.
#Total half perimeter of net bounding box = 583027 um.
#Total wire length on LAYER M1 = 212 um.
#Total wire length on LAYER M2 = 236522 um.
#Total wire length on LAYER M3 = 330501 um.
#Total wire length on LAYER M4 = 168577 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 205150
#Total number of multi-cut vias = 143 (  0.1%)
#Total number of single cut vias = 205007 ( 99.9%)
#Up-Via Summary (total 205150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      109664 ( 99.9%)       143 (  0.1%)     109807
#  Metal 2       77600 (100.0%)         0 (  0.0%)      77600
#  Metal 3       17743 (100.0%)         0 (  0.0%)      17743
#-----------------------------------------------------------
#               205007 ( 99.9%)       143 (  0.1%)     205150 
#
#Max overcon = 18 tracks.
#Total overcon = 2.13%.
#Worst layer Gcell overcon rate = 0.67%.
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1238.28 (MB), peak = 1260.08 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.20 (MB), peak = 1260.08 (MB)
#Start Track Assignment.
#Done with 48207 horizontal wires in 2 hboxes and 51344 vertical wires in 2 hboxes.
#Done with 10101 horizontal wires in 2 hboxes and 9859 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 765234 um.
#Total half perimeter of net bounding box = 583027 um.
#Total wire length on LAYER M1 = 21948 um.
#Total wire length on LAYER M2 = 235435 um.
#Total wire length on LAYER M3 = 338698 um.
#Total wire length on LAYER M4 = 169154 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 205150
#Total number of multi-cut vias = 143 (  0.1%)
#Total number of single cut vias = 205007 ( 99.9%)
#Up-Via Summary (total 205150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      109664 ( 99.9%)       143 (  0.1%)     109807
#  Metal 2       77600 (100.0%)         0 (  0.0%)      77600
#  Metal 3       17743 (100.0%)         0 (  0.0%)      17743
#-----------------------------------------------------------
#               205007 ( 99.9%)       143 (  0.1%)     205150 
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1188.86 (MB), peak = 1260.08 (MB)
#
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = 68.66 (MB)
#Total memory = 1188.86 (MB)
#Peak memory = 1260.08 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 15523
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1          607      107     1645     5399      922      407      211     9298
#	M2         2482     1986     1621        2        0        0      114     6205
#	M3            5        1       13        0        0        0        0       19
#	M4            0        0        1        0        0        0        0        1
#	Totals     3094     2094     3280     5401      922      407      325    15523
#cpu time = 00:06:30, elapsed time = 00:06:30, memory = 1256.81 (MB), peak = 1260.08 (MB)
#start 1st optimization iteration ...
#    completing 10% with 15257 violations
#    cpu time = 00:01:44, elapsed time = 00:01:44, memory = 1368.97 (MB), peak = 1368.99 (MB)
#    completing 20% with 14855 violations
#    cpu time = 00:04:01, elapsed time = 00:04:01, memory = 1506.66 (MB), peak = 1506.75 (MB)
#    completing 30% with 14596 violations
#    cpu time = 00:06:01, elapsed time = 00:06:01, memory = 1407.10 (MB), peak = 1506.75 (MB)
#    completing 40% with 14419 violations
#    cpu time = 00:07:36, elapsed time = 00:07:36, memory = 1404.75 (MB), peak = 1506.75 (MB)
#    completing 50% with 14271 violations
#    cpu time = 00:08:49, elapsed time = 00:08:48, memory = 1404.99 (MB), peak = 1506.75 (MB)
#    completing 60% with 14138 violations
#    cpu time = 00:09:57, elapsed time = 00:09:57, memory = 1482.55 (MB), peak = 1529.45 (MB)
#    completing 70% with 13940 violations
#    cpu time = 00:11:30, elapsed time = 00:11:30, memory = 1377.91 (MB), peak = 1529.45 (MB)
#    completing 80% with 13520 violations
#    cpu time = 00:13:37, elapsed time = 00:13:36, memory = 1339.17 (MB), peak = 1529.45 (MB)
#    completing 90% with 13070 violations
#    cpu time = 00:15:47, elapsed time = 00:15:46, memory = 1360.64 (MB), peak = 1529.45 (MB)
#    completing 100% with 12771 violations
#    cpu time = 00:17:29, elapsed time = 00:17:29, memory = 1459.86 (MB), peak = 1529.45 (MB)
#    number of violations = 12771
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1053      248     3597     1600      605      416      150     7669
#	M2         1525     1768     1111       19       48        0      422     4893
#	M3           48       19       98        0        0        0       40      205
#	M4            1        1        2        0        0        0        0        4
#	Totals     2627     2036     4808     1619      653      416      612    12771
#cpu time = 00:17:29, elapsed time = 00:17:29, memory = 1460.00 (MB), peak = 1529.45 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 750399 um.
#Total half perimeter of net bounding box = 583027 um.
#Total wire length on LAYER M1 = 2824 um.
#Total wire length on LAYER M2 = 221438 um.
#Total wire length on LAYER M3 = 331835 um.
#Total wire length on LAYER M4 = 194303 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 251757
#Total number of multi-cut vias = 276 (  0.1%)
#Total number of single cut vias = 251481 ( 99.9%)
#Up-Via Summary (total 251757):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      114261 ( 99.8%)       276 (  0.2%)     114537
#  Metal 2      108744 (100.0%)         0 (  0.0%)     108744
#  Metal 3       28476 (100.0%)         0 (  0.0%)      28476
#-----------------------------------------------------------
#               251481 ( 99.9%)       276 (  0.1%)     251757 
#
#Total number of DRC violations = 12771
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 7669
#Total number of violations on LAYER M2 = 4893
#Total number of violations on LAYER M3 = 205
#Total number of violations on LAYER M4 = 4
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:24:00
#Elapsed time = 00:23:59
#Increased memory = 15.50 (MB)
#Total memory = 1204.37 (MB)
#Peak memory = 1529.45 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar  8 16:40:08 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.34 (MB), peak = 1529.45 (MB)
#
#Start Post Route Wire Spread.
#Done with 9971 horizontal wires in 3 hboxes and 9725 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 758076 um.
#Total half perimeter of net bounding box = 583027 um.
#Total wire length on LAYER M1 = 2826 um.
#Total wire length on LAYER M2 = 223193 um.
#Total wire length on LAYER M3 = 335629 um.
#Total wire length on LAYER M4 = 196428 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 251757
#Total number of multi-cut vias = 276 (  0.1%)
#Total number of single cut vias = 251481 ( 99.9%)
#Up-Via Summary (total 251757):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      114261 ( 99.8%)       276 (  0.2%)     114537
#  Metal 2      108744 (100.0%)         0 (  0.0%)     108744
#  Metal 3       28476 (100.0%)         0 (  0.0%)      28476
#-----------------------------------------------------------
#               251481 ( 99.9%)       276 (  0.1%)     251757 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1243.41 (MB), peak = 1529.45 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 758076 um.
#Total half perimeter of net bounding box = 583027 um.
#Total wire length on LAYER M1 = 2826 um.
#Total wire length on LAYER M2 = 223193 um.
#Total wire length on LAYER M3 = 335629 um.
#Total wire length on LAYER M4 = 196428 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 251757
#Total number of multi-cut vias = 276 (  0.1%)
#Total number of single cut vias = 251481 ( 99.9%)
#Up-Via Summary (total 251757):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      114261 ( 99.8%)       276 (  0.2%)     114537
#  Metal 2      108744 (100.0%)         0 (  0.0%)     108744
#  Metal 3       28476 (100.0%)         0 (  0.0%)      28476
#-----------------------------------------------------------
#               251481 ( 99.9%)       276 (  0.1%)     251757 
#
#
#Start DRC checking..
#    number of violations = 13138
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1066      252     3641     1645      636      439      159     7838
#	M2         1574     1829     1188       19       48        0      426     5084
#	M3           48       19      105        0        0        0       40      212
#	M4            1        1        2        0        0        0        0        4
#	Totals     2689     2101     4936     1664      684      439      625    13138
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1294.96 (MB), peak = 1529.45 (MB)
#CELL_VIEW fullchip,init has 13138 DRC violations
#Total number of DRC violations = 13138
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 7838
#Total number of violations on LAYER M2 = 5084
#Total number of violations on LAYER M3 = 212
#Total number of violations on LAYER M4 = 4
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 367 DRCs
#
#Start Post Route via swapping..
#    number of violations = 13151
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1067      252     3643     1645      642      439      159     7847
#	M2         1574     1833     1188       19       48        0      426     5088
#	M3           48       19      105        0        0        0       40      212
#	M4            1        1        2        0        0        0        0        4
#	Totals     2690     2105     4938     1664      690      439      625    13151
#cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1197.88 (MB), peak = 1529.45 (MB)
#    number of violations = 12830
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1048      249     3602     1606      636      422      164     7727
#	M2         1520     1708     1181       19       48        0      412     4888
#	M3           47       19      108        0        0        0       37      211
#	M4            1        1        2        0        0        0        0        4
#	Totals     2616     1977     4893     1625      684      422      613    12830
#cpu time = 00:01:39, elapsed time = 00:01:39, memory = 1197.09 (MB), peak = 1529.45 (MB)
#CELL_VIEW fullchip,init has 12830 DRC violations
#Total number of DRC violations = 12830
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 7727
#Total number of violations on LAYER M2 = 4888
#Total number of violations on LAYER M3 = 211
#Total number of violations on LAYER M4 = 4
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 758076 um.
#Total half perimeter of net bounding box = 583027 um.
#Total wire length on LAYER M1 = 2826 um.
#Total wire length on LAYER M2 = 223193 um.
#Total wire length on LAYER M3 = 335629 um.
#Total wire length on LAYER M4 = 196428 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 251757
#Total number of multi-cut vias = 145993 ( 58.0%)
#Total number of single cut vias = 105764 ( 42.0%)
#Up-Via Summary (total 251757):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       92106 ( 80.4%)     22431 ( 19.6%)     114537
#  Metal 2       12300 ( 11.3%)     96444 ( 88.7%)     108744
#  Metal 3        1358 (  4.8%)     27118 ( 95.2%)      28476
#-----------------------------------------------------------
#               105764 ( 42.0%)    145993 ( 58.0%)     251757 
#
#detailRoute Statistics:
#Cpu time = 00:26:12
#Elapsed time = 00:26:11
#Increased memory = 7.27 (MB)
#Total memory = 1196.13 (MB)
#Peak memory = 1529.45 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:27:00
#Elapsed time = 00:27:00
#Increased memory = 7.23 (MB)
#Total memory = 1155.54 (MB)
#Peak memory = 1529.45 (MB)
#Number of warnings = 1
#Total number of warnings = 138
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 16:42:20 2025
#
#routeDesign: cpu time = 00:28:25, elapsed time = 00:28:25, memory = 1155.54 (MB), peak = 1529.45 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=80928 and nets=29930 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/fullchip_18797_y6e0xS.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1413.1M)
Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1484.7M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1484.7M)
Extracted 30.0005% (CPU Time= 0:00:01.6  MEM= 1484.7M)
Extracted 40.0005% (CPU Time= 0:00:01.8  MEM= 1484.7M)
Extracted 50.0005% (CPU Time= 0:00:02.2  MEM= 1484.7M)
Extracted 60.0005% (CPU Time= 0:00:02.7  MEM= 1488.7M)
Extracted 70.0005% (CPU Time= 0:00:03.6  MEM= 1488.7M)
Extracted 80.0005% (CPU Time= 0:00:04.6  MEM= 1488.7M)
Extracted 90.0005% (CPU Time= 0:00:04.9  MEM= 1488.7M)
Extracted 100% (CPU Time= 0:00:05.7  MEM= 1488.7M)
Number of Extracted Resistors     : 665982
Number of Extracted Ground Cap.   : 653289
Number of Extracted Coupling Cap. : 1182084
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1452.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.5  Real Time: 0:00:07.0  MEM: 1452.684M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1445.5M, totSessionCpu=0:42:24 **
#Created 847 library cell signatures
#Created 29930 NETS and 0 SPECIALNETS signatures
#Created 80929 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.97 (MB), peak = 1529.45 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.98 (MB), peak = 1529.45 (MB)
Begin checking placement ... (start mem=1445.5M, init mem=1445.5M)
Overlapping with other instance:	56175
Orientation Violation:	40494
Placement Blockage Violation:	69
*info: Placed = 80928          (Fixed = 148)
*info: Unplaced = 0           
Placement Density:99.47%(267003/268425)
Finished checkPlace (cpu: total=0:00:01.0, vio checks=0:00:00.3; mem=1445.5M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27271

Instance distribution across the VT partitions:

 LVT : inst = 1133 (4.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1133 (4.2%)

 HVT : inst = 26138 (95.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26138 (95.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=80928 and nets=29930 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/fullchip_18797_y6e0xS.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1437.4M)
Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1493.0M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1493.0M)
Extracted 30.0005% (CPU Time= 0:00:01.6  MEM= 1493.0M)
Extracted 40.0005% (CPU Time= 0:00:01.8  MEM= 1493.0M)
Extracted 50.0005% (CPU Time= 0:00:02.4  MEM= 1493.0M)
Extracted 60.0005% (CPU Time= 0:00:02.9  MEM= 1497.0M)
Extracted 70.0005% (CPU Time= 0:00:03.8  MEM= 1497.0M)
Extracted 80.0005% (CPU Time= 0:00:04.8  MEM= 1497.0M)
Extracted 90.0005% (CPU Time= 0:00:05.1  MEM= 1497.0M)
Extracted 100% (CPU Time= 0:00:06.0  MEM= 1497.0M)
Number of Extracted Resistors     : 665982
Number of Extracted Ground Cap.   : 653289
Number of Extracted Coupling Cap. : 1182084
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1477.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.7  Real Time: 0:00:08.0  MEM: 1477.020M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:05.3 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.7  real=0:00:05.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:00:24.4 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.4 real=0:00:09.0 totSessionCpu=0:00:24.4 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29930,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1567.94 CPU=0:00:12.1 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.AAE_Gg3tuP/.AAE_18797/waveform.data...
*** CDM Built up (cpu=0:00:13.1  real=0:00:13.0  mem= 1567.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29930,  3.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1543.98 CPU=0:00:02.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 1544.0M) ***
*** Done Building Timing Graph (cpu=0:00:19.1 real=0:00:19.0 totSessionCpu=0:43:03 mem=1544.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1544.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1544.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1544.0M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1544.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.166  | -0.166  |  1.572  |
|           TNS (ns):| -26.307 | -26.307 |  0.000  |
|    Violating Paths:|   418   |   418   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.003   |      6 (6)       |
|   max_tran     |      7 (14)      |   -0.158   |      7 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.055%
       (99.470% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1457.7M, totSessionCpu=0:43:04 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 1524.47M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 149 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    12   |    24   |     6   |      6  |     0   |     0   |     0   |     0   |     0   |     0   | -0.17 |          0|          0|          0|  99.47  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.17 |          1|          0|         11|  99.47  |   0:00:02.0|    1729.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.17 |          0|          0|          0|  99.47  |   0:00:00.0|    1729.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=1729.2M) ***

*** Starting refinePlace (0:43:14 mem=1783.3M) ***
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1783.3MB
*** Finished refinePlace (0:43:14 mem=1783.3M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 1610.6M, totSessionCpu=0:43:14 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 1610.61M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1610.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1610.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1620.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1620.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.12min mem=1610.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.166  | -0.166  |  1.572  |
|           TNS (ns):| -18.782 | -18.782 |  0.000  |
|    Violating Paths:|   318   |   318   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.057%
       (99.471% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1620.6M
**optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1610.6M, totSessionCpu=0:43:15 **
*** Timing NOT met, worst failing slack is -0.166
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 149 clock nets excluded from IPO operation.
*info: 149 clock nets excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.166 TNS Slack -18.781 Density 99.47
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.166|   -0.166| -18.781|  -18.781|    99.47%|   0:00:00.0| 1677.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.112|   -0.112|  -9.609|   -9.609|    99.47%|   0:00:01.0| 1680.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.093|   -0.093|  -7.775|   -7.775|    99.47%|   0:00:00.0| 1680.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.051|   -0.051|  -3.093|   -3.093|    99.47%|   0:00:00.0| 1680.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.041|   -0.041|  -2.457|   -2.457|    99.47%|   0:00:00.0| 1681.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.029|   -0.029|  -0.743|   -0.743|    99.47%|   0:00:00.0| 1682.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.019|   -0.019|  -0.183|   -0.183|    99.47%|   0:00:00.0| 1682.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.009|   -0.009|  -0.030|   -0.030|    99.47%|   0:00:00.0| 1682.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
|   0.000|    0.001|   0.000|    0.000|    99.47%|   0:00:01.0| 1682.1M|        NA|       NA| NA                                                 |
|   0.000|    0.001|   0.000|    0.000|    99.47%|   0:00:00.0| 1682.1M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:02.0 mem=1682.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:02.0 mem=1682.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.47
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 1 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=1682.1M) ***
*** Starting refinePlace (0:43:23 mem=1663.1M) ***
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1663.1MB
*** Finished refinePlace (0:43:24 mem=1663.1M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
GigaOpt: target slack met, skip TNS optimization
** Profile ** Start :  cpu=0:00:00.0, mem=1547.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1547.8M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1555.8M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1555.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  1.572  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.060%
       (99.475% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1555.8M
Info: 149 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1377.00MB/1377.00MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1377.00MB/1377.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1377.00MB/1377.00MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 16:43:34 (2025-Mar-09 00:43:34 GMT)
2025-Mar-08 16:43:34 (2025-Mar-09 00:43:34 GMT): 10%
2025-Mar-08 16:43:34 (2025-Mar-09 00:43:34 GMT): 20%
2025-Mar-08 16:43:34 (2025-Mar-09 00:43:34 GMT): 30%
2025-Mar-08 16:43:34 (2025-Mar-09 00:43:34 GMT): 40%
2025-Mar-08 16:43:34 (2025-Mar-09 00:43:34 GMT): 50%
2025-Mar-08 16:43:34 (2025-Mar-09 00:43:34 GMT): 60%
2025-Mar-08 16:43:34 (2025-Mar-09 00:43:34 GMT): 70%
2025-Mar-08 16:43:34 (2025-Mar-09 00:43:34 GMT): 80%
2025-Mar-08 16:43:34 (2025-Mar-09 00:43:34 GMT): 90%

Finished Levelizing
2025-Mar-08 16:43:34 (2025-Mar-09 00:43:34 GMT)

Starting Activity Propagation
2025-Mar-08 16:43:34 (2025-Mar-09 00:43:34 GMT)
2025-Mar-08 16:43:35 (2025-Mar-09 00:43:35 GMT): 10%
2025-Mar-08 16:43:35 (2025-Mar-09 00:43:35 GMT): 20%

Finished Activity Propagation
2025-Mar-08 16:43:35 (2025-Mar-09 00:43:35 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1377.00MB/1377.00MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 16:43:35 (2025-Mar-09 00:43:35 GMT)
 ... Calculating switching power
2025-Mar-08 16:43:35 (2025-Mar-09 00:43:35 GMT): 10%
2025-Mar-08 16:43:36 (2025-Mar-09 00:43:36 GMT): 20%
2025-Mar-08 16:43:36 (2025-Mar-09 00:43:36 GMT): 30%
2025-Mar-08 16:43:36 (2025-Mar-09 00:43:36 GMT): 40%
2025-Mar-08 16:43:36 (2025-Mar-09 00:43:36 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 16:43:37 (2025-Mar-09 00:43:37 GMT): 60%
2025-Mar-08 16:43:39 (2025-Mar-09 00:43:39 GMT): 70%
2025-Mar-08 16:43:39 (2025-Mar-09 00:43:39 GMT): 80%
2025-Mar-08 16:43:39 (2025-Mar-09 00:43:39 GMT): 90%

Finished Calculating power
2025-Mar-08 16:43:40 (2025-Mar-09 00:43:40 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1377.29MB/1377.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1377.29MB/1377.29MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:07, mem(process/total)=1377.29MB/1377.29MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 16:43:40 (2025-Mar-09 00:43:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       27.87977796 	   71.1541%
Total Switching Power:       9.71515234 	   24.7948%
Total Leakage Power:         1.58730771 	    4.0511%
Total Power:                39.18223815
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.77      0.7842      0.4786       22.03       56.23
Macro                                  0           0      0.5983      0.5983       1.527
IO                                     0           0           0           0           0
Combinational                      6.083       5.481      0.4868       12.05       30.75
Clock (Combinational)              1.026        3.45     0.02358         4.5       11.48
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              27.88       9.715       1.587       39.18         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      27.88       9.715       1.587       39.18         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.026        3.45     0.02358         4.5       11.48
-----------------------------------------------------------------------------------------
Total                              1.026        3.45     0.02358         4.5       11.48
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/CTS_ccl_BUF_clk_G0_L3_15 (CKBD16): 	    0.0471
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U94 (CMPE42D2): 	 0.0002617
* 		Total Cap: 	1.99939e-10 F
* 		Total instances in design: 80931
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 53657
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1377.29MB/1377.29MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.47
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.47%|        -|   0.000|   0.000|   0:00:00.0| 1813.4M|
|    99.40%|      784|  -0.019|  -0.126|   0:00:42.0| 1813.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.019  TNS Slack -0.126 Density 99.40
** Finished Core Power Optimization (cpu = 0:00:44.1) (real = 0:00:44.0) **
*** Starting refinePlace (0:44:18 mem=1784.9M) ***
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1784.9MB
*** Finished refinePlace (0:44:18 mem=1784.9M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:01:55, real = 0:01:55, mem = 1565.4M, totSessionCpu=0:44:19 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 149 clock nets excluded from IPO operation.
Info: 149 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.019 TNS Slack -0.126 Density 99.40
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.019|   -0.019|  -0.126|   -0.126|    99.40%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
|   0.000|    0.005|   0.000|    0.000|    99.40%|   0:00:00.0| 1721.5M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1721.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:01.0 mem=1721.5M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.40
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 12 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1721.5M) ***
*** Starting refinePlace (0:44:25 mem=1687.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1687.2MB
*** Finished refinePlace (0:44:25 mem=1687.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
End: GigaOpt WNS recovery
GigaOpt: Skipping TNS recovery
*** Finish setup-recovery (cpu=0:00:06, real=0:00:06, mem=1568.45M, totSessionCpu=0:44:25 .
**optDesign ... cpu = 0:02:01, real = 0:02:01, mem = 1568.4M, totSessionCpu=0:44:25 **

Info: 149 clock nets excluded from IPO operation.
Info: 149 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|    0.005|   0.000|    0.000|    99.40%|   0:00:00.0| 1719.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
|   0.005|    0.005|   0.000|    0.000|    99.40%|   0:00:01.0| 1719.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1719.3M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1719.3M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1413.25MB/1413.25MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1413.25MB/1413.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1413.25MB/1413.25MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 16:44:37 (2025-Mar-09 00:44:37 GMT)
2025-Mar-08 16:44:37 (2025-Mar-09 00:44:37 GMT): 10%
2025-Mar-08 16:44:37 (2025-Mar-09 00:44:37 GMT): 20%
2025-Mar-08 16:44:37 (2025-Mar-09 00:44:37 GMT): 30%
2025-Mar-08 16:44:37 (2025-Mar-09 00:44:37 GMT): 40%
2025-Mar-08 16:44:37 (2025-Mar-09 00:44:37 GMT): 50%
2025-Mar-08 16:44:37 (2025-Mar-09 00:44:37 GMT): 60%
2025-Mar-08 16:44:37 (2025-Mar-09 00:44:37 GMT): 70%
2025-Mar-08 16:44:37 (2025-Mar-09 00:44:37 GMT): 80%
2025-Mar-08 16:44:37 (2025-Mar-09 00:44:37 GMT): 90%

Finished Levelizing
2025-Mar-08 16:44:37 (2025-Mar-09 00:44:37 GMT)

Starting Activity Propagation
2025-Mar-08 16:44:37 (2025-Mar-09 00:44:37 GMT)
2025-Mar-08 16:44:38 (2025-Mar-09 00:44:38 GMT): 10%
2025-Mar-08 16:44:38 (2025-Mar-09 00:44:38 GMT): 20%

Finished Activity Propagation
2025-Mar-08 16:44:38 (2025-Mar-09 00:44:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1413.27MB/1413.27MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 16:44:39 (2025-Mar-09 00:44:39 GMT)
 ... Calculating switching power
2025-Mar-08 16:44:39 (2025-Mar-09 00:44:39 GMT): 10%
2025-Mar-08 16:44:39 (2025-Mar-09 00:44:39 GMT): 20%
2025-Mar-08 16:44:39 (2025-Mar-09 00:44:39 GMT): 30%
2025-Mar-08 16:44:39 (2025-Mar-09 00:44:39 GMT): 40%
2025-Mar-08 16:44:39 (2025-Mar-09 00:44:39 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 16:44:40 (2025-Mar-09 00:44:40 GMT): 60%
2025-Mar-08 16:44:42 (2025-Mar-09 00:44:42 GMT): 70%
2025-Mar-08 16:44:42 (2025-Mar-09 00:44:42 GMT): 80%
2025-Mar-08 16:44:43 (2025-Mar-09 00:44:43 GMT): 90%

Finished Calculating power
2025-Mar-08 16:44:43 (2025-Mar-09 00:44:43 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1413.27MB/1413.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1413.27MB/1413.27MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1413.27MB/1413.27MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 16:44:43 (2025-Mar-09 00:44:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       27.89291359 	   71.2121%
Total Switching Power:       9.69495235 	   24.7517%
Total Leakage Power:         1.58090821 	    4.0361%
Total Power:                39.16877427
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.81      0.7809      0.4786       22.07       56.34
Macro                                  0           0      0.5983      0.5983       1.528
IO                                     0           0           0           0           0
Combinational                      6.059       5.464      0.4804          12       30.64
Clock (Combinational)              1.026        3.45     0.02358         4.5       11.49
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              27.89       9.695       1.581       39.17         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      27.89       9.695       1.581       39.17         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.026        3.45     0.02358         4.5       11.49
-----------------------------------------------------------------------------------------
Total                              1.026        3.45     0.02358         4.5       11.49
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/CTS_ccl_BUF_clk_G0_L3_15 (CKBD16): 	    0.0471
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U103 (CMPE42D2): 	 0.0002602
* 		Total Cap: 	1.99176e-10 F
* 		Total instances in design: 80932
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 53657
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1413.27MB/1413.27MB)

*** Finished Leakage Power Optimization (cpu=0:01:04, real=0:01:03, mem=1568.45M, totSessionCpu=0:44:38).
**ERROR: (IMPOPT-310):	Design density (99.40%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 625
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 625
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:44:38 mem=1568.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 29934,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=7.30469 CPU=0:00:10.9 REAL=0:00:10.0)
Save waveform /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.AAE_Gg3tuP/.AAE_18797/waveform.data...
*** CDM Built up (cpu=0:00:11.9  real=0:00:11.0  mem= 7.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29934,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:00:41.3 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=0:00:41.3 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:17.7 real=0:00:18.0 totSessionCpu=0:00:42.7 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/coe_eosdata_nCRXff/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:17.3 real=0:00:18.0 totSessionCpu=0:44:55 mem=1568.4M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1568.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1576.5M
Loading timing data from /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/coe_eosdata_nCRXff/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1576.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1576.5M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1576.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  1.463  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.986%
       (99.401% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:02:33, real = 0:02:34, mem = 1570.4M, totSessionCpu=0:44:57 **
*info: Run optDesign holdfix with 1 thread.
Info: 149 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Default Rule : ""
Non Default Rules :
Worst Slack : 0.005 ns
Total 0 nets layer assigned (1.2).
GigaOpt: setting up router preferences
        design wns: 0.0051
        slack threshold: 1.4251
GigaOpt: 7 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 648 (2.2%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.005 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: 0.0051
        slack threshold: 1.4251
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 648 (2.2%)
** Profile ** Start :  cpu=0:00:00.0, mem=1627.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1627.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1627.7M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1627.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  1.463  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.986%
       (99.401% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1627.7M
**optDesign ... cpu = 0:02:38, real = 0:02:38, mem = 1540.8M, totSessionCpu=0:45:02 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  8 16:45:08 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_49_0 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_33_0 at location ( 362.300 464.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_85_0 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_33_0 at location ( 362.500 463.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_33_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_85_0 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_31_0 at location ( 361.700 462.880 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_31_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_49_0 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_29_0 at location ( 361.700 464.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_29_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_13_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_0_0 at location ( 237.900 424.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_0_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U795 connects to NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1379_q_temp_291_ at location ( 396.700 340.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1379_q_temp_291_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC1376_q_temp_149_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_31 at location ( 223.300 507.310 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U559 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFN1376_q_temp_149_ at location ( 226.300 500.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFN1376_q_temp_149_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CO of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/intadd_2_U2 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3 at location ( 303.300 93.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFC1367_q_temp_275_ connects to NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1366_q_temp_275_ at location ( 386.500 275.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1366_q_temp_275_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFC1354_q_temp_338_ connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN1353_q_temp_338_ at location ( 406.100 167.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN1353_q_temp_338_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U817 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1352_q_temp_507_ at location ( 318.900 75.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1352_q_temp_507_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U781 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1349_q_temp_467_ at location ( 336.500 29.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1349_q_temp_467_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U640 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN1298_q_temp_371_ at location ( 396.500 189.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN1298_q_temp_371_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U830 connects to NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1292_q_temp_285_ at location ( 404.100 302.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1292_q_temp_285_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U792 connects to NET core_instance/mac_array_instance/FE_OFN1285_q_temp_229_ at location ( 349.700 464.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OFN1285_q_temp_229_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U851 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN1270_q_temp_395_ at location ( 443.500 118.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN1270_q_temp_395_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U815 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN1261_q_temp_445_ at location ( 406.300 91.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN1261_q_temp_445_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U793 connects to NET core_instance/mac_array_instance/FE_OFN1253_q_temp_485_ at location ( 316.900 100.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OFN1253_q_temp_485_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC490_q_temp_187_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_25 at location ( 236.735 410.110 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29932 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_1 FILLER_3. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_129. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_245. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_1001. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10405. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10405. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_10006. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_8996. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_9189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_9601. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10009 FILLER_9189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1001 FILLER_1002. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_10212. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10424. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10015. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10016. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10016. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10018. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 37812 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#648/29813 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1303.11 (MB), peak = 1529.45 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 191.715 259.480 ) on M1 for NET core_instance/FE_OFN846_array_out_29_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 192.045 259.315 ) on M1 for NET core_instance/FE_OFN847_array_out_29_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 422.220 95.365 ) on M1 for NET core_instance/array_out[104]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 445.005 90.255 ) on M1 for NET core_instance/array_out[106]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 465.805 80.945 ) on M1 for NET core_instance/array_out[108]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 470.205 66.545 ) on M1 for NET core_instance/array_out[111]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 472.405 57.855 ) on M1 for NET core_instance/array_out[113]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 473.205 54.255 ) on M1 for NET core_instance/array_out[114]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 479.140 79.300 ) on M1 for NET core_instance/array_out[118]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 302.550 93.810 ) on M1 for NET core_instance/array_out[137]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 307.005 221.345 ) on M1 for NET core_instance/array_out[156]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 362.620 450.235 ) on M1 for NET core_instance/array_out[44]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 362.620 455.365 ) on M1 for NET core_instance/array_out[46]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 379.005 314.945 ) on M1 for NET core_instance/array_out[69]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 455.620 210.565 ) on M1 for NET core_instance/array_out[89]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 183.520 371.085 ) on M1 for NET core_instance/fifo_wr[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 186.095 371.085 ) on M1 for NET core_instance/fifo_wr[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 183.720 371.085 ) on M1 for NET core_instance/fifo_wr[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 167.520 140.685 ) on M1 for NET core_instance/fifo_wr[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 385.695 414.285 ) on M1 for NET core_instance/fifo_wr[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n334. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n10. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 9 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n19. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 10 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n22. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n74. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_9. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN936_key_q_25_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 12 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n25. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN517_q_temp_381_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[41]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFN661_key_q_15_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 8 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n14. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n368. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFN667_q_temp_421_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[11]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[55]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN1145_q_temp_398_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN696_key_q_55_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN419_n341. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 11 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n543. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (EMS-27) Message (NRDB-874) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#2225 routed nets are extracted.
#    1211 (4.05%) extracted nets are partially routed.
#27582 routed nets are imported.
#6 (0.02%) nets are without wires.
#121 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 29934.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1211
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 16:45:13 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 16:45:15 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.22%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.94%
#
#  156 nets (0.52%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1307.73 (MB), peak = 1529.45 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1346.75 (MB), peak = 1529.45 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1346.95 (MB), peak = 1529.45 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 121 (skipped).
#Total number of routable nets = 29813.
#Total number of nets in the design = 29934.
#
#1214 routable nets have only global wires.
#28599 routable nets have only detail routed wires.
#156 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1214  
#-----------------------------
#        Total            1214  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                156           29657  
#------------------------------------------------
#        Total                156           29657  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     41(0.13%)      2(0.01%)      4(0.01%)   (0.15%)
#   Metal 3      7(0.02%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     48(0.05%)      2(0.00%)      4(0.00%)   (0.05%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.02% H + 0.07% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 156
#Total wire length = 758040 um.
#Total half perimeter of net bounding box = 583270 um.
#Total wire length on LAYER M1 = 2801 um.
#Total wire length on LAYER M2 = 223073 um.
#Total wire length on LAYER M3 = 335715 um.
#Total wire length on LAYER M4 = 196451 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 251181
#Total number of multi-cut vias = 145663 ( 58.0%)
#Total number of single cut vias = 105518 ( 42.0%)
#Up-Via Summary (total 251181):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       91851 ( 80.4%)     22337 ( 19.6%)     114188
#  Metal 2       12300 ( 11.3%)     96230 ( 88.7%)     108530
#  Metal 3        1367 (  4.8%)     27096 ( 95.2%)      28463
#-----------------------------------------------------------
#               105518 ( 42.0%)    145663 ( 58.0%)     251181 
#
#Max overcon = 3 tracks.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.02%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1346.96 (MB), peak = 1529.45 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.47 (MB), peak = 1529.45 (MB)
#Start Track Assignment.
#Done with 80 horizontal wires in 2 hboxes and 65 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 156
#Total wire length = 758138 um.
#Total half perimeter of net bounding box = 583270 um.
#Total wire length on LAYER M1 = 2862 um.
#Total wire length on LAYER M2 = 223083 um.
#Total wire length on LAYER M3 = 335739 um.
#Total wire length on LAYER M4 = 196454 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 251161
#Total number of multi-cut vias = 145663 ( 58.0%)
#Total number of single cut vias = 105498 ( 42.0%)
#Up-Via Summary (total 251161):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       91840 ( 80.4%)     22337 ( 19.6%)     114177
#  Metal 2       12291 ( 11.3%)     96230 ( 88.7%)     108521
#  Metal 3        1367 (  4.8%)     27096 ( 95.2%)      28463
#-----------------------------------------------------------
#               105498 ( 42.0%)    145663 ( 58.0%)     251161 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1388.82 (MB), peak = 1529.45 (MB)
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 86.17 (MB)
#Total memory = 1388.82 (MB)
#Peak memory = 1529.45 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 62.4% of the total area was rechecked for DRC, and 27.9% required routing.
#    number of violations = 12922
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1094      256     3596     1676      625      428      162     7837
#	M2         1551     1705     1198       19       42        1      365     4881
#	M3           48       18      101        3        0        0       31      201
#	M4            1        1        1        0        0        0        0        3
#	Totals     2694     1980     4896     1698      667      429      558    12922
#724 out of 80932 instances need to be verified(marked ipoed).
#19.4% of the total area is being checked for drcs
#19.4% of the total area was checked
#    number of violations = 13450
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1109      260     3634     1753      632      466      169     8023
#	M2         1650     1899     1221       19       42        1      380     5212
#	M3           49       23      104        3        0        0       31      210
#	M4            2        2        1        0        0        0        0        5
#	Totals     2810     2184     4960     1775      674      467      580    13450
#cpu time = 00:01:37, elapsed time = 00:01:37, memory = 1374.40 (MB), peak = 1529.45 (MB)
#start 1st optimization iteration ...
#    completing 10% with 13407 violations
#    cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1466.53 (MB), peak = 1529.45 (MB)
#    completing 20% with 13316 violations
#    cpu time = 00:02:22, elapsed time = 00:02:22, memory = 1539.92 (MB), peak = 1539.97 (MB)
#    completing 30% with 13288 violations
#    cpu time = 00:04:30, elapsed time = 00:04:30, memory = 1539.97 (MB), peak = 1539.98 (MB)
#    completing 40% with 13194 violations
#    cpu time = 00:06:50, elapsed time = 00:06:50, memory = 1557.07 (MB), peak = 1589.41 (MB)
#    completing 50% with 13110 violations
#    cpu time = 00:10:14, elapsed time = 00:10:14, memory = 1618.74 (MB), peak = 1618.95 (MB)
#    completing 60% with 12959 violations
#    cpu time = 00:12:05, elapsed time = 00:12:05, memory = 1527.90 (MB), peak = 1618.95 (MB)
#    completing 70% with 12954 violations
#    cpu time = 00:13:56, elapsed time = 00:13:55, memory = 1561.68 (MB), peak = 1618.95 (MB)
#    completing 80% with 12938 violations
#    cpu time = 00:15:16, elapsed time = 00:15:16, memory = 1539.21 (MB), peak = 1618.95 (MB)
#    completing 90% with 13006 violations
#    cpu time = 00:16:25, elapsed time = 00:16:25, memory = 1579.02 (MB), peak = 1618.95 (MB)
#    completing 100% with 13072 violations
#    cpu time = 00:17:01, elapsed time = 00:17:01, memory = 1501.17 (MB), peak = 1618.95 (MB)
#    number of violations = 13072
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1310      331     4069     1463      582      383      161     8299
#	M2         1414     1663     1052       14       35        2      339     4519
#	M3           52       30       94        3        0        0       59      238
#	M4            1        1       13        0        0        0        1       16
#	Totals     2777     2025     5228     1480      617      385      560    13072
#cpu time = 00:17:01, elapsed time = 00:17:01, memory = 1501.17 (MB), peak = 1618.95 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 156
#Total wire length = 755566 um.
#Total half perimeter of net bounding box = 583270 um.
#Total wire length on LAYER M1 = 2792 um.
#Total wire length on LAYER M2 = 219359 um.
#Total wire length on LAYER M3 = 334861 um.
#Total wire length on LAYER M4 = 198554 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 257804
#Total number of multi-cut vias = 129057 ( 50.1%)
#Total number of single cut vias = 128747 ( 49.9%)
#Up-Via Summary (total 257804):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       97648 ( 84.9%)     17401 ( 15.1%)     115049
#  Metal 2       23254 ( 21.0%)     87607 ( 79.0%)     110861
#  Metal 3        7845 ( 24.6%)     24049 ( 75.4%)      31894
#-----------------------------------------------------------
#               128747 ( 49.9%)    129057 ( 50.1%)     257804 
#
#Total number of DRC violations = 13072
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 8299
#Total number of violations on LAYER M2 = 4519
#Total number of violations on LAYER M3 = 238
#Total number of violations on LAYER M4 = 16
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:18:40
#Elapsed time = 00:18:39
#Increased memory = -31.64 (MB)
#Total memory = 1357.18 (MB)
#Peak memory = 1618.95 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar  8 17:04:02 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1358.14 (MB), peak = 1618.95 (MB)
#
#Start Post Route Wire Spread.
#Done with 2759 horizontal wires in 3 hboxes and 3203 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 156
#Total wire length = 757544 um.
#Total half perimeter of net bounding box = 583270 um.
#Total wire length on LAYER M1 = 2792 um.
#Total wire length on LAYER M2 = 219786 um.
#Total wire length on LAYER M3 = 335753 um.
#Total wire length on LAYER M4 = 199212 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 257804
#Total number of multi-cut vias = 129057 ( 50.1%)
#Total number of single cut vias = 128747 ( 49.9%)
#Up-Via Summary (total 257804):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       97648 ( 84.9%)     17401 ( 15.1%)     115049
#  Metal 2       23254 ( 21.0%)     87607 ( 79.0%)     110861
#  Metal 3        7845 ( 24.6%)     24049 ( 75.4%)      31894
#-----------------------------------------------------------
#               128747 ( 49.9%)    129057 ( 50.1%)     257804 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1398.09 (MB), peak = 1618.95 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 156
#Total wire length = 757544 um.
#Total half perimeter of net bounding box = 583270 um.
#Total wire length on LAYER M1 = 2792 um.
#Total wire length on LAYER M2 = 219786 um.
#Total wire length on LAYER M3 = 335753 um.
#Total wire length on LAYER M4 = 199212 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 257804
#Total number of multi-cut vias = 129057 ( 50.1%)
#Total number of single cut vias = 128747 ( 49.9%)
#Up-Via Summary (total 257804):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       97648 ( 84.9%)     17401 ( 15.1%)     115049
#  Metal 2       23254 ( 21.0%)     87607 ( 79.0%)     110861
#  Metal 3        7845 ( 24.6%)     24049 ( 75.4%)      31894
#-----------------------------------------------------------
#               128747 ( 49.9%)    129057 ( 50.1%)     257804 
#
#
#Start Post Route via swapping..
#58.35% of area are rerouted by ECO routing.
#    number of violations = 13329
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1333      340     4131     1476      595      403      177     8455
#	M2         1433     1716     1070       14       36        2      342     4613
#	M3           52       30       99        3        0        0       61      245
#	M4            1        1       13        0        0        0        1       16
#	Totals     2819     2087     5313     1493      631      405      581    13329
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1358.39 (MB), peak = 1618.95 (MB)
#    number of violations = 13197
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1310      330     4096     1473      587      393      176     8365
#	M2         1427     1694     1068       14       36        2      336     4577
#	M3           50       25      100        3        0        0       61      239
#	M4            1        1       13        0        0        0        1       16
#	Totals     2788     2050     5277     1490      623      395      574    13197
#cpu time = 00:01:37, elapsed time = 00:01:37, memory = 1361.41 (MB), peak = 1618.95 (MB)
#CELL_VIEW fullchip,init has 13197 DRC violations
#Total number of DRC violations = 13197
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 8365
#Total number of violations on LAYER M2 = 4577
#Total number of violations on LAYER M3 = 239
#Total number of violations on LAYER M4 = 16
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 156
#Total wire length = 757544 um.
#Total half perimeter of net bounding box = 583270 um.
#Total wire length on LAYER M1 = 2792 um.
#Total wire length on LAYER M2 = 219786 um.
#Total wire length on LAYER M3 = 335753 um.
#Total wire length on LAYER M4 = 199212 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 257804
#Total number of multi-cut vias = 154876 ( 60.1%)
#Total number of single cut vias = 102928 ( 39.9%)
#Up-Via Summary (total 257804):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       91561 ( 79.6%)     23488 ( 20.4%)     115049
#  Metal 2        9756 (  8.8%)    101105 ( 91.2%)     110861
#  Metal 3        1611 (  5.1%)     30283 ( 94.9%)      31894
#-----------------------------------------------------------
#               102928 ( 39.9%)    154876 ( 60.1%)     257804 
#
#detailRoute Statistics:
#Cpu time = 00:20:26
#Elapsed time = 00:20:25
#Increased memory = -28.37 (MB)
#Total memory = 1360.45 (MB)
#Peak memory = 1618.95 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:20:40
#Elapsed time = 00:20:40
#Increased memory = -53.54 (MB)
#Total memory = 1298.28 (MB)
#Peak memory = 1618.95 (MB)
#Number of warnings = 106
#Total number of warnings = 245
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 17:05:48 2025
#
**optDesign ... cpu = 0:23:18, real = 0:23:18, mem = 1541.6M, totSessionCpu=1:05:42 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=80932 and nets=29934 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/fullchip_18797_y6e0xS.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1541.6M)
Extracted 10.0004% (CPU Time= 0:00:01.4  MEM= 1597.2M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 1597.2M)
Extracted 30.0005% (CPU Time= 0:00:02.1  MEM= 1597.2M)
Extracted 40.0004% (CPU Time= 0:00:02.4  MEM= 1597.2M)
Extracted 50.0005% (CPU Time= 0:00:03.0  MEM= 1597.2M)
Extracted 60.0004% (CPU Time= 0:00:03.6  MEM= 1601.2M)
Extracted 70.0003% (CPU Time= 0:00:04.5  MEM= 1601.2M)
Extracted 80.0005% (CPU Time= 0:00:05.6  MEM= 1601.2M)
Extracted 90.0004% (CPU Time= 0:00:06.0  MEM= 1601.2M)
Extracted 100% (CPU Time= 0:00:07.0  MEM= 1601.2M)
Number of Extracted Resistors     : 686724
Number of Extracted Ground Cap.   : 672775
Number of Extracted Coupling Cap. : 1209336
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1581.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.2  Real Time: 0:00:09.0  MEM: 1581.199M)
**optDesign ... cpu = 0:23:27, real = 0:23:27, mem = 1539.6M, totSessionCpu=1:05:51 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 29934,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1634.7 CPU=0:00:13.8 REAL=0:00:14.0)
Save waveform /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.AAE_Gg3tuP/.AAE_18797/waveform.data...
*** CDM Built up (cpu=0:00:16.2  real=0:00:17.0  mem= 1634.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29934,  4.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1610.74 CPU=0:00:02.8 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1610.7M) ***
*** Done Building Timing Graph (cpu=0:00:23.3 real=0:00:23.0 totSessionCpu=1:06:14 mem=1610.7M)
**optDesign ... cpu = 0:23:50, real = 0:23:50, mem = 1545.0M, totSessionCpu=1:06:14 **
*** Timing NOT met, worst failing slack is -0.025
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 149 clock nets excluded from IPO operation.
*info: 149 clock nets excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.025 TNS Slack -0.286 Density 99.40
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.025|   -0.025|  -0.286|   -0.286|    99.40%|   0:00:00.0| 1745.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.025|   -0.025|  -0.286|   -0.286|    99.40%|   0:00:00.0| 1745.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1745.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=1745.0M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1745.0M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:23:56, real = 0:23:56, mem = 1606.2M, totSessionCpu=1:06:20 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1606.23M, totSessionCpu=1:06:21 .
**optDesign ... cpu = 0:23:57, real = 0:23:57, mem = 1606.2M, totSessionCpu=1:06:21 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:23:58, real = 0:23:58, mem = 1606.2M, totSessionCpu=1:06:22 **
** Profile ** Start :  cpu=0:00:00.0, mem=1663.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1663.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 29934,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:11.3 REAL=0:00:11.0)
Save waveform /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.AAE_Gg3tuP/.AAE_18797/waveform.data...
*** CDM Built up (cpu=0:00:12.6  real=0:00:12.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29934,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:16.2 real=0:00:17.0 totSessionCpu=0:01:00 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-5:0-1.-7, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:18.8, mem=1663.5M
** Profile ** Total reports :  cpu=0:00:01.1, mem=1608.2M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1608.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.025  | -0.025  |  1.371  |
|           TNS (ns):| -0.286  | -0.286  |  0.000  |
|    Violating Paths:|   32    |   32    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.986%
       (99.401% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1608.2M
**optDesign ... cpu = 0:24:19, real = 0:24:20, mem = 1606.2M, totSessionCpu=1:06:43 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1585.0M, totSessionCpu=1:06:47 **
Begin checking placement ... (start mem=1585.0M, init mem=1585.0M)
Overlapping with other instance:	56092
Orientation Violation:	40132
Placement Blockage Violation:	68
*info: Placed = 80932          (Fixed = 148)
*info: Unplaced = 0           
Placement Density:99.40%(266817/268425)
Finished checkPlace (cpu: total=0:00:01.1, vio checks=0:00:00.3; mem=1585.0M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27275

Instance distribution across the VT partitions:

 LVT : inst = 920 (3.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 920 (3.4%)

 HVT : inst = 26355 (96.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26355 (96.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=80932 and nets=29934 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/fullchip_18797_y6e0xS.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1574.9M)
Extracted 10.0004% (CPU Time= 0:00:01.4  MEM= 1630.5M)
Extracted 20.0003% (CPU Time= 0:00:01.6  MEM= 1630.5M)
Extracted 30.0005% (CPU Time= 0:00:01.9  MEM= 1630.5M)
Extracted 40.0004% (CPU Time= 0:00:02.1  MEM= 1630.5M)
Extracted 50.0005% (CPU Time= 0:00:02.5  MEM= 1630.5M)
Extracted 60.0004% (CPU Time= 0:00:03.1  MEM= 1634.5M)
Extracted 70.0003% (CPU Time= 0:00:04.0  MEM= 1634.5M)
Extracted 80.0005% (CPU Time= 0:00:05.1  MEM= 1634.5M)
Extracted 90.0004% (CPU Time= 0:00:05.5  MEM= 1634.5M)
Extracted 100% (CPU Time= 0:00:06.4  MEM= 1634.5M)
Number of Extracted Resistors     : 686724
Number of Extracted Ground Cap.   : 672775
Number of Extracted Coupling Cap. : 1209336
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1614.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.6  Real Time: 0:00:09.0  MEM: 1614.516M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29934,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1663.69 CPU=0:00:13.0 REAL=0:00:13.0)
Save waveform /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.AAE_Gg3tuP/.AAE_18797/waveform.data...
*** CDM Built up (cpu=0:00:14.1  real=0:00:14.0  mem= 1663.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29934,  4.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1639.73 CPU=0:00:02.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1639.7M) ***
*** Done Building Timing Graph (cpu=0:00:20.6 real=0:00:20.0 totSessionCpu=1:07:20 mem=1639.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1639.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1639.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1639.7M
** Profile ** DRVs :  cpu=0:00:01.3, mem=1639.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.025  | -0.025  |  1.371  |
|           TNS (ns):| -0.286  | -0.286  |  0.000  |
|    Violating Paths:|   32    |   32    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.986%
       (99.401% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1639.7M
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1544.9M, totSessionCpu=1:07:22 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 1611.70M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 149 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.03 |          0|          0|          0|  99.40  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.03 |          0|          0|          0|  99.40  |   0:00:00.0|    1798.7M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=1798.7M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 1680.3M, totSessionCpu=1:07:29 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1680.30M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1680.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1680.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1690.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1690.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=1680.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.025  | -0.025  |  1.371  |
|           TNS (ns):| -0.286  | -0.286  |  0.000  |
|    Violating Paths:|   32    |   32    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.986%
       (99.401% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1690.3M
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 1680.3M, totSessionCpu=1:07:31 **
** Profile ** Start :  cpu=0:00:00.0, mem=1670.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1670.8M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1670.8M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1670.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.025  | -0.025  |  1.371  |
|           TNS (ns):| -0.286  | -0.286  |  0.000  |
|    Violating Paths:|   32    |   32    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.986%
       (99.401% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1670.8M
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 1613.5M, totSessionCpu=1:07:34 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  8 17:07:40 2025
#
#WARNING (NRIG-44) Imported NET mem_in[51] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[34] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[10] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29932 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_1 FILLER_3. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_129. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_245. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_1001. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10405. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10405. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_10006. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_8996. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_9189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_9601. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10009 FILLER_9189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1001 FILLER_1002. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_10212. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10424. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10015. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10016. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10016. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10018. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 37812 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#648/29813 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1364.95 (MB), peak = 1618.95 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#4 routed nets are extracted.
#29809 routed nets are imported.
#121 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 29934.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.46 (MB)
#Total memory = 1364.95 (MB)
#Peak memory = 1618.95 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 94.2% of the total area was rechecked for DRC, and 0.0% required routing.
#    number of violations = 12873
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1293      330     4082     1451      586      387      155     8284
#	M2         1348     1596     1066       14       36        2      283     4345
#	M3           49       25       99        2        0        0       53      228
#	M4            1        1       13        0        0        0        1       16
#	Totals     2691     1952     5260     1467      622      389      492    12873
#cpu time = 00:01:07, elapsed time = 00:01:07, memory = 1448.24 (MB), peak = 1618.95 (MB)
#start 1st optimization iteration ...
#    completing 10% with 12889 violations
#    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1541.92 (MB), peak = 1618.95 (MB)
#    completing 20% with 12879 violations
#    cpu time = 00:02:55, elapsed time = 00:02:55, memory = 1594.57 (MB), peak = 1618.95 (MB)
#    completing 30% with 12888 violations
#    cpu time = 00:05:31, elapsed time = 00:05:31, memory = 1657.42 (MB), peak = 1657.46 (MB)
#    completing 40% with 12837 violations
#    cpu time = 00:08:12, elapsed time = 00:08:12, memory = 1705.58 (MB), peak = 1705.98 (MB)
#    completing 50% with 12799 violations
#    cpu time = 00:11:48, elapsed time = 00:11:48, memory = 1612.50 (MB), peak = 1705.98 (MB)
#    completing 60% with 12829 violations
#    cpu time = 00:13:56, elapsed time = 00:13:56, memory = 1612.51 (MB), peak = 1705.98 (MB)
#    completing 70% with 12799 violations
#    cpu time = 00:15:46, elapsed time = 00:15:46, memory = 1544.44 (MB), peak = 1705.98 (MB)
#    completing 80% with 12838 violations
#    cpu time = 00:17:30, elapsed time = 00:17:30, memory = 1598.05 (MB), peak = 1705.98 (MB)
#    completing 90% with 12846 violations
#    cpu time = 00:18:36, elapsed time = 00:18:35, memory = 1544.55 (MB), peak = 1705.98 (MB)
#    completing 100% with 12863 violations
#    cpu time = 00:19:15, elapsed time = 00:19:14, memory = 1544.55 (MB), peak = 1705.98 (MB)
#    number of violations = 12863
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1333      269     4115     1394      578      359      145     8193
#	M2         1334     1546     1039       22       49        3      411     4404
#	M3           56       21      102        2        1        0       73      255
#	M4            2        0        8        0        0        0        1       11
#	Totals     2725     1836     5264     1418      628      362      630    12863
#cpu time = 00:19:15, elapsed time = 00:19:15, memory = 1544.55 (MB), peak = 1705.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 156
#Total wire length = 756646 um.
#Total half perimeter of net bounding box = 583270 um.
#Total wire length on LAYER M1 = 2792 um.
#Total wire length on LAYER M2 = 219165 um.
#Total wire length on LAYER M3 = 335355 um.
#Total wire length on LAYER M4 = 199334 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 258239
#Total number of multi-cut vias = 139797 ( 54.1%)
#Total number of single cut vias = 118442 ( 45.9%)
#Up-Via Summary (total 258239):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       96780 ( 84.1%)     18364 ( 15.9%)     115144
#  Metal 2       16166 ( 14.6%)     94756 ( 85.4%)     110922
#  Metal 3        5496 ( 17.1%)     26677 ( 82.9%)      32173
#-----------------------------------------------------------
#               118442 ( 45.9%)    139797 ( 54.1%)     258239 
#
#Total number of DRC violations = 12863
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 8193
#Total number of violations on LAYER M2 = 4404
#Total number of violations on LAYER M3 = 255
#Total number of violations on LAYER M4 = 11
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:20:23
#Elapsed time = 00:20:23
#Increased memory = 46.62 (MB)
#Total memory = 1411.57 (MB)
#Peak memory = 1705.98 (MB)
#
#Start Post Route via swapping..
#56.71% of area are rerouted by ECO routing.
#    number of violations = 13115
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1366      275     4189     1406      587      375      153     8351
#	M2         1356     1595     1049       22       49        3      415     4489
#	M3           57       21      107        2        1        0       76      264
#	M4            2        0        8        0        0        0        1       11
#	Totals     2781     1891     5353     1430      637      378      645    13115
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1412.53 (MB), peak = 1705.98 (MB)
#    number of violations = 12980
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1336      268     4141     1409      582      376      150     8262
#	M2         1353     1556     1053       22       49        3      403     4439
#	M3           56       21      114        2        1        0       74      268
#	M4            2        0        8        0        0        0        1       11
#	Totals     2747     1845     5316     1433      632      379      628    12980
#cpu time = 00:01:37, elapsed time = 00:01:37, memory = 1415.36 (MB), peak = 1705.98 (MB)
#CELL_VIEW fullchip,init has 12980 DRC violations
#Total number of DRC violations = 12980
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 8262
#Total number of violations on LAYER M2 = 4439
#Total number of violations on LAYER M3 = 268
#Total number of violations on LAYER M4 = 11
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 156
#Total wire length = 756646 um.
#Total half perimeter of net bounding box = 583270 um.
#Total wire length on LAYER M1 = 2792 um.
#Total wire length on LAYER M2 = 219165 um.
#Total wire length on LAYER M3 = 335355 um.
#Total wire length on LAYER M4 = 199334 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 258239
#Total number of multi-cut vias = 156821 ( 60.7%)
#Total number of single cut vias = 101418 ( 39.3%)
#Up-Via Summary (total 258239):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       91518 ( 79.5%)     23626 ( 20.5%)     115144
#  Metal 2        8397 (  7.6%)    102525 ( 92.4%)     110922
#  Metal 3        1503 (  4.7%)     30670 ( 95.3%)      32173
#-----------------------------------------------------------
#               101418 ( 39.3%)    156821 ( 60.7%)     258239 
#
#detailRoute Statistics:
#Cpu time = 00:22:02
#Elapsed time = 00:22:02
#Increased memory = 49.45 (MB)
#Total memory = 1414.39 (MB)
#Peak memory = 1705.98 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:22:09
#Elapsed time = 00:22:09
#Increased memory = -62.02 (MB)
#Total memory = 1352.69 (MB)
#Peak memory = 1705.98 (MB)
#Number of warnings = 27
#Total number of warnings = 272
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 17:29:49 2025
#
**optDesign ... cpu = 0:22:56, real = 0:22:56, mem = 1598.1M, totSessionCpu=1:29:43 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=80932 and nets=29934 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/fullchip_18797_y6e0xS.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1598.1M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 1645.7M)
Extracted 20.0004% (CPU Time= 0:00:01.6  MEM= 1645.7M)
Extracted 30.0005% (CPU Time= 0:00:01.8  MEM= 1645.7M)
Extracted 40.0003% (CPU Time= 0:00:02.0  MEM= 1645.7M)
Extracted 50.0004% (CPU Time= 0:00:02.5  MEM= 1645.7M)
Extracted 60.0005% (CPU Time= 0:00:02.9  MEM= 1649.7M)
Extracted 70.0003% (CPU Time= 0:00:03.9  MEM= 1649.7M)
Extracted 80.0004% (CPU Time= 0:00:05.0  MEM= 1649.7M)
Extracted 90.0004% (CPU Time= 0:00:05.3  MEM= 1649.7M)
Extracted 100% (CPU Time= 0:00:06.2  MEM= 1649.7M)
Number of Extracted Resistors     : 679442
Number of Extracted Ground Cap.   : 665745
Number of Extracted Coupling Cap. : 1199772
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1637.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.3  Real Time: 0:00:08.0  MEM: 1637.660M)
**optDesign ... cpu = 0:23:04, real = 0:23:04, mem = 1596.1M, totSessionCpu=1:29:51 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 29934,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1698.68 CPU=0:00:11.9 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.AAE_Gg3tuP/.AAE_18797/waveform.data...
*** CDM Built up (cpu=0:00:14.1  real=0:00:14.0  mem= 1698.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29934,  4.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1674.72 CPU=0:00:02.8 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1674.7M) ***
*** Done Building Timing Graph (cpu=0:00:20.9 real=0:00:21.0 totSessionCpu=1:30:12 mem=1674.7M)
**optDesign ... cpu = 0:23:25, real = 0:23:25, mem = 1598.4M, totSessionCpu=1:30:12 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:23:27, real = 0:23:27, mem = 1598.4M, totSessionCpu=1:30:13 **
** Profile ** Start :  cpu=0:00:00.0, mem=1655.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1655.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=1655.6M
** Profile ** Total reports :  cpu=0:00:01.5, mem=1600.4M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1600.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  |  1.367  |
|           TNS (ns):| -0.479  | -0.479  |  0.000  |
|    Violating Paths:|   59    |   59    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.986%
       (99.401% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1600.4M
**optDesign ... cpu = 0:23:30, real = 0:23:30, mem = 1598.4M, totSessionCpu=1:30:17 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1591.4M, totSessionCpu=1:30:20 **
**INFO: DRVs not fixed with -incr option
Begin checking placement ... (start mem=1591.4M, init mem=1591.4M)
Overlapping with other instance:	56092
Orientation Violation:	40132
Placement Blockage Violation:	68
*info: Placed = 80932          (Fixed = 148)
*info: Unplaced = 0           
Placement Density:99.40%(266817/268425)
Finished checkPlace (cpu: total=0:00:01.1, vio checks=0:00:00.3; mem=1591.4M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27275

Instance distribution across the VT partitions:

 LVT : inst = 920 (3.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 920 (3.4%)

 HVT : inst = 26355 (96.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26355 (96.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=80932 and nets=29934 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/fullchip_18797_y6e0xS.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1581.4M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 1653.0M)
Extracted 20.0004% (CPU Time= 0:00:01.5  MEM= 1653.0M)
Extracted 30.0005% (CPU Time= 0:00:01.8  MEM= 1653.0M)
Extracted 40.0003% (CPU Time= 0:00:02.0  MEM= 1653.0M)
Extracted 50.0004% (CPU Time= 0:00:02.5  MEM= 1653.0M)
Extracted 60.0005% (CPU Time= 0:00:03.0  MEM= 1657.0M)
Extracted 70.0003% (CPU Time= 0:00:03.9  MEM= 1657.0M)
Extracted 80.0004% (CPU Time= 0:00:05.0  MEM= 1657.0M)
Extracted 90.0004% (CPU Time= 0:00:05.3  MEM= 1657.0M)
Extracted 100% (CPU Time= 0:00:06.2  MEM= 1657.0M)
Number of Extracted Resistors     : 679442
Number of Extracted Ground Cap.   : 665745
Number of Extracted Coupling Cap. : 1199772
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1637.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.3  Real Time: 0:00:08.0  MEM: 1636.984M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29934,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1695.7 CPU=0:00:11.4 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.AAE_Gg3tuP/.AAE_18797/waveform.data...
*** CDM Built up (cpu=0:00:12.4  real=0:00:13.0  mem= 1695.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29934,  4.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1671.74 CPU=0:00:02.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1671.7M) ***
*** Done Building Timing Graph (cpu=0:00:18.6 real=0:00:19.0 totSessionCpu=1:30:50 mem=1671.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1671.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1671.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1671.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1671.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  |  1.367  |
|           TNS (ns):| -0.479  | -0.479  |  0.000  |
|    Violating Paths:|   59    |   59    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.986%
       (99.401% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1671.7M
**optDesign ... cpu = 0:00:32, real = 0:00:31, mem = 1569.8M, totSessionCpu=1:30:52 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.022
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 149 clock nets excluded from IPO operation.
*info: 149 clock nets excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -0.479 Density 99.40
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.022|   -0.022|  -0.479|   -0.479|    99.40%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|   0.000|    0.002|   0.000|    0.000|    99.40%|   0:00:01.0| 1772.3M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1772.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=1772.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.40
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 6 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1772.3M) ***
*** Starting refinePlace (1:31:02 mem=1769.3M) ***
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1769.3MB
*** Finished refinePlace (1:31:02 mem=1769.3M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
GigaOpt: target slack met, skip TNS optimization
Default Rule : ""
Non Default Rules :
Worst Slack : 0.002 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: 0.0016
        slack threshold: 1.4216
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 722 (2.4%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.002 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: 0.0016
        slack threshold: 1.4216
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 722 (2.4%)
** Profile ** Start :  cpu=0:00:00.0, mem=1693.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1693.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1693.6M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1693.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  1.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.988%
       (99.403% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1693.6M
**optDesign ... cpu = 0:00:46, real = 0:00:45, mem = 1611.4M, totSessionCpu=1:31:06 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  8 17:31:13 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U464 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_23 at location ( 381.500 68.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_23 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U464 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN698_q_temp_479_ at location ( 381.100 68.310 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN698_q_temp_479_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[51] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[34] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[10] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET inst[9] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U464 connects to NET core_instance/mac_array_instance/q_temp[479] at location ( 381.900 68.500 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[479] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U464 connects to NET core_instance/mac_array_instance/q_temp[478] at location ( 382.100 68.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[478] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U415 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[1] at location ( 304.500 476.880 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U415 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n960 at location ( 303.300 476.700 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n960 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U415 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n30 at location ( 303.500 476.985 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n30 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U415 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n322 at location ( 304.750 476.850 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U415 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n322 at location ( 304.500 477.465 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U415 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n322 at location ( 303.900 477.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n322 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U415 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n560 at location ( 303.700 477.085 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n560 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U415 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n562 at location ( 304.300 477.215 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n562 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U464 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n485 at location ( 380.700 68.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n485 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U464 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n486 at location ( 381.500 68.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n486 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U567 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n1147 at location ( 302.600 179.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n1147 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29934 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_1 FILLER_3. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_129. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_245. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_1001. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10405. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10405. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_10006. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_8996. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_9189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_9601. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10009 FILLER_9189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1001 FILLER_1002. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_10212. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10424. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10015. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10016. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10016. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10018. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 37812 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#722/29815 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1363.77 (MB), peak = 1705.98 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 219.285 484.300 ) on M1 for NET core_instance/mac_array_instance/FE_PSN1412_q_temp_131_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 303.730 477.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 303.980 477.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n960. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 304.865 477.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 304.200 477.145 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n322. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 304.515 477.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n560. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 303.495 477.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n562. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 381.200 68.585 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 354.205 30.600 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n1042. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 381.900 68.500 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN698_q_temp_479_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 354.950 30.700 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN1411_DP_OP_38J7_122_4029_n1042. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 382.290 68.500 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n485. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 381.375 68.505 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n486. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 302.745 180.190 ) on M1 for NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_n1147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 218.715 484.300 ) on M1 for NET core_instance/mac_array_instance/q_temp[131]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 381.685 68.500 ) on M1 for NET core_instance/mac_array_instance/q_temp[478]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 380.905 68.505 ) on M1 for NET core_instance/mac_array_instance/q_temp[479]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#31 routed nets are extracted.
#    17 (0.06%) extracted nets are partially routed.
#29784 routed nets are imported.
#121 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 29936.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 17
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 17:31:18 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 17:31:20 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.22%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.94%
#
#  156 nets (0.52%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1364.82 (MB), peak = 1705.98 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.52 (MB), peak = 1705.98 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 121 (skipped).
#Total number of routable nets = 29815.
#Total number of nets in the design = 29936.
#
#17 routable nets have only global wires.
#29798 routable nets have only detail routed wires.
#156 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              17  
#-----------------------------
#        Total              17  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                156           29659  
#------------------------------------------------
#        Total                156           29659  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 156
#Total wire length = 756656 um.
#Total half perimeter of net bounding box = 583279 um.
#Total wire length on LAYER M1 = 2792 um.
#Total wire length on LAYER M2 = 219166 um.
#Total wire length on LAYER M3 = 335358 um.
#Total wire length on LAYER M4 = 199339 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 258239
#Total number of multi-cut vias = 156816 ( 60.7%)
#Total number of single cut vias = 101423 ( 39.3%)
#Up-Via Summary (total 258239):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       91518 ( 79.5%)     23625 ( 20.5%)     115143
#  Metal 2        8401 (  7.6%)    102522 ( 92.4%)     110923
#  Metal 3        1504 (  4.7%)     30669 ( 95.3%)      32173
#-----------------------------------------------------------
#               101423 ( 39.3%)    156816 ( 60.7%)     258239 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1383.54 (MB), peak = 1705.98 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.05 (MB), peak = 1705.98 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 156
#Total wire length = 756654 um.
#Total half perimeter of net bounding box = 583279 um.
#Total wire length on LAYER M1 = 2794 um.
#Total wire length on LAYER M2 = 219165 um.
#Total wire length on LAYER M3 = 335356 um.
#Total wire length on LAYER M4 = 199338 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 258239
#Total number of multi-cut vias = 156816 ( 60.7%)
#Total number of single cut vias = 101423 ( 39.3%)
#Up-Via Summary (total 258239):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       91518 ( 79.5%)     23625 ( 20.5%)     115143
#  Metal 2        8401 (  7.6%)    102522 ( 92.4%)     110923
#  Metal 3        1504 (  4.7%)     30669 ( 95.3%)      32173
#-----------------------------------------------------------
#               101423 ( 39.3%)    156816 ( 60.7%)     258239 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1415.97 (MB), peak = 1705.98 (MB)
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 52.74 (MB)
#Total memory = 1415.97 (MB)
#Peak memory = 1705.98 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.0% of the total area was rechecked for DRC, and 0.8% required routing.
#    number of violations = 12700
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1330      263     4134     1406      486      374      148     8141
#	M2         1349     1520      962       22       42        3      389     4287
#	M3           56       21      110        2        1        0       71      261
#	M4            2        0        8        0        0        0        1       11
#	Totals     2737     1804     5214     1430      529      377      609    12700
#7 out of 80934 instances need to be verified(marked ipoed).
#0.3% of the total area is being checked for drcs
#0.3% of the total area was checked
#    number of violations = 12720
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1332      263     4137     1407      486      375      148     8148
#	M2         1353     1525      962       22       42        3      390     4297
#	M3           56       21      110        2        1        0       74      264
#	M4            2        0        8        0        0        0        1       11
#	Totals     2743     1809     5217     1431      529      378      613    12720
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1411.26 (MB), peak = 1705.98 (MB)
#start 1st optimization iteration ...
#    completing 10% with 12812 violations
#    cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1516.70 (MB), peak = 1705.98 (MB)
#    completing 20% with 12818 violations
#    cpu time = 00:02:46, elapsed time = 00:02:46, memory = 1553.71 (MB), peak = 1705.98 (MB)
#    completing 30% with 12770 violations
#    cpu time = 00:04:50, elapsed time = 00:04:49, memory = 1625.09 (MB), peak = 1705.98 (MB)
#    completing 40% with 12702 violations
#    cpu time = 00:06:58, elapsed time = 00:06:58, memory = 1565.06 (MB), peak = 1705.98 (MB)
#    completing 50% with 12687 violations
#    cpu time = 00:10:10, elapsed time = 00:10:09, memory = 1558.57 (MB), peak = 1705.98 (MB)
#    completing 60% with 12672 violations
#    cpu time = 00:12:03, elapsed time = 00:12:02, memory = 1597.24 (MB), peak = 1705.98 (MB)
#    completing 70% with 12720 violations
#    cpu time = 00:14:10, elapsed time = 00:14:10, memory = 1588.43 (MB), peak = 1705.98 (MB)
#    completing 80% with 12719 violations
#    cpu time = 00:15:46, elapsed time = 00:15:46, memory = 1588.32 (MB), peak = 1705.98 (MB)
#    completing 90% with 12732 violations
#    cpu time = 00:17:03, elapsed time = 00:17:02, memory = 1616.22 (MB), peak = 1705.98 (MB)
#    completing 100% with 12770 violations
#    cpu time = 00:17:36, elapsed time = 00:17:36, memory = 1616.47 (MB), peak = 1705.98 (MB)
#    number of violations = 12770
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1309      317     4200     1404      489      350      143     8212
#	M2         1355     1586      920       21       31        3      397     4313
#	M3           42       27      102        1        0        0       62      234
#	M4            1        0        9        0        0        0        1       11
#	Totals     2707     1930     5231     1426      520      353      603    12770
#cpu time = 00:17:36, elapsed time = 00:17:36, memory = 1616.47 (MB), peak = 1705.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 156
#Total wire length = 756264 um.
#Total half perimeter of net bounding box = 583279 um.
#Total wire length on LAYER M1 = 2804 um.
#Total wire length on LAYER M2 = 219026 um.
#Total wire length on LAYER M3 = 335264 um.
#Total wire length on LAYER M4 = 199170 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 258385
#Total number of multi-cut vias = 142361 ( 55.1%)
#Total number of single cut vias = 116024 ( 44.9%)
#Up-Via Summary (total 258385):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       96557 ( 83.8%)     18601 ( 16.2%)     115158
#  Metal 2       14336 ( 12.9%)     96614 ( 87.1%)     110950
#  Metal 3        5131 ( 15.9%)     27146 ( 84.1%)      32277
#-----------------------------------------------------------
#               116024 ( 44.9%)    142361 ( 55.1%)     258385 
#
#Total number of DRC violations = 12770
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 8212
#Total number of violations on LAYER M2 = 4313
#Total number of violations on LAYER M3 = 234
#Total number of violations on LAYER M4 = 11
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:17:42
#Elapsed time = 00:17:41
#Increased memory = -4.35 (MB)
#Total memory = 1411.62 (MB)
#Peak memory = 1705.98 (MB)
#
#Start Post Route via swapping..
#42.75% of area are rerouted by ECO routing.
#    number of violations = 13010
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1347      324     4272     1419      497      367      151     8377
#	M2         1372     1627      929       21       31        3      401     4384
#	M3           42       27      103        1        0        0       65      238
#	M4            1        0        9        0        0        0        1       11
#	Totals     2762     1978     5313     1441      528      370      618    13010
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1412.59 (MB), peak = 1705.98 (MB)
#    number of violations = 12888
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1314      318     4218     1418      490      367      149     8274
#	M2         1374     1611      928       21       31        3      395     4363
#	M3           42       27      110        1        0        0       60      240
#	M4            1        0        9        0        0        0        1       11
#	Totals     2731     1956     5265     1440      521      370      605    12888
#cpu time = 00:01:18, elapsed time = 00:01:18, memory = 1415.39 (MB), peak = 1705.98 (MB)
#CELL_VIEW fullchip,init has 12888 DRC violations
#Total number of DRC violations = 12888
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 8274
#Total number of violations on LAYER M2 = 4363
#Total number of violations on LAYER M3 = 240
#Total number of violations on LAYER M4 = 11
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 156
#Total wire length = 756264 um.
#Total half perimeter of net bounding box = 583279 um.
#Total wire length on LAYER M1 = 2804 um.
#Total wire length on LAYER M2 = 219026 um.
#Total wire length on LAYER M3 = 335264 um.
#Total wire length on LAYER M4 = 199170 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 258385
#Total number of multi-cut vias = 157659 ( 61.0%)
#Total number of single cut vias = 100726 ( 39.0%)
#Up-Via Summary (total 258385):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       91505 ( 79.5%)     23653 ( 20.5%)     115158
#  Metal 2        7837 (  7.1%)    103113 ( 92.9%)     110950
#  Metal 3        1384 (  4.3%)     30893 ( 95.7%)      32277
#-----------------------------------------------------------
#               100726 ( 39.0%)    157659 ( 61.0%)     258385 
#
#detailRoute Statistics:
#Cpu time = 00:19:02
#Elapsed time = 00:19:01
#Increased memory = -1.54 (MB)
#Total memory = 1414.43 (MB)
#Peak memory = 1705.98 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:19:16
#Elapsed time = 00:19:16
#Increased memory = -61.64 (MB)
#Total memory = 1353.88 (MB)
#Peak memory = 1705.98 (MB)
#Number of warnings = 72
#Total number of warnings = 344
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 17:50:28 2025
#
**optDesign ... cpu = 0:20:02, real = 0:20:01, mem = 1595.5M, totSessionCpu=1:50:22 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=80934 and nets=29936 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/fullchip_18797_y6e0xS.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1595.5M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 1651.1M)
Extracted 20.0004% (CPU Time= 0:00:01.5  MEM= 1651.1M)
Extracted 30.0004% (CPU Time= 0:00:01.7  MEM= 1651.1M)
Extracted 40.0005% (CPU Time= 0:00:02.0  MEM= 1651.1M)
Extracted 50.0005% (CPU Time= 0:00:02.4  MEM= 1651.1M)
Extracted 60.0003% (CPU Time= 0:00:02.8  MEM= 1655.1M)
Extracted 70.0004% (CPU Time= 0:00:03.7  MEM= 1655.1M)
Extracted 80.0004% (CPU Time= 0:00:04.8  MEM= 1655.1M)
Extracted 90.0005% (CPU Time= 0:00:05.1  MEM= 1655.1M)
Extracted 100% (CPU Time= 0:00:06.0  MEM= 1655.1M)
Number of Extracted Resistors     : 678675
Number of Extracted Ground Cap.   : 664989
Number of Extracted Coupling Cap. : 1198116
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1635.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.0  Real Time: 0:00:08.0  MEM: 1635.121M)
**optDesign ... cpu = 0:20:10, real = 0:20:09, mem = 1592.5M, totSessionCpu=1:50:30 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 29936,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1687.61 CPU=0:00:11.4 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.AAE_Gg3tuP/.AAE_18797/waveform.data...
*** CDM Built up (cpu=0:00:13.4  real=0:00:14.0  mem= 1687.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29936,  4.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1663.66 CPU=0:00:02.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 1663.7M) ***
*** Done Building Timing Graph (cpu=0:00:19.3 real=0:00:19.0 totSessionCpu=1:50:50 mem=1663.7M)
**optDesign ... cpu = 0:20:30, real = 0:20:28, mem = 1596.9M, totSessionCpu=1:50:50 **
*** Timing NOT met, worst failing slack is -0.001
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 149 clock nets excluded from IPO operation.
*info: 149 clock nets excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 99.40
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.001|   -0.001|  -0.001|   -0.001|    99.40%|   0:00:00.0| 1796.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.001|   -0.001|  -0.001|   -0.001|    99.40%|   0:00:00.0| 1796.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1796.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=1796.9M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1796.9M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:20:35, real = 0:20:33, mem = 1658.1M, totSessionCpu=1:50:55 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1659.70M, totSessionCpu=1:50:56 .
**optDesign ... cpu = 0:20:36, real = 0:20:34, mem = 1659.7M, totSessionCpu=1:50:56 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1261.94MB/1261.94MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1262.27MB/1262.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1262.32MB/1262.32MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 17:51:02 (2025-Mar-09 01:51:02 GMT)
2025-Mar-08 17:51:02 (2025-Mar-09 01:51:02 GMT): 10%
2025-Mar-08 17:51:02 (2025-Mar-09 01:51:02 GMT): 20%
2025-Mar-08 17:51:02 (2025-Mar-09 01:51:02 GMT): 30%
2025-Mar-08 17:51:02 (2025-Mar-09 01:51:02 GMT): 40%
2025-Mar-08 17:51:02 (2025-Mar-09 01:51:02 GMT): 50%
2025-Mar-08 17:51:02 (2025-Mar-09 01:51:02 GMT): 60%
2025-Mar-08 17:51:02 (2025-Mar-09 01:51:02 GMT): 70%
2025-Mar-08 17:51:02 (2025-Mar-09 01:51:02 GMT): 80%
2025-Mar-08 17:51:02 (2025-Mar-09 01:51:02 GMT): 90%

Finished Levelizing
2025-Mar-08 17:51:02 (2025-Mar-09 01:51:02 GMT)

Starting Activity Propagation
2025-Mar-08 17:51:02 (2025-Mar-09 01:51:02 GMT)
2025-Mar-08 17:51:03 (2025-Mar-09 01:51:03 GMT): 10%
2025-Mar-08 17:51:03 (2025-Mar-09 01:51:03 GMT): 20%

Finished Activity Propagation
2025-Mar-08 17:51:03 (2025-Mar-09 01:51:03 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1263.27MB/1263.27MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 17:51:03 (2025-Mar-09 01:51:03 GMT)
 ... Calculating switching power
2025-Mar-08 17:51:04 (2025-Mar-09 01:51:04 GMT): 10%
2025-Mar-08 17:51:04 (2025-Mar-09 01:51:04 GMT): 20%
2025-Mar-08 17:51:04 (2025-Mar-09 01:51:04 GMT): 30%
2025-Mar-08 17:51:04 (2025-Mar-09 01:51:04 GMT): 40%
2025-Mar-08 17:51:04 (2025-Mar-09 01:51:04 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 17:51:05 (2025-Mar-09 01:51:05 GMT): 60%
2025-Mar-08 17:51:07 (2025-Mar-09 01:51:07 GMT): 70%
2025-Mar-08 17:51:07 (2025-Mar-09 01:51:07 GMT): 80%
2025-Mar-08 17:51:07 (2025-Mar-09 01:51:07 GMT): 90%

Finished Calculating power
2025-Mar-08 17:51:08 (2025-Mar-09 01:51:08 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1264.32MB/1264.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1264.32MB/1264.32MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1264.36MB/1264.36MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 17:51:08 (2025-Mar-09 01:51:08 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       27.89518049 	   71.1846%
Total Switching Power:       9.71093915 	   24.7809%
Total Leakage Power:         1.58099587 	    4.0345%
Total Power:                39.18711563
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.81      0.7839      0.4786       22.07       56.33
Macro                                  0           0      0.5983      0.5983       1.527
IO                                     0           0           0           0           0
Combinational                       6.06       5.482      0.4804       12.02       30.68
Clock (Combinational)              1.026       3.445     0.02358       4.495       11.47
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               27.9       9.711       1.581       39.19         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       27.9       9.711       1.581       39.19         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.026       3.445     0.02358       4.495       11.47
-----------------------------------------------------------------------------------------
Total                              1.026       3.445     0.02358       4.495       11.47
-----------------------------------------------------------------------------------------
Total leakage power = 1.581 mW
Cell usage statistics:  
Library tcbn65gpluswc , 80934 cells ( 100.000000%) , 1.581 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1265.57MB/1265.57MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:20:42, real = 0:20:41, mem = 1659.7M, totSessionCpu=1:51:02 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:20:43, real = 0:20:42, mem = 1659.7M, totSessionCpu=1:51:03 **
** Profile ** Start :  cpu=0:00:00.0, mem=1716.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1716.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1716.9M
** Profile ** Total reports :  cpu=0:00:01.4, mem=1659.7M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1659.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  1.365  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.988%
       (99.403% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1659.7M
**optDesign ... cpu = 0:20:46, real = 0:20:46, mem = 1657.7M, totSessionCpu=1:51:06 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 123016 markers are saved ...
... 12542 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=1657.7M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1628.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 297
  Overlap     : 703
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 86.2M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Mar  8 17:51:18 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (539.6000, 536.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 17:51:19 **** Processed 5000 nets.
**** 17:51:19 **** Processed 10000 nets.
**** 17:51:19 **** Processed 15000 nets.
**** 17:51:20 **** Processed 20000 nets.
**** 17:51:20 **** Processed 25000 nets.
Net VDD: has an unconnected terminal.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    1000 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1000 total info(s) created.
End Summary

End Time: Sat Mar  8 17:51:20 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.9  MEM: -0.914M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1527.86MB/1527.86MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1527.86MB/1527.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1527.86MB/1527.86MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 17:51:22 (2025-Mar-09 01:51:22 GMT)
2025-Mar-08 17:51:22 (2025-Mar-09 01:51:22 GMT): 10%
2025-Mar-08 17:51:22 (2025-Mar-09 01:51:22 GMT): 20%
2025-Mar-08 17:51:22 (2025-Mar-09 01:51:22 GMT): 30%
2025-Mar-08 17:51:22 (2025-Mar-09 01:51:22 GMT): 40%
2025-Mar-08 17:51:22 (2025-Mar-09 01:51:22 GMT): 50%
2025-Mar-08 17:51:22 (2025-Mar-09 01:51:22 GMT): 60%
2025-Mar-08 17:51:22 (2025-Mar-09 01:51:22 GMT): 70%
2025-Mar-08 17:51:22 (2025-Mar-09 01:51:22 GMT): 80%
2025-Mar-08 17:51:22 (2025-Mar-09 01:51:22 GMT): 90%

Finished Levelizing
2025-Mar-08 17:51:23 (2025-Mar-09 01:51:23 GMT)

Starting Activity Propagation
2025-Mar-08 17:51:23 (2025-Mar-09 01:51:23 GMT)
2025-Mar-08 17:51:23 (2025-Mar-09 01:51:23 GMT): 10%
2025-Mar-08 17:51:23 (2025-Mar-09 01:51:23 GMT): 20%

Finished Activity Propagation
2025-Mar-08 17:51:24 (2025-Mar-09 01:51:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1528.54MB/1528.54MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 17:51:24 (2025-Mar-09 01:51:24 GMT)
 ... Calculating switching power
2025-Mar-08 17:51:24 (2025-Mar-09 01:51:24 GMT): 10%
2025-Mar-08 17:51:24 (2025-Mar-09 01:51:24 GMT): 20%
2025-Mar-08 17:51:24 (2025-Mar-09 01:51:24 GMT): 30%
2025-Mar-08 17:51:24 (2025-Mar-09 01:51:24 GMT): 40%
2025-Mar-08 17:51:24 (2025-Mar-09 01:51:24 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 17:51:25 (2025-Mar-09 01:51:25 GMT): 60%
2025-Mar-08 17:51:27 (2025-Mar-09 01:51:27 GMT): 70%
2025-Mar-08 17:51:27 (2025-Mar-09 01:51:27 GMT): 80%
2025-Mar-08 17:51:28 (2025-Mar-09 01:51:28 GMT): 90%

Finished Calculating power
2025-Mar-08 17:51:28 (2025-Mar-09 01:51:28 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1528.83MB/1528.83MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1528.83MB/1528.83MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:06, mem(process/total)=1528.83MB/1528.83MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       27.89518049 	   71.1846%
Total Switching Power:       9.71093915 	   24.7809%
Total Leakage Power:         1.58099587 	    4.0345%
Total Power:                39.18711563
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1529.60MB/1529.60MB)


Output file is fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut fullchip.gds2
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          80934

Ports/Pins                           240
    metal layer M2                    55
    metal layer M3                   174
    metal layer M4                    11

Nets                              419968
    metal layer M1                  5878
    metal layer M2                216091
    metal layer M3                151179
    metal layer M4                 46820

    Via Instances                 257569

Special Nets                         906
    metal layer M1                   867
    metal layer M2                     3
    metal layer M4                    36

    Via Instances                  16790

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               29848
    metal layer M1                  1849
    metal layer M2                 23387
    metal layer M3                  4159
    metal layer M4                   453


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract -stripePin -PGPinLayers 4 -extractBlockPGPinLayers 4 fullchip.lef -specifyTopLayer 4
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Sat Mar  8 17:51:30 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Sat Mar  8 17:51:31 2025 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.mmmcy2WaaX/modes/CON/CON.sdc' ...
Current (total cpu=1:51:24, real=1:51:49, peak res=1369.2M, current mem=1526.8M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=948.3M, current mem=1536.6M)
Current (total cpu=1:51:24, real=1:51:49, peak res=1369.2M, current mem=1536.6M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 29936,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1653.71 CPU=0:00:10.9 REAL=0:00:11.0)
Save waveform /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.AAE_MbR6Wx/.AAE_18797/waveform.data...
*** CDM Built up (cpu=0:00:13.0  real=0:00:13.0  mem= 1653.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 29936,  4.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1621.71 CPU=0:00:04.5 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 1621.7M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =   11.3 sec
TAMODEL Memory Usage  =   17.5 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 29936,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1671.26 CPU=0:00:11.1 REAL=0:00:11.0)
Save waveform /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.AAE_MbR6Wx/.AAE_18797/waveform.data...
*** CDM Built up (cpu=0:00:12.4  real=0:00:13.0  mem= 1671.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 29936,  4.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1639.25 CPU=0:00:04.5 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 1639.3M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.mmmcySP0ne/modes/CON/CON.sdc' ...
Current (total cpu=1:52:16, real=1:52:42, peak res=1369.2M, current mem=1509.0M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=954.1M, current mem=1518.8M)
Current (total cpu=1:52:16, real=1:52:42, peak res=1369.2M, current mem=1518.8M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=80934 and nets=29936 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/fullchip_18797_y6e0xS.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1547.4M)
Extracted 10.0003% (CPU Time= 0:00:01.1  MEM= 1627.0M)
Extracted 20.0004% (CPU Time= 0:00:01.4  MEM= 1627.0M)
Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1627.0M)
Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1627.0M)
Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 1627.0M)
Extracted 60.0003% (CPU Time= 0:00:02.4  MEM= 1631.0M)
Extracted 70.0004% (CPU Time= 0:00:03.1  MEM= 1631.0M)
Extracted 80.0004% (CPU Time= 0:00:04.1  MEM= 1631.0M)
Extracted 90.0005% (CPU Time= 0:00:04.4  MEM= 1631.0M)
Extracted 100% (CPU Time= 0:00:05.1  MEM= 1631.0M)
Number of Extracted Resistors     : 678675
Number of Extracted Ground Cap.   : 664989
Number of Extracted Coupling Cap. : 1197408
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1615.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.1  Real Time: 0:00:07.0  MEM: 1614.973M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 29936,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1680.27 CPU=0:00:09.9 REAL=0:00:10.0)
Save waveform /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.AAE_KZALrj/.AAE_18797/waveform.data...
*** CDM Built up (cpu=0:00:19.3  real=0:00:20.0  mem= 1680.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 29936,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1648.26 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1648.3M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =   11.5 sec
TAMODEL Memory Usage  =    9.5 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 29936,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1689.8 CPU=0:00:09.6 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_18797_ieng6-ece-13.ucsd.edu_zhbian_DYPNHa/.AAE_KZALrj/.AAE_18797/waveform.data...
*** CDM Built up (cpu=0:00:11.0  real=0:00:11.0  mem= 1689.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 29936,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1657.8 CPU=0:00:00.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1657.8M) ***

*** Memory Usage v#1 (Current mem = 1741.668M, initial mem = 149.258M) ***
*** Message Summary: 1726 warning(s), 34 error(s)

--- Ending "Innovus" (totcpu=2:03:30, real=3:14:45, mem=1741.7M) ---
