-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Wed Mar 27 13:00:24 2024
-- Host        : epics-X9DAi running 64-bit Ubuntu 22.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_axi_mxfe_tx_dma_0_sim_netlist.vhdl
-- Design      : system_axi_mxfe_tx_dma_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvc1902-vsva2197-2MP-e-S
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mem_asym is
  port (
    dest_beat : out STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    dest_valid : in STD_LOGIC;
    dest_fifo_ready : in STD_LOGIC;
    dest_fifo_valid : in STD_LOGIC;
    m_src_axi_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    src_fifo_valid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mem_asym;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mem_asym is
  signal \^dest_beat\ : STD_LOGIC;
  signal NLW_m_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_m_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_m_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_m_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_m_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_m_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_m_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_3_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_3_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_3_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_3_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_3_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_m_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_m_ram_reg_bram_4_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_4_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_4_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_4_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_4_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_4_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_4_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_m_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_m_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_5_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_5_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_5_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_5_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_5_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_m_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_m_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_bram_6_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_6_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_6_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_6_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_6_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_m_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_m_ram_reg_bram_7_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_m_ram_reg_bram_7_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_m_ram_reg_bram_7_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_ram_reg_bram_7_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_ram_reg_bram_7_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_m_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_m_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of m_ram_reg_bram_0 : label is "yes";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of m_ram_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of m_ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m_ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of m_ram_reg_bram_0 : label is 262144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of m_ram_reg_bram_0 : label is "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of m_ram_reg_bram_0 : label is "RAM_SDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of m_ram_reg_bram_0 : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of m_ram_reg_bram_0 : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of m_ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of m_ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of m_ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of m_ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of m_ram_reg_bram_0 : label is 17;
  attribute KEEP_HIERARCHY of m_ram_reg_bram_1 : label is "yes";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of m_ram_reg_bram_1 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of m_ram_reg_bram_1 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of m_ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of m_ram_reg_bram_1 : label is 262144;
  attribute RTL_RAM_NAME of m_ram_reg_bram_1 : label is "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1";
  attribute RTL_RAM_TYPE of m_ram_reg_bram_1 : label is "RAM_SDP";
  attribute XILINX_LEGACY_PRIM of m_ram_reg_bram_1 : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of m_ram_reg_bram_1 : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]";
  attribute ram_addr_begin of m_ram_reg_bram_1 : label is 0;
  attribute ram_addr_end of m_ram_reg_bram_1 : label is 2047;
  attribute ram_offset of m_ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of m_ram_reg_bram_1 : label is 18;
  attribute ram_slice_end of m_ram_reg_bram_1 : label is 35;
  attribute KEEP_HIERARCHY of m_ram_reg_bram_2 : label is "yes";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of m_ram_reg_bram_2 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of m_ram_reg_bram_2 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of m_ram_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of m_ram_reg_bram_2 : label is 262144;
  attribute RTL_RAM_NAME of m_ram_reg_bram_2 : label is "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_2";
  attribute RTL_RAM_TYPE of m_ram_reg_bram_2 : label is "RAM_SDP";
  attribute XILINX_LEGACY_PRIM of m_ram_reg_bram_2 : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of m_ram_reg_bram_2 : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]";
  attribute ram_addr_begin of m_ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of m_ram_reg_bram_2 : label is 2047;
  attribute ram_offset of m_ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of m_ram_reg_bram_2 : label is 36;
  attribute ram_slice_end of m_ram_reg_bram_2 : label is 53;
  attribute KEEP_HIERARCHY of m_ram_reg_bram_3 : label is "yes";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of m_ram_reg_bram_3 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of m_ram_reg_bram_3 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of m_ram_reg_bram_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of m_ram_reg_bram_3 : label is 262144;
  attribute RTL_RAM_NAME of m_ram_reg_bram_3 : label is "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_3";
  attribute RTL_RAM_TYPE of m_ram_reg_bram_3 : label is "RAM_SDP";
  attribute XILINX_LEGACY_PRIM of m_ram_reg_bram_3 : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of m_ram_reg_bram_3 : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]";
  attribute ram_addr_begin of m_ram_reg_bram_3 : label is 0;
  attribute ram_addr_end of m_ram_reg_bram_3 : label is 2047;
  attribute ram_offset of m_ram_reg_bram_3 : label is 0;
  attribute ram_slice_begin of m_ram_reg_bram_3 : label is 54;
  attribute ram_slice_end of m_ram_reg_bram_3 : label is 71;
  attribute KEEP_HIERARCHY of m_ram_reg_bram_4 : label is "yes";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of m_ram_reg_bram_4 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of m_ram_reg_bram_4 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of m_ram_reg_bram_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of m_ram_reg_bram_4 : label is 262144;
  attribute RTL_RAM_NAME of m_ram_reg_bram_4 : label is "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_4";
  attribute RTL_RAM_TYPE of m_ram_reg_bram_4 : label is "RAM_SDP";
  attribute XILINX_LEGACY_PRIM of m_ram_reg_bram_4 : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of m_ram_reg_bram_4 : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]";
  attribute ram_addr_begin of m_ram_reg_bram_4 : label is 0;
  attribute ram_addr_end of m_ram_reg_bram_4 : label is 2047;
  attribute ram_offset of m_ram_reg_bram_4 : label is 0;
  attribute ram_slice_begin of m_ram_reg_bram_4 : label is 72;
  attribute ram_slice_end of m_ram_reg_bram_4 : label is 89;
  attribute KEEP_HIERARCHY of m_ram_reg_bram_5 : label is "yes";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of m_ram_reg_bram_5 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of m_ram_reg_bram_5 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of m_ram_reg_bram_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of m_ram_reg_bram_5 : label is 262144;
  attribute RTL_RAM_NAME of m_ram_reg_bram_5 : label is "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_5";
  attribute RTL_RAM_TYPE of m_ram_reg_bram_5 : label is "RAM_SDP";
  attribute XILINX_LEGACY_PRIM of m_ram_reg_bram_5 : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of m_ram_reg_bram_5 : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]";
  attribute ram_addr_begin of m_ram_reg_bram_5 : label is 0;
  attribute ram_addr_end of m_ram_reg_bram_5 : label is 2047;
  attribute ram_offset of m_ram_reg_bram_5 : label is 0;
  attribute ram_slice_begin of m_ram_reg_bram_5 : label is 90;
  attribute ram_slice_end of m_ram_reg_bram_5 : label is 107;
  attribute KEEP_HIERARCHY of m_ram_reg_bram_6 : label is "yes";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of m_ram_reg_bram_6 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of m_ram_reg_bram_6 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of m_ram_reg_bram_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of m_ram_reg_bram_6 : label is 262144;
  attribute RTL_RAM_NAME of m_ram_reg_bram_6 : label is "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_6";
  attribute RTL_RAM_TYPE of m_ram_reg_bram_6 : label is "RAM_SDP";
  attribute XILINX_LEGACY_PRIM of m_ram_reg_bram_6 : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of m_ram_reg_bram_6 : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]";
  attribute ram_addr_begin of m_ram_reg_bram_6 : label is 0;
  attribute ram_addr_end of m_ram_reg_bram_6 : label is 2047;
  attribute ram_offset of m_ram_reg_bram_6 : label is 0;
  attribute ram_slice_begin of m_ram_reg_bram_6 : label is 108;
  attribute ram_slice_end of m_ram_reg_bram_6 : label is 125;
  attribute KEEP_HIERARCHY of m_ram_reg_bram_7 : label is "yes";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of m_ram_reg_bram_7 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of m_ram_reg_bram_7 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of m_ram_reg_bram_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of m_ram_reg_bram_7 : label is 262144;
  attribute RTL_RAM_NAME of m_ram_reg_bram_7 : label is "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_7";
  attribute RTL_RAM_TYPE of m_ram_reg_bram_7 : label is "RAM_SDP";
  attribute XILINX_LEGACY_PRIM of m_ram_reg_bram_7 : label is "RAMB18E5";
  attribute XILINX_TRANSFORM_PINMAP of m_ram_reg_bram_7 : label is "WEA[0]:WEA[3],WEA[2],WEA[1] WEBWE[0]:WEBWE[3],WEBWE[2],WEBWE[1]";
  attribute ram_addr_begin of m_ram_reg_bram_7 : label is 0;
  attribute ram_addr_end of m_ram_reg_bram_7 : label is 2047;
  attribute ram_offset of m_ram_reg_bram_7 : label is 0;
  attribute ram_slice_begin of m_ram_reg_bram_7 : label is 126;
  attribute ram_slice_end of m_ram_reg_bram_7 : label is 127;
begin
  dest_beat <= \^dest_beat\;
m_ram_reg_bram_0: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDRL(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRL(0) => '1',
      ADDRARDADDRU(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRU(0) => '1',
      ADDRBWRADDRL(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRL(0) => '1',
      ADDRBWRADDRU(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRU(0) => '1',
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => NLW_m_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_m_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_m_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_m_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => NLW_m_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_m_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLKL => m_src_axi_aclk,
      CLKARDCLKU => m_src_axi_aclk,
      CLKBWRCLKL => m_axis_aclk,
      CLKBWRCLKU => m_axis_aclk,
      DBITERR => NLW_m_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => dina(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_m_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_m_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => doutb(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_m_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_m_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => doutb(17 downto 16),
      ECCPIPECEL => '1',
      ENARDENL => '1',
      ENARDENU => '1',
      ENBWRENL => \^dest_beat\,
      ENBWRENU => \^dest_beat\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => '0',
      RSTRAMARSTRAMU => '0',
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => NLW_m_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => src_fifo_valid,
      WEAL(2) => src_fifo_valid,
      WEAL(1) => src_fifo_valid,
      WEAL(0) => src_fifo_valid,
      WEAU(3) => src_fifo_valid,
      WEAU(2) => src_fifo_valid,
      WEAU(1) => src_fifo_valid,
      WEAU(0) => src_fifo_valid,
      WEBWEL(3 downto 0) => B"0000",
      WEBWEU(3 downto 0) => B"0000",
      WE_IND_PARITY => '1'
    );
m_ram_reg_bram_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => dest_valid,
      I1 => dest_fifo_ready,
      I2 => dest_fifo_valid,
      O => \^dest_beat\
    );
m_ram_reg_bram_1: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDRL(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRL(0) => '1',
      ADDRARDADDRU(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRU(0) => '1',
      ADDRBWRADDRL(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRL(0) => '1',
      ADDRBWRADDRU(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRU(0) => '1',
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => NLW_m_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_m_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_m_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_m_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => NLW_m_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_m_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLKL => m_src_axi_aclk,
      CLKARDCLKU => m_src_axi_aclk,
      CLKBWRCLKL => m_axis_aclk,
      CLKBWRCLKU => m_axis_aclk,
      DBITERR => NLW_m_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(33 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => dina(35 downto 34),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_m_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_m_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => doutb(33 downto 18),
      DOUTPADOUTP(3 downto 0) => NLW_m_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_m_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => doutb(35 downto 34),
      ECCPIPECEL => '1',
      ENARDENL => '1',
      ENARDENU => '1',
      ENBWRENL => \^dest_beat\,
      ENBWRENU => \^dest_beat\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => '0',
      RSTRAMARSTRAMU => '0',
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => NLW_m_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => src_fifo_valid,
      WEAL(2) => src_fifo_valid,
      WEAL(1) => src_fifo_valid,
      WEAL(0) => src_fifo_valid,
      WEAU(3) => src_fifo_valid,
      WEAU(2) => src_fifo_valid,
      WEAU(1) => src_fifo_valid,
      WEAU(0) => src_fifo_valid,
      WEBWEL(3 downto 0) => B"0000",
      WEBWEU(3 downto 0) => B"0000",
      WE_IND_PARITY => '1'
    );
m_ram_reg_bram_2: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDRL(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRL(0) => '1',
      ADDRARDADDRU(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRU(0) => '1',
      ADDRBWRADDRL(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRL(0) => '1',
      ADDRBWRADDRU(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRU(0) => '1',
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => NLW_m_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_m_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_m_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_m_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => NLW_m_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_m_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLKL => m_src_axi_aclk,
      CLKARDCLKU => m_src_axi_aclk,
      CLKBWRCLKL => m_axis_aclk,
      CLKBWRCLKU => m_axis_aclk,
      DBITERR => NLW_m_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(51 downto 36),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => dina(53 downto 52),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_m_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_m_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => doutb(51 downto 36),
      DOUTPADOUTP(3 downto 0) => NLW_m_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_m_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => doutb(53 downto 52),
      ECCPIPECEL => '1',
      ENARDENL => '1',
      ENARDENU => '1',
      ENBWRENL => \^dest_beat\,
      ENBWRENU => \^dest_beat\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => '0',
      RSTRAMARSTRAMU => '0',
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => NLW_m_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => src_fifo_valid,
      WEAL(2) => src_fifo_valid,
      WEAL(1) => src_fifo_valid,
      WEAL(0) => src_fifo_valid,
      WEAU(3) => src_fifo_valid,
      WEAU(2) => src_fifo_valid,
      WEAU(1) => src_fifo_valid,
      WEAU(0) => src_fifo_valid,
      WEBWEL(3 downto 0) => B"0000",
      WEBWEU(3 downto 0) => B"0000",
      WE_IND_PARITY => '1'
    );
m_ram_reg_bram_3: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDRL(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRL(0) => '1',
      ADDRARDADDRU(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRU(0) => '1',
      ADDRBWRADDRL(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRL(0) => '1',
      ADDRBWRADDRU(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRU(0) => '1',
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => NLW_m_ram_reg_bram_3_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_m_ram_reg_bram_3_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_m_ram_reg_bram_3_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_m_ram_reg_bram_3_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => NLW_m_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_m_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLKL => m_src_axi_aclk,
      CLKARDCLKU => m_src_axi_aclk,
      CLKBWRCLKL => m_axis_aclk,
      CLKBWRCLKU => m_axis_aclk,
      DBITERR => NLW_m_ram_reg_bram_3_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(69 downto 54),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => dina(71 downto 70),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_m_ram_reg_bram_3_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_m_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => doutb(69 downto 54),
      DOUTPADOUTP(3 downto 0) => NLW_m_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_m_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => doutb(71 downto 70),
      ECCPIPECEL => '1',
      ENARDENL => '1',
      ENARDENU => '1',
      ENBWRENL => \^dest_beat\,
      ENBWRENU => \^dest_beat\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => '0',
      RSTRAMARSTRAMU => '0',
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => NLW_m_ram_reg_bram_3_SBITERR_UNCONNECTED,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => src_fifo_valid,
      WEAL(2) => src_fifo_valid,
      WEAL(1) => src_fifo_valid,
      WEAL(0) => src_fifo_valid,
      WEAU(3) => src_fifo_valid,
      WEAU(2) => src_fifo_valid,
      WEAU(1) => src_fifo_valid,
      WEAU(0) => src_fifo_valid,
      WEBWEL(3 downto 0) => B"0000",
      WEBWEU(3 downto 0) => B"0000",
      WE_IND_PARITY => '1'
    );
m_ram_reg_bram_4: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDRL(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRL(0) => '1',
      ADDRARDADDRU(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRU(0) => '1',
      ADDRBWRADDRL(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRL(0) => '1',
      ADDRBWRADDRU(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRU(0) => '1',
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => NLW_m_ram_reg_bram_4_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_m_ram_reg_bram_4_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_m_ram_reg_bram_4_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_m_ram_reg_bram_4_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => NLW_m_ram_reg_bram_4_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_m_ram_reg_bram_4_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLKL => m_src_axi_aclk,
      CLKARDCLKU => m_src_axi_aclk,
      CLKBWRCLKL => m_axis_aclk,
      CLKBWRCLKU => m_axis_aclk,
      DBITERR => NLW_m_ram_reg_bram_4_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(87 downto 72),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => dina(89 downto 88),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_m_ram_reg_bram_4_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_m_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => doutb(87 downto 72),
      DOUTPADOUTP(3 downto 0) => NLW_m_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_m_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => doutb(89 downto 88),
      ECCPIPECEL => '1',
      ENARDENL => '1',
      ENARDENU => '1',
      ENBWRENL => \^dest_beat\,
      ENBWRENU => \^dest_beat\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => '0',
      RSTRAMARSTRAMU => '0',
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => NLW_m_ram_reg_bram_4_SBITERR_UNCONNECTED,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => src_fifo_valid,
      WEAL(2) => src_fifo_valid,
      WEAL(1) => src_fifo_valid,
      WEAL(0) => src_fifo_valid,
      WEAU(3) => src_fifo_valid,
      WEAU(2) => src_fifo_valid,
      WEAU(1) => src_fifo_valid,
      WEAU(0) => src_fifo_valid,
      WEBWEL(3 downto 0) => B"0000",
      WEBWEU(3 downto 0) => B"0000",
      WE_IND_PARITY => '1'
    );
m_ram_reg_bram_5: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDRL(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRL(0) => '1',
      ADDRARDADDRU(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRU(0) => '1',
      ADDRBWRADDRL(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRL(0) => '1',
      ADDRBWRADDRU(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRU(0) => '1',
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => NLW_m_ram_reg_bram_5_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_m_ram_reg_bram_5_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_m_ram_reg_bram_5_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_m_ram_reg_bram_5_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => NLW_m_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_m_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLKL => m_src_axi_aclk,
      CLKARDCLKU => m_src_axi_aclk,
      CLKBWRCLKL => m_axis_aclk,
      CLKBWRCLKU => m_axis_aclk,
      DBITERR => NLW_m_ram_reg_bram_5_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(105 downto 90),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => dina(107 downto 106),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_m_ram_reg_bram_5_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_m_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => doutb(105 downto 90),
      DOUTPADOUTP(3 downto 0) => NLW_m_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_m_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => doutb(107 downto 106),
      ECCPIPECEL => '1',
      ENARDENL => '1',
      ENARDENU => '1',
      ENBWRENL => \^dest_beat\,
      ENBWRENU => \^dest_beat\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => '0',
      RSTRAMARSTRAMU => '0',
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => NLW_m_ram_reg_bram_5_SBITERR_UNCONNECTED,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => src_fifo_valid,
      WEAL(2) => src_fifo_valid,
      WEAL(1) => src_fifo_valid,
      WEAL(0) => src_fifo_valid,
      WEAU(3) => src_fifo_valid,
      WEAU(2) => src_fifo_valid,
      WEAU(1) => src_fifo_valid,
      WEAU(0) => src_fifo_valid,
      WEBWEL(3 downto 0) => B"0000",
      WEBWEU(3 downto 0) => B"0000",
      WE_IND_PARITY => '1'
    );
m_ram_reg_bram_6: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDRL(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRL(0) => '1',
      ADDRARDADDRU(11 downto 1) => ADDRARDADDR(10 downto 0),
      ADDRARDADDRU(0) => '1',
      ADDRBWRADDRL(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRL(0) => '1',
      ADDRBWRADDRU(11 downto 1) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDRU(0) => '1',
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => NLW_m_ram_reg_bram_6_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_m_ram_reg_bram_6_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_m_ram_reg_bram_6_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_m_ram_reg_bram_6_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => NLW_m_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_m_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLKL => m_src_axi_aclk,
      CLKARDCLKU => m_src_axi_aclk,
      CLKBWRCLKL => m_axis_aclk,
      CLKBWRCLKU => m_axis_aclk,
      DBITERR => NLW_m_ram_reg_bram_6_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(123 downto 108),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => dina(125 downto 124),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_m_ram_reg_bram_6_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_m_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => doutb(123 downto 108),
      DOUTPADOUTP(3 downto 0) => NLW_m_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_m_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => doutb(125 downto 124),
      ECCPIPECEL => '1',
      ENARDENL => '1',
      ENARDENU => '1',
      ENBWRENL => \^dest_beat\,
      ENBWRENU => \^dest_beat\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => '0',
      RSTRAMARSTRAMU => '0',
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => NLW_m_ram_reg_bram_6_SBITERR_UNCONNECTED,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => src_fifo_valid,
      WEAL(2) => src_fifo_valid,
      WEAL(1) => src_fifo_valid,
      WEAL(0) => src_fifo_valid,
      WEAU(3) => src_fifo_valid,
      WEAU(2) => src_fifo_valid,
      WEAU(1) => src_fifo_valid,
      WEAU(0) => src_fifo_valid,
      WEBWEL(3 downto 0) => B"0000",
      WEBWEU(3 downto 0) => B"0000",
      WE_IND_PARITY => '1'
    );
m_ram_reg_bram_7: unisim.vcomponents.RAMB18E5_INT
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      ARST_A => '0',
      ARST_B => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_m_ram_reg_bram_7_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_m_ram_reg_bram_7_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_m_ram_reg_bram_7_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_m_ram_reg_bram_7_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => m_src_axi_aclk,
      CLKBWRCLK => m_axis_aclk,
      DINADIN(15 downto 2) => B"00000000000000",
      DINADIN(1 downto 0) => dina(127 downto 126),
      DINBDIN(15 downto 0) => B"0000000000000011",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_m_ram_reg_bram_7_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 2) => NLW_m_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED(15 downto 2),
      DOUTBDOUT(1 downto 0) => doutb(127 downto 126),
      DOUTPADOUTP(1 downto 0) => NLW_m_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_m_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => \^dest_beat\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(3) => src_fifo_valid,
      WEA(2) => src_fifo_valid,
      WEA(1) => src_fifo_valid,
      WEA(0) => src_fifo_valid,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_generator is
  port (
    addr_valid_reg_0 : out STD_LOGIC;
    \id_reg[3]_0\ : out STD_LOGIC;
    \id_reg[2]_0\ : out STD_LOGIC;
    \id_reg[1]_0\ : out STD_LOGIC;
    \id_reg[0]_0\ : out STD_LOGIC;
    m_src_axi_araddr : out STD_LOGIC_VECTOR ( 26 downto 0 );
    bl_ready_ag : out STD_LOGIC;
    req_ready_reg_0 : out STD_LOGIC;
    enabled_reg_0 : out STD_LOGIC;
    m_src_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_src_axi_aclk : in STD_LOGIC;
    req_ready_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_address_eot : in STD_LOGIC;
    m_src_axi_arready : in STD_LOGIC;
    src_enable : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    enabled_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 34 downto 0 );
    enabled : in STD_LOGIC;
    src_dest_ready_hs : in STD_LOGIC;
    bl_ready_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_generator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_generator is
  signal addr_valid_d1 : STD_LOGIC;
  signal addr_valid_i_1_n_0 : STD_LOGIC;
  signal addr_valid_i_2_n_0 : STD_LOGIC;
  signal addr_valid_i_3_n_0 : STD_LOGIC;
  signal addr_valid_i_4_n_0 : STD_LOGIC;
  signal \^addr_valid_reg_0\ : STD_LOGIC;
  signal \address[0]_i_1_n_0\ : STD_LOGIC;
  signal \address[1]_i_1_n_0\ : STD_LOGIC;
  signal \address[26]_i_1_n_0\ : STD_LOGIC;
  signal \address[2]_i_1_n_0\ : STD_LOGIC;
  signal \address[3]_i_1_n_0\ : STD_LOGIC;
  signal \address[4]_i_1_n_0\ : STD_LOGIC;
  signal \address[5]_i_1_n_0\ : STD_LOGIC;
  signal \address[6]_i_1_n_0\ : STD_LOGIC;
  signal address_enabled : STD_LOGIC;
  signal \address_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \address_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \address_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \address_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \address_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \address_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \address_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \address_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \address_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \address_reg[25]_i_2_n_1\ : STD_LOGIC;
  signal \address_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \address_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \address_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \address_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \address_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \address_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \address_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \address_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \address_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \^bl_ready_ag\ : STD_LOGIC;
  signal bl_ready_i_1_n_0 : STD_LOGIC;
  signal \enabled_i_1__0_n_0\ : STD_LOGIC;
  signal enabled_i_2_n_0 : STD_LOGIC;
  signal enabled_i_3_n_0 : STD_LOGIC;
  signal id0 : STD_LOGIC;
  signal \id[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \id[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \^id_reg[0]_0\ : STD_LOGIC;
  signal \^id_reg[1]_0\ : STD_LOGIC;
  signal \^id_reg[2]_0\ : STD_LOGIC;
  signal \^id_reg[3]_0\ : STD_LOGIC;
  signal inc_id1_return : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal last : STD_LOGIC;
  signal last_burst_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal length : STD_LOGIC;
  signal \length[7]_i_2_n_0\ : STD_LOGIC;
  signal \^m_src_axi_araddr\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \req_ready_i_1__0_n_0\ : STD_LOGIC;
  signal \^req_ready_reg_0\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_COUTF_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_COUTH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_CYE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_CYF_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_CYG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_CYH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_GEE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_GEF_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_GEG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_GEH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_PROPE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_PROPF_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_PROPG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_address_reg[25]_i_2_PROPH_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of addr_valid_i_2 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of addr_valid_i_4 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \address[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \address[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \address[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \address[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \address[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \address[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \address[6]_i_1\ : label is "soft_lutpair140";
  attribute KEEP : string;
  attribute KEEP of \address_reg[25]_i_2\ : label is "yes";
  attribute SOFT_HLUTNM of \enabled_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \enabled_i_1__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of enabled_i_2 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of enabled_i_3 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \id[0]_i_1__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \id[2]_i_1__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \id[3]_i_2__1\ : label is "soft_lutpair133";
begin
  addr_valid_reg_0 <= \^addr_valid_reg_0\;
  bl_ready_ag <= \^bl_ready_ag\;
  \id_reg[0]_0\ <= \^id_reg[0]_0\;
  \id_reg[1]_0\ <= \^id_reg[1]_0\;
  \id_reg[2]_0\ <= \^id_reg[2]_0\;
  \id_reg[3]_0\ <= \^id_reg[3]_0\;
  m_src_axi_araddr(26 downto 0) <= \^m_src_axi_araddr\(26 downto 0);
  req_ready_reg_0 <= \^req_ready_reg_0\;
addr_valid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \^addr_valid_reg_0\,
      Q => addr_valid_d1,
      R => '0'
    );
addr_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDD0F00"
    )
        port map (
      I0 => m_src_axi_arready,
      I1 => \^req_ready_reg_0\,
      I2 => addr_valid_i_2_n_0,
      I3 => addr_valid_i_3_n_0,
      I4 => \^addr_valid_reg_0\,
      I5 => req_ready_reg_1(0),
      O => addr_valid_i_1_n_0
    );
addr_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^req_ready_reg_0\,
      I1 => src_address_eot,
      I2 => \^bl_ready_ag\,
      O => addr_valid_i_2_n_0
    );
addr_valid_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => src_enable,
      I1 => addr_valid_i_4_n_0,
      I2 => \^id_reg[3]_0\,
      I3 => Q(3),
      I4 => \^id_reg[2]_0\,
      I5 => Q(2),
      O => addr_valid_i_3_n_0
    );
addr_valid_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => \^id_reg[0]_0\,
      I2 => Q(1),
      I3 => \^id_reg[1]_0\,
      O => addr_valid_i_4_n_0
    );
addr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => addr_valid_i_1_n_0,
      Q => \^addr_valid_reg_0\,
      R => '0'
    );
\address[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(8),
      I1 => \^req_ready_reg_0\,
      I2 => \^m_src_axi_araddr\(0),
      O => \address[0]_i_1_n_0\
    );
\address[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(9),
      I1 => \^req_ready_reg_0\,
      I2 => \^m_src_axi_araddr\(1),
      O => \address[1]_i_1_n_0\
    );
\address[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^req_ready_reg_0\,
      I1 => m_src_axi_arready,
      I2 => \^addr_valid_reg_0\,
      O => \address[26]_i_1_n_0\
    );
\address[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(10),
      I1 => \^req_ready_reg_0\,
      I2 => \^m_src_axi_araddr\(2),
      O => \address[2]_i_1_n_0\
    );
\address[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(11),
      I1 => \^req_ready_reg_0\,
      I2 => \^m_src_axi_araddr\(3),
      O => \address[3]_i_1_n_0\
    );
\address[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(12),
      I1 => \^req_ready_reg_0\,
      I2 => \^m_src_axi_araddr\(4),
      O => \address[4]_i_1_n_0\
    );
\address[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(13),
      I1 => \^req_ready_reg_0\,
      I2 => \^m_src_axi_araddr\(5),
      O => \address[5]_i_1_n_0\
    );
\address[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(14),
      I1 => \^req_ready_reg_0\,
      I2 => \^m_src_axi_araddr\(6),
      O => \address[6]_i_1_n_0\
    );
\address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address[0]_i_1_n_0\,
      Q => \^m_src_axi_araddr\(0),
      R => '0'
    );
\address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[10]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(10),
      R => '0'
    );
\address_reg[10]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[10]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(10),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(18),
      I4 => \address_reg[9]_i_1_n_2\,
      O51 => \address_reg[10]_i_1_n_1\,
      O52 => \address_reg[10]_i_1_n_2\,
      PROP => \address_reg[10]_i_1_n_3\
    );
\address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[11]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(11),
      R => '0'
    );
\address_reg[11]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[11]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(11),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(19),
      I4 => \address_reg[15]_i_2_n_1\,
      O51 => \address_reg[11]_i_1_n_1\,
      O52 => \address_reg[11]_i_1_n_2\,
      PROP => \address_reg[11]_i_1_n_3\
    );
\address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[12]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(12),
      R => '0'
    );
\address_reg[12]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[12]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(12),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(20),
      I4 => \address_reg[11]_i_1_n_2\,
      O51 => \address_reg[12]_i_1_n_1\,
      O52 => \address_reg[12]_i_1_n_2\,
      PROP => \address_reg[12]_i_1_n_3\
    );
\address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[13]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(13),
      R => '0'
    );
\address_reg[13]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[13]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(13),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(21),
      I4 => \address_reg[15]_i_2_n_2\,
      O51 => \address_reg[13]_i_1_n_1\,
      O52 => \address_reg[13]_i_1_n_2\,
      PROP => \address_reg[13]_i_1_n_3\
    );
\address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[14]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(14),
      R => '0'
    );
\address_reg[14]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[14]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(14),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(22),
      I4 => \address_reg[13]_i_1_n_2\,
      O51 => \address_reg[14]_i_1_n_1\,
      O52 => \address_reg[14]_i_1_n_2\,
      PROP => \address_reg[14]_i_1_n_3\
    );
\address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[15]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(15),
      R => '0'
    );
\address_reg[15]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[15]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(15),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(23),
      I4 => \address_reg[15]_i_2_n_3\,
      O51 => \address_reg[15]_i_1_n_1\,
      O52 => \address_reg[15]_i_1_n_2\,
      PROP => \address_reg[15]_i_1_n_3\
    );
\address_reg[15]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => '0',
      COUTB => \address_reg[15]_i_2_n_0\,
      COUTD => \address_reg[15]_i_2_n_1\,
      COUTF => \address_reg[15]_i_2_n_2\,
      COUTH => \address_reg[15]_i_2_n_3\,
      CYA => \address_reg[7]_i_1_n_2\,
      CYB => \address_reg[8]_i_1_n_2\,
      CYC => \address_reg[9]_i_1_n_2\,
      CYD => \address_reg[10]_i_1_n_2\,
      CYE => \address_reg[11]_i_1_n_2\,
      CYF => \address_reg[12]_i_1_n_2\,
      CYG => \address_reg[13]_i_1_n_2\,
      CYH => \address_reg[14]_i_1_n_2\,
      GEA => \address_reg[7]_i_1_n_0\,
      GEB => \address_reg[8]_i_1_n_0\,
      GEC => \address_reg[9]_i_1_n_0\,
      GED => \address_reg[10]_i_1_n_0\,
      GEE => \address_reg[11]_i_1_n_0\,
      GEF => \address_reg[12]_i_1_n_0\,
      GEG => \address_reg[13]_i_1_n_0\,
      GEH => \address_reg[14]_i_1_n_0\,
      PROPA => \address_reg[7]_i_1_n_3\,
      PROPB => \address_reg[8]_i_1_n_3\,
      PROPC => \address_reg[9]_i_1_n_3\,
      PROPD => \address_reg[10]_i_1_n_3\,
      PROPE => \address_reg[11]_i_1_n_3\,
      PROPF => \address_reg[12]_i_1_n_3\,
      PROPG => \address_reg[13]_i_1_n_3\,
      PROPH => \address_reg[14]_i_1_n_3\
    );
\address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[16]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(16),
      R => '0'
    );
\address_reg[16]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[16]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(16),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(24),
      I4 => \address_reg[15]_i_1_n_2\,
      O51 => \address_reg[16]_i_1_n_1\,
      O52 => \address_reg[16]_i_1_n_2\,
      PROP => \address_reg[16]_i_1_n_3\
    );
\address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[17]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(17),
      R => '0'
    );
\address_reg[17]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[17]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(17),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(25),
      I4 => \address_reg[23]_i_2_n_0\,
      O51 => \address_reg[17]_i_1_n_1\,
      O52 => \address_reg[17]_i_1_n_2\,
      PROP => \address_reg[17]_i_1_n_3\
    );
\address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[18]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(18),
      R => '0'
    );
\address_reg[18]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[18]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(18),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(26),
      I4 => \address_reg[17]_i_1_n_2\,
      O51 => \address_reg[18]_i_1_n_1\,
      O52 => \address_reg[18]_i_1_n_2\,
      PROP => \address_reg[18]_i_1_n_3\
    );
\address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[19]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(19),
      R => '0'
    );
\address_reg[19]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[19]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(19),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(27),
      I4 => \address_reg[23]_i_2_n_1\,
      O51 => \address_reg[19]_i_1_n_1\,
      O52 => \address_reg[19]_i_1_n_2\,
      PROP => \address_reg[19]_i_1_n_3\
    );
\address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address[1]_i_1_n_0\,
      Q => \^m_src_axi_araddr\(1),
      R => '0'
    );
\address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[20]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(20),
      R => '0'
    );
\address_reg[20]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[20]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(20),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(28),
      I4 => \address_reg[19]_i_1_n_2\,
      O51 => \address_reg[20]_i_1_n_1\,
      O52 => \address_reg[20]_i_1_n_2\,
      PROP => \address_reg[20]_i_1_n_3\
    );
\address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[21]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(21),
      R => '0'
    );
\address_reg[21]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[21]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(21),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(29),
      I4 => \address_reg[23]_i_2_n_2\,
      O51 => \address_reg[21]_i_1_n_1\,
      O52 => \address_reg[21]_i_1_n_2\,
      PROP => \address_reg[21]_i_1_n_3\
    );
\address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[22]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(22),
      R => '0'
    );
\address_reg[22]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[22]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(22),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(30),
      I4 => \address_reg[21]_i_1_n_2\,
      O51 => \address_reg[22]_i_1_n_1\,
      O52 => \address_reg[22]_i_1_n_2\,
      PROP => \address_reg[22]_i_1_n_3\
    );
\address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[23]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(23),
      R => '0'
    );
\address_reg[23]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[23]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(23),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(31),
      I4 => \address_reg[23]_i_2_n_3\,
      O51 => \address_reg[23]_i_1_n_1\,
      O52 => \address_reg[23]_i_1_n_2\,
      PROP => \address_reg[23]_i_1_n_3\
    );
\address_reg[23]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \address_reg[15]_i_2_n_3\,
      COUTB => \address_reg[23]_i_2_n_0\,
      COUTD => \address_reg[23]_i_2_n_1\,
      COUTF => \address_reg[23]_i_2_n_2\,
      COUTH => \address_reg[23]_i_2_n_3\,
      CYA => \address_reg[15]_i_1_n_2\,
      CYB => \address_reg[16]_i_1_n_2\,
      CYC => \address_reg[17]_i_1_n_2\,
      CYD => \address_reg[18]_i_1_n_2\,
      CYE => \address_reg[19]_i_1_n_2\,
      CYF => \address_reg[20]_i_1_n_2\,
      CYG => \address_reg[21]_i_1_n_2\,
      CYH => \address_reg[22]_i_1_n_2\,
      GEA => \address_reg[15]_i_1_n_0\,
      GEB => \address_reg[16]_i_1_n_0\,
      GEC => \address_reg[17]_i_1_n_0\,
      GED => \address_reg[18]_i_1_n_0\,
      GEE => \address_reg[19]_i_1_n_0\,
      GEF => \address_reg[20]_i_1_n_0\,
      GEG => \address_reg[21]_i_1_n_0\,
      GEH => \address_reg[22]_i_1_n_0\,
      PROPA => \address_reg[15]_i_1_n_3\,
      PROPB => \address_reg[16]_i_1_n_3\,
      PROPC => \address_reg[17]_i_1_n_3\,
      PROPD => \address_reg[18]_i_1_n_3\,
      PROPE => \address_reg[19]_i_1_n_3\,
      PROPF => \address_reg[20]_i_1_n_3\,
      PROPG => \address_reg[21]_i_1_n_3\,
      PROPH => \address_reg[22]_i_1_n_3\
    );
\address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[24]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(24),
      R => '0'
    );
\address_reg[24]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[24]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(24),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(32),
      I4 => \address_reg[23]_i_1_n_2\,
      O51 => \address_reg[24]_i_1_n_1\,
      O52 => \address_reg[24]_i_1_n_2\,
      PROP => \address_reg[24]_i_1_n_3\
    );
\address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[25]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(25),
      R => '0'
    );
\address_reg[25]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[25]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(25),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(33),
      I4 => \address_reg[25]_i_2_n_0\,
      O51 => \address_reg[25]_i_1_n_1\,
      O52 => \address_reg[25]_i_1_n_2\,
      PROP => \address_reg[25]_i_1_n_3\
    );
\address_reg[25]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "FALSE",
      LOOKH => "FALSE"
    )
        port map (
      CIN => \address_reg[23]_i_2_n_3\,
      COUTB => \address_reg[25]_i_2_n_0\,
      COUTD => \address_reg[25]_i_2_n_1\,
      COUTF => \NLW_address_reg[25]_i_2_COUTF_UNCONNECTED\,
      COUTH => \NLW_address_reg[25]_i_2_COUTH_UNCONNECTED\,
      CYA => \address_reg[23]_i_1_n_2\,
      CYB => \address_reg[24]_i_1_n_2\,
      CYC => \address_reg[25]_i_1_n_2\,
      CYD => \address_reg[26]_i_2_n_2\,
      CYE => \NLW_address_reg[25]_i_2_CYE_UNCONNECTED\,
      CYF => \NLW_address_reg[25]_i_2_CYF_UNCONNECTED\,
      CYG => \NLW_address_reg[25]_i_2_CYG_UNCONNECTED\,
      CYH => \NLW_address_reg[25]_i_2_CYH_UNCONNECTED\,
      GEA => \address_reg[23]_i_1_n_0\,
      GEB => \address_reg[24]_i_1_n_0\,
      GEC => \address_reg[25]_i_1_n_0\,
      GED => \address_reg[26]_i_2_n_0\,
      GEE => \NLW_address_reg[25]_i_2_GEE_UNCONNECTED\,
      GEF => \NLW_address_reg[25]_i_2_GEF_UNCONNECTED\,
      GEG => \NLW_address_reg[25]_i_2_GEG_UNCONNECTED\,
      GEH => \NLW_address_reg[25]_i_2_GEH_UNCONNECTED\,
      PROPA => \address_reg[23]_i_1_n_3\,
      PROPB => \address_reg[24]_i_1_n_3\,
      PROPC => \address_reg[25]_i_1_n_3\,
      PROPD => \address_reg[26]_i_2_n_3\,
      PROPE => \NLW_address_reg[25]_i_2_PROPE_UNCONNECTED\,
      PROPF => \NLW_address_reg[25]_i_2_PROPF_UNCONNECTED\,
      PROPG => \NLW_address_reg[25]_i_2_PROPG_UNCONNECTED\,
      PROPH => \NLW_address_reg[25]_i_2_PROPH_UNCONNECTED\
    );
\address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[26]_i_2_n_1\,
      Q => \^m_src_axi_araddr\(26),
      R => '0'
    );
\address_reg[26]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"CFC0CFC0303FCFC0"
    )
        port map (
      GE => \address_reg[26]_i_2_n_0\,
      I0 => '1',
      I1 => \out\(34),
      I2 => \^req_ready_reg_0\,
      I3 => \^m_src_axi_araddr\(26),
      I4 => \address_reg[25]_i_1_n_2\,
      O51 => \address_reg[26]_i_2_n_1\,
      O52 => \address_reg[26]_i_2_n_2\,
      PROP => \address_reg[26]_i_2_n_3\
    );
\address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address[2]_i_1_n_0\,
      Q => \^m_src_axi_araddr\(2),
      R => '0'
    );
\address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address[3]_i_1_n_0\,
      Q => \^m_src_axi_araddr\(3),
      R => '0'
    );
\address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address[4]_i_1_n_0\,
      Q => \^m_src_axi_araddr\(4),
      R => '0'
    );
\address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address[5]_i_1_n_0\,
      Q => \^m_src_axi_araddr\(5),
      R => '0'
    );
\address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address[6]_i_1_n_0\,
      Q => \^m_src_axi_araddr\(6),
      R => '0'
    );
\address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[7]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(7),
      R => '0'
    );
\address_reg[7]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[7]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(7),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(15),
      I4 => '0',
      O51 => \address_reg[7]_i_1_n_1\,
      O52 => \address_reg[7]_i_1_n_2\,
      PROP => \address_reg[7]_i_1_n_3\
    );
\address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[8]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(8),
      R => '0'
    );
\address_reg[8]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \address_reg[8]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(8),
      I2 => \out\(16),
      I3 => \^req_ready_reg_0\,
      I4 => \address_reg[7]_i_1_n_2\,
      O51 => \address_reg[8]_i_1_n_1\,
      O52 => \address_reg[8]_i_1_n_2\,
      PROP => \address_reg[8]_i_1_n_3\
    );
\address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \address[26]_i_1_n_0\,
      D => \address_reg[9]_i_1_n_1\,
      Q => \^m_src_axi_araddr\(9),
      R => '0'
    );
\address_reg[9]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FC0C000003F3FC0C"
    )
        port map (
      GE => \address_reg[9]_i_1_n_0\,
      I0 => '1',
      I1 => \^m_src_axi_araddr\(9),
      I2 => \^req_ready_reg_0\,
      I3 => \out\(17),
      I4 => \address_reg[15]_i_2_n_0\,
      O51 => \address_reg[9]_i_1_n_1\,
      O52 => \address_reg[9]_i_1_n_2\,
      PROP => \address_reg[9]_i_1_n_3\
    );
bl_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0B0B0B0B0B0"
    )
        port map (
      I0 => bl_ready_reg_0,
      I1 => src_dest_ready_hs,
      I2 => \^bl_ready_ag\,
      I3 => \^addr_valid_reg_0\,
      I4 => src_address_eot,
      I5 => addr_valid_i_3_n_0,
      O => bl_ready_i_1_n_0
    );
bl_ready_reg: unisim.vcomponents.FDSE
     port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => bl_ready_i_1_n_0,
      Q => \^bl_ready_ag\,
      S => req_ready_reg_1(0)
    );
\enabled_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => src_enable,
      I1 => \^addr_valid_reg_0\,
      I2 => address_enabled,
      O => \enabled_i_1__0_n_0\
    );
\enabled_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => address_enabled,
      I1 => enabled_i_2_n_0,
      I2 => enabled_i_3_n_0,
      I3 => enabled,
      O => enabled_reg_0
    );
enabled_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => enabled_reg_1(3),
      I1 => \^id_reg[3]_0\,
      I2 => enabled_reg_1(0),
      I3 => \^id_reg[0]_0\,
      O => enabled_i_2_n_0
    );
enabled_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => enabled_reg_1(2),
      I1 => \^id_reg[2]_0\,
      I2 => enabled_reg_1(1),
      I3 => \^id_reg[1]_0\,
      O => enabled_i_3_n_0
    );
enabled_reg: unisim.vcomponents.FDRE
     port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \enabled_i_1__0_n_0\,
      Q => address_enabled,
      R => req_ready_reg_1(0)
    );
\id[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^id_reg[1]_0\,
      I1 => \^id_reg[2]_0\,
      I2 => \^id_reg[3]_0\,
      O => \id[0]_i_1__2_n_0\
    );
\id[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \^id_reg[1]_0\,
      I1 => \^id_reg[2]_0\,
      I2 => \^id_reg[3]_0\,
      I3 => \^id_reg[0]_0\,
      O => inc_id1_return(1)
    );
\id[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC4E"
    )
        port map (
      I0 => \^id_reg[1]_0\,
      I1 => \^id_reg[2]_0\,
      I2 => \^id_reg[3]_0\,
      I3 => \^id_reg[0]_0\,
      O => inc_id1_return(2)
    );
\id[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addr_valid_reg_0\,
      I1 => addr_valid_d1,
      O => id0
    );
\id[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E4"
    )
        port map (
      I0 => \^id_reg[1]_0\,
      I1 => \^id_reg[2]_0\,
      I2 => \^id_reg[3]_0\,
      I3 => \^id_reg[0]_0\,
      O => \id[3]_i_2__1_n_0\
    );
\id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_src_axi_aclk,
      CE => id0,
      D => \id[0]_i_1__2_n_0\,
      Q => \^id_reg[0]_0\,
      R => req_ready_reg_1(0)
    );
\id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_src_axi_aclk,
      CE => id0,
      D => inc_id1_return(1),
      Q => \^id_reg[1]_0\,
      R => req_ready_reg_1(0)
    );
\id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_src_axi_aclk,
      CE => id0,
      D => inc_id1_return(2),
      Q => \^id_reg[2]_0\,
      R => req_ready_reg_1(0)
    );
\id_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_src_axi_aclk,
      CE => id0,
      D => \id[3]_i_2__1_n_0\,
      Q => \^id_reg[3]_0\,
      R => req_ready_reg_1(0)
    );
\last_burst_len_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => E(0),
      D => \out\(0),
      Q => last_burst_len(0),
      R => '0'
    );
\last_burst_len_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => E(0),
      D => \out\(1),
      Q => last_burst_len(1),
      R => '0'
    );
\last_burst_len_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => E(0),
      D => \out\(2),
      Q => last_burst_len(2),
      R => '0'
    );
\last_burst_len_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => E(0),
      D => \out\(3),
      Q => last_burst_len(3),
      R => '0'
    );
\last_burst_len_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => E(0),
      D => \out\(4),
      Q => last_burst_len(4),
      R => '0'
    );
\last_burst_len_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => E(0),
      D => \out\(5),
      Q => last_burst_len(5),
      R => '0'
    );
\last_burst_len_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => E(0),
      D => \out\(6),
      Q => last_burst_len(6),
      R => '0'
    );
\last_burst_len_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => E(0),
      D => \out\(7),
      Q => last_burst_len(7),
      R => '0'
    );
last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \length[7]_i_2_n_0\,
      D => src_address_eot,
      Q => last,
      R => '0'
    );
\length[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^addr_valid_reg_0\,
      I1 => src_address_eot,
      O => length
    );
\length[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^addr_valid_reg_0\,
      O => \length[7]_i_2_n_0\
    );
\length_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \length[7]_i_2_n_0\,
      D => last_burst_len(0),
      Q => m_src_axi_arlen(0),
      S => length
    );
\length_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \length[7]_i_2_n_0\,
      D => last_burst_len(1),
      Q => m_src_axi_arlen(1),
      S => length
    );
\length_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \length[7]_i_2_n_0\,
      D => last_burst_len(2),
      Q => m_src_axi_arlen(2),
      S => length
    );
\length_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \length[7]_i_2_n_0\,
      D => last_burst_len(3),
      Q => m_src_axi_arlen(3),
      S => length
    );
\length_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \length[7]_i_2_n_0\,
      D => last_burst_len(4),
      Q => m_src_axi_arlen(4),
      S => length
    );
\length_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \length[7]_i_2_n_0\,
      D => last_burst_len(5),
      Q => m_src_axi_arlen(5),
      S => length
    );
\length_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \length[7]_i_2_n_0\,
      D => last_burst_len(6),
      Q => m_src_axi_arlen(6),
      S => length
    );
\length_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => \length[7]_i_2_n_0\,
      D => last_burst_len(7),
      Q => m_src_axi_arlen(7),
      S => length
    );
\req_ready_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA00EAAAAA00AA"
    )
        port map (
      I0 => \^req_ready_reg_0\,
      I1 => m_src_axi_arready,
      I2 => \^addr_valid_reg_0\,
      I3 => src_dest_ready_hs,
      I4 => bl_ready_reg_0,
      I5 => last,
      O => \req_ready_i_1__0_n_0\
    );
req_ready_reg: unisim.vcomponents.FDSE
     port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \req_ready_i_1__0_n_0\,
      Q => \^req_ready_reg_0\,
      S => req_ready_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice is
  port (
    src_fifo_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_fifo_last : out STD_LOGIC;
    src_last_beat : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 127 downto 0 );
    fwd_valid_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_src_axi_rvalid : in STD_LOGIC;
    m_src_axi_aclk : in STD_LOGIC;
    m_src_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_src_axi_rlast : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice is
  signal \^src_fifo_last\ : STD_LOGIC;
  signal \^src_fifo_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of burst_len_mem_reg_0_7_0_8_i_1 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \src_beat_counter[7]_i_1\ : label is "soft_lutpair146";
begin
  src_fifo_last <= \^src_fifo_last\;
  src_fifo_valid <= \^src_fifo_valid\;
burst_len_mem_reg_0_7_0_8_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^src_fifo_valid\,
      I1 => \^src_fifo_last\,
      O => src_last_beat
    );
\fwd_data_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(94),
      Q => dina(94),
      R => '0'
    );
\fwd_data_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(95),
      Q => dina(95),
      R => '0'
    );
\fwd_data_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(96),
      Q => dina(96),
      R => '0'
    );
\fwd_data_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(97),
      Q => dina(97),
      R => '0'
    );
\fwd_data_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(98),
      Q => dina(98),
      R => '0'
    );
\fwd_data_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(99),
      Q => dina(99),
      R => '0'
    );
\fwd_data_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(100),
      Q => dina(100),
      R => '0'
    );
\fwd_data_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(101),
      Q => dina(101),
      R => '0'
    );
\fwd_data_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(102),
      Q => dina(102),
      R => '0'
    );
\fwd_data_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(103),
      Q => dina(103),
      R => '0'
    );
\fwd_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(4),
      Q => dina(4),
      R => '0'
    );
\fwd_data_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(104),
      Q => dina(104),
      R => '0'
    );
\fwd_data_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(105),
      Q => dina(105),
      R => '0'
    );
\fwd_data_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(106),
      Q => dina(106),
      R => '0'
    );
\fwd_data_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(107),
      Q => dina(107),
      R => '0'
    );
\fwd_data_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(108),
      Q => dina(108),
      R => '0'
    );
\fwd_data_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(109),
      Q => dina(109),
      R => '0'
    );
\fwd_data_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(110),
      Q => dina(110),
      R => '0'
    );
\fwd_data_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(111),
      Q => dina(111),
      R => '0'
    );
\fwd_data_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(112),
      Q => dina(112),
      R => '0'
    );
\fwd_data_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(113),
      Q => dina(113),
      R => '0'
    );
\fwd_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(5),
      Q => dina(5),
      R => '0'
    );
\fwd_data_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(114),
      Q => dina(114),
      R => '0'
    );
\fwd_data_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(115),
      Q => dina(115),
      R => '0'
    );
\fwd_data_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(116),
      Q => dina(116),
      R => '0'
    );
\fwd_data_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(117),
      Q => dina(117),
      R => '0'
    );
\fwd_data_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(118),
      Q => dina(118),
      R => '0'
    );
\fwd_data_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(119),
      Q => dina(119),
      R => '0'
    );
\fwd_data_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(120),
      Q => dina(120),
      R => '0'
    );
\fwd_data_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(121),
      Q => dina(121),
      R => '0'
    );
\fwd_data_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(122),
      Q => dina(122),
      R => '0'
    );
\fwd_data_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(123),
      Q => dina(123),
      R => '0'
    );
\fwd_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(6),
      Q => dina(6),
      R => '0'
    );
\fwd_data_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(124),
      Q => dina(124),
      R => '0'
    );
\fwd_data_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(125),
      Q => dina(125),
      R => '0'
    );
\fwd_data_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(126),
      Q => dina(126),
      R => '0'
    );
\fwd_data_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(127),
      Q => dina(127),
      R => '0'
    );
\fwd_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(7),
      Q => dina(7),
      R => '0'
    );
\fwd_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(8),
      Q => dina(8),
      R => '0'
    );
\fwd_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(9),
      Q => dina(9),
      R => '0'
    );
\fwd_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(10),
      Q => dina(10),
      R => '0'
    );
\fwd_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(11),
      Q => dina(11),
      R => '0'
    );
\fwd_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(12),
      Q => dina(12),
      R => '0'
    );
\fwd_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(13),
      Q => dina(13),
      R => '0'
    );
\fwd_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rlast,
      Q => \^src_fifo_last\,
      R => '0'
    );
\fwd_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(14),
      Q => dina(14),
      R => '0'
    );
\fwd_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(15),
      Q => dina(15),
      R => '0'
    );
\fwd_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(16),
      Q => dina(16),
      R => '0'
    );
\fwd_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(17),
      Q => dina(17),
      R => '0'
    );
\fwd_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(18),
      Q => dina(18),
      R => '0'
    );
\fwd_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(19),
      Q => dina(19),
      R => '0'
    );
\fwd_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(20),
      Q => dina(20),
      R => '0'
    );
\fwd_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(21),
      Q => dina(21),
      R => '0'
    );
\fwd_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(22),
      Q => dina(22),
      R => '0'
    );
\fwd_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(23),
      Q => dina(23),
      R => '0'
    );
\fwd_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(24),
      Q => dina(24),
      R => '0'
    );
\fwd_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(25),
      Q => dina(25),
      R => '0'
    );
\fwd_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(26),
      Q => dina(26),
      R => '0'
    );
\fwd_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(27),
      Q => dina(27),
      R => '0'
    );
\fwd_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(28),
      Q => dina(28),
      R => '0'
    );
\fwd_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(29),
      Q => dina(29),
      R => '0'
    );
\fwd_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(30),
      Q => dina(30),
      R => '0'
    );
\fwd_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(31),
      Q => dina(31),
      R => '0'
    );
\fwd_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(32),
      Q => dina(32),
      R => '0'
    );
\fwd_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(33),
      Q => dina(33),
      R => '0'
    );
\fwd_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(34),
      Q => dina(34),
      R => '0'
    );
\fwd_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(35),
      Q => dina(35),
      R => '0'
    );
\fwd_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(36),
      Q => dina(36),
      R => '0'
    );
\fwd_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(37),
      Q => dina(37),
      R => '0'
    );
\fwd_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(38),
      Q => dina(38),
      R => '0'
    );
\fwd_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(39),
      Q => dina(39),
      R => '0'
    );
\fwd_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(40),
      Q => dina(40),
      R => '0'
    );
\fwd_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(41),
      Q => dina(41),
      R => '0'
    );
\fwd_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(42),
      Q => dina(42),
      R => '0'
    );
\fwd_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(43),
      Q => dina(43),
      R => '0'
    );
\fwd_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(44),
      Q => dina(44),
      R => '0'
    );
\fwd_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(45),
      Q => dina(45),
      R => '0'
    );
\fwd_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(46),
      Q => dina(46),
      R => '0'
    );
\fwd_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(47),
      Q => dina(47),
      R => '0'
    );
\fwd_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(48),
      Q => dina(48),
      R => '0'
    );
\fwd_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(49),
      Q => dina(49),
      R => '0'
    );
\fwd_data_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(50),
      Q => dina(50),
      R => '0'
    );
\fwd_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(51),
      Q => dina(51),
      R => '0'
    );
\fwd_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(52),
      Q => dina(52),
      R => '0'
    );
\fwd_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(53),
      Q => dina(53),
      R => '0'
    );
\fwd_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(54),
      Q => dina(54),
      R => '0'
    );
\fwd_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(55),
      Q => dina(55),
      R => '0'
    );
\fwd_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(56),
      Q => dina(56),
      R => '0'
    );
\fwd_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(57),
      Q => dina(57),
      R => '0'
    );
\fwd_data_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(58),
      Q => dina(58),
      R => '0'
    );
\fwd_data_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(59),
      Q => dina(59),
      R => '0'
    );
\fwd_data_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(60),
      Q => dina(60),
      R => '0'
    );
\fwd_data_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(61),
      Q => dina(61),
      R => '0'
    );
\fwd_data_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(62),
      Q => dina(62),
      R => '0'
    );
\fwd_data_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(63),
      Q => dina(63),
      R => '0'
    );
\fwd_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(0),
      Q => dina(0),
      R => '0'
    );
\fwd_data_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(64),
      Q => dina(64),
      R => '0'
    );
\fwd_data_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(65),
      Q => dina(65),
      R => '0'
    );
\fwd_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(66),
      Q => dina(66),
      R => '0'
    );
\fwd_data_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(67),
      Q => dina(67),
      R => '0'
    );
\fwd_data_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(68),
      Q => dina(68),
      R => '0'
    );
\fwd_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(69),
      Q => dina(69),
      R => '0'
    );
\fwd_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(70),
      Q => dina(70),
      R => '0'
    );
\fwd_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(71),
      Q => dina(71),
      R => '0'
    );
\fwd_data_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(72),
      Q => dina(72),
      R => '0'
    );
\fwd_data_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(73),
      Q => dina(73),
      R => '0'
    );
\fwd_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(1),
      Q => dina(1),
      R => '0'
    );
\fwd_data_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(74),
      Q => dina(74),
      R => '0'
    );
\fwd_data_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(75),
      Q => dina(75),
      R => '0'
    );
\fwd_data_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(76),
      Q => dina(76),
      R => '0'
    );
\fwd_data_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(77),
      Q => dina(77),
      R => '0'
    );
\fwd_data_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(78),
      Q => dina(78),
      R => '0'
    );
\fwd_data_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(79),
      Q => dina(79),
      R => '0'
    );
\fwd_data_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(80),
      Q => dina(80),
      R => '0'
    );
\fwd_data_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(81),
      Q => dina(81),
      R => '0'
    );
\fwd_data_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(82),
      Q => dina(82),
      R => '0'
    );
\fwd_data_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(83),
      Q => dina(83),
      R => '0'
    );
\fwd_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(2),
      Q => dina(2),
      R => '0'
    );
\fwd_data_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(84),
      Q => dina(84),
      R => '0'
    );
\fwd_data_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(85),
      Q => dina(85),
      R => '0'
    );
\fwd_data_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(86),
      Q => dina(86),
      R => '0'
    );
\fwd_data_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(87),
      Q => dina(87),
      R => '0'
    );
\fwd_data_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(88),
      Q => dina(88),
      R => '0'
    );
\fwd_data_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(89),
      Q => dina(89),
      R => '0'
    );
\fwd_data_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(90),
      Q => dina(90),
      R => '0'
    );
\fwd_data_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(91),
      Q => dina(91),
      R => '0'
    );
\fwd_data_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(92),
      Q => dina(92),
      R => '0'
    );
\fwd_data_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(93),
      Q => dina(93),
      R => '0'
    );
\fwd_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rdata(3),
      Q => dina(3),
      R => '0'
    );
fwd_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => m_src_axi_rvalid,
      Q => \^src_fifo_valid\,
      R => fwd_valid_reg_0(0)
    );
\src_beat_counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => fwd_valid_reg_0(0),
      I1 => \^src_fifo_valid\,
      I2 => \^src_fifo_last\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice__parameterized0\ is
  port (
    dest_valid : out STD_LOGIC;
    dest_fifo_ready : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 128 downto 0 );
    fwd_valid_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    m_axis_ready : in STD_LOGIC;
    fwd_valid_reg_1 : in STD_LOGIC;
    dest_mem_data_last : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 127 downto 0 );
    dest_fifo_valid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice__parameterized0\ : entity is "axi_register_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 128 downto 0 );
  signal bwd_data : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal bwd_data_s : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal bwd_ready_i_1_n_0 : STD_LOGIC;
  signal \^dest_fifo_ready\ : STD_LOGIC;
  signal \^dest_valid\ : STD_LOGIC;
  signal fwd_valid_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fwd_data[100]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \fwd_data[101]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \fwd_data[102]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \fwd_data[103]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \fwd_data[104]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \fwd_data[105]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \fwd_data[106]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \fwd_data[107]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \fwd_data[108]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \fwd_data[109]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \fwd_data[10]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \fwd_data[110]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \fwd_data[111]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \fwd_data[112]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \fwd_data[113]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \fwd_data[114]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \fwd_data[115]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \fwd_data[116]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \fwd_data[117]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \fwd_data[118]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \fwd_data[119]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \fwd_data[11]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \fwd_data[120]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \fwd_data[121]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \fwd_data[122]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \fwd_data[123]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \fwd_data[124]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \fwd_data[125]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \fwd_data[126]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \fwd_data[127]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \fwd_data[12]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \fwd_data[13]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \fwd_data[144]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \fwd_data[14]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \fwd_data[15]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \fwd_data[16]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \fwd_data[17]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \fwd_data[18]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \fwd_data[19]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \fwd_data[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \fwd_data[20]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \fwd_data[21]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \fwd_data[22]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \fwd_data[23]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \fwd_data[24]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \fwd_data[25]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \fwd_data[26]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \fwd_data[27]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \fwd_data[28]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \fwd_data[29]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \fwd_data[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \fwd_data[30]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \fwd_data[31]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \fwd_data[32]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \fwd_data[33]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \fwd_data[34]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \fwd_data[35]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \fwd_data[36]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \fwd_data[37]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \fwd_data[38]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \fwd_data[39]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \fwd_data[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \fwd_data[40]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \fwd_data[41]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \fwd_data[42]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \fwd_data[43]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \fwd_data[44]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \fwd_data[45]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \fwd_data[46]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \fwd_data[47]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \fwd_data[48]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \fwd_data[49]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \fwd_data[4]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \fwd_data[50]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \fwd_data[51]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \fwd_data[52]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \fwd_data[53]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \fwd_data[54]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \fwd_data[55]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \fwd_data[56]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \fwd_data[57]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \fwd_data[58]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \fwd_data[59]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \fwd_data[5]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \fwd_data[60]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \fwd_data[61]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \fwd_data[62]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \fwd_data[63]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \fwd_data[64]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \fwd_data[65]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \fwd_data[66]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \fwd_data[67]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \fwd_data[68]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \fwd_data[69]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \fwd_data[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \fwd_data[70]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \fwd_data[71]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \fwd_data[72]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \fwd_data[73]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \fwd_data[74]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \fwd_data[75]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \fwd_data[76]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \fwd_data[77]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \fwd_data[78]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \fwd_data[79]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \fwd_data[7]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \fwd_data[80]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \fwd_data[81]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \fwd_data[82]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \fwd_data[83]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \fwd_data[84]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \fwd_data[85]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \fwd_data[86]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \fwd_data[87]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \fwd_data[88]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \fwd_data[89]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \fwd_data[8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \fwd_data[90]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \fwd_data[91]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \fwd_data[92]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \fwd_data[93]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \fwd_data[94]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \fwd_data[95]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \fwd_data[96]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \fwd_data[97]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \fwd_data[98]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \fwd_data[99]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \fwd_data[9]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of fwd_valid_i_1 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \id[0]_i_1\ : label is "soft_lutpair57";
begin
  Q(128 downto 0) <= \^q\(128 downto 0);
  dest_fifo_ready <= \^dest_fifo_ready\;
  dest_valid <= \^dest_valid\;
\bwd_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(0),
      Q => bwd_data(0),
      R => '0'
    );
\bwd_data_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(100),
      Q => bwd_data(100),
      R => '0'
    );
\bwd_data_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(101),
      Q => bwd_data(101),
      R => '0'
    );
\bwd_data_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(102),
      Q => bwd_data(102),
      R => '0'
    );
\bwd_data_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(103),
      Q => bwd_data(103),
      R => '0'
    );
\bwd_data_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(104),
      Q => bwd_data(104),
      R => '0'
    );
\bwd_data_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(105),
      Q => bwd_data(105),
      R => '0'
    );
\bwd_data_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(106),
      Q => bwd_data(106),
      R => '0'
    );
\bwd_data_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(107),
      Q => bwd_data(107),
      R => '0'
    );
\bwd_data_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(108),
      Q => bwd_data(108),
      R => '0'
    );
\bwd_data_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(109),
      Q => bwd_data(109),
      R => '0'
    );
\bwd_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(10),
      Q => bwd_data(10),
      R => '0'
    );
\bwd_data_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(110),
      Q => bwd_data(110),
      R => '0'
    );
\bwd_data_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(111),
      Q => bwd_data(111),
      R => '0'
    );
\bwd_data_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(112),
      Q => bwd_data(112),
      R => '0'
    );
\bwd_data_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(113),
      Q => bwd_data(113),
      R => '0'
    );
\bwd_data_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(114),
      Q => bwd_data(114),
      R => '0'
    );
\bwd_data_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(115),
      Q => bwd_data(115),
      R => '0'
    );
\bwd_data_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(116),
      Q => bwd_data(116),
      R => '0'
    );
\bwd_data_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(117),
      Q => bwd_data(117),
      R => '0'
    );
\bwd_data_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(118),
      Q => bwd_data(118),
      R => '0'
    );
\bwd_data_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(119),
      Q => bwd_data(119),
      R => '0'
    );
\bwd_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(11),
      Q => bwd_data(11),
      R => '0'
    );
\bwd_data_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(120),
      Q => bwd_data(120),
      R => '0'
    );
\bwd_data_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(121),
      Q => bwd_data(121),
      R => '0'
    );
\bwd_data_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(122),
      Q => bwd_data(122),
      R => '0'
    );
\bwd_data_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(123),
      Q => bwd_data(123),
      R => '0'
    );
\bwd_data_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(124),
      Q => bwd_data(124),
      R => '0'
    );
\bwd_data_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(125),
      Q => bwd_data(125),
      R => '0'
    );
\bwd_data_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(126),
      Q => bwd_data(126),
      R => '0'
    );
\bwd_data_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(127),
      Q => bwd_data(127),
      R => '0'
    );
\bwd_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(12),
      Q => bwd_data(12),
      R => '0'
    );
\bwd_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(13),
      Q => bwd_data(13),
      R => '0'
    );
\bwd_data_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => dest_mem_data_last,
      Q => bwd_data(144),
      R => '0'
    );
\bwd_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(14),
      Q => bwd_data(14),
      R => '0'
    );
\bwd_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(15),
      Q => bwd_data(15),
      R => '0'
    );
\bwd_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(16),
      Q => bwd_data(16),
      R => '0'
    );
\bwd_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(17),
      Q => bwd_data(17),
      R => '0'
    );
\bwd_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(18),
      Q => bwd_data(18),
      R => '0'
    );
\bwd_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(19),
      Q => bwd_data(19),
      R => '0'
    );
\bwd_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(1),
      Q => bwd_data(1),
      R => '0'
    );
\bwd_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(20),
      Q => bwd_data(20),
      R => '0'
    );
\bwd_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(21),
      Q => bwd_data(21),
      R => '0'
    );
\bwd_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(22),
      Q => bwd_data(22),
      R => '0'
    );
\bwd_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(23),
      Q => bwd_data(23),
      R => '0'
    );
\bwd_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(24),
      Q => bwd_data(24),
      R => '0'
    );
\bwd_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(25),
      Q => bwd_data(25),
      R => '0'
    );
\bwd_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(26),
      Q => bwd_data(26),
      R => '0'
    );
\bwd_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(27),
      Q => bwd_data(27),
      R => '0'
    );
\bwd_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(28),
      Q => bwd_data(28),
      R => '0'
    );
\bwd_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(29),
      Q => bwd_data(29),
      R => '0'
    );
\bwd_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(2),
      Q => bwd_data(2),
      R => '0'
    );
\bwd_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(30),
      Q => bwd_data(30),
      R => '0'
    );
\bwd_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(31),
      Q => bwd_data(31),
      R => '0'
    );
\bwd_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(32),
      Q => bwd_data(32),
      R => '0'
    );
\bwd_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(33),
      Q => bwd_data(33),
      R => '0'
    );
\bwd_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(34),
      Q => bwd_data(34),
      R => '0'
    );
\bwd_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(35),
      Q => bwd_data(35),
      R => '0'
    );
\bwd_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(36),
      Q => bwd_data(36),
      R => '0'
    );
\bwd_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(37),
      Q => bwd_data(37),
      R => '0'
    );
\bwd_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(38),
      Q => bwd_data(38),
      R => '0'
    );
\bwd_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(39),
      Q => bwd_data(39),
      R => '0'
    );
\bwd_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(3),
      Q => bwd_data(3),
      R => '0'
    );
\bwd_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(40),
      Q => bwd_data(40),
      R => '0'
    );
\bwd_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(41),
      Q => bwd_data(41),
      R => '0'
    );
\bwd_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(42),
      Q => bwd_data(42),
      R => '0'
    );
\bwd_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(43),
      Q => bwd_data(43),
      R => '0'
    );
\bwd_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(44),
      Q => bwd_data(44),
      R => '0'
    );
\bwd_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(45),
      Q => bwd_data(45),
      R => '0'
    );
\bwd_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(46),
      Q => bwd_data(46),
      R => '0'
    );
\bwd_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(47),
      Q => bwd_data(47),
      R => '0'
    );
\bwd_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(48),
      Q => bwd_data(48),
      R => '0'
    );
\bwd_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(49),
      Q => bwd_data(49),
      R => '0'
    );
\bwd_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(4),
      Q => bwd_data(4),
      R => '0'
    );
\bwd_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(50),
      Q => bwd_data(50),
      R => '0'
    );
\bwd_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(51),
      Q => bwd_data(51),
      R => '0'
    );
\bwd_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(52),
      Q => bwd_data(52),
      R => '0'
    );
\bwd_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(53),
      Q => bwd_data(53),
      R => '0'
    );
\bwd_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(54),
      Q => bwd_data(54),
      R => '0'
    );
\bwd_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(55),
      Q => bwd_data(55),
      R => '0'
    );
\bwd_data_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(56),
      Q => bwd_data(56),
      R => '0'
    );
\bwd_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(57),
      Q => bwd_data(57),
      R => '0'
    );
\bwd_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(58),
      Q => bwd_data(58),
      R => '0'
    );
\bwd_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(59),
      Q => bwd_data(59),
      R => '0'
    );
\bwd_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(5),
      Q => bwd_data(5),
      R => '0'
    );
\bwd_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(60),
      Q => bwd_data(60),
      R => '0'
    );
\bwd_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(61),
      Q => bwd_data(61),
      R => '0'
    );
\bwd_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(62),
      Q => bwd_data(62),
      R => '0'
    );
\bwd_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(63),
      Q => bwd_data(63),
      R => '0'
    );
\bwd_data_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(64),
      Q => bwd_data(64),
      R => '0'
    );
\bwd_data_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(65),
      Q => bwd_data(65),
      R => '0'
    );
\bwd_data_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(66),
      Q => bwd_data(66),
      R => '0'
    );
\bwd_data_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(67),
      Q => bwd_data(67),
      R => '0'
    );
\bwd_data_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(68),
      Q => bwd_data(68),
      R => '0'
    );
\bwd_data_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(69),
      Q => bwd_data(69),
      R => '0'
    );
\bwd_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(6),
      Q => bwd_data(6),
      R => '0'
    );
\bwd_data_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(70),
      Q => bwd_data(70),
      R => '0'
    );
\bwd_data_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(71),
      Q => bwd_data(71),
      R => '0'
    );
\bwd_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(72),
      Q => bwd_data(72),
      R => '0'
    );
\bwd_data_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(73),
      Q => bwd_data(73),
      R => '0'
    );
\bwd_data_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(74),
      Q => bwd_data(74),
      R => '0'
    );
\bwd_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(75),
      Q => bwd_data(75),
      R => '0'
    );
\bwd_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(76),
      Q => bwd_data(76),
      R => '0'
    );
\bwd_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(77),
      Q => bwd_data(77),
      R => '0'
    );
\bwd_data_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(78),
      Q => bwd_data(78),
      R => '0'
    );
\bwd_data_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(79),
      Q => bwd_data(79),
      R => '0'
    );
\bwd_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(7),
      Q => bwd_data(7),
      R => '0'
    );
\bwd_data_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(80),
      Q => bwd_data(80),
      R => '0'
    );
\bwd_data_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(81),
      Q => bwd_data(81),
      R => '0'
    );
\bwd_data_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(82),
      Q => bwd_data(82),
      R => '0'
    );
\bwd_data_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(83),
      Q => bwd_data(83),
      R => '0'
    );
\bwd_data_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(84),
      Q => bwd_data(84),
      R => '0'
    );
\bwd_data_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(85),
      Q => bwd_data(85),
      R => '0'
    );
\bwd_data_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(86),
      Q => bwd_data(86),
      R => '0'
    );
\bwd_data_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(87),
      Q => bwd_data(87),
      R => '0'
    );
\bwd_data_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(88),
      Q => bwd_data(88),
      R => '0'
    );
\bwd_data_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(89),
      Q => bwd_data(89),
      R => '0'
    );
\bwd_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(8),
      Q => bwd_data(8),
      R => '0'
    );
\bwd_data_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(90),
      Q => bwd_data(90),
      R => '0'
    );
\bwd_data_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(91),
      Q => bwd_data(91),
      R => '0'
    );
\bwd_data_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(92),
      Q => bwd_data(92),
      R => '0'
    );
\bwd_data_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(93),
      Q => bwd_data(93),
      R => '0'
    );
\bwd_data_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(94),
      Q => bwd_data(94),
      R => '0'
    );
\bwd_data_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(95),
      Q => bwd_data(95),
      R => '0'
    );
\bwd_data_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(96),
      Q => bwd_data(96),
      R => '0'
    );
\bwd_data_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(97),
      Q => bwd_data(97),
      R => '0'
    );
\bwd_data_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(98),
      Q => bwd_data(98),
      R => '0'
    );
\bwd_data_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(99),
      Q => bwd_data(99),
      R => '0'
    );
\bwd_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^dest_fifo_ready\,
      D => doutb(9),
      Q => bwd_data(9),
      R => '0'
    );
bwd_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F8FFF8F"
    )
        port map (
      I0 => m_axis_ready,
      I1 => fwd_valid_reg_1,
      I2 => \^dest_valid\,
      I3 => \^dest_fifo_ready\,
      I4 => dest_fifo_valid,
      I5 => fwd_valid_reg_0(0),
      O => bwd_ready_i_1_n_0
    );
bwd_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => bwd_ready_i_1_n_0,
      Q => \^dest_fifo_ready\,
      R => '0'
    );
\fwd_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(0),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(0),
      O => bwd_data_s(0)
    );
\fwd_data[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(100),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(100),
      O => bwd_data_s(100)
    );
\fwd_data[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(101),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(101),
      O => bwd_data_s(101)
    );
\fwd_data[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(102),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(102),
      O => bwd_data_s(102)
    );
\fwd_data[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(103),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(103),
      O => bwd_data_s(103)
    );
\fwd_data[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(104),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(104),
      O => bwd_data_s(104)
    );
\fwd_data[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(105),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(105),
      O => bwd_data_s(105)
    );
\fwd_data[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(106),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(106),
      O => bwd_data_s(106)
    );
\fwd_data[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(107),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(107),
      O => bwd_data_s(107)
    );
\fwd_data[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(108),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(108),
      O => bwd_data_s(108)
    );
\fwd_data[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(109),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(109),
      O => bwd_data_s(109)
    );
\fwd_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(10),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(10),
      O => bwd_data_s(10)
    );
\fwd_data[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(110),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(110),
      O => bwd_data_s(110)
    );
\fwd_data[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(111),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(111),
      O => bwd_data_s(111)
    );
\fwd_data[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(112),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(112),
      O => bwd_data_s(112)
    );
\fwd_data[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(113),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(113),
      O => bwd_data_s(113)
    );
\fwd_data[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(114),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(114),
      O => bwd_data_s(114)
    );
\fwd_data[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(115),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(115),
      O => bwd_data_s(115)
    );
\fwd_data[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(116),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(116),
      O => bwd_data_s(116)
    );
\fwd_data[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(117),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(117),
      O => bwd_data_s(117)
    );
\fwd_data[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(118),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(118),
      O => bwd_data_s(118)
    );
\fwd_data[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(119),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(119),
      O => bwd_data_s(119)
    );
\fwd_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(11),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(11),
      O => bwd_data_s(11)
    );
\fwd_data[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(120),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(120),
      O => bwd_data_s(120)
    );
\fwd_data[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(121),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(121),
      O => bwd_data_s(121)
    );
\fwd_data[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(122),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(122),
      O => bwd_data_s(122)
    );
\fwd_data[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(123),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(123),
      O => bwd_data_s(123)
    );
\fwd_data[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(124),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(124),
      O => bwd_data_s(124)
    );
\fwd_data[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(125),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(125),
      O => bwd_data_s(125)
    );
\fwd_data[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(126),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(126),
      O => bwd_data_s(126)
    );
\fwd_data[127]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(127),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(127),
      O => bwd_data_s(127)
    );
\fwd_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(12),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(12),
      O => bwd_data_s(12)
    );
\fwd_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(13),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(13),
      O => bwd_data_s(13)
    );
\fwd_data[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dest_mem_data_last,
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(144),
      O => bwd_data_s(144)
    );
\fwd_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(14),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(14),
      O => bwd_data_s(14)
    );
\fwd_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(15),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(15),
      O => bwd_data_s(15)
    );
\fwd_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(16),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(16),
      O => bwd_data_s(16)
    );
\fwd_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(17),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(17),
      O => bwd_data_s(17)
    );
\fwd_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(18),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(18),
      O => bwd_data_s(18)
    );
\fwd_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(19),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(19),
      O => bwd_data_s(19)
    );
\fwd_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(1),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(1),
      O => bwd_data_s(1)
    );
\fwd_data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(20),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(20),
      O => bwd_data_s(20)
    );
\fwd_data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(21),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(21),
      O => bwd_data_s(21)
    );
\fwd_data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(22),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(22),
      O => bwd_data_s(22)
    );
\fwd_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(23),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(23),
      O => bwd_data_s(23)
    );
\fwd_data[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(24),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(24),
      O => bwd_data_s(24)
    );
\fwd_data[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(25),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(25),
      O => bwd_data_s(25)
    );
\fwd_data[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(26),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(26),
      O => bwd_data_s(26)
    );
\fwd_data[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(27),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(27),
      O => bwd_data_s(27)
    );
\fwd_data[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(28),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(28),
      O => bwd_data_s(28)
    );
\fwd_data[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(29),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(29),
      O => bwd_data_s(29)
    );
\fwd_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(2),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(2),
      O => bwd_data_s(2)
    );
\fwd_data[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(30),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(30),
      O => bwd_data_s(30)
    );
\fwd_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(31),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(31),
      O => bwd_data_s(31)
    );
\fwd_data[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(32),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(32),
      O => bwd_data_s(32)
    );
\fwd_data[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(33),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(33),
      O => bwd_data_s(33)
    );
\fwd_data[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(34),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(34),
      O => bwd_data_s(34)
    );
\fwd_data[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(35),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(35),
      O => bwd_data_s(35)
    );
\fwd_data[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(36),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(36),
      O => bwd_data_s(36)
    );
\fwd_data[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(37),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(37),
      O => bwd_data_s(37)
    );
\fwd_data[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(38),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(38),
      O => bwd_data_s(38)
    );
\fwd_data[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(39),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(39),
      O => bwd_data_s(39)
    );
\fwd_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(3),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(3),
      O => bwd_data_s(3)
    );
\fwd_data[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(40),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(40),
      O => bwd_data_s(40)
    );
\fwd_data[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(41),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(41),
      O => bwd_data_s(41)
    );
\fwd_data[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(42),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(42),
      O => bwd_data_s(42)
    );
\fwd_data[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(43),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(43),
      O => bwd_data_s(43)
    );
\fwd_data[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(44),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(44),
      O => bwd_data_s(44)
    );
\fwd_data[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(45),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(45),
      O => bwd_data_s(45)
    );
\fwd_data[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(46),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(46),
      O => bwd_data_s(46)
    );
\fwd_data[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(47),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(47),
      O => bwd_data_s(47)
    );
\fwd_data[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(48),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(48),
      O => bwd_data_s(48)
    );
\fwd_data[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(49),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(49),
      O => bwd_data_s(49)
    );
\fwd_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(4),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(4),
      O => bwd_data_s(4)
    );
\fwd_data[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(50),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(50),
      O => bwd_data_s(50)
    );
\fwd_data[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(51),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(51),
      O => bwd_data_s(51)
    );
\fwd_data[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(52),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(52),
      O => bwd_data_s(52)
    );
\fwd_data[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(53),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(53),
      O => bwd_data_s(53)
    );
\fwd_data[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(54),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(54),
      O => bwd_data_s(54)
    );
\fwd_data[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(55),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(55),
      O => bwd_data_s(55)
    );
\fwd_data[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(56),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(56),
      O => bwd_data_s(56)
    );
\fwd_data[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(57),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(57),
      O => bwd_data_s(57)
    );
\fwd_data[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(58),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(58),
      O => bwd_data_s(58)
    );
\fwd_data[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(59),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(59),
      O => bwd_data_s(59)
    );
\fwd_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(5),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(5),
      O => bwd_data_s(5)
    );
\fwd_data[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(60),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(60),
      O => bwd_data_s(60)
    );
\fwd_data[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(61),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(61),
      O => bwd_data_s(61)
    );
\fwd_data[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(62),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(62),
      O => bwd_data_s(62)
    );
\fwd_data[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(63),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(63),
      O => bwd_data_s(63)
    );
\fwd_data[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(64),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(64),
      O => bwd_data_s(64)
    );
\fwd_data[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(65),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(65),
      O => bwd_data_s(65)
    );
\fwd_data[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(66),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(66),
      O => bwd_data_s(66)
    );
\fwd_data[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(67),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(67),
      O => bwd_data_s(67)
    );
\fwd_data[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(68),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(68),
      O => bwd_data_s(68)
    );
\fwd_data[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(69),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(69),
      O => bwd_data_s(69)
    );
\fwd_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(6),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(6),
      O => bwd_data_s(6)
    );
\fwd_data[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(70),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(70),
      O => bwd_data_s(70)
    );
\fwd_data[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(71),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(71),
      O => bwd_data_s(71)
    );
\fwd_data[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(72),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(72),
      O => bwd_data_s(72)
    );
\fwd_data[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(73),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(73),
      O => bwd_data_s(73)
    );
\fwd_data[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(74),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(74),
      O => bwd_data_s(74)
    );
\fwd_data[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(75),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(75),
      O => bwd_data_s(75)
    );
\fwd_data[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(76),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(76),
      O => bwd_data_s(76)
    );
\fwd_data[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(77),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(77),
      O => bwd_data_s(77)
    );
\fwd_data[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(78),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(78),
      O => bwd_data_s(78)
    );
\fwd_data[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(79),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(79),
      O => bwd_data_s(79)
    );
\fwd_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(7),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(7),
      O => bwd_data_s(7)
    );
\fwd_data[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(80),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(80),
      O => bwd_data_s(80)
    );
\fwd_data[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(81),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(81),
      O => bwd_data_s(81)
    );
\fwd_data[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(82),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(82),
      O => bwd_data_s(82)
    );
\fwd_data[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(83),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(83),
      O => bwd_data_s(83)
    );
\fwd_data[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(84),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(84),
      O => bwd_data_s(84)
    );
\fwd_data[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(85),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(85),
      O => bwd_data_s(85)
    );
\fwd_data[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(86),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(86),
      O => bwd_data_s(86)
    );
\fwd_data[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(87),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(87),
      O => bwd_data_s(87)
    );
\fwd_data[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(88),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(88),
      O => bwd_data_s(88)
    );
\fwd_data[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(89),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(89),
      O => bwd_data_s(89)
    );
\fwd_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(8),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(8),
      O => bwd_data_s(8)
    );
\fwd_data[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(90),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(90),
      O => bwd_data_s(90)
    );
\fwd_data[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(91),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(91),
      O => bwd_data_s(91)
    );
\fwd_data[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(92),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(92),
      O => bwd_data_s(92)
    );
\fwd_data[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(93),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(93),
      O => bwd_data_s(93)
    );
\fwd_data[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(94),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(94),
      O => bwd_data_s(94)
    );
\fwd_data[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(95),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(95),
      O => bwd_data_s(95)
    );
\fwd_data[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(96),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(96),
      O => bwd_data_s(96)
    );
\fwd_data[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(97),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(97),
      O => bwd_data_s(97)
    );
\fwd_data[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(98),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(98),
      O => bwd_data_s(98)
    );
\fwd_data[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(99),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(99),
      O => bwd_data_s(99)
    );
\fwd_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => doutb(9),
      I1 => \^dest_fifo_ready\,
      I2 => bwd_data(9),
      O => bwd_data_s(9)
    );
\fwd_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(0),
      Q => \^q\(0),
      R => '0'
    );
\fwd_data_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(100),
      Q => \^q\(100),
      R => '0'
    );
\fwd_data_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(101),
      Q => \^q\(101),
      R => '0'
    );
\fwd_data_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(102),
      Q => \^q\(102),
      R => '0'
    );
\fwd_data_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(103),
      Q => \^q\(103),
      R => '0'
    );
\fwd_data_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(104),
      Q => \^q\(104),
      R => '0'
    );
\fwd_data_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(105),
      Q => \^q\(105),
      R => '0'
    );
\fwd_data_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(106),
      Q => \^q\(106),
      R => '0'
    );
\fwd_data_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(107),
      Q => \^q\(107),
      R => '0'
    );
\fwd_data_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(108),
      Q => \^q\(108),
      R => '0'
    );
\fwd_data_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(109),
      Q => \^q\(109),
      R => '0'
    );
\fwd_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(10),
      Q => \^q\(10),
      R => '0'
    );
\fwd_data_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(110),
      Q => \^q\(110),
      R => '0'
    );
\fwd_data_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(111),
      Q => \^q\(111),
      R => '0'
    );
\fwd_data_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(112),
      Q => \^q\(112),
      R => '0'
    );
\fwd_data_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(113),
      Q => \^q\(113),
      R => '0'
    );
\fwd_data_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(114),
      Q => \^q\(114),
      R => '0'
    );
\fwd_data_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(115),
      Q => \^q\(115),
      R => '0'
    );
\fwd_data_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(116),
      Q => \^q\(116),
      R => '0'
    );
\fwd_data_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(117),
      Q => \^q\(117),
      R => '0'
    );
\fwd_data_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(118),
      Q => \^q\(118),
      R => '0'
    );
\fwd_data_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(119),
      Q => \^q\(119),
      R => '0'
    );
\fwd_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(11),
      Q => \^q\(11),
      R => '0'
    );
\fwd_data_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(120),
      Q => \^q\(120),
      R => '0'
    );
\fwd_data_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(121),
      Q => \^q\(121),
      R => '0'
    );
\fwd_data_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(122),
      Q => \^q\(122),
      R => '0'
    );
\fwd_data_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(123),
      Q => \^q\(123),
      R => '0'
    );
\fwd_data_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(124),
      Q => \^q\(124),
      R => '0'
    );
\fwd_data_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(125),
      Q => \^q\(125),
      R => '0'
    );
\fwd_data_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(126),
      Q => \^q\(126),
      R => '0'
    );
\fwd_data_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(127),
      Q => \^q\(127),
      R => '0'
    );
\fwd_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(12),
      Q => \^q\(12),
      R => '0'
    );
\fwd_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(13),
      Q => \^q\(13),
      R => '0'
    );
\fwd_data_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(144),
      Q => \^q\(128),
      R => '0'
    );
\fwd_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(14),
      Q => \^q\(14),
      R => '0'
    );
\fwd_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(15),
      Q => \^q\(15),
      R => '0'
    );
\fwd_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(16),
      Q => \^q\(16),
      R => '0'
    );
\fwd_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(17),
      Q => \^q\(17),
      R => '0'
    );
\fwd_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(18),
      Q => \^q\(18),
      R => '0'
    );
\fwd_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(19),
      Q => \^q\(19),
      R => '0'
    );
\fwd_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(1),
      Q => \^q\(1),
      R => '0'
    );
\fwd_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(20),
      Q => \^q\(20),
      R => '0'
    );
\fwd_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(21),
      Q => \^q\(21),
      R => '0'
    );
\fwd_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(22),
      Q => \^q\(22),
      R => '0'
    );
\fwd_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(23),
      Q => \^q\(23),
      R => '0'
    );
\fwd_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(24),
      Q => \^q\(24),
      R => '0'
    );
\fwd_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(25),
      Q => \^q\(25),
      R => '0'
    );
\fwd_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(26),
      Q => \^q\(26),
      R => '0'
    );
\fwd_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(27),
      Q => \^q\(27),
      R => '0'
    );
\fwd_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(28),
      Q => \^q\(28),
      R => '0'
    );
\fwd_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(29),
      Q => \^q\(29),
      R => '0'
    );
\fwd_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(2),
      Q => \^q\(2),
      R => '0'
    );
\fwd_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(30),
      Q => \^q\(30),
      R => '0'
    );
\fwd_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(31),
      Q => \^q\(31),
      R => '0'
    );
\fwd_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(32),
      Q => \^q\(32),
      R => '0'
    );
\fwd_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(33),
      Q => \^q\(33),
      R => '0'
    );
\fwd_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(34),
      Q => \^q\(34),
      R => '0'
    );
\fwd_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(35),
      Q => \^q\(35),
      R => '0'
    );
\fwd_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(36),
      Q => \^q\(36),
      R => '0'
    );
\fwd_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(37),
      Q => \^q\(37),
      R => '0'
    );
\fwd_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(38),
      Q => \^q\(38),
      R => '0'
    );
\fwd_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(39),
      Q => \^q\(39),
      R => '0'
    );
\fwd_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(3),
      Q => \^q\(3),
      R => '0'
    );
\fwd_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(40),
      Q => \^q\(40),
      R => '0'
    );
\fwd_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(41),
      Q => \^q\(41),
      R => '0'
    );
\fwd_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(42),
      Q => \^q\(42),
      R => '0'
    );
\fwd_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(43),
      Q => \^q\(43),
      R => '0'
    );
\fwd_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(44),
      Q => \^q\(44),
      R => '0'
    );
\fwd_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(45),
      Q => \^q\(45),
      R => '0'
    );
\fwd_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(46),
      Q => \^q\(46),
      R => '0'
    );
\fwd_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(47),
      Q => \^q\(47),
      R => '0'
    );
\fwd_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(48),
      Q => \^q\(48),
      R => '0'
    );
\fwd_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(49),
      Q => \^q\(49),
      R => '0'
    );
\fwd_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(4),
      Q => \^q\(4),
      R => '0'
    );
\fwd_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(50),
      Q => \^q\(50),
      R => '0'
    );
\fwd_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(51),
      Q => \^q\(51),
      R => '0'
    );
\fwd_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(52),
      Q => \^q\(52),
      R => '0'
    );
\fwd_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(53),
      Q => \^q\(53),
      R => '0'
    );
\fwd_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(54),
      Q => \^q\(54),
      R => '0'
    );
\fwd_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(55),
      Q => \^q\(55),
      R => '0'
    );
\fwd_data_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(56),
      Q => \^q\(56),
      R => '0'
    );
\fwd_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(57),
      Q => \^q\(57),
      R => '0'
    );
\fwd_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(58),
      Q => \^q\(58),
      R => '0'
    );
\fwd_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(59),
      Q => \^q\(59),
      R => '0'
    );
\fwd_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(5),
      Q => \^q\(5),
      R => '0'
    );
\fwd_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(60),
      Q => \^q\(60),
      R => '0'
    );
\fwd_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(61),
      Q => \^q\(61),
      R => '0'
    );
\fwd_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(62),
      Q => \^q\(62),
      R => '0'
    );
\fwd_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(63),
      Q => \^q\(63),
      R => '0'
    );
\fwd_data_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(64),
      Q => \^q\(64),
      R => '0'
    );
\fwd_data_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(65),
      Q => \^q\(65),
      R => '0'
    );
\fwd_data_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(66),
      Q => \^q\(66),
      R => '0'
    );
\fwd_data_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(67),
      Q => \^q\(67),
      R => '0'
    );
\fwd_data_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(68),
      Q => \^q\(68),
      R => '0'
    );
\fwd_data_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(69),
      Q => \^q\(69),
      R => '0'
    );
\fwd_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(6),
      Q => \^q\(6),
      R => '0'
    );
\fwd_data_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(70),
      Q => \^q\(70),
      R => '0'
    );
\fwd_data_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(71),
      Q => \^q\(71),
      R => '0'
    );
\fwd_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(72),
      Q => \^q\(72),
      R => '0'
    );
\fwd_data_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(73),
      Q => \^q\(73),
      R => '0'
    );
\fwd_data_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(74),
      Q => \^q\(74),
      R => '0'
    );
\fwd_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(75),
      Q => \^q\(75),
      R => '0'
    );
\fwd_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(76),
      Q => \^q\(76),
      R => '0'
    );
\fwd_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(77),
      Q => \^q\(77),
      R => '0'
    );
\fwd_data_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(78),
      Q => \^q\(78),
      R => '0'
    );
\fwd_data_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(79),
      Q => \^q\(79),
      R => '0'
    );
\fwd_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(7),
      Q => \^q\(7),
      R => '0'
    );
\fwd_data_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(80),
      Q => \^q\(80),
      R => '0'
    );
\fwd_data_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(81),
      Q => \^q\(81),
      R => '0'
    );
\fwd_data_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(82),
      Q => \^q\(82),
      R => '0'
    );
\fwd_data_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(83),
      Q => \^q\(83),
      R => '0'
    );
\fwd_data_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(84),
      Q => \^q\(84),
      R => '0'
    );
\fwd_data_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(85),
      Q => \^q\(85),
      R => '0'
    );
\fwd_data_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(86),
      Q => \^q\(86),
      R => '0'
    );
\fwd_data_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(87),
      Q => \^q\(87),
      R => '0'
    );
\fwd_data_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(88),
      Q => \^q\(88),
      R => '0'
    );
\fwd_data_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(89),
      Q => \^q\(89),
      R => '0'
    );
\fwd_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(8),
      Q => \^q\(8),
      R => '0'
    );
\fwd_data_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(90),
      Q => \^q\(90),
      R => '0'
    );
\fwd_data_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(91),
      Q => \^q\(91),
      R => '0'
    );
\fwd_data_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(92),
      Q => \^q\(92),
      R => '0'
    );
\fwd_data_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(93),
      Q => \^q\(93),
      R => '0'
    );
\fwd_data_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(94),
      Q => \^q\(94),
      R => '0'
    );
\fwd_data_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(95),
      Q => \^q\(95),
      R => '0'
    );
\fwd_data_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(96),
      Q => \^q\(96),
      R => '0'
    );
\fwd_data_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(97),
      Q => \^q\(97),
      R => '0'
    );
\fwd_data_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(98),
      Q => \^q\(98),
      R => '0'
    );
\fwd_data_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(99),
      Q => \^q\(99),
      R => '0'
    );
\fwd_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => E(0),
      D => bwd_data_s(9),
      Q => \^q\(9),
      R => '0'
    );
fwd_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF0F"
    )
        port map (
      I0 => m_axis_ready,
      I1 => fwd_valid_reg_1,
      I2 => \^dest_fifo_ready\,
      I3 => dest_fifo_valid,
      I4 => \^dest_valid\,
      O => fwd_valid_i_1_n_0
    );
fwd_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => fwd_valid_i_1_n_0,
      Q => \^dest_valid\,
      R => fwd_valid_reg_0(0)
    );
\id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(128),
      I1 => m_axis_ready,
      I2 => fwd_valid_reg_1,
      O => p_1_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_request_generator is
  port (
    req_gen_ready : out STD_LOGIC;
    request_eot : out STD_LOGIC;
    \id_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    cur_req_xlast0 : in STD_LOGIC;
    up_dma_x_length : in STD_LOGIC_VECTOR ( 11 downto 0 );
    response_id : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \id_reg[3]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_request_generator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_request_generator is
  signal \FSM_sequential_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4_n_0\ : STD_LOGIC;
  signal burst_count : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \burst_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[10]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[11]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[11]_i_2_n_0\ : STD_LOGIC;
  signal \burst_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \burst_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[8]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \burst_count[9]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[9]_i_2_n_0\ : STD_LOGIC;
  signal \id[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \id[1]_i_1_n_0\ : STD_LOGIC;
  signal \id[2]_i_1_n_0\ : STD_LOGIC;
  signal \id[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \id[3]_i_2_n_0\ : STD_LOGIC;
  signal \id[3]_i_3_n_0\ : STD_LOGIC;
  signal \^id_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \nx_state__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal req_ready_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "STATE_REWIND_ID:010,STATE_GEN_ID:001,STATE_WAIT_LAST:100,STATE_IDLE:000,STATE_CONSUME:011";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \burst_count[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \burst_count[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \burst_count[11]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \burst_count[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \burst_count[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \burst_count[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \burst_count[5]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \burst_count[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \burst_count[7]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \burst_count[9]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \id[0]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \id[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \id[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \id[3]_i_3\ : label is "soft_lutpair127";
begin
  \id_reg[3]_0\(3 downto 0) <= \^id_reg[3]_0\(3 downto 0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFF0000"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__0_n_0\,
      I1 => burst_count(10),
      I2 => burst_count(11),
      I3 => \FSM_sequential_state[0]_i_3_n_0\,
      I4 => state(0),
      I5 => cur_req_xlast0,
      O => \nx_state__0\(0)
    );
\FSM_sequential_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00090900FFFFFFFF"
    )
        port map (
      I0 => \id[0]_i_1__1_n_0\,
      I1 => response_id(0),
      I2 => \FSM_sequential_state[0]_i_4_n_0\,
      I3 => response_id(3),
      I4 => \id[3]_i_3_n_0\,
      I5 => \id_reg[3]_1\,
      O => \FSM_sequential_state[0]_i_2__0_n_0\
    );
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => burst_count(7),
      I1 => \burst_count[8]_i_2_n_0\,
      I2 => burst_count(6),
      I3 => burst_count(8),
      I4 => burst_count(9),
      O => \FSM_sequential_state[0]_i_3_n_0\
    );
\FSM_sequential_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66DAFFDFFF7F997A"
    )
        port map (
      I0 => response_id(1),
      I1 => \^id_reg[3]_0\(3),
      I2 => \^id_reg[3]_0\(1),
      I3 => \^id_reg[3]_0\(0),
      I4 => \^id_reg[3]_0\(2),
      I5 => response_id(2),
      O => \FSM_sequential_state[0]_i_4_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nx_state__0\(0),
      Q => state(0),
      R => Q(0)
    );
\burst_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => up_dma_x_length(0),
      I1 => state(0),
      I2 => burst_count(0),
      O => \burst_count[0]_i_1_n_0\
    );
\burst_count[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EE2"
    )
        port map (
      I0 => up_dma_x_length(10),
      I1 => state(0),
      I2 => \FSM_sequential_state[0]_i_3_n_0\,
      I3 => burst_count(10),
      O => \burst_count[10]_i_1_n_0\
    );
\burst_count[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2__0_n_0\,
      I1 => state(0),
      O => \burst_count[11]_i_1_n_0\
    );
\burst_count[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC3CAAAA"
    )
        port map (
      I0 => up_dma_x_length(11),
      I1 => burst_count(11),
      I2 => \FSM_sequential_state[0]_i_3_n_0\,
      I3 => burst_count(10),
      I4 => state(0),
      O => \burst_count[11]_i_2_n_0\
    );
\burst_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => burst_count(0),
      I1 => burst_count(1),
      I2 => state(0),
      I3 => up_dma_x_length(1),
      O => \burst_count[1]_i_1_n_0\
    );
\burst_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2222E"
    )
        port map (
      I0 => up_dma_x_length(2),
      I1 => state(0),
      I2 => burst_count(0),
      I3 => burst_count(1),
      I4 => burst_count(2),
      O => \burst_count[2]_i_1_n_0\
    );
\burst_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE22222222E"
    )
        port map (
      I0 => up_dma_x_length(3),
      I1 => state(0),
      I2 => burst_count(2),
      I3 => burst_count(1),
      I4 => burst_count(0),
      I5 => burst_count(3),
      O => \burst_count[3]_i_1_n_0\
    );
\burst_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => burst_count(4),
      I1 => \burst_count[5]_i_2_n_0\,
      I2 => state(0),
      I3 => up_dma_x_length(4),
      O => \burst_count[4]_i_1_n_0\
    );
\burst_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2222E"
    )
        port map (
      I0 => up_dma_x_length(5),
      I1 => state(0),
      I2 => burst_count(4),
      I3 => \burst_count[5]_i_2_n_0\,
      I4 => burst_count(5),
      O => \burst_count[5]_i_1_n_0\
    );
\burst_count[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => burst_count(3),
      I1 => burst_count(0),
      I2 => burst_count(1),
      I3 => burst_count(2),
      O => \burst_count[5]_i_2_n_0\
    );
\burst_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => up_dma_x_length(6),
      I1 => \burst_count[8]_i_2_n_0\,
      I2 => burst_count(6),
      I3 => state(0),
      O => \burst_count[6]_i_1_n_0\
    );
\burst_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => burst_count(7),
      I1 => \burst_count[8]_i_2_n_0\,
      I2 => burst_count(6),
      I3 => state(0),
      I4 => up_dma_x_length(7),
      O => \burst_count[7]_i_1_n_0\
    );
\burst_count[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => burst_count(8),
      I1 => burst_count(6),
      I2 => \burst_count[8]_i_2_n_0\,
      I3 => burst_count(7),
      I4 => state(0),
      I5 => up_dma_x_length(8),
      O => \burst_count[8]_i_1_n_0\
    );
\burst_count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => burst_count(5),
      I1 => burst_count(3),
      I2 => burst_count(0),
      I3 => burst_count(1),
      I4 => burst_count(2),
      I5 => burst_count(4),
      O => \burst_count[8]_i_2_n_0\
    );
\burst_count[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3CAA"
    )
        port map (
      I0 => up_dma_x_length(9),
      I1 => \burst_count[9]_i_2_n_0\,
      I2 => burst_count(9),
      I3 => state(0),
      O => \burst_count[9]_i_1_n_0\
    );
\burst_count[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => burst_count(8),
      I1 => burst_count(6),
      I2 => \burst_count[8]_i_2_n_0\,
      I3 => burst_count(7),
      O => \burst_count[9]_i_2_n_0\
    );
\burst_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \burst_count[11]_i_1_n_0\,
      D => \burst_count[0]_i_1_n_0\,
      Q => burst_count(0),
      R => '0'
    );
\burst_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \burst_count[11]_i_1_n_0\,
      D => \burst_count[10]_i_1_n_0\,
      Q => burst_count(10),
      R => '0'
    );
\burst_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \burst_count[11]_i_1_n_0\,
      D => \burst_count[11]_i_2_n_0\,
      Q => burst_count(11),
      R => '0'
    );
\burst_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \burst_count[11]_i_1_n_0\,
      D => \burst_count[1]_i_1_n_0\,
      Q => burst_count(1),
      R => '0'
    );
\burst_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \burst_count[11]_i_1_n_0\,
      D => \burst_count[2]_i_1_n_0\,
      Q => burst_count(2),
      R => '0'
    );
\burst_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \burst_count[11]_i_1_n_0\,
      D => \burst_count[3]_i_1_n_0\,
      Q => burst_count(3),
      R => '0'
    );
\burst_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \burst_count[11]_i_1_n_0\,
      D => \burst_count[4]_i_1_n_0\,
      Q => burst_count(4),
      R => '0'
    );
\burst_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \burst_count[11]_i_1_n_0\,
      D => \burst_count[5]_i_1_n_0\,
      Q => burst_count(5),
      R => '0'
    );
\burst_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \burst_count[11]_i_1_n_0\,
      D => \burst_count[6]_i_1_n_0\,
      Q => burst_count(6),
      R => '0'
    );
\burst_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \burst_count[11]_i_1_n_0\,
      D => \burst_count[7]_i_1_n_0\,
      Q => burst_count(7),
      R => '0'
    );
\burst_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \burst_count[11]_i_1_n_0\,
      D => \burst_count[8]_i_1_n_0\,
      Q => burst_count(8),
      R => '0'
    );
\burst_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \burst_count[11]_i_1_n_0\,
      D => \burst_count[9]_i_1_n_0\,
      Q => burst_count(9),
      R => '0'
    );
eot_mem_src_reg_0_15_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_3_n_0\,
      I1 => burst_count(11),
      I2 => burst_count(10),
      O => request_eot
    );
\id[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^id_reg[3]_0\(1),
      I1 => \^id_reg[3]_0\(2),
      I2 => \^id_reg[3]_0\(3),
      O => \id[0]_i_1__1_n_0\
    );
\id[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E22E"
    )
        port map (
      I0 => \^id_reg[3]_0\(1),
      I1 => \^id_reg[3]_0\(0),
      I2 => \^id_reg[3]_0\(2),
      I3 => \^id_reg[3]_0\(3),
      O => \id[1]_i_1_n_0\
    );
\id[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8ABA"
    )
        port map (
      I0 => \^id_reg[3]_0\(2),
      I1 => \^id_reg[3]_0\(0),
      I2 => \^id_reg[3]_0\(1),
      I3 => \^id_reg[3]_0\(3),
      O => \id[2]_i_1_n_0\
    );
\id[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => \FSM_sequential_state[0]_i_2__0_n_0\,
      O => \id[3]_i_1__0_n_0\
    );
\id[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \id[3]_i_3_n_0\,
      O => \id[3]_i_2_n_0\
    );
\id[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5553"
    )
        port map (
      I0 => \^id_reg[3]_0\(3),
      I1 => \^id_reg[3]_0\(2),
      I2 => \^id_reg[3]_0\(0),
      I3 => \^id_reg[3]_0\(1),
      O => \id[3]_i_3_n_0\
    );
\id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \id[3]_i_1__0_n_0\,
      D => \id[0]_i_1__1_n_0\,
      Q => \^id_reg[3]_0\(0),
      R => Q(0)
    );
\id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \id[3]_i_1__0_n_0\,
      D => \id[1]_i_1_n_0\,
      Q => \^id_reg[3]_0\(1),
      R => Q(0)
    );
\id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \id[3]_i_1__0_n_0\,
      D => \id[2]_i_1_n_0\,
      Q => \^id_reg[3]_0\(2),
      R => Q(0)
    );
\id_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \id[3]_i_1__0_n_0\,
      D => \id[3]_i_2_n_0\,
      Q => \^id_reg[3]_0\(3),
      R => Q(0)
    );
req_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111111111D1"
    )
        port map (
      I0 => cur_req_xlast0,
      I1 => state(0),
      I2 => \FSM_sequential_state[0]_i_3_n_0\,
      I3 => burst_count(11),
      I4 => burst_count(10),
      I5 => \FSM_sequential_state[0]_i_2__0_n_0\,
      O => req_ready_i_1_n_0
    );
req_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => req_ready_i_1_n_0,
      Q => req_gen_ready,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_response_generator is
  port (
    \response_id_reg[3]_0\ : out STD_LOGIC;
    \response_id_reg[2]_0\ : out STD_LOGIC;
    \response_id_reg[1]_0\ : out STD_LOGIC;
    \response_id_reg[0]_0\ : out STD_LOGIC;
    dest_enabled : out STD_LOGIC;
    \response_id_reg[3]_1\ : out STD_LOGIC;
    enabled_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    id0 : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    enabled_reg_1 : in STD_LOGIC;
    enabled_reg_2 : in STD_LOGIC;
    \zerodeep.s_axis_waddr_i_3_0\ : in STD_LOGIC;
    \zerodeep.s_axis_waddr_i_3_1\ : in STD_LOGIC;
    data_enabled : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_response_generator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_response_generator is
  signal \^dest_enabled\ : STD_LOGIC;
  signal enabled_i_1_n_0 : STD_LOGIC;
  signal inc_id0_return : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \response_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \response_id[3]_i_1_n_0\ : STD_LOGIC;
  signal \^response_id_reg[0]_0\ : STD_LOGIC;
  signal \^response_id_reg[1]_0\ : STD_LOGIC;
  signal \^response_id_reg[2]_0\ : STD_LOGIC;
  signal \^response_id_reg[3]_0\ : STD_LOGIC;
  signal \^response_id_reg[3]_1\ : STD_LOGIC;
  signal \zerodeep.s_axis_waddr_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \response_id[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \response_id[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \response_id[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \response_id[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \zerodeep.s_axis_waddr_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \zerodeep.s_axis_waddr_i_4\ : label is "soft_lutpair51";
begin
  dest_enabled <= \^dest_enabled\;
  \response_id_reg[0]_0\ <= \^response_id_reg[0]_0\;
  \response_id_reg[1]_0\ <= \^response_id_reg[1]_0\;
  \response_id_reg[2]_0\ <= \^response_id_reg[2]_0\;
  \response_id_reg[3]_0\ <= \^response_id_reg[3]_0\;
  \response_id_reg[3]_1\ <= \^response_id_reg[3]_1\;
enabled_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_enabled,
      I1 => \^response_id_reg[3]_1\,
      I2 => \^dest_enabled\,
      O => enabled_i_1_n_0
    );
enabled_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => enabled_i_1_n_0,
      Q => \^dest_enabled\,
      R => enabled_reg_0(0)
    );
\response_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^response_id_reg[1]_0\,
      I1 => \^response_id_reg[2]_0\,
      I2 => \^response_id_reg[3]_0\,
      O => \response_id[0]_i_1_n_0\
    );
\response_id[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \^response_id_reg[1]_0\,
      I1 => \^response_id_reg[2]_0\,
      I2 => \^response_id_reg[3]_0\,
      I3 => \^response_id_reg[0]_0\,
      O => inc_id0_return(1)
    );
\response_id[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC4E"
    )
        port map (
      I0 => \^response_id_reg[1]_0\,
      I1 => \^response_id_reg[2]_0\,
      I2 => \^response_id_reg[3]_0\,
      I3 => \^response_id_reg[0]_0\,
      O => inc_id0_return(2)
    );
\response_id[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E4"
    )
        port map (
      I0 => \^response_id_reg[1]_0\,
      I1 => \^response_id_reg[2]_0\,
      I2 => \^response_id_reg[3]_0\,
      I3 => \^response_id_reg[0]_0\,
      O => \response_id[3]_i_1_n_0\
    );
\response_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => id0,
      D => \response_id[0]_i_1_n_0\,
      Q => \^response_id_reg[0]_0\,
      R => enabled_reg_0(0)
    );
\response_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => id0,
      D => inc_id0_return(1),
      Q => \^response_id_reg[1]_0\,
      R => enabled_reg_0(0)
    );
\response_id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => id0,
      D => inc_id0_return(2),
      Q => \^response_id_reg[2]_0\,
      R => enabled_reg_0(0)
    );
\response_id_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => id0,
      D => \response_id[3]_i_1_n_0\,
      Q => \^response_id_reg[3]_0\,
      R => enabled_reg_0(0)
    );
\zerodeep.s_axis_waddr_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \^response_id_reg[3]_0\,
      I1 => enabled_reg_1,
      I2 => \^response_id_reg[2]_0\,
      I3 => enabled_reg_2,
      I4 => \zerodeep.s_axis_waddr_i_4_n_0\,
      O => \^response_id_reg[3]_1\
    );
\zerodeep.s_axis_waddr_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \zerodeep.s_axis_waddr_i_3_0\,
      I1 => \^response_id_reg[1]_0\,
      I2 => \zerodeep.s_axis_waddr_i_3_1\,
      I3 => \^response_id_reg[0]_0\,
      O => \zerodeep.s_axis_waddr_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits is
  port (
    dbg_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    enabled : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits is
  signal \cdc_sync_stage1_reg_n_0_[0]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[0]\ : label is std.standard.true;
begin
\cdc_sync_stage1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => enabled,
      Q => \cdc_sync_stage1_reg_n_0_[0]\,
      R => '0'
    );
\cdc_sync_stage2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[0]\,
      Q => dbg_status(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_request_id : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_throttled_request_id_reg[0]\ : in STD_LOGIC;
    \cdc_sync_stage1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_src_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0\ : entity is "sync_bits";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0\ is
  signal \cdc_sync_stage1_reg_n_0_[0]\ : STD_LOGIC;
  signal \cdc_sync_stage1_reg_n_0_[1]\ : STD_LOGIC;
  signal \cdc_sync_stage1_reg_n_0_[2]\ : STD_LOGIC;
  signal \cdc_sync_stage1_reg_n_0_[3]\ : STD_LOGIC;
  signal \^src_request_id\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \src_throttled_request_id[3]_i_3_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[3]\ : label is std.standard.true;
begin
  src_request_id(3 downto 0) <= \^src_request_id\(3 downto 0);
\cdc_sync_stage1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg[3]_0\(0),
      Q => \cdc_sync_stage1_reg_n_0_[0]\,
      R => '0'
    );
\cdc_sync_stage1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg[3]_0\(1),
      Q => \cdc_sync_stage1_reg_n_0_[1]\,
      R => '0'
    );
\cdc_sync_stage1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg[3]_0\(2),
      Q => \cdc_sync_stage1_reg_n_0_[2]\,
      R => '0'
    );
\cdc_sync_stage1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg[3]_0\(3),
      Q => \cdc_sync_stage1_reg_n_0_[3]\,
      R => '0'
    );
\cdc_sync_stage2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[0]\,
      Q => \^src_request_id\(0),
      R => '0'
    );
\cdc_sync_stage2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[1]\,
      Q => \^src_request_id\(1),
      R => '0'
    );
\cdc_sync_stage2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[2]\,
      Q => \^src_request_id\(2),
      R => '0'
    );
\cdc_sync_stage2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[3]\,
      Q => \^src_request_id\(3),
      R => '0'
    );
\src_throttled_request_id[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BEFFFFBE"
    )
        port map (
      I0 => \src_throttled_request_id[3]_i_3_n_0\,
      I1 => \^src_request_id\(2),
      I2 => Q(2),
      I3 => \^src_request_id\(0),
      I4 => Q(0),
      I5 => \src_throttled_request_id_reg[0]\,
      O => E(0)
    );
\src_throttled_request_id[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^src_request_id\(1),
      I1 => Q(1),
      I2 => \^src_request_id\(3),
      I3 => Q(3),
      O => \src_throttled_request_id[3]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0__xdcDup__1\ is
  port (
    response_id : out STD_LOGIC_VECTOR ( 3 downto 0 );
    id : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0__xdcDup__1\ : entity is "sync_bits";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0__xdcDup__1\ is
  signal \cdc_sync_stage1_reg_n_0_[0]\ : STD_LOGIC;
  signal \cdc_sync_stage1_reg_n_0_[1]\ : STD_LOGIC;
  signal \cdc_sync_stage1_reg_n_0_[2]\ : STD_LOGIC;
  signal \cdc_sync_stage1_reg_n_0_[3]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[3]\ : label is std.standard.true;
begin
\cdc_sync_stage1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => id(0),
      Q => \cdc_sync_stage1_reg_n_0_[0]\,
      R => '0'
    );
\cdc_sync_stage1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => id(1),
      Q => \cdc_sync_stage1_reg_n_0_[1]\,
      R => '0'
    );
\cdc_sync_stage1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => id(2),
      Q => \cdc_sync_stage1_reg_n_0_[2]\,
      R => '0'
    );
\cdc_sync_stage1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => id(3),
      Q => \cdc_sync_stage1_reg_n_0_[3]\,
      R => '0'
    );
\cdc_sync_stage2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[0]\,
      Q => response_id(0),
      R => '0'
    );
\cdc_sync_stage2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[1]\,
      Q => response_id(1),
      R => '0'
    );
\cdc_sync_stage2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[2]\,
      Q => response_id(2),
      R => '0'
    );
\cdc_sync_stage2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[3]\,
      Q => response_id(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__1\ is
  port (
    id0 : out STD_LOGIC;
    \cdc_sync_stage2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cdc_sync_stage1_reg[0]_0\ : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    \zerodeep.cdc_sync_fifo_ram_reg[0]\ : in STD_LOGIC;
    dest_enabled : in STD_LOGIC;
    \zerodeep.cdc_sync_fifo_ram_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__1\ : entity is "sync_bits";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__1\ is
  signal \cdc_sync_stage1_reg_n_0_[0]\ : STD_LOGIC;
  signal \cdc_sync_stage2_reg_n_0_[0]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[0]\ : label is std.standard.true;
begin
\cdc_sync_stage1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg[0]_0\,
      Q => \cdc_sync_stage1_reg_n_0_[0]\,
      R => \cdc_sync_stage2_reg[0]_0\(0)
    );
\cdc_sync_stage2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[0]\,
      Q => \cdc_sync_stage2_reg_n_0_[0]\,
      R => \cdc_sync_stage2_reg[0]_0\(0)
    );
\zerodeep.s_axis_waddr_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \cdc_sync_stage2_reg_n_0_[0]\,
      I1 => \zerodeep.cdc_sync_fifo_ram_reg[0]\,
      I2 => dest_enabled,
      I3 => \zerodeep.cdc_sync_fifo_ram_reg[0]_0\,
      O => id0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__2\ is
  port (
    response_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    response_ready_reg_0 : out STD_LOGIC;
    response_dest_ready_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cdc_sync_stage1_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_response_ready : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    response_dest_ready_reg_0 : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    \zerodeep.m_axis_raddr_reg\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    response_dest_ready : in STD_LOGIC;
    up_response_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__2\ : entity is "sync_bits";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__2\ is
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \cdc_sync_stage1_reg_n_0_[0]\ : STD_LOGIC;
  signal \cdc_sync_stage2_reg_n_0_[0]\ : STD_LOGIC;
  signal \req_response_dest_data_burst_length[11]_i_2_n_0\ : STD_LOGIC;
  signal response_dest_ready_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1__0\ : label is "soft_lutpair129";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[0]\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \req_response_dest_data_burst_length[11]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of response_dest_ready_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \zerodeep.m_axis_raddr_i_1__0\ : label is "soft_lutpair130";
begin
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]\(2),
      I1 => up_response_ready,
      I2 => \FSM_sequential_state_reg[0]\(0),
      I3 => \FSM_sequential_state[0]_i_2_n_0\,
      O => D(0)
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB8B8"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]\,
      I1 => \FSM_sequential_state_reg[0]\(1),
      I2 => \FSM_sequential_state_reg[0]\(0),
      I3 => \req_response_dest_data_burst_length[11]_i_2_n_0\,
      I4 => \FSM_sequential_state_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[0]\(2),
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBFDDDDAFBFDD88"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]\(2),
      I1 => up_response_ready,
      I2 => \FSM_sequential_state_reg[1]\,
      I3 => \FSM_sequential_state_reg[0]\(0),
      I4 => \FSM_sequential_state_reg[0]\(1),
      I5 => \FSM_sequential_state[1]_i_3_n_0\,
      O => D(1)
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009000900090000"
    )
        port map (
      I0 => \cdc_sync_stage2_reg_n_0_[0]\,
      I1 => \zerodeep.m_axis_raddr_reg\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \FSM_sequential_state_reg[1]_0\(1),
      I4 => \FSM_sequential_state_reg[1]_1\(1),
      I5 => \FSM_sequential_state_reg[1]_1\(0),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\cdc_sync_stage1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg[0]_0\,
      Q => \cdc_sync_stage1_reg_n_0_[0]\,
      R => Q(0)
    );
\cdc_sync_stage2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[0]\,
      Q => \cdc_sync_stage2_reg_n_0_[0]\,
      R => Q(0)
    );
\req_response_dest_data_burst_length[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => response_dest_ready,
      I1 => \req_response_dest_data_burst_length[11]_i_2_n_0\,
      O => E(0)
    );
\req_response_dest_data_burst_length[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zerodeep.m_axis_raddr_reg\,
      I1 => \cdc_sync_stage2_reg_n_0_[0]\,
      O => \req_response_dest_data_burst_length[11]_i_2_n_0\
    );
response_dest_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005510"
    )
        port map (
      I0 => response_dest_ready_i_2_n_0,
      I1 => up_response_ready,
      I2 => \FSM_sequential_state_reg[0]\(2),
      I3 => \FSM_sequential_state[0]_i_2_n_0\,
      I4 => response_dest_ready_reg_0,
      O => response_ready_reg
    );
response_dest_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D9DDDDD8D9DDD88"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]\(2),
      I1 => up_response_ready,
      I2 => \FSM_sequential_state_reg[1]\,
      I3 => \FSM_sequential_state_reg[0]\(0),
      I4 => \FSM_sequential_state_reg[0]\(1),
      I5 => \FSM_sequential_state[1]_i_3_n_0\,
      O => response_dest_ready_i_2_n_0
    );
response_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBB33FFFFAA20"
    )
        port map (
      I0 => response_dest_ready_i_2_n_0,
      I1 => up_response_ready,
      I2 => \FSM_sequential_state_reg[0]\(2),
      I3 => \FSM_sequential_state[0]_i_2_n_0\,
      I4 => response_dest_ready_reg_0,
      I5 => up_response_valid,
      O => response_ready_reg_0
    );
\zerodeep.m_axis_raddr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => response_dest_ready,
      I1 => \req_response_dest_data_burst_length[11]_i_2_n_0\,
      I2 => \zerodeep.m_axis_raddr_reg\,
      O => response_dest_ready_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__3\ is
  port (
    up_sot : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zerodeep.s_axis_waddr_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zerodeep.m_axis_raddr\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_dma_cyclic : in STD_LOGIC;
    \zerodeep.s_axis_waddr\ : in STD_LOGIC;
    req_gen_ready : in STD_LOGIC;
    \zerodeep.cdc_sync_fifo_ram_reg[0]\ : in STD_LOGIC;
    up_dma_req_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__3\ : entity is "sync_bits";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__3\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cdc_sync_stage1_reg_n_0_[0]\ : STD_LOGIC;
  signal \cdc_sync_stage2_reg_n_0_[0]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[0]\ : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \zerodeep.cdc_sync_fifo_ram[67]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \zerodeep.s_axis_waddr_i_1__0\ : label is "soft_lutpair143";
begin
  E(0) <= \^e\(0);
\cdc_sync_stage1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \zerodeep.m_axis_raddr\,
      Q => \cdc_sync_stage1_reg_n_0_[0]\,
      R => Q(0)
    );
\cdc_sync_stage2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[0]\,
      Q => \cdc_sync_stage2_reg_n_0_[0]\,
      R => Q(0)
    );
\up_transfer_id[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => up_dma_cyclic,
      O => up_sot
    );
\zerodeep.cdc_sync_fifo_ram[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000000"
    )
        port map (
      I0 => \zerodeep.s_axis_waddr\,
      I1 => \cdc_sync_stage2_reg_n_0_[0]\,
      I2 => req_gen_ready,
      I3 => \zerodeep.cdc_sync_fifo_ram_reg[0]\,
      I4 => up_dma_req_valid,
      O => \^e\(0)
    );
\zerodeep.s_axis_waddr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^e\(0),
      I1 => \zerodeep.s_axis_waddr\,
      O => \zerodeep.s_axis_waddr_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__4\ is
  port (
    \cdc_sync_stage2_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zerodeep.m_axis_raddr_reg\ : out STD_LOGIC;
    \zerodeep.cdc_sync_fifo_ram_reg[0]\ : out STD_LOGIC;
    \cdc_sync_stage1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zerodeep.s_axis_waddr\ : in STD_LOGIC;
    m_src_axi_aclk : in STD_LOGIC;
    \zerodeep.m_axis_raddr\ : in STD_LOGIC;
    bl_ready_ag : in STD_LOGIC;
    req_ready_ag : in STD_LOGIC;
    src_dest_ready_hs : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axis_data__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__4\ : entity is "sync_bits";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__4\ is
  signal \cdc_sync_stage1_reg_n_0_[0]\ : STD_LOGIC;
  signal cdc_sync_stage2 : STD_LOGIC;
  signal \^cdc_sync_stage2_reg[0]_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[0]\ : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \last_burst_len[7]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \last_burst_len[7]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of src_req_xlast_cur_i_1 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \zerodeep.m_axis_raddr_i_1\ : label is "soft_lutpair144";
begin
  \cdc_sync_stage2_reg[0]_0\ <= \^cdc_sync_stage2_reg[0]_0\;
\cdc_sync_stage1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \zerodeep.s_axis_waddr\,
      Q => \cdc_sync_stage1_reg_n_0_[0]\,
      R => \cdc_sync_stage1_reg[0]_0\(0)
    );
\cdc_sync_stage2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[0]\,
      Q => cdc_sync_stage2,
      R => \cdc_sync_stage1_reg[0]_0\(0)
    );
\last_burst_len[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^cdc_sync_stage2_reg[0]_0\,
      I1 => src_dest_ready_hs,
      O => E(0)
    );
\last_burst_len[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FFF"
    )
        port map (
      I0 => cdc_sync_stage2,
      I1 => \zerodeep.m_axis_raddr\,
      I2 => bl_ready_ag,
      I3 => req_ready_ag,
      O => \^cdc_sync_stage2_reg[0]_0\
    );
src_req_xlast_cur_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => src_dest_ready_hs,
      I1 => \^cdc_sync_stage2_reg[0]_0\,
      I2 => \out\(0),
      I3 => \s_axis_data__0\(0),
      O => \zerodeep.cdc_sync_fifo_ram_reg[0]\
    );
\zerodeep.m_axis_raddr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => src_dest_ready_hs,
      I1 => \^cdc_sync_stage2_reg[0]_0\,
      I2 => \zerodeep.m_axis_raddr\,
      O => \zerodeep.m_axis_raddr_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__5\ is
  port (
    dest_enable : out STD_LOGIC;
    \cdc_sync_stage1_reg[0]_0\ : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__5\ : entity is "sync_bits";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__5\ is
  signal cdc_sync_stage1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[0]\ : label is std.standard.true;
begin
\cdc_sync_stage1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg[0]_0\,
      Q => cdc_sync_stage1,
      R => '0'
    );
\cdc_sync_stage2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => cdc_sync_stage1,
      Q => dest_enable,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__6\ is
  port (
    src_enable : out STD_LOGIC;
    \cdc_sync_stage1_reg[0]_0\ : in STD_LOGIC;
    m_src_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__6\ : entity is "sync_bits";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__6\ is
  signal \cdc_sync_stage1_reg_n_0_[0]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[0]\ : label is std.standard.true;
begin
\cdc_sync_stage1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg[0]_0\,
      Q => \cdc_sync_stage1_reg_n_0_[0]\,
      R => '0'
    );
\cdc_sync_stage2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[0]\,
      Q => src_enable,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__7\ is
  port (
    dbg_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_enabled : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ctrl_pause : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_state[5]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state[5]_i_3_1\ : in STD_LOGIC;
    ctrl_enable : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__7\ : entity is "sync_bits";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__7\ is
  signal \FSM_onehot_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_5_n_0\ : STD_LOGIC;
  signal \cdc_sync_stage1_reg_n_0_[0]\ : STD_LOGIC;
  signal \^dbg_status\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[5]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \FSM_onehot_state[5]_i_5\ : label is "soft_lutpair158";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \cdc_sync_stage1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \cdc_sync_stage2_reg[0]\ : label is std.standard.true;
begin
  dbg_status(0) <= \^dbg_status\(0);
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFA8"
    )
        port map (
      I0 => Q(4),
      I1 => ctrl_pause,
      I2 => \state_reg[0]\,
      I3 => Q(0),
      I4 => \FSM_onehot_state[5]_i_2_n_0\,
      I5 => \FSM_onehot_state[5]_i_3_n_0\,
      O => E(0)
    );
\FSM_onehot_state[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FSM_onehot_state[5]_i_4_n_0\,
      I1 => ctrl_pause,
      I2 => \state_reg[0]\,
      I3 => Q(2),
      O => \FSM_onehot_state[5]_i_2_n_0\
    );
\FSM_onehot_state[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => \FSM_onehot_state[5]_i_5_n_0\,
      I1 => ctrl_enable,
      I2 => Q(1),
      I3 => \state_reg[0]_0\(0),
      O => \FSM_onehot_state[5]_i_3_n_0\
    );
\FSM_onehot_state[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^dbg_status\(0),
      I1 => Q(3),
      I2 => \FSM_onehot_state[5]_i_3_0\(0),
      I3 => \FSM_onehot_state[5]_i_3_1\,
      O => \FSM_onehot_state[5]_i_4_n_0\
    );
\FSM_onehot_state[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^dbg_status\(0),
      I1 => Q(5),
      I2 => \FSM_onehot_state[5]_i_3_0\(0),
      I3 => \FSM_onehot_state[5]_i_3_1\,
      O => \FSM_onehot_state[5]_i_5_n_0\
    );
\cdc_sync_stage1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => dest_enabled,
      Q => \cdc_sync_stage1_reg_n_0_[0]\,
      R => '0'
    );
\cdc_sync_stage2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cdc_sync_stage1_reg_n_0_[0]\,
      Q => \^dbg_status\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_wreq : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    up_rreq : out STD_LOGIC;
    up_axi_rvalid_int_reg_0 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \up_wdata_int_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_raddr_int_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_raddr_int_reg[3]_0\ : out STD_LOGIC;
    \up_raddr_int_reg[3]_1\ : out STD_LOGIC;
    \up_raddr_int_reg[4]_1\ : out STD_LOGIC;
    \up_waddr_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_dma_cyclic_0 : out STD_LOGIC;
    \up_wdata_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_waddr_int_reg[1]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_int_reg[4]_2\ : out STD_LOGIC;
    \up_raddr_int_reg[4]_3\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    up_sot : in STD_LOGIC;
    up_dma_req_valid_reg : in STD_LOGIC;
    up_dma_req_valid : in STD_LOGIC;
    \fifo._m_axis_valid\ : in STD_LOGIC;
    up_tlf_valid : in STD_LOGIC;
    \up_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \up_rdata_reg[30]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    m_src_axi_araddr : in STD_LOGIC_VECTOR ( 26 downto 0 );
    dbg_ids1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \up_rdata_reg[1]\ : in STD_LOGIC;
    src_request_id : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dbg_ids0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dbg_status : in STD_LOGIC_VECTOR ( 6 downto 0 );
    g : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_reg[2]\ : in STD_LOGIC;
    \up_irq_source_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ctrl_enable : in STD_LOGIC;
    ctrl_pause : in STD_LOGIC;
    \up_rdata_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \up_rdata[23]_i_2_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \up_rdata[23]_i_2_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_rdata[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    up_eot : in STD_LOGIC;
    up_wack : in STD_LOGIC;
    up_rack : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_dma_cyclic : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    up_bl_partial : in STD_LOGIC;
    \up_rdata[0]_i_3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_d_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ctrl_enable_i_2_n_0 : STD_LOGIC;
  signal \m_axis_raddr_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_raddr_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_5_in : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal up_axi_arready_int_i_1_n_0 : STD_LOGIC;
  signal up_axi_awready_int_i_2_n_0 : STD_LOGIC;
  signal up_axi_bvalid_int_i_1_n_0 : STD_LOGIC;
  signal \up_axi_rdata_int[31]_i_1_n_0\ : STD_LOGIC;
  signal up_axi_rvalid_int_i_1_n_0 : STD_LOGIC;
  signal \^up_axi_rvalid_int_reg_0\ : STD_LOGIC;
  signal up_axi_wready_int_i_1_n_0 : STD_LOGIC;
  signal up_dma_enable_tlen_reporting_i_2_n_0 : STD_LOGIC;
  signal up_dma_enable_tlen_reporting_i_3_n_0 : STD_LOGIC;
  signal \up_dma_src_address[30]_i_2_n_0\ : STD_LOGIC;
  signal \up_irq_mask[1]_i_2_n_0\ : STD_LOGIC;
  signal \up_irq_source[1]_i_2_n_0\ : STD_LOGIC;
  signal up_rack_d : STD_LOGIC;
  signal up_rack_s : STD_LOGIC;
  signal up_raddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^up_raddr_int_reg[3]_0\ : STD_LOGIC;
  signal \^up_raddr_int_reg[3]_1\ : STD_LOGIC;
  signal \^up_raddr_int_reg[4]_1\ : STD_LOGIC;
  signal \up_rcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \up_rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_4_n_1\ : STD_LOGIC;
  signal \up_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[22]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[26]_i_10_n_0\ : STD_LOGIC;
  signal \up_rdata[26]_i_11_n_0\ : STD_LOGIC;
  signal \up_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[26]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[26]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata[26]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_14_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_15_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_16_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_17_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_18_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal up_rdata_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[10]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[11]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[14]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[15]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[16]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[18]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[19]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[21]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[23]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[25]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[26]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[27]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[28]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[29]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[30]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[5]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[7]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[9]_i_1_n_0\ : STD_LOGIC;
  signal \^up_rreq\ : STD_LOGIC;
  signal up_rreq_int_i_1_n_0 : STD_LOGIC;
  signal up_rsel_inv_i_1_n_0 : STD_LOGIC;
  signal up_wack_d : STD_LOGIC;
  signal up_wack_s : STD_LOGIC;
  signal up_waddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \up_wcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_wreq\ : STD_LOGIC;
  signal up_wreq_int_i_1_n_0 : STD_LOGIC;
  signal up_wsel_inv_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ctrl_enable_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \fifo.valid_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_axis_raddr_reg[2]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_axis_raddr_reg[2]_i_5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of up_axi_awready_int_i_2 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of up_axi_bvalid_int_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of up_axi_wready_int_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \up_dma_dest_address[30]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of up_dma_enable_tlen_reporting_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of up_dma_enable_tlen_reporting_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of up_dma_enable_tlen_reporting_i_3 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \up_dma_src_address[30]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \up_irq_mask[1]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \up_rcount[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \up_rcount[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \up_rdata[0]_i_5\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \up_rdata[10]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \up_rdata[10]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \up_rdata[10]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \up_rdata[11]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \up_rdata[12]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \up_rdata[13]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \up_rdata[14]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \up_rdata[15]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \up_rdata[16]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \up_rdata[16]_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \up_rdata[16]_i_6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \up_rdata[17]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \up_rdata[18]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \up_rdata[19]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \up_rdata[19]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \up_rdata[1]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \up_rdata[1]_i_7\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \up_rdata[1]_i_9\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \up_rdata[20]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \up_rdata[21]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \up_rdata[22]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \up_rdata[22]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \up_rdata[23]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \up_rdata[24]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \up_rdata[25]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \up_rdata[26]_i_10\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \up_rdata[26]_i_11\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \up_rdata[26]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \up_rdata[26]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \up_rdata[26]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \up_rdata[26]_i_6\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \up_rdata[26]_i_8\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \up_rdata[26]_i_9\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \up_rdata[27]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \up_rdata[28]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \up_rdata[29]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \up_rdata[2]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \up_rdata[2]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \up_rdata[30]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \up_rdata[30]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \up_rdata[30]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \up_rdata[30]_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_10\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_11\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_12\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_13\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_15\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_16\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_17\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_18\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_9\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \up_rdata[3]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \up_rdata[4]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \up_rdata[4]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \up_rdata[4]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \up_rdata[5]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \up_rdata[5]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \up_rdata[5]_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \up_rdata[5]_i_5\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \up_rdata[6]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \up_rdata[6]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \up_rdata[7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \up_rdata[8]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \up_rdata[9]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \up_rdata[9]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of up_rreq_int_i_1 : label is "soft_lutpair45";
  attribute inverted : string;
  attribute inverted of up_rsel_reg_inv : label is "yes";
  attribute SOFT_HLUTNM of \up_scratch[31]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \up_wcount[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \up_wcount[2]_i_1\ : label is "soft_lutpair29";
  attribute inverted of up_wsel_reg_inv : label is "yes";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  SR(0) <= \^sr\(0);
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wready <= \^s_axi_wready\;
  up_axi_rvalid_int_reg_0 <= \^up_axi_rvalid_int_reg_0\;
  \up_raddr_int_reg[3]_0\ <= \^up_raddr_int_reg[3]_0\;
  \up_raddr_int_reg[3]_1\ <= \^up_raddr_int_reg[3]_1\;
  \up_raddr_int_reg[4]_1\ <= \^up_raddr_int_reg[4]_1\;
  up_rreq <= \^up_rreq\;
  up_wreq <= \^up_wreq\;
ctrl_enable_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ctrl_enable_i_2_n_0,
      I1 => up_waddr(1),
      I2 => up_waddr(2),
      I3 => up_waddr(3),
      I4 => up_waddr(4),
      O => \up_waddr_int_reg[1]_1\
    );
ctrl_enable_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => up_dma_enable_tlen_reporting_i_2_n_0,
      I1 => up_waddr(8),
      I2 => up_waddr(0),
      I3 => \^up_wreq\,
      O => ctrl_enable_i_2_n_0
    );
\fifo.valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => \fifo._m_axis_valid\,
      I1 => \m_axis_raddr_reg[2]_i_5_n_0\,
      I2 => up_raddr(4),
      I3 => \m_axis_raddr_reg[2]_i_6_n_0\,
      I4 => up_tlf_valid,
      O => \up_raddr_int_reg[4]_2\
    );
\m_axis_raddr_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020AAAA"
    )
        port map (
      I0 => \fifo._m_axis_valid\,
      I1 => \m_axis_raddr_reg[2]_i_5_n_0\,
      I2 => up_raddr(4),
      I3 => \m_axis_raddr_reg[2]_i_6_n_0\,
      I4 => up_tlf_valid,
      O => \up_raddr_int_reg[4]_0\(0)
    );
\m_axis_raddr_reg[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => up_raddr(3),
      I1 => up_raddr(5),
      I2 => up_raddr(8),
      O => \m_axis_raddr_reg[2]_i_5_n_0\
    );
\m_axis_raddr_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => up_raddr(0),
      I1 => up_raddr(2),
      I2 => up_raddr(1),
      I3 => up_raddr(6),
      I4 => up_raddr(7),
      I5 => \^up_rreq\,
      O => \m_axis_raddr_reg[2]_i_6_n_0\
    );
up_axi_arready_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => up_rack_s,
      O => up_axi_arready_int_i_1_n_0
    );
up_axi_arready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_arready_int_i_1_n_0,
      Q => \^s_axi_arready\,
      R => \^sr\(0)
    );
up_axi_awready_int_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^sr\(0)
    );
up_axi_awready_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => up_wack_s,
      O => up_axi_awready_int_i_2_n_0
    );
up_axi_awready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_awready_int_i_2_n_0,
      Q => \^s_axi_awready\,
      R => \^sr\(0)
    );
up_axi_bvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => up_wack_d,
      I1 => s_axi_aresetn,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      O => up_axi_bvalid_int_i_1_n_0
    );
up_axi_bvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_bvalid_int_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => '0'
    );
\up_axi_rdata_int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^up_axi_rvalid_int_reg_0\,
      I2 => s_axi_aresetn,
      O => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(0),
      Q => s_axi_rdata(0),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(10),
      Q => s_axi_rdata(10),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(11),
      Q => s_axi_rdata(11),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(12),
      Q => s_axi_rdata(12),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(13),
      Q => s_axi_rdata(13),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(14),
      Q => s_axi_rdata(14),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(15),
      Q => s_axi_rdata(15),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(16),
      Q => s_axi_rdata(16),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(17),
      Q => s_axi_rdata(17),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(18),
      Q => s_axi_rdata(18),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(19),
      Q => s_axi_rdata(19),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(1),
      Q => s_axi_rdata(1),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(20),
      Q => s_axi_rdata(20),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(21),
      Q => s_axi_rdata(21),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(22),
      Q => s_axi_rdata(22),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(23),
      Q => s_axi_rdata(23),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(24),
      Q => s_axi_rdata(24),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(25),
      Q => s_axi_rdata(25),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(26),
      Q => s_axi_rdata(26),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(27),
      Q => s_axi_rdata(27),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(28),
      Q => s_axi_rdata(28),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(29),
      Q => s_axi_rdata(29),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(2),
      Q => s_axi_rdata(2),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(30),
      Q => s_axi_rdata(30),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(31),
      Q => s_axi_rdata(31),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(3),
      Q => s_axi_rdata(3),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(4),
      Q => s_axi_rdata(4),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(5),
      Q => s_axi_rdata(5),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(6),
      Q => s_axi_rdata(6),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(7),
      Q => s_axi_rdata(7),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(8),
      Q => s_axi_rdata(8),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(9),
      Q => s_axi_rdata(9),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
up_axi_rvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7040"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^up_axi_rvalid_int_reg_0\,
      I2 => s_axi_aresetn,
      I3 => up_rack_d,
      O => up_axi_rvalid_int_i_1_n_0
    );
up_axi_rvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_rvalid_int_i_1_n_0,
      Q => \^up_axi_rvalid_int_reg_0\,
      R => '0'
    );
up_axi_wready_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => up_wack_s,
      O => up_axi_wready_int_i_1_n_0
    );
up_axi_wready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_wready_int_i_1_n_0,
      Q => \^s_axi_wready\,
      R => \^sr\(0)
    );
\up_dma_dest_address[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \up_dma_src_address[30]_i_2_n_0\,
      I1 => up_waddr(1),
      I2 => up_waddr(0),
      I3 => \^up_wreq\,
      I4 => up_waddr(3),
      O => \up_waddr_int_reg[1]_2\(0)
    );
up_dma_enable_tlen_reporting_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => up_dma_enable_tlen_reporting_i_2_n_0,
      I1 => up_waddr(8),
      I2 => up_waddr(0),
      I3 => \^up_wreq\,
      I4 => up_dma_enable_tlen_reporting_i_3_n_0,
      O => up_dma_cyclic_0
    );
up_dma_enable_tlen_reporting_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => up_waddr(5),
      I1 => up_waddr(6),
      I2 => up_waddr(7),
      O => up_dma_enable_tlen_reporting_i_2_n_0
    );
up_dma_enable_tlen_reporting_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => up_waddr(2),
      I1 => up_waddr(1),
      I2 => up_waddr(4),
      I3 => up_waddr(3),
      O => up_dma_enable_tlen_reporting_i_3_n_0
    );
up_dma_req_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC444444C0000000"
    )
        port map (
      I0 => up_sot,
      I1 => up_dma_req_valid_reg,
      I2 => \^q\(0),
      I3 => up_dma_enable_tlen_reporting_i_3_n_0,
      I4 => ctrl_enable_i_2_n_0,
      I5 => up_dma_req_valid,
      O => \up_wdata_int_reg[0]_0\
    );
\up_dma_src_address[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \up_dma_src_address[30]_i_2_n_0\,
      I1 => up_waddr(1),
      I2 => \^up_wreq\,
      I3 => up_waddr(0),
      I4 => up_waddr(3),
      O => \up_waddr_int_reg[1]_0\(0)
    );
\up_dma_src_address[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => up_waddr(6),
      I1 => up_waddr(7),
      I2 => up_waddr(8),
      I3 => up_waddr(2),
      I4 => up_waddr(4),
      I5 => up_waddr(5),
      O => \up_dma_src_address[30]_i_2_n_0\
    );
\up_dma_x_length[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \up_dma_src_address[30]_i_2_n_0\,
      I1 => up_waddr(1),
      I2 => up_waddr(3),
      I3 => \^up_wreq\,
      I4 => up_waddr(0),
      O => \up_waddr_int_reg[1]_3\(0)
    );
\up_irq_mask[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \up_irq_mask[1]_i_2_n_0\,
      I1 => up_waddr(4),
      I2 => up_waddr(3),
      I3 => up_waddr(2),
      I4 => up_waddr(1),
      I5 => up_waddr(0),
      O => E(0)
    );
\up_irq_mask[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => up_waddr(6),
      I1 => up_waddr(7),
      I2 => up_waddr(5),
      I3 => up_waddr(8),
      I4 => \^up_wreq\,
      O => \up_irq_mask[1]_i_2_n_0\
    );
\up_irq_source[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => up_sot,
      I1 => \^q\(0),
      I2 => \up_irq_source[1]_i_2_n_0\,
      I3 => \up_irq_source_reg[1]\(0),
      O => \up_wdata_int_reg[1]_0\(0)
    );
\up_irq_source[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => up_eot,
      I1 => \^q\(1),
      I2 => \up_irq_source[1]_i_2_n_0\,
      I3 => \up_irq_source_reg[1]\(1),
      O => \up_wdata_int_reg[1]_0\(1)
    );
\up_irq_source[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \up_irq_mask[1]_i_2_n_0\,
      I1 => up_waddr(4),
      I2 => up_waddr(3),
      I3 => up_waddr(2),
      I4 => up_waddr(1),
      I5 => up_waddr(0),
      O => \up_irq_source[1]_i_2_n_0\
    );
up_partial_length_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBFFFBFF00"
    )
        port map (
      I0 => \m_axis_raddr_reg[2]_i_6_n_0\,
      I1 => up_raddr(4),
      I2 => \m_axis_raddr_reg[2]_i_5_n_0\,
      I3 => up_bl_partial,
      I4 => up_tlf_valid,
      I5 => data5(4),
      O => \up_raddr_int_reg[4]_3\
    );
up_rack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \up_rcount_reg_n_0_[0]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => up_rack,
      O => up_rack_s
    );
up_rack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_s,
      Q => up_rack_d,
      R => \^sr\(0)
    );
\up_raddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(0),
      Q => up_raddr(0),
      R => \^sr\(0)
    );
\up_raddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(1),
      Q => up_raddr(1),
      R => \^sr\(0)
    );
\up_raddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(2),
      Q => up_raddr(2),
      R => \^sr\(0)
    );
\up_raddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(3),
      Q => up_raddr(3),
      R => \^sr\(0)
    );
\up_raddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(4),
      Q => up_raddr(4),
      R => \^sr\(0)
    );
\up_raddr_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(5),
      Q => up_raddr(5),
      R => \^sr\(0)
    );
\up_raddr_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(6),
      Q => up_raddr(6),
      R => \^sr\(0)
    );
\up_raddr_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(7),
      Q => up_raddr(7),
      R => \^sr\(0)
    );
\up_raddr_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(8),
      Q => up_raddr(8),
      R => \^sr\(0)
    );
\up_rcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_rack,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[0]_i_1_n_0\
    );
\up_rcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => up_rack,
      I1 => \up_rcount_reg_n_0_[0]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => p_0_in6_in,
      O => \up_rcount[1]_i_1_n_0\
    );
\up_rcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002888"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => up_rack_s,
      O => \up_rcount[2]_i_1_n_0\
    );
\up_rcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440404040404040"
    )
        port map (
      I0 => up_rack,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[2]\,
      O => \up_rcount[3]_i_1_n_0\
    );
\up_rcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \^up_rreq\,
      O => \up_rcount[4]_i_1_n_0\
    );
\up_rcount[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_rack_s,
      O => \up_rcount[4]_i_2_n_0\
    );
\up_rcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[0]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\up_rcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[1]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\up_rcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[2]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\up_rcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[3]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\up_rcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[4]_i_2_n_0\,
      Q => p_0_in6_in,
      R => \^sr\(0)
    );
\up_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB8B88"
    )
        port map (
      I0 => \up_rdata[0]_i_2_n_0\,
      I1 => \up_rdata[26]_i_3_n_0\,
      I2 => \up_rdata[0]_i_3_n_0\,
      I3 => \up_rdata[0]_i_4_n_0\,
      I4 => \up_rdata[0]_i_5_n_0\,
      I5 => \up_rdata[0]_i_6_n_0\,
      O => D(0)
    );
\up_rdata[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAB00A8"
    )
        port map (
      I0 => up_dma_req_valid,
      I1 => \^up_raddr_int_reg[4]_1\,
      I2 => \^up_raddr_int_reg[3]_1\,
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => up_dma_cyclic,
      O => \up_rdata[0]_i_10_n_0\
    );
\up_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF0FCFFF200F20"
    )
        port map (
      I0 => \up_irq_source_reg[1]\(0),
      I1 => \up_rdata_reg[1]_0\(0),
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata[31]_i_7_n_0\,
      I4 => \up_rdata_reg[31]\(0),
      I5 => \up_rdata[31]_i_8_n_0\,
      O => \up_rdata[0]_i_2_n_0\
    );
\up_rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFFDF"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[22]_i_4_n_0\,
      I3 => \up_rdata[0]_i_7_n_0\,
      I4 => \up_rdata[0]_i_8_n_0\,
      O => \up_rdata[0]_i_3_n_0\
    );
\up_rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEA"
    )
        port map (
      I0 => \^up_raddr_int_reg[3]_0\,
      I1 => \up_rdata[0]_i_9_n_0\,
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => \up_rdata[0]_i_10_n_0\,
      O => \up_rdata[0]_i_4_n_0\
    );
\up_rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => dbg_ids0(0),
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => \up_rdata[31]_i_6_n_0\,
      I4 => src_request_id(0),
      O => \up_rdata[0]_i_5_n_0\
    );
\up_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8A8000008A80"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_irq_source_reg[1]\(0),
      I2 => \up_rdata[31]_i_8_n_0\,
      I3 => ctrl_enable,
      I4 => \up_rdata[31]_i_6_n_0\,
      I5 => dbg_status(0),
      O => \up_rdata[0]_i_6_n_0\
    );
\up_rdata[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_1\,
      I1 => \up_rdata[0]_i_3_0\(22),
      I2 => \^up_raddr_int_reg[3]_1\,
      I3 => \up_rdata[0]_i_3_0\(0),
      O => \up_rdata[0]_i_7_n_0\
    );
\up_rdata[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_1\,
      I1 => \up_rdata[0]_i_3_1\(0),
      I2 => \^up_raddr_int_reg[3]_1\,
      I3 => \up_rdata[23]_i_2_0\(0),
      I4 => \^up_raddr_int_reg[3]_0\,
      O => \up_rdata[0]_i_8_n_0\
    );
\up_rdata[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33AB30A8"
    )
        port map (
      I0 => \up_rdata[1]_i_3_0\(0),
      I1 => \^up_raddr_int_reg[4]_1\,
      I2 => \^up_raddr_int_reg[3]_1\,
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => data5(0),
      O => \up_rdata[0]_i_9_n_0\
    );
\up_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB8B88"
    )
        port map (
      I0 => \up_rdata[10]_i_2_n_0\,
      I1 => \up_rdata[26]_i_3_n_0\,
      I2 => \up_rdata[10]_i_3_n_0\,
      I3 => dbg_ids1(2),
      I4 => \up_rdata[10]_i_4_n_0\,
      I5 => \up_rdata[10]_i_5_n_0\,
      O => D(10)
    );
\up_rdata[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AF"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata_reg[31]\(10),
      I2 => \up_rdata[31]_i_8_n_0\,
      I3 => \up_rdata[31]_i_6_n_0\,
      O => \up_rdata[10]_i_2_n_0\
    );
\up_rdata[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rdata[31]_i_8_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      O => \up_rdata[10]_i_3_n_0\
    );
\up_rdata[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => up_raddr(6),
      I1 => up_raddr(7),
      I2 => up_raddr(8),
      I3 => \up_rdata[10]_i_6_n_0\,
      I4 => \up_rdata[10]_i_7_n_0\,
      O => \up_rdata[10]_i_4_n_0\
    );
\up_rdata[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000B000"
    )
        port map (
      I0 => m_src_axi_araddr(6),
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => \up_rdata[31]_i_6_n_0\,
      I4 => \up_rdata_reg[10]\(0),
      O => \up_rdata[10]_i_5_n_0\
    );
\up_rdata[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(8),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(8),
      O => \up_rdata[10]_i_6_n_0\
    );
\up_rdata[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata_reg[30]\(7),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(15),
      O => \up_rdata[10]_i_7_n_0\
    );
\up_rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7500"
    )
        port map (
      I0 => \up_rdata[11]_i_2_n_0\,
      I1 => \up_rdata[11]_i_3_n_0\,
      I2 => \up_rdata[22]_i_4_n_0\,
      I3 => \up_rdata[30]_i_4_n_0\,
      I4 => \up_rdata[11]_i_4_n_0\,
      O => D(11)
    );
\up_rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF7FFF"
    )
        port map (
      I0 => m_src_axi_araddr(7),
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => \up_rdata[31]_i_6_n_0\,
      I4 => dbg_status(6),
      O => \up_rdata[11]_i_2_n_0\
    );
\up_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFD0DD"
    )
        port map (
      I0 => \up_rdata_reg[30]\(16),
      I1 => \^up_raddr_int_reg[3]_1\,
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \up_rdata_reg[30]\(8),
      I4 => \up_rdata[22]_i_7_n_0\,
      I5 => \up_rdata[11]_i_5_n_0\,
      O => \up_rdata[11]_i_3_n_0\
    );
\up_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000200000002"
    )
        port map (
      I0 => dbg_ids1(3),
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => \up_rdata[31]_i_8_n_0\,
      I4 => \up_rdata[26]_i_3_n_0\,
      I5 => \up_rdata_reg[31]\(11),
      O => \up_rdata[11]_i_4_n_0\
    );
\up_rdata[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(9),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(9),
      O => \up_rdata[11]_i_5_n_0\
    );
\up_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAFFFFAAEA"
    )
        port map (
      I0 => \up_rdata[12]_i_2_n_0\,
      I1 => \up_rdata[30]_i_4_n_0\,
      I2 => m_src_axi_araddr(8),
      I3 => \up_rdata[30]_i_2_n_0\,
      I4 => \up_rdata_reg[31]\(12),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => D(12)
    );
\up_rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002020"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[22]_i_4_n_0\,
      I3 => \up_rdata[12]_i_3_n_0\,
      I4 => \up_rdata[12]_i_4_n_0\,
      O => \up_rdata[12]_i_2_n_0\
    );
\up_rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(10),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(10),
      O => \up_rdata[12]_i_3_n_0\
    );
\up_rdata[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata[23]_i_2_1\(0),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(17),
      O => \up_rdata[12]_i_4_n_0\
    );
\up_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAFFFFAAEA"
    )
        port map (
      I0 => \up_rdata[13]_i_2_n_0\,
      I1 => \up_rdata[30]_i_4_n_0\,
      I2 => m_src_axi_araddr(9),
      I3 => \up_rdata[30]_i_2_n_0\,
      I4 => \up_rdata_reg[31]\(13),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => D(13)
    );
\up_rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002020"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[22]_i_4_n_0\,
      I3 => \up_rdata[13]_i_3_n_0\,
      I4 => \up_rdata[13]_i_4_n_0\,
      O => \up_rdata[13]_i_2_n_0\
    );
\up_rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(11),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(11),
      O => \up_rdata[13]_i_3_n_0\
    );
\up_rdata[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata[23]_i_2_1\(1),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(18),
      O => \up_rdata[13]_i_4_n_0\
    );
\up_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => \up_rdata[14]_i_2_n_0\,
      I1 => \up_rdata[26]_i_3_n_0\,
      I2 => \up_rdata[30]_i_2_n_0\,
      I3 => m_src_axi_araddr(10),
      I4 => \up_rdata[14]_i_3_n_0\,
      I5 => \up_rdata[22]_i_4_n_0\,
      O => D(14)
    );
\up_rdata[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4202"
    )
        port map (
      I0 => \up_rdata[31]_i_8_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata_reg[31]\(14),
      O => \up_rdata[14]_i_2_n_0\
    );
\up_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFD0DD"
    )
        port map (
      I0 => \up_rdata_reg[30]\(19),
      I1 => \^up_raddr_int_reg[3]_1\,
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \up_rdata[23]_i_2_1\(2),
      I4 => \up_rdata[22]_i_7_n_0\,
      I5 => \up_rdata[14]_i_4_n_0\,
      O => \up_rdata[14]_i_3_n_0\
    );
\up_rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(12),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(12),
      O => \up_rdata[14]_i_4_n_0\
    );
\up_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAFFFFAAEA"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata[30]_i_4_n_0\,
      I2 => m_src_axi_araddr(11),
      I3 => \up_rdata[30]_i_2_n_0\,
      I4 => \up_rdata_reg[31]\(15),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => D(15)
    );
\up_rdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002020"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[22]_i_4_n_0\,
      I3 => \up_rdata[15]_i_3_n_0\,
      I4 => \up_rdata[15]_i_4_n_0\,
      O => \up_rdata[15]_i_2_n_0\
    );
\up_rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(13),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(13),
      O => \up_rdata[15]_i_3_n_0\
    );
\up_rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata[23]_i_2_1\(3),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(20),
      O => \up_rdata[15]_i_4_n_0\
    );
\up_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550010"
    )
        port map (
      I0 => \up_rdata[16]_i_2_n_0\,
      I1 => \up_rdata[16]_i_3_n_0\,
      I2 => \up_rdata[22]_i_4_n_0\,
      I3 => \up_rdata[16]_i_4_n_0\,
      I4 => \up_rdata[16]_i_5_n_0\,
      I5 => \up_rdata[16]_i_6_n_0\,
      O => D(16)
    );
\up_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAABF"
    )
        port map (
      I0 => \up_rdata[26]_i_3_n_0\,
      I1 => g(0),
      I2 => \up_rdata[31]_i_8_n_0\,
      I3 => \up_rdata[31]_i_6_n_0\,
      I4 => \up_rdata[31]_i_7_n_0\,
      I5 => dbg_ids1(4),
      O => \up_rdata[16]_i_2_n_0\
    );
\up_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFD0DD"
    )
        port map (
      I0 => \up_rdata_reg[30]\(21),
      I1 => \^up_raddr_int_reg[3]_1\,
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \up_rdata[23]_i_2_1\(4),
      I4 => \up_rdata[22]_i_7_n_0\,
      I5 => \up_rdata[16]_i_7_n_0\,
      O => \up_rdata[16]_i_3_n_0\
    );
\up_rdata[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_8_n_0\,
      O => \up_rdata[16]_i_4_n_0\
    );
\up_rdata[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9111"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_8_n_0\,
      I3 => m_src_axi_araddr(12),
      O => \up_rdata[16]_i_5_n_0\
    );
\up_rdata[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18001000"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[31]_i_8_n_0\,
      I3 => \up_rdata[26]_i_3_n_0\,
      I4 => \up_rdata_reg[31]\(16),
      O => \up_rdata[16]_i_6_n_0\
    );
\up_rdata[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(14),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(14),
      O => \up_rdata[16]_i_7_n_0\
    );
\up_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(17),
      I2 => \up_rdata[17]_i_2_n_0\,
      I3 => \up_rdata[17]_i_3_n_0\,
      I4 => \up_rdata[17]_i_4_n_1\,
      I5 => \up_rdata[17]_i_5_n_0\,
      O => D(17)
    );
\up_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAFAAAB"
    )
        port map (
      I0 => \up_rdata[26]_i_3_n_0\,
      I1 => dbg_ids1(5),
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => \up_rdata[31]_i_6_n_0\,
      I4 => \up_rdata[31]_i_8_n_0\,
      I5 => g(1),
      O => \up_rdata[17]_i_2_n_0\
    );
\up_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFD0DD"
    )
        port map (
      I0 => \up_rdata_reg[30]\(22),
      I1 => \^up_raddr_int_reg[3]_1\,
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \up_rdata[23]_i_2_1\(5),
      I4 => \up_rdata[22]_i_7_n_0\,
      I5 => \up_rdata[17]_i_6_n_0\,
      O => \up_rdata[17]_i_3_n_0\
    );
\up_rdata[17]_i_4\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0002000200020000"
    )
        port map (
      I0 => up_raddr(8),
      I1 => up_raddr(7),
      I2 => up_raddr(6),
      I3 => \up_rdata[31]_i_7_n_0\,
      I4 => \up_rdata[31]_i_6_n_0\,
      I5 => \up_rdata[31]_i_8_n_0\,
      O5 => \up_rdata[17]_i_4_n_0\,
      O6 => \up_rdata[17]_i_4_n_1\
    );
\up_rdata[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9111"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_8_n_0\,
      I3 => m_src_axi_araddr(13),
      O => \up_rdata[17]_i_5_n_0\
    );
\up_rdata[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(15),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(15),
      O => \up_rdata[17]_i_6_n_0\
    );
\up_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBB8BBBBBBB8"
    )
        port map (
      I0 => \up_rdata[18]_i_2_n_0\,
      I1 => \up_rdata[26]_i_3_n_0\,
      I2 => \up_rdata[18]_i_3_n_0\,
      I3 => \up_rdata[18]_i_4_n_0\,
      I4 => m_src_axi_araddr(14),
      I5 => \up_rdata[30]_i_2_n_0\,
      O => D(18)
    );
\up_rdata[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \up_rdata[31]_i_8_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata_reg[31]\(18),
      I3 => \up_rdata[31]_i_6_n_0\,
      O => \up_rdata[18]_i_2_n_0\
    );
\up_rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => g(2),
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => dbg_ids1(6),
      I3 => \up_rdata[31]_i_7_n_0\,
      I4 => \up_rdata[31]_i_6_n_0\,
      O => \up_rdata[18]_i_3_n_0\
    );
\up_rdata[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => up_raddr(6),
      I1 => up_raddr(7),
      I2 => up_raddr(8),
      I3 => \up_rdata[18]_i_5_n_0\,
      I4 => \up_rdata[18]_i_6_n_0\,
      O => \up_rdata[18]_i_4_n_0\
    );
\up_rdata[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(16),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(16),
      O => \up_rdata[18]_i_5_n_0\
    );
\up_rdata[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata[23]_i_2_1\(6),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(23),
      O => \up_rdata[18]_i_6_n_0\
    );
\up_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBB8BBBBBBB8"
    )
        port map (
      I0 => \up_rdata[19]_i_2_n_0\,
      I1 => \up_rdata[26]_i_3_n_0\,
      I2 => \up_rdata[19]_i_3_n_0\,
      I3 => \up_rdata[19]_i_4_n_0\,
      I4 => m_src_axi_araddr(15),
      I5 => \up_rdata[30]_i_2_n_0\,
      O => D(19)
    );
\up_rdata[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4303"
    )
        port map (
      I0 => \up_rdata[31]_i_8_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata_reg[31]\(19),
      O => \up_rdata[19]_i_2_n_0\
    );
\up_rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => g(3),
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata[31]_i_7_n_0\,
      I4 => dbg_ids1(7),
      O => \up_rdata[19]_i_3_n_0\
    );
\up_rdata[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => up_raddr(6),
      I1 => up_raddr(7),
      I2 => up_raddr(8),
      I3 => \up_rdata[19]_i_5_n_0\,
      I4 => \up_rdata[19]_i_6_n_0\,
      O => \up_rdata[19]_i_4_n_0\
    );
\up_rdata[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(17),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(17),
      O => \up_rdata[19]_i_5_n_0\
    );
\up_rdata[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata[23]_i_2_1\(7),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(24),
      O => \up_rdata[19]_i_6_n_0\
    );
\up_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5510FFFF55105510"
    )
        port map (
      I0 => \up_rdata[1]_i_2_n_0\,
      I1 => \up_rdata[1]_i_3_n_0\,
      I2 => \up_rdata_reg[1]\,
      I3 => \up_rdata[1]_i_5_n_0\,
      I4 => \up_rdata[1]_i_6_n_0\,
      I5 => \up_rdata[1]_i_7_n_0\,
      O => D(1)
    );
\up_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001000D"
    )
        port map (
      I0 => src_request_id(1),
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata[31]_i_7_n_0\,
      I4 => dbg_ids0(1),
      I5 => \up_rdata[26]_i_3_n_0\,
      O => \up_rdata[1]_i_2_n_0\
    );
\up_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57FFFFFF57FF57"
    )
        port map (
      I0 => \up_rdata[22]_i_4_n_0\,
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata[31]_i_7_n_0\,
      I4 => \up_rdata[1]_i_8_n_0\,
      I5 => \up_rdata[1]_i_9_n_0\,
      O => \up_rdata[1]_i_3_n_0\
    );
\up_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF000FF00FF"
    )
        port map (
      I0 => dbg_status(1),
      I1 => \up_irq_source_reg[1]\(1),
      I2 => ctrl_pause,
      I3 => \up_rdata[31]_i_6_n_0\,
      I4 => \up_rdata[31]_i_8_n_0\,
      I5 => \up_rdata[31]_i_7_n_0\,
      O => \up_rdata[1]_i_5_n_0\
    );
\up_rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC3FFC1F"
    )
        port map (
      I0 => \up_irq_source_reg[1]\(1),
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata[31]_i_8_n_0\,
      I4 => \up_rdata_reg[1]_0\(1),
      O => \up_rdata[1]_i_6_n_0\
    );
\up_rdata[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \up_rdata[26]_i_3_n_0\,
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => \up_rdata_reg[31]\(1),
      O => \up_rdata[1]_i_7_n_0\
    );
\up_rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0E0EF000"
    )
        port map (
      I0 => \^up_raddr_int_reg[3]_1\,
      I1 => data5(1),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \up_rdata[1]_i_3_0\(1),
      I4 => \up_rdata[31]_i_4_n_0\,
      I5 => \^up_raddr_int_reg[3]_0\,
      O => \up_rdata[1]_i_8_n_0\
    );
\up_rdata[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \up_rdata[31]_i_4_n_0\,
      I1 => \^up_raddr_int_reg[3]_1\,
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \up_rdata_reg[30]\(0),
      O => \up_rdata[1]_i_9_n_0\
    );
\up_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAFFFFAAEA"
    )
        port map (
      I0 => \up_rdata[20]_i_2_n_0\,
      I1 => \up_rdata[30]_i_4_n_0\,
      I2 => m_src_axi_araddr(16),
      I3 => \up_rdata[30]_i_2_n_0\,
      I4 => \up_rdata_reg[31]\(20),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => D(20)
    );
\up_rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002020"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[22]_i_4_n_0\,
      I3 => \up_rdata[20]_i_3_n_0\,
      I4 => \up_rdata[20]_i_4_n_0\,
      O => \up_rdata[20]_i_2_n_0\
    );
\up_rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(18),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(18),
      O => \up_rdata[20]_i_3_n_0\
    );
\up_rdata[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata[23]_i_2_1\(8),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(25),
      O => \up_rdata[20]_i_4_n_0\
    );
\up_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAFFFFAAEA"
    )
        port map (
      I0 => \up_rdata[21]_i_2_n_0\,
      I1 => \up_rdata[30]_i_4_n_0\,
      I2 => m_src_axi_araddr(17),
      I3 => \up_rdata[30]_i_2_n_0\,
      I4 => \up_rdata_reg[31]\(21),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => D(21)
    );
\up_rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002020"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[22]_i_4_n_0\,
      I3 => \up_rdata[21]_i_3_n_0\,
      I4 => \up_rdata[21]_i_4_n_0\,
      O => \up_rdata[21]_i_2_n_0\
    );
\up_rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(19),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(19),
      O => \up_rdata[21]_i_3_n_0\
    );
\up_rdata[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata[23]_i_2_1\(9),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(26),
      O => \up_rdata[21]_i_4_n_0\
    );
\up_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => \up_rdata[22]_i_2_n_0\,
      I1 => \up_rdata[26]_i_3_n_0\,
      I2 => \up_rdata[30]_i_2_n_0\,
      I3 => m_src_axi_araddr(18),
      I4 => \up_rdata[22]_i_3_n_0\,
      I5 => \up_rdata[22]_i_4_n_0\,
      O => D(22)
    );
\up_rdata[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4202"
    )
        port map (
      I0 => \up_rdata[31]_i_8_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata_reg[31]\(22),
      O => \up_rdata[22]_i_2_n_0\
    );
\up_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFD0DD"
    )
        port map (
      I0 => \up_rdata_reg[30]\(27),
      I1 => \^up_raddr_int_reg[3]_1\,
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \up_rdata[23]_i_2_1\(10),
      I4 => \up_rdata[22]_i_7_n_0\,
      I5 => \up_rdata[22]_i_8_n_0\,
      O => \up_rdata[22]_i_3_n_0\
    );
\up_rdata[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => up_raddr(8),
      I1 => up_raddr(7),
      I2 => up_raddr(6),
      O => \up_rdata[22]_i_4_n_0\
    );
\up_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEBE9EF"
    )
        port map (
      I0 => up_raddr(3),
      I1 => up_raddr(4),
      I2 => up_raddr(0),
      I3 => up_raddr(1),
      I4 => up_raddr(2),
      I5 => up_raddr(5),
      O => \^up_raddr_int_reg[3]_1\
    );
\up_rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFDFCFFEEFF"
    )
        port map (
      I0 => up_raddr(4),
      I1 => up_raddr(5),
      I2 => up_raddr(3),
      I3 => up_raddr(1),
      I4 => up_raddr(0),
      I5 => up_raddr(2),
      O => \^up_raddr_int_reg[4]_1\
    );
\up_rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010143130"
    )
        port map (
      I0 => up_raddr(3),
      I1 => up_raddr(2),
      I2 => up_raddr(1),
      I3 => up_raddr(0),
      I4 => up_raddr(4),
      I5 => up_raddr(5),
      O => \up_rdata[22]_i_7_n_0\
    );
\up_rdata[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(20),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(20),
      O => \up_rdata[22]_i_8_n_0\
    );
\up_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAFFFFAAEA"
    )
        port map (
      I0 => \up_rdata[23]_i_2_n_0\,
      I1 => \up_rdata[30]_i_4_n_0\,
      I2 => m_src_axi_araddr(19),
      I3 => \up_rdata[30]_i_2_n_0\,
      I4 => \up_rdata_reg[31]\(23),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => D(23)
    );
\up_rdata[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002020"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[22]_i_4_n_0\,
      I3 => \up_rdata[23]_i_3_n_0\,
      I4 => \up_rdata[23]_i_4_n_0\,
      O => \up_rdata[23]_i_2_n_0\
    );
\up_rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(21),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(21),
      O => \up_rdata[23]_i_3_n_0\
    );
\up_rdata[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata[23]_i_2_1\(11),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(28),
      O => \up_rdata[23]_i_4_n_0\
    );
\up_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000002020"
    )
        port map (
      I0 => up_raddr(4),
      I1 => up_raddr(5),
      I2 => up_raddr(1),
      I3 => up_raddr(0),
      I4 => up_raddr(2),
      I5 => up_raddr(3),
      O => \up_rdata[23]_i_5_n_0\
    );
\up_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444F44"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(24),
      I2 => \up_rdata[24]_i_2_n_0\,
      I3 => \up_rdata[24]_i_3_n_0\,
      I4 => \up_rdata[30]_i_3_n_0\,
      I5 => \up_rdata_reg[30]\(29),
      O => D(24)
    );
\up_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAABF"
    )
        port map (
      I0 => \up_rdata[26]_i_3_n_0\,
      I1 => dbg_ids0(4),
      I2 => \up_rdata[31]_i_8_n_0\,
      I3 => \up_rdata[31]_i_6_n_0\,
      I4 => \up_rdata[31]_i_7_n_0\,
      I5 => dbg_ids1(4),
      O => \up_rdata[24]_i_2_n_0\
    );
\up_rdata[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9111"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_8_n_0\,
      I3 => m_src_axi_araddr(20),
      O => \up_rdata[24]_i_3_n_0\
    );
\up_rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(25),
      I2 => \up_rdata[25]_i_2_n_0\,
      I3 => \up_rdata[25]_i_3_n_0\,
      O => D(25)
    );
\up_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAFAAAB"
    )
        port map (
      I0 => \up_rdata[26]_i_3_n_0\,
      I1 => dbg_ids1(5),
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => \up_rdata[31]_i_6_n_0\,
      I4 => \up_rdata[31]_i_8_n_0\,
      I5 => dbg_ids0(5),
      O => \up_rdata[25]_i_2_n_0\
    );
\up_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0000003030FFFF"
    )
        port map (
      I0 => m_src_axi_araddr(21),
      I1 => \up_rdata[25]_i_4_n_0\,
      I2 => \up_rdata[22]_i_4_n_0\,
      I3 => \up_rdata[31]_i_8_n_0\,
      I4 => \up_rdata[31]_i_6_n_0\,
      I5 => \up_rdata[31]_i_7_n_0\,
      O => \up_rdata[25]_i_3_n_0\
    );
\up_rdata[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \up_rdata[31]_i_4_n_0\,
      I1 => \^up_raddr_int_reg[3]_1\,
      I2 => \up_rdata_reg[30]\(30),
      I3 => \^up_raddr_int_reg[3]_0\,
      I4 => \^up_raddr_int_reg[4]_1\,
      O => \up_rdata[25]_i_4_n_0\
    );
\up_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B8B8B888B88"
    )
        port map (
      I0 => \up_rdata[26]_i_2_n_0\,
      I1 => \up_rdata[26]_i_3_n_0\,
      I2 => \up_rdata[26]_i_4_n_0\,
      I3 => \up_rdata[26]_i_5_n_0\,
      I4 => \up_rdata[30]_i_3_n_0\,
      I5 => \up_rdata_reg[30]\(31),
      O => D(26)
    );
\up_rdata[26]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => up_raddr(7),
      I1 => up_raddr(6),
      I2 => up_raddr(0),
      O => \up_rdata[26]_i_10_n_0\
    );
\up_rdata[26]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_raddr(5),
      I1 => up_raddr(1),
      O => \up_rdata[26]_i_11_n_0\
    );
\up_rdata[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4202"
    )
        port map (
      I0 => \up_rdata[31]_i_8_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata_reg[31]\(26),
      O => \up_rdata[26]_i_2_n_0\
    );
\up_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020FF20202020"
    )
        port map (
      I0 => \up_rdata[26]_i_6_n_0\,
      I1 => \up_rdata[26]_i_7_n_0\,
      I2 => \up_rdata[26]_i_8_n_0\,
      I3 => \up_rdata[26]_i_9_n_0\,
      I4 => \up_rdata[26]_i_10_n_0\,
      I5 => \up_rdata[26]_i_11_n_0\,
      O => \up_rdata[26]_i_3_n_0\
    );
\up_rdata[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040007"
    )
        port map (
      I0 => dbg_ids0(6),
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata[31]_i_7_n_0\,
      I4 => dbg_ids1(6),
      O => \up_rdata[26]_i_4_n_0\
    );
\up_rdata[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9111"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_8_n_0\,
      I3 => m_src_axi_araddr(22),
      O => \up_rdata[26]_i_5_n_0\
    );
\up_rdata[26]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_raddr(7),
      I1 => up_raddr(6),
      I2 => up_raddr(3),
      I3 => up_raddr(4),
      O => \up_rdata[26]_i_6_n_0\
    );
\up_rdata[26]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => up_raddr(5),
      I1 => up_raddr(2),
      I2 => up_raddr(8),
      O => \up_rdata[26]_i_7_n_0\
    );
\up_rdata[26]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"97"
    )
        port map (
      I0 => up_raddr(2),
      I1 => up_raddr(1),
      I2 => up_raddr(5),
      O => \up_rdata[26]_i_8_n_0\
    );
\up_rdata[26]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => up_raddr(8),
      I1 => up_raddr(2),
      I2 => up_raddr(4),
      I3 => up_raddr(3),
      O => \up_rdata[26]_i_9_n_0\
    );
\up_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444F44"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(27),
      I2 => \up_rdata[27]_i_2_n_0\,
      I3 => \up_rdata[27]_i_3_n_0\,
      I4 => \up_rdata[30]_i_3_n_0\,
      I5 => \up_rdata_reg[30]\(32),
      O => D(27)
    );
\up_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAFB"
    )
        port map (
      I0 => \up_rdata[26]_i_3_n_0\,
      I1 => dbg_ids1(7),
      I2 => \up_rdata[31]_i_8_n_0\,
      I3 => \up_rdata[31]_i_6_n_0\,
      I4 => \up_rdata[31]_i_7_n_0\,
      I5 => dbg_ids0(7),
      O => \up_rdata[27]_i_2_n_0\
    );
\up_rdata[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9111"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_8_n_0\,
      I3 => m_src_axi_araddr(23),
      O => \up_rdata[27]_i_3_n_0\
    );
\up_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF4F4F44444444"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(28),
      I2 => \up_rdata[28]_i_2_n_0\,
      I3 => \up_rdata[30]_i_3_n_0\,
      I4 => \up_rdata_reg[30]\(33),
      I5 => \up_rdata[30]_i_4_n_0\,
      O => D(28)
    );
\up_rdata[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \up_rdata[31]_i_8_n_0\,
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => m_src_axi_araddr(24),
      O => \up_rdata[28]_i_2_n_0\
    );
\up_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \up_rdata[29]_i_2_n_0\,
      I1 => \up_rdata[30]_i_3_n_0\,
      I2 => \up_rdata_reg[30]\(34),
      I3 => \up_rdata[30]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => \up_rdata_reg[31]\(29),
      O => D(29)
    );
\up_rdata[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \up_rdata[31]_i_8_n_0\,
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => m_src_axi_araddr(25),
      O => \up_rdata[29]_i_2_n_0\
    );
\up_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB8B8BBB8"
    )
        port map (
      I0 => \up_rdata[2]_i_2_n_0\,
      I1 => \up_rdata[26]_i_3_n_0\,
      I2 => \up_rdata[2]_i_3_n_0\,
      I3 => dbg_status(2),
      I4 => \up_rdata[4]_i_2_n_0\,
      I5 => \up_rdata[2]_i_4_n_0\,
      O => D(2)
    );
\up_rdata[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0083"
    )
        port map (
      I0 => \up_rdata_reg[31]\(2),
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => \up_rdata[31]_i_8_n_0\,
      O => \up_rdata[2]_i_2_n_0\
    );
\up_rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => dbg_ids0(2),
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => \up_rdata[31]_i_6_n_0\,
      I4 => src_request_id(2),
      O => \up_rdata[2]_i_3_n_0\
    );
\up_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001010100010"
    )
        port map (
      I0 => up_raddr(6),
      I1 => up_raddr(7),
      I2 => up_raddr(8),
      I3 => \up_rdata[2]_i_5_n_0\,
      I4 => \^up_raddr_int_reg[3]_0\,
      I5 => \up_rdata_reg[2]\,
      O => \up_rdata[2]_i_4_n_0\
    );
\up_rdata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDFCCDFF"
    )
        port map (
      I0 => data5(2),
      I1 => \^up_raddr_int_reg[4]_1\,
      I2 => \^up_raddr_int_reg[3]_1\,
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => p_3_in(0),
      O => \up_rdata[2]_i_5_n_0\
    );
\up_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000110400002000"
    )
        port map (
      I0 => up_raddr(3),
      I1 => up_raddr(2),
      I2 => up_raddr(0),
      I3 => up_raddr(1),
      I4 => up_raddr(5),
      I5 => up_raddr(4),
      O => \^up_raddr_int_reg[3]_0\
    );
\up_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F220000"
    )
        port map (
      I0 => m_src_axi_araddr(26),
      I1 => \up_rdata[30]_i_2_n_0\,
      I2 => \up_rdata[30]_i_3_n_0\,
      I3 => \up_rdata_reg[30]\(35),
      I4 => \up_rdata[30]_i_4_n_0\,
      I5 => \up_rdata[30]_i_5_n_0\,
      O => D(30)
    );
\up_rdata[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_8_n_0\,
      O => \up_rdata[30]_i_2_n_0\
    );
\up_rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF57"
    )
        port map (
      I0 => \up_rdata[22]_i_4_n_0\,
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata[31]_i_7_n_0\,
      I4 => \up_rdata[30]_i_6_n_0\,
      O => \up_rdata[30]_i_3_n_0\
    );
\up_rdata[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \up_rdata[26]_i_3_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      O => \up_rdata[30]_i_4_n_0\
    );
\up_rdata[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18100000"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[31]_i_8_n_0\,
      I3 => \up_rdata_reg[31]\(30),
      I4 => \up_rdata[26]_i_3_n_0\,
      O => \up_rdata[30]_i_5_n_0\
    );
\up_rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => up_raddr(5),
      I1 => up_raddr(4),
      I2 => up_raddr(0),
      I3 => up_raddr(1),
      I4 => up_raddr(2),
      I5 => up_raddr(3),
      O => \up_rdata[30]_i_6_n_0\
    );
\up_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(31),
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => data5(4),
      I5 => \up_rdata[17]_i_4_n_0\,
      O => D(31)
    );
\up_rdata[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC74"
    )
        port map (
      I0 => up_raddr(8),
      I1 => up_raddr(4),
      I2 => up_raddr(0),
      I3 => up_raddr(1),
      O => \up_rdata[31]_i_10_n_0\
    );
\up_rdata[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => up_raddr(2),
      I1 => up_raddr(8),
      I2 => up_raddr(1),
      O => \up_rdata[31]_i_11_n_0\
    );
\up_rdata[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB00ABFF"
    )
        port map (
      I0 => up_raddr(3),
      I1 => up_raddr(8),
      I2 => up_raddr(2),
      I3 => up_raddr(1),
      I4 => up_raddr(5),
      O => \up_rdata[31]_i_12_n_0\
    );
\up_rdata[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => up_raddr(2),
      I1 => up_raddr(0),
      I2 => up_raddr(8),
      I3 => up_raddr(1),
      O => \up_rdata[31]_i_13_n_0\
    );
\up_rdata[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD0"
    )
        port map (
      I0 => up_raddr(8),
      I1 => up_raddr(5),
      I2 => up_raddr(3),
      I3 => up_raddr(6),
      I4 => up_raddr(7),
      I5 => up_raddr(4),
      O => \up_rdata[31]_i_14_n_0\
    );
\up_rdata[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_raddr(5),
      I1 => up_raddr(8),
      O => \up_rdata[31]_i_15_n_0\
    );
\up_rdata[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_raddr(3),
      I1 => up_raddr(4),
      I2 => up_raddr(0),
      I3 => up_raddr(5),
      O => \up_rdata[31]_i_16_n_0\
    );
\up_rdata[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEA7"
    )
        port map (
      I0 => up_raddr(4),
      I1 => up_raddr(8),
      I2 => up_raddr(3),
      I3 => up_raddr(5),
      O => \up_rdata[31]_i_17_n_0\
    );
\up_rdata[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFD"
    )
        port map (
      I0 => up_raddr(0),
      I1 => up_raddr(1),
      I2 => up_raddr(2),
      I3 => up_raddr(3),
      O => \up_rdata[31]_i_18_n_0\
    );
\up_rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[31]_i_8_n_0\,
      I3 => \up_rdata[26]_i_3_n_0\,
      O => \up_rdata[31]_i_2_n_0\
    );
\up_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFEFBF"
    )
        port map (
      I0 => up_raddr(2),
      I1 => up_raddr(0),
      I2 => up_raddr(1),
      I3 => up_raddr(3),
      I4 => up_raddr(5),
      I5 => up_raddr(4),
      O => \up_rdata[31]_i_3_n_0\
    );
\up_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFBAAEF"
    )
        port map (
      I0 => up_raddr(5),
      I1 => up_raddr(4),
      I2 => up_raddr(0),
      I3 => up_raddr(1),
      I4 => up_raddr(2),
      I5 => up_raddr(3),
      O => \up_rdata[31]_i_4_n_0\
    );
\up_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFEFFFFFE"
    )
        port map (
      I0 => \up_rdata[31]_i_9_n_0\,
      I1 => \up_rdata[31]_i_10_n_0\,
      I2 => \up_rdata[31]_i_11_n_0\,
      I3 => up_raddr(5),
      I4 => up_raddr(1),
      I5 => up_raddr(0),
      O => \up_rdata[31]_i_6_n_0\
    );
\up_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000000020202"
    )
        port map (
      I0 => \up_rdata[31]_i_12_n_0\,
      I1 => \up_rdata[31]_i_13_n_0\,
      I2 => \up_rdata[31]_i_14_n_0\,
      I3 => \up_rdata[31]_i_15_n_0\,
      I4 => up_raddr(2),
      I5 => up_raddr(3),
      O => \up_rdata[31]_i_7_n_0\
    );
\up_rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FFF4FFF4F4444"
    )
        port map (
      I0 => \up_rdata[22]_i_4_n_0\,
      I1 => \up_rdata[31]_i_9_n_0\,
      I2 => \up_rdata[31]_i_16_n_0\,
      I3 => \up_rdata[31]_i_11_n_0\,
      I4 => \up_rdata[31]_i_17_n_0\,
      I5 => \up_rdata[31]_i_18_n_0\,
      O => \up_rdata[31]_i_8_n_0\
    );
\up_rdata[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => up_raddr(3),
      I1 => up_raddr(7),
      I2 => up_raddr(6),
      O => \up_rdata[31]_i_9_n_0\
    );
\up_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54FF5454"
    )
        port map (
      I0 => \up_rdata[26]_i_3_n_0\,
      I1 => \up_rdata[3]_i_2_n_0\,
      I2 => \up_rdata[3]_i_3_n_0\,
      I3 => \up_rdata[31]_i_2_n_0\,
      I4 => \up_rdata_reg[31]\(3),
      O => D(3)
    );
\up_rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => dbg_ids0(3),
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => src_request_id(3),
      I3 => \up_rdata[31]_i_7_n_0\,
      I4 => \up_rdata[31]_i_6_n_0\,
      O => \up_rdata[3]_i_2_n_0\
    );
\up_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008880AAAAAAAA"
    )
        port map (
      I0 => \up_rdata[22]_i_4_n_0\,
      I1 => \up_rdata[31]_i_4_n_0\,
      I2 => \^up_raddr_int_reg[3]_1\,
      I3 => data5(3),
      I4 => \^up_raddr_int_reg[4]_1\,
      I5 => \up_rdata[3]_i_4_n_0\,
      O => \up_rdata[3]_i_3_n_0\
    );
\up_rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDF55DF"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \^up_raddr_int_reg[3]_1\,
      I2 => \up_rdata[23]_i_2_0\(1),
      I3 => \up_rdata[0]_i_3_0\(1),
      I4 => \^up_raddr_int_reg[4]_1\,
      O => \up_rdata[3]_i_4_n_0\
    );
\up_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF4FFF4FFF4F00"
    )
        port map (
      I0 => \up_rdata[4]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(4),
      I2 => \up_rdata[10]_i_3_n_0\,
      I3 => \up_rdata[26]_i_3_n_0\,
      I4 => \up_rdata[4]_i_3_n_0\,
      I5 => \up_rdata[4]_i_4_n_0\,
      O => D(4)
    );
\up_rdata[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \up_rdata[31]_i_8_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      O => \up_rdata[4]_i_2_n_0\
    );
\up_rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0800080"
    )
        port map (
      I0 => dbg_status(3),
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata[31]_i_8_n_0\,
      I4 => m_src_axi_araddr(0),
      O => \up_rdata[4]_i_3_n_0\
    );
\up_rdata[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => up_raddr(6),
      I1 => up_raddr(7),
      I2 => up_raddr(8),
      I3 => \up_rdata[4]_i_5_n_0\,
      I4 => \up_rdata[4]_i_6_n_0\,
      O => \up_rdata[4]_i_4_n_0\
    );
\up_rdata[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(2),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(2),
      O => \up_rdata[4]_i_5_n_0\
    );
\up_rdata[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata_reg[30]\(1),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(9),
      O => \up_rdata[4]_i_6_n_0\
    );
\up_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4FFA4FFA4FFA400"
    )
        port map (
      I0 => \up_rdata[5]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(5),
      I2 => \up_rdata[5]_i_3_n_0\,
      I3 => \up_rdata[26]_i_3_n_0\,
      I4 => \up_rdata[5]_i_4_n_0\,
      I5 => \up_rdata[5]_i_5_n_0\,
      O => D(5)
    );
\up_rdata[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      O => \up_rdata[5]_i_2_n_0\
    );
\up_rdata[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \up_rdata[31]_i_7_n_0\,
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_8_n_0\,
      O => \up_rdata[5]_i_3_n_0\
    );
\up_rdata[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0800080"
    )
        port map (
      I0 => dbg_status(4),
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata[31]_i_8_n_0\,
      I4 => m_src_axi_araddr(1),
      O => \up_rdata[5]_i_4_n_0\
    );
\up_rdata[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => up_raddr(6),
      I1 => up_raddr(7),
      I2 => up_raddr(8),
      I3 => \up_rdata[5]_i_6_n_0\,
      I4 => \up_rdata[5]_i_7_n_0\,
      O => \up_rdata[5]_i_5_n_0\
    );
\up_rdata[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(3),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(3),
      O => \up_rdata[5]_i_6_n_0\
    );
\up_rdata[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata_reg[30]\(2),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(10),
      O => \up_rdata[5]_i_7_n_0\
    );
\up_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \up_rdata[6]_i_2_n_0\,
      I1 => \up_rdata[26]_i_3_n_0\,
      I2 => \up_rdata[6]_i_3_n_0\,
      I3 => \up_rdata[6]_i_4_n_0\,
      I4 => \up_rdata[22]_i_4_n_0\,
      O => D(6)
    );
\up_rdata[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D0"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata_reg[31]\(6),
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => \up_rdata[31]_i_8_n_0\,
      O => \up_rdata[6]_i_2_n_0\
    );
\up_rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0008000"
    )
        port map (
      I0 => m_src_axi_araddr(2),
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => \up_rdata[31]_i_6_n_0\,
      I4 => dbg_status(5),
      O => \up_rdata[6]_i_3_n_0\
    );
\up_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFD0DD"
    )
        port map (
      I0 => \up_rdata_reg[30]\(11),
      I1 => \^up_raddr_int_reg[3]_1\,
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \up_rdata_reg[30]\(3),
      I4 => \up_rdata[22]_i_7_n_0\,
      I5 => \up_rdata[6]_i_5_n_0\,
      O => \up_rdata[6]_i_4_n_0\
    );
\up_rdata[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(4),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(4),
      O => \up_rdata[6]_i_5_n_0\
    );
\up_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAFFFFAAEA"
    )
        port map (
      I0 => \up_rdata[7]_i_2_n_0\,
      I1 => \up_rdata[30]_i_4_n_0\,
      I2 => m_src_axi_araddr(3),
      I3 => \up_rdata[30]_i_2_n_0\,
      I4 => \up_rdata_reg[31]\(7),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => D(7)
    );
\up_rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002020"
    )
        port map (
      I0 => \up_rdata[31]_i_6_n_0\,
      I1 => \up_rdata[31]_i_7_n_0\,
      I2 => \up_rdata[22]_i_4_n_0\,
      I3 => \up_rdata[7]_i_3_n_0\,
      I4 => \up_rdata[7]_i_4_n_0\,
      O => \up_rdata[7]_i_2_n_0\
    );
\up_rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(5),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(5),
      O => \up_rdata[7]_i_3_n_0\
    );
\up_rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata_reg[30]\(4),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(12),
      O => \up_rdata[7]_i_4_n_0\
    );
\up_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF2F0000"
    )
        port map (
      I0 => m_src_axi_araddr(4),
      I1 => \up_rdata[30]_i_2_n_0\,
      I2 => \up_rdata[9]_i_2_n_0\,
      I3 => \up_rdata[8]_i_2_n_0\,
      I4 => \up_rdata[30]_i_4_n_0\,
      I5 => \up_rdata[8]_i_3_n_0\,
      O => D(8)
    );
\up_rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => up_raddr(6),
      I1 => up_raddr(7),
      I2 => up_raddr(8),
      I3 => \up_rdata[8]_i_4_n_0\,
      I4 => \up_rdata[8]_i_5_n_0\,
      O => \up_rdata[8]_i_2_n_0\
    );
\up_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300C0002000C0002"
    )
        port map (
      I0 => dbg_ids1(0),
      I1 => \up_rdata[31]_i_8_n_0\,
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => \up_rdata[31]_i_6_n_0\,
      I4 => \up_rdata[26]_i_3_n_0\,
      I5 => \up_rdata_reg[31]\(8),
      O => \up_rdata[8]_i_3_n_0\
    );
\up_rdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(6),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(6),
      O => \up_rdata[8]_i_4_n_0\
    );
\up_rdata[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata_reg[30]\(5),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(13),
      O => \up_rdata[8]_i_5_n_0\
    );
\up_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF2F0000"
    )
        port map (
      I0 => m_src_axi_araddr(5),
      I1 => \up_rdata[30]_i_2_n_0\,
      I2 => \up_rdata[9]_i_2_n_0\,
      I3 => \up_rdata[9]_i_3_n_0\,
      I4 => \up_rdata[30]_i_4_n_0\,
      I5 => \up_rdata[9]_i_4_n_0\,
      O => D(9)
    );
\up_rdata[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \up_rdata_reg[8]\(0),
      I1 => \up_rdata[31]_i_6_n_0\,
      I2 => \up_rdata[31]_i_7_n_0\,
      I3 => \up_rdata[31]_i_8_n_0\,
      O => \up_rdata[9]_i_2_n_0\
    );
\up_rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => up_raddr(6),
      I1 => up_raddr(7),
      I2 => up_raddr(8),
      I3 => \up_rdata[9]_i_5_n_0\,
      I4 => \up_rdata[9]_i_6_n_0\,
      O => \up_rdata[9]_i_3_n_0\
    );
\up_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800300008000"
    )
        port map (
      I0 => \up_rdata_reg[31]\(9),
      I1 => \up_rdata[26]_i_3_n_0\,
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \up_rdata[31]_i_7_n_0\,
      I4 => \up_rdata[31]_i_8_n_0\,
      I5 => dbg_ids1(1),
      O => \up_rdata[9]_i_4_n_0\
    );
\up_rdata[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \up_rdata[0]_i_3_0\(7),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata[23]_i_2_0\(7),
      O => \up_rdata[9]_i_5_n_0\
    );
\up_rdata[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \up_rdata[22]_i_7_n_0\,
      I1 => \up_rdata_reg[30]\(6),
      I2 => \^up_raddr_int_reg[4]_1\,
      I3 => \^up_raddr_int_reg[3]_1\,
      I4 => \up_rdata_reg[30]\(14),
      O => \up_rdata[9]_i_6_n_0\
    );
\up_rdata_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(0),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[0]_i_1_n_0\
    );
\up_rdata_d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(10),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[10]_i_1_n_0\
    );
\up_rdata_d[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(11),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[11]_i_1_n_0\
    );
\up_rdata_d[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(12),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[12]_i_1_n_0\
    );
\up_rdata_d[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(14),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[14]_i_1_n_0\
    );
\up_rdata_d[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(15),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[15]_i_1_n_0\
    );
\up_rdata_d[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(16),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[16]_i_1_n_0\
    );
\up_rdata_d[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(18),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[18]_i_1_n_0\
    );
\up_rdata_d[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(19),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[19]_i_1_n_0\
    );
\up_rdata_d[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(21),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[21]_i_1_n_0\
    );
\up_rdata_d[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(23),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[23]_i_1_n_0\
    );
\up_rdata_d[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(25),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[25]_i_1_n_0\
    );
\up_rdata_d[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(26),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[26]_i_1_n_0\
    );
\up_rdata_d[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(27),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[27]_i_1_n_0\
    );
\up_rdata_d[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(28),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[28]_i_1_n_0\
    );
\up_rdata_d[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \up_rcount_reg_n_0_[0]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => s_axi_aresetn,
      O => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(2),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[2]_i_1_n_0\
    );
\up_rdata_d[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(30),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[30]_i_1_n_0\
    );
\up_rdata_d[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(31),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(3),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[3]_i_1_n_0\
    );
\up_rdata_d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(5),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[5]_i_1_n_0\
    );
\up_rdata_d[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(7),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[7]_i_1_n_0\
    );
\up_rdata_d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(9),
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[9]_i_1_n_0\
    );
\up_rdata_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[0]_i_1_n_0\,
      Q => up_rdata_d(0),
      R => \^sr\(0)
    );
\up_rdata_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[10]_i_1_n_0\,
      Q => up_rdata_d(10),
      R => \^sr\(0)
    );
\up_rdata_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[11]_i_1_n_0\,
      Q => up_rdata_d(11),
      R => \^sr\(0)
    );
\up_rdata_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[12]_i_1_n_0\,
      Q => up_rdata_d(12),
      R => \^sr\(0)
    );
\up_rdata_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(13),
      Q => up_rdata_d(13),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[14]_i_1_n_0\,
      Q => up_rdata_d(14),
      R => \^sr\(0)
    );
\up_rdata_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[15]_i_1_n_0\,
      Q => up_rdata_d(15),
      R => \^sr\(0)
    );
\up_rdata_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[16]_i_1_n_0\,
      Q => up_rdata_d(16),
      R => \^sr\(0)
    );
\up_rdata_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(17),
      Q => up_rdata_d(17),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[18]_i_1_n_0\,
      Q => up_rdata_d(18),
      R => \^sr\(0)
    );
\up_rdata_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[19]_i_1_n_0\,
      Q => up_rdata_d(19),
      R => \^sr\(0)
    );
\up_rdata_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(1),
      Q => up_rdata_d(1),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(20),
      Q => up_rdata_d(20),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[21]_i_1_n_0\,
      Q => up_rdata_d(21),
      R => \^sr\(0)
    );
\up_rdata_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(22),
      Q => up_rdata_d(22),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[23]_i_1_n_0\,
      Q => up_rdata_d(23),
      R => \^sr\(0)
    );
\up_rdata_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(24),
      Q => up_rdata_d(24),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[25]_i_1_n_0\,
      Q => up_rdata_d(25),
      R => \^sr\(0)
    );
\up_rdata_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[26]_i_1_n_0\,
      Q => up_rdata_d(26),
      R => \^sr\(0)
    );
\up_rdata_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[27]_i_1_n_0\,
      Q => up_rdata_d(27),
      R => \^sr\(0)
    );
\up_rdata_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[28]_i_1_n_0\,
      Q => up_rdata_d(28),
      R => \^sr\(0)
    );
\up_rdata_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(29),
      Q => up_rdata_d(29),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[2]_i_1_n_0\,
      Q => up_rdata_d(2),
      R => \^sr\(0)
    );
\up_rdata_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[30]_i_1_n_0\,
      Q => up_rdata_d(30),
      R => \^sr\(0)
    );
\up_rdata_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[31]_i_1_n_0\,
      Q => up_rdata_d(31),
      R => \^sr\(0)
    );
\up_rdata_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[3]_i_1_n_0\,
      Q => up_rdata_d(3),
      R => \^sr\(0)
    );
\up_rdata_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(4),
      Q => up_rdata_d(4),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[5]_i_1_n_0\,
      Q => up_rdata_d(5),
      R => \^sr\(0)
    );
\up_rdata_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(6),
      Q => up_rdata_d(6),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[7]_i_1_n_0\,
      Q => up_rdata_d(7),
      R => \^sr\(0)
    );
\up_rdata_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(8),
      Q => up_rdata_d(8),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[9]_i_1_n_0\,
      Q => up_rdata_d(9),
      R => \^sr\(0)
    );
up_rreq_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_1_in,
      I1 => s_axi_arvalid,
      I2 => s_axi_aresetn,
      O => up_rreq_int_i_1_n_0
    );
up_rreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_int_i_1_n_0,
      Q => \^up_rreq\,
      R => '0'
    );
up_rsel_inv_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55C0"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_rready,
      I2 => \^up_axi_rvalid_int_reg_0\,
      I3 => p_1_in,
      O => up_rsel_inv_i_1_n_0
    );
up_rsel_reg_inv: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rsel_inv_i_1_n_0,
      Q => p_1_in,
      S => \^sr\(0)
    );
\up_scratch[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => up_dma_enable_tlen_reporting_i_3_n_0,
      I1 => up_waddr(0),
      I2 => \^up_wreq\,
      I3 => up_waddr(8),
      I4 => up_dma_enable_tlen_reporting_i_2_n_0,
      O => \up_waddr_int_reg[0]_0\(0)
    );
up_wack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \up_wcount_reg_n_0_[3]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[1]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => up_wack,
      O => up_wack_s
    );
up_wack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_s,
      Q => up_wack_d,
      R => \^sr\(0)
    );
\up_waddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(0),
      Q => up_waddr(0),
      R => \^sr\(0)
    );
\up_waddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(1),
      Q => up_waddr(1),
      R => \^sr\(0)
    );
\up_waddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(2),
      Q => up_waddr(2),
      R => \^sr\(0)
    );
\up_waddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(3),
      Q => up_waddr(3),
      R => \^sr\(0)
    );
\up_waddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(4),
      Q => up_waddr(4),
      R => \^sr\(0)
    );
\up_waddr_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(5),
      Q => up_waddr(5),
      R => \^sr\(0)
    );
\up_waddr_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(6),
      Q => up_waddr(6),
      R => \^sr\(0)
    );
\up_waddr_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(7),
      Q => up_waddr(7),
      R => \^sr\(0)
    );
\up_waddr_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(8),
      Q => up_waddr(8),
      R => \^sr\(0)
    );
\up_wcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_wack,
      I1 => p_0_in7_in,
      I2 => \up_wcount_reg_n_0_[0]\,
      O => \up_wcount[0]_i_1_n_0\
    );
\up_wcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => up_wack,
      I1 => \up_wcount_reg_n_0_[0]\,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => p_0_in7_in,
      O => p_2_in(1)
    );
\up_wcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A00"
    )
        port map (
      I0 => \up_wcount_reg_n_0_[2]\,
      I1 => \up_wcount_reg_n_0_[1]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => p_0_in7_in,
      I4 => up_wack_s,
      O => p_2_in(2)
    );
\up_wcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1444444400000000"
    )
        port map (
      I0 => up_wack,
      I1 => \up_wcount_reg_n_0_[3]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[1]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => p_0_in7_in,
      O => p_2_in(3)
    );
\up_wcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_wreq\,
      I1 => p_0_in7_in,
      O => \up_wcount[4]_i_1_n_0\
    );
\up_wcount[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_wack_s,
      O => p_2_in(4)
    );
\up_wcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => \up_wcount[0]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\up_wcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(1),
      Q => \up_wcount_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\up_wcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(2),
      Q => \up_wcount_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\up_wcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(3),
      Q => \up_wcount_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\up_wcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(4),
      Q => p_0_in7_in,
      R => \^sr\(0)
    );
\up_wdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\up_wdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(10),
      Q => \^q\(10),
      R => \^sr\(0)
    );
\up_wdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(11),
      Q => \^q\(11),
      R => \^sr\(0)
    );
\up_wdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(12),
      Q => \^q\(12),
      R => \^sr\(0)
    );
\up_wdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(13),
      Q => \^q\(13),
      R => \^sr\(0)
    );
\up_wdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(14),
      Q => \^q\(14),
      R => \^sr\(0)
    );
\up_wdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(15),
      Q => \^q\(15),
      R => \^sr\(0)
    );
\up_wdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(16),
      Q => \^q\(16),
      R => \^sr\(0)
    );
\up_wdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(17),
      Q => \^q\(17),
      R => \^sr\(0)
    );
\up_wdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(18),
      Q => \^q\(18),
      R => \^sr\(0)
    );
\up_wdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(19),
      Q => \^q\(19),
      R => \^sr\(0)
    );
\up_wdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\up_wdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(20),
      Q => \^q\(20),
      R => \^sr\(0)
    );
\up_wdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(21),
      Q => \^q\(21),
      R => \^sr\(0)
    );
\up_wdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(22),
      Q => \^q\(22),
      R => \^sr\(0)
    );
\up_wdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(23),
      Q => \^q\(23),
      R => \^sr\(0)
    );
\up_wdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(24),
      Q => \^q\(24),
      R => \^sr\(0)
    );
\up_wdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(25),
      Q => \^q\(25),
      R => \^sr\(0)
    );
\up_wdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(26),
      Q => \^q\(26),
      R => \^sr\(0)
    );
\up_wdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(27),
      Q => \^q\(27),
      R => \^sr\(0)
    );
\up_wdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(28),
      Q => \^q\(28),
      R => \^sr\(0)
    );
\up_wdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(29),
      Q => \^q\(29),
      R => \^sr\(0)
    );
\up_wdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\up_wdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(30),
      Q => \^q\(30),
      R => \^sr\(0)
    );
\up_wdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(31),
      Q => \^q\(31),
      R => \^sr\(0)
    );
\up_wdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\up_wdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\up_wdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(5),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\up_wdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => \^sr\(0)
    );
\up_wdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => \^sr\(0)
    );
\up_wdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(8),
      Q => \^q\(8),
      R => \^sr\(0)
    );
\up_wdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(9),
      Q => \^q\(9),
      R => \^sr\(0)
    );
up_wreq_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_5_in,
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => s_axi_aresetn,
      O => up_wreq_int_i_1_n_0
    );
up_wreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq_int_i_1_n_0,
      Q => \^up_wreq\,
      R => '0'
    );
up_wsel_inv_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777F000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      I4 => p_5_in,
      O => up_wsel_inv_i_1_n_0
    );
up_wsel_reg_inv: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wsel_inv_i_1_n_0,
      Q => p_5_in,
      S => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized0\ is
  port (
    dest_req_valid : out STD_LOGIC;
    \zerodeep.axis_data_d\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zerodeep.axis_valid_d_reg_0\ : out STD_LOGIC;
    \zerodeep.axis_data_d_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_dest_ready_hs : in STD_LOGIC;
    src_dest_valid_hs : in STD_LOGIC;
    m_src_axi_aclk : in STD_LOGIC;
    \s_axis_data__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_eot : in STD_LOGIC;
    active_reg : in STD_LOGIC;
    m_axis_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized0\ : entity is "util_axis_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized0\ is
  signal \^dest_req_valid\ : STD_LOGIC;
begin
  dest_req_valid <= \^dest_req_valid\;
active_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAAFFAA"
    )
        port map (
      I0 => \^dest_req_valid\,
      I1 => Q(0),
      I2 => data_eot,
      I3 => active_reg,
      I4 => m_axis_ready,
      O => \zerodeep.axis_valid_d_reg_0\
    );
\zerodeep.axis_data_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_src_axi_aclk,
      CE => src_dest_ready_hs,
      D => \s_axis_data__0\(0),
      Q => \zerodeep.axis_data_d\(0),
      R => \zerodeep.axis_data_d_reg[0]_0\(0)
    );
\zerodeep.axis_valid_d_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_src_axi_aclk,
      CE => src_dest_ready_hs,
      D => src_dest_valid_hs,
      Q => \^dest_req_valid\,
      R => \zerodeep.axis_data_d_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo_address_generator is
  port (
    up_tlf_s_valid_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axis_waddr_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo._m_axis_valid\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    response_ready_reg : out STD_LOGIC;
    \fifo.s_mem_write\ : out STD_LOGIC;
    \s_axis_waddr_reg_reg[0]_0\ : in STD_LOGIC;
    up_bl_partial : in STD_LOGIC;
    response_ready_reg_0 : in STD_LOGIC;
    \m_axis_raddr_reg_reg[0]_0\ : in STD_LOGIC;
    up_response_ready : in STD_LOGIC;
    \m_axis_raddr_reg_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo_address_generator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo_address_generator is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axis_raddr : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \m_axis_raddr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal s_axis_waddr : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \s_axis_waddr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_waddr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_axis_waddr_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \^s_axis_waddr_reg_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_axis_write_s : STD_LOGIC;
  signal up_tlf_s_ready : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_raddr_reg[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \m_axis_raddr_reg[2]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of response_ready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \s_axis_waddr_reg[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \s_axis_waddr_reg[2]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of up_tlf_s_valid_i_1 : label is "soft_lutpair0";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  SR(0) <= \^sr\(0);
  \s_axis_waddr_reg_reg[1]_0\(1 downto 0) <= \^s_axis_waddr_reg_reg[1]_0\(1 downto 0);
\fifo.sync_clocks.ram_reg_0_3_0_13_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_tlf_s_ready,
      I1 => \s_axis_waddr_reg_reg[0]_0\,
      O => \fifo.s_mem_write\
    );
\m_axis_raddr_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \m_axis_raddr_reg[0]_i_1_n_0\
    );
\m_axis_raddr_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => p_1_in(1)
    );
\m_axis_raddr_reg[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_axis_raddr_reg_reg[0]_0\,
      O => \^sr\(0)
    );
\m_axis_raddr_reg[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => m_axis_raddr(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => p_1_in(2)
    );
\m_axis_raddr_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => m_axis_raddr(2),
      I1 => s_axis_waddr(2),
      I2 => \^s_axis_waddr_reg_reg[1]_0\(0),
      I3 => \^q\(0),
      I4 => \^s_axis_waddr_reg_reg[1]_0\(1),
      I5 => \^q\(1),
      O => \fifo._m_axis_valid\
    );
\m_axis_raddr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_1\(0),
      D => \m_axis_raddr_reg[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\m_axis_raddr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_1\(0),
      D => p_1_in(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\m_axis_raddr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_1\(0),
      D => p_1_in(2),
      Q => m_axis_raddr(2),
      R => \^sr\(0)
    );
response_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => response_ready_reg_0,
      I1 => up_response_ready,
      I2 => up_tlf_s_ready,
      O => response_ready_reg
    );
\s_axis_waddr_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_axis_waddr_reg_reg[1]_0\(0),
      O => \s_axis_waddr_reg[0]_i_1_n_0\
    );
\s_axis_waddr_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^s_axis_waddr_reg_reg[1]_0\(0),
      I1 => \^s_axis_waddr_reg_reg[1]_0\(1),
      O => \s_axis_waddr_reg[1]_i_1_n_0\
    );
\s_axis_waddr_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_axis_waddr_reg_reg[0]_0\,
      I1 => up_tlf_s_ready,
      O => s_axis_write_s
    );
\s_axis_waddr_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => s_axis_waddr(2),
      I1 => \^s_axis_waddr_reg_reg[1]_0\(1),
      I2 => \^s_axis_waddr_reg_reg[1]_0\(0),
      O => \s_axis_waddr_reg[2]_i_2_n_0\
    );
\s_axis_waddr_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFFF9FFF6FF9FF"
    )
        port map (
      I0 => m_axis_raddr(2),
      I1 => s_axis_waddr(2),
      I2 => \^s_axis_waddr_reg_reg[1]_0\(0),
      I3 => \^q\(0),
      I4 => \^s_axis_waddr_reg_reg[1]_0\(1),
      I5 => \^q\(1),
      O => up_tlf_s_ready
    );
\s_axis_waddr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axis_write_s,
      D => \s_axis_waddr_reg[0]_i_1_n_0\,
      Q => \^s_axis_waddr_reg_reg[1]_0\(0),
      R => \^sr\(0)
    );
\s_axis_waddr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axis_write_s,
      D => \s_axis_waddr_reg[1]_i_1_n_0\,
      Q => \^s_axis_waddr_reg_reg[1]_0\(1),
      R => \^sr\(0)
    );
\s_axis_waddr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axis_write_s,
      D => \s_axis_waddr_reg[2]_i_2_n_0\,
      Q => s_axis_waddr(2),
      R => \^sr\(0)
    );
up_tlf_s_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
        port map (
      I0 => \s_axis_waddr_reg_reg[0]_0\,
      I1 => up_bl_partial,
      I2 => response_ready_reg_0,
      I3 => up_tlf_s_ready,
      O => up_tlf_s_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_burst_memory is
  port (
    dest_fifo_valid : out STD_LOGIC;
    dest_mem_data_last : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_throttled_request_id_reg[0]\ : out STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    dest_id_reduced_msb_next_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    m_src_axi_aclk : in STD_LOGIC;
    src_last_beat : in STD_LOGIC;
    dest_fifo_ready : in STD_LOGIC;
    src_fifo_last : in STD_LOGIC;
    src_fifo_valid : in STD_LOGIC;
    \src_throttled_request_id[3]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_burst_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_burst_memory is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal b2g4_return07_out : STD_LOGIC;
  signal b2g4_return09_out : STD_LOGIC;
  signal burst_len_mem_reg_0_7_0_8_n_9 : STD_LOGIC;
  signal dest_beat : STD_LOGIC;
  signal dest_beat_counter0 : STD_LOGIC;
  signal \dest_beat_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal dest_beat_counter_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dest_burst_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dest_burst_len_data : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal dest_burst_ready : STD_LOGIC;
  signal dest_burst_valid : STD_LOGIC;
  signal \^dest_fifo_valid\ : STD_LOGIC;
  signal \dest_id_next[0]_i_1_n_0\ : STD_LOGIC;
  signal \dest_id_next[3]_i_3_n_0\ : STD_LOGIC;
  signal \dest_id_next[3]_i_4_n_0\ : STD_LOGIC;
  signal \dest_id_next[3]_i_5_n_0\ : STD_LOGIC;
  signal \dest_id_next[3]_i_7_n_0\ : STD_LOGIC;
  signal \dest_id_next_reg_n_0_[3]\ : STD_LOGIC;
  signal dest_id_reduced_msb : STD_LOGIC;
  signal dest_id_reduced_msb_next_i_1_n_0 : STD_LOGIC;
  signal dest_id_reduced_next : STD_LOGIC_VECTOR ( 2 to 2 );
  signal dest_id_reduced_next_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \dest_id_reg_n_0_[3]\ : STD_LOGIC;
  signal dest_last : STD_LOGIC;
  signal \^dest_mem_data_last\ : STD_LOGIC;
  signal dest_mem_data_last_i_1_n_0 : STD_LOGIC;
  signal dest_mem_data_valid_i_1_n_0 : STD_LOGIC;
  signal dest_valid : STD_LOGIC;
  signal dest_valid_i_1_n_0 : STD_LOGIC;
  signal id0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in13_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in8_in : STD_LOGIC;
  signal \src_beat_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal src_data_request_id : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_id_next : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal src_id_reduced : STD_LOGIC_VECTOR ( 2 to 2 );
  signal src_id_reduced_msb_i_1_n_0 : STD_LOGIC;
  signal \src_throttled_request_id[3]_i_5_n_0\ : STD_LOGIC;
  signal NLW_burst_len_mem_reg_0_7_0_8_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_burst_len_mem_reg_0_7_0_8_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_burst_len_mem_reg_0_7_0_8_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_burst_len_mem_reg_0_7_0_8_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of burst_len_mem_reg_0_7_0_8 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of burst_len_mem_reg_0_7_0_8 : label is 72;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of burst_len_mem_reg_0_7_0_8 : label is "i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_8";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of burst_len_mem_reg_0_7_0_8 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of burst_len_mem_reg_0_7_0_8 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of burst_len_mem_reg_0_7_0_8 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of burst_len_mem_reg_0_7_0_8 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of burst_len_mem_reg_0_7_0_8 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of burst_len_mem_reg_0_7_0_8 : label is 8;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dest_beat_counter[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dest_beat_counter[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dest_beat_counter[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dest_beat_counter[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dest_beat_counter[7]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \dest_id_next[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dest_id_next[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \dest_id_next[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \dest_id_next[3]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \dest_id_next[3]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \dest_id_next[3]_i_6\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dest_id_next[3]_i_7\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \src_beat_counter[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \src_beat_counter[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \src_beat_counter[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \src_beat_counter[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \src_beat_counter[6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \src_beat_counter[7]_i_2\ : label is "soft_lutpair155";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  dest_fifo_valid <= \^dest_fifo_valid\;
  dest_mem_data_last <= \^dest_mem_data_last\;
burst_len_mem_reg_0_7_0_8: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => dest_id_reduced_next(2),
      ADDRA(1 downto 0) => dest_id_reduced_next_0(1 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => dest_id_reduced_next(2),
      ADDRB(1 downto 0) => dest_id_reduced_next_0(1 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => dest_id_reduced_next(2),
      ADDRC(1 downto 0) => dest_id_reduced_next_0(1 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => dest_id_reduced_next(2),
      ADDRD(1 downto 0) => dest_id_reduced_next_0(1 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2) => dest_id_reduced_next(2),
      ADDRE(1 downto 0) => dest_id_reduced_next_0(1 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2) => dest_id_reduced_next(2),
      ADDRF(1 downto 0) => dest_id_reduced_next_0(1 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2) => dest_id_reduced_next(2),
      ADDRG(1 downto 0) => dest_id_reduced_next_0(1 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2) => src_id_reduced(2),
      ADDRH(1 downto 0) => \^q\(1 downto 0),
      DIA(1 downto 0) => p_0_in_1(1 downto 0),
      DIB(1 downto 0) => p_0_in_1(3 downto 2),
      DIC(1 downto 0) => p_0_in_1(5 downto 4),
      DID(1 downto 0) => p_0_in_1(7 downto 6),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dest_burst_len_data(5 downto 4),
      DOB(1 downto 0) => dest_burst_len_data(7 downto 6),
      DOC(1 downto 0) => dest_burst_len_data(9 downto 8),
      DOD(1 downto 0) => dest_burst_len_data(11 downto 10),
      DOE(1) => NLW_burst_len_mem_reg_0_7_0_8_DOE_UNCONNECTED(1),
      DOE(0) => burst_len_mem_reg_0_7_0_8_n_9,
      DOF(1 downto 0) => NLW_burst_len_mem_reg_0_7_0_8_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_burst_len_mem_reg_0_7_0_8_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_burst_len_mem_reg_0_7_0_8_DOH_UNCONNECTED(1 downto 0),
      WCLK => m_src_axi_aclk,
      WE => src_last_beat
    );
\dest_beat_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dest_beat_counter_reg(0),
      O => p_0_in(0)
    );
\dest_beat_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dest_beat_counter_reg(0),
      I1 => dest_beat_counter_reg(1),
      O => p_0_in(1)
    );
\dest_beat_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dest_beat_counter_reg(2),
      I1 => dest_beat_counter_reg(1),
      I2 => dest_beat_counter_reg(0),
      O => p_0_in(2)
    );
\dest_beat_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => dest_beat_counter_reg(3),
      I1 => dest_beat_counter_reg(0),
      I2 => dest_beat_counter_reg(1),
      I3 => dest_beat_counter_reg(2),
      O => p_0_in(3)
    );
\dest_beat_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => dest_beat_counter_reg(4),
      I1 => dest_beat_counter_reg(2),
      I2 => dest_beat_counter_reg(1),
      I3 => dest_beat_counter_reg(0),
      I4 => dest_beat_counter_reg(3),
      O => p_0_in(4)
    );
\dest_beat_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => dest_beat_counter_reg(5),
      I1 => dest_beat_counter_reg(3),
      I2 => dest_beat_counter_reg(0),
      I3 => dest_beat_counter_reg(1),
      I4 => dest_beat_counter_reg(2),
      I5 => dest_beat_counter_reg(4),
      O => p_0_in(5)
    );
\dest_beat_counter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dest_beat_counter_reg(6),
      I1 => \dest_beat_counter[7]_i_3_n_0\,
      O => p_0_in(6)
    );
\dest_beat_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => dest_beat,
      I1 => \dest_id_next[3]_i_3_n_0\,
      I2 => \dest_id_next[3]_i_4_n_0\,
      I3 => \dest_id_next[3]_i_5_n_0\,
      I4 => dest_id_reduced_msb_next_reg_0(0),
      O => dest_beat_counter0
    );
\dest_beat_counter[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dest_beat_counter_reg(7),
      I1 => \dest_beat_counter[7]_i_3_n_0\,
      I2 => dest_beat_counter_reg(6),
      O => p_0_in(7)
    );
\dest_beat_counter[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => dest_beat_counter_reg(5),
      I1 => dest_beat_counter_reg(3),
      I2 => dest_beat_counter_reg(0),
      I3 => dest_beat_counter_reg(1),
      I4 => dest_beat_counter_reg(2),
      I5 => dest_beat_counter_reg(4),
      O => \dest_beat_counter[7]_i_3_n_0\
    );
\dest_beat_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => dest_beat,
      D => p_0_in(0),
      Q => dest_beat_counter_reg(0),
      R => dest_beat_counter0
    );
\dest_beat_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => dest_beat,
      D => p_0_in(1),
      Q => dest_beat_counter_reg(1),
      R => dest_beat_counter0
    );
\dest_beat_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => dest_beat,
      D => p_0_in(2),
      Q => dest_beat_counter_reg(2),
      R => dest_beat_counter0
    );
\dest_beat_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => dest_beat,
      D => p_0_in(3),
      Q => dest_beat_counter_reg(3),
      R => dest_beat_counter0
    );
\dest_beat_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => dest_beat,
      D => p_0_in(4),
      Q => dest_beat_counter_reg(4),
      R => dest_beat_counter0
    );
\dest_beat_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => dest_beat,
      D => p_0_in(5),
      Q => dest_beat_counter_reg(5),
      R => dest_beat_counter0
    );
\dest_beat_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => dest_beat,
      D => p_0_in(6),
      Q => dest_beat_counter_reg(6),
      R => dest_beat_counter0
    );
\dest_beat_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => dest_beat,
      D => p_0_in(7),
      Q => dest_beat_counter_reg(7),
      R => dest_beat_counter0
    );
\dest_burst_len_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => id0,
      D => dest_burst_len_data(10),
      Q => dest_burst_len(6),
      R => '0'
    );
\dest_burst_len_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => id0,
      D => dest_burst_len_data(11),
      Q => dest_burst_len(7),
      R => '0'
    );
\dest_burst_len_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => id0,
      D => dest_burst_len_data(4),
      Q => dest_burst_len(0),
      R => '0'
    );
\dest_burst_len_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => id0,
      D => dest_burst_len_data(5),
      Q => dest_burst_len(1),
      R => '0'
    );
\dest_burst_len_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => id0,
      D => dest_burst_len_data(6),
      Q => dest_burst_len(2),
      R => '0'
    );
\dest_burst_len_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => id0,
      D => dest_burst_len_data(7),
      Q => dest_burst_len(3),
      R => '0'
    );
\dest_burst_len_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => id0,
      D => dest_burst_len_data(8),
      Q => dest_burst_len(4),
      R => '0'
    );
\dest_burst_len_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => id0,
      D => dest_burst_len_data(9),
      Q => dest_burst_len(5),
      R => '0'
    );
\dest_id[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => dest_beat,
      I1 => \dest_id_next[3]_i_3_n_0\,
      I2 => \dest_id_next[3]_i_4_n_0\,
      I3 => \dest_id_next[3]_i_5_n_0\,
      I4 => dest_valid,
      O => dest_burst_ready
    );
\dest_id_next[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => dest_id_reduced_next_0(1),
      I1 => p_0_in13_in,
      I2 => \dest_id_next_reg_n_0_[3]\,
      O => \dest_id_next[0]_i_1_n_0\
    );
\dest_id_next[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => dest_id_reduced_next_0(1),
      I1 => p_0_in13_in,
      I2 => \dest_id_next_reg_n_0_[3]\,
      I3 => dest_id_reduced_next_0(0),
      O => b2g4_return07_out
    );
\dest_id_next[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC4E"
    )
        port map (
      I0 => dest_id_reduced_next_0(1),
      I1 => p_0_in13_in,
      I2 => \dest_id_next_reg_n_0_[3]\,
      I3 => dest_id_reduced_next_0(0),
      O => b2g4_return09_out
    );
\dest_id_next[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000000FFFF0000"
    )
        port map (
      I0 => dest_beat,
      I1 => \dest_id_next[3]_i_3_n_0\,
      I2 => \dest_id_next[3]_i_4_n_0\,
      I3 => \dest_id_next[3]_i_5_n_0\,
      I4 => dest_burst_valid,
      I5 => dest_valid,
      O => id0
    );
\dest_id_next[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E4"
    )
        port map (
      I0 => dest_id_reduced_next_0(1),
      I1 => p_0_in13_in,
      I2 => \dest_id_next_reg_n_0_[3]\,
      I3 => dest_id_reduced_next_0(0),
      O => p_1_in8_in
    );
\dest_id_next[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => dest_burst_len(3),
      I1 => dest_beat_counter_reg(3),
      I2 => dest_beat_counter_reg(4),
      I3 => dest_burst_len(4),
      I4 => dest_beat_counter_reg(5),
      I5 => dest_burst_len(5),
      O => \dest_id_next[3]_i_3_n_0\
    );
\dest_id_next[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => dest_burst_len(0),
      I1 => dest_beat_counter_reg(0),
      I2 => dest_beat_counter_reg(2),
      I3 => dest_burst_len(2),
      I4 => dest_beat_counter_reg(1),
      I5 => dest_burst_len(1),
      O => \dest_id_next[3]_i_4_n_0\
    );
\dest_id_next[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dest_burst_len(7),
      I1 => dest_beat_counter_reg(7),
      I2 => dest_burst_len(6),
      I3 => dest_beat_counter_reg(6),
      O => \dest_id_next[3]_i_5_n_0\
    );
\dest_id_next[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \dest_id_next_reg_n_0_[3]\,
      I2 => \^q\(2),
      I3 => p_0_in13_in,
      I4 => \dest_id_next[3]_i_7_n_0\,
      O => dest_burst_valid
    );
\dest_id_next[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => dest_id_reduced_next_0(1),
      I2 => \^q\(0),
      I3 => dest_id_reduced_next_0(0),
      O => \dest_id_next[3]_i_7_n_0\
    );
\dest_id_next_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => id0,
      D => \dest_id_next[0]_i_1_n_0\,
      Q => dest_id_reduced_next_0(0),
      R => dest_id_reduced_msb_next_reg_0(0)
    );
\dest_id_next_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => id0,
      D => b2g4_return07_out,
      Q => dest_id_reduced_next_0(1),
      R => dest_id_reduced_msb_next_reg_0(0)
    );
\dest_id_next_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => id0,
      D => b2g4_return09_out,
      Q => p_0_in13_in,
      R => dest_id_reduced_msb_next_reg_0(0)
    );
\dest_id_next_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => id0,
      D => p_1_in8_in,
      Q => \dest_id_next_reg_n_0_[3]\,
      R => dest_id_reduced_msb_next_reg_0(0)
    );
dest_id_reduced_msb_next_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3CAA"
    )
        port map (
      I0 => dest_id_reduced_next_0(1),
      I1 => p_0_in13_in,
      I2 => \dest_id_next_reg_n_0_[3]\,
      I3 => dest_id_reduced_next_0(0),
      O => dest_id_reduced_msb_next_i_1_n_0
    );
dest_id_reduced_msb_next_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => id0,
      D => dest_id_reduced_msb_next_i_1_n_0,
      Q => dest_id_reduced_next(2),
      R => dest_id_reduced_msb_next_reg_0(0)
    );
dest_id_reduced_msb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => dest_burst_ready,
      D => dest_id_reduced_next(2),
      Q => dest_id_reduced_msb,
      R => '0'
    );
\dest_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => dest_burst_ready,
      D => dest_id_reduced_next_0(0),
      Q => src_data_request_id(0),
      R => '0'
    );
\dest_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => dest_burst_ready,
      D => dest_id_reduced_next_0(1),
      Q => src_data_request_id(1),
      R => '0'
    );
\dest_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => dest_burst_ready,
      D => p_0_in13_in,
      Q => p_0_in0_in,
      R => '0'
    );
\dest_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => dest_burst_ready,
      D => \dest_id_next_reg_n_0_[3]\,
      Q => \dest_id_reg_n_0_[3]\,
      R => '0'
    );
dest_mem_data_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0DDD000"
    )
        port map (
      I0 => dest_fifo_ready,
      I1 => dest_valid,
      I2 => dest_last,
      I3 => dest_beat,
      I4 => \^dest_mem_data_last\,
      I5 => dest_id_reduced_msb_next_reg_0(0),
      O => dest_mem_data_last_i_1_n_0
    );
dest_mem_data_last_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \dest_id_next[3]_i_5_n_0\,
      I1 => \dest_id_next[3]_i_4_n_0\,
      I2 => \dest_id_next[3]_i_3_n_0\,
      O => dest_last
    );
dest_mem_data_last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => dest_mem_data_last_i_1_n_0,
      Q => \^dest_mem_data_last\,
      R => '0'
    );
dest_mem_data_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => dest_fifo_ready,
      I1 => dest_valid,
      I2 => \^dest_fifo_valid\,
      O => dest_mem_data_valid_i_1_n_0
    );
dest_mem_data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => dest_mem_data_valid_i_1_n_0,
      Q => \^dest_fifo_valid\,
      R => dest_id_reduced_msb_next_reg_0(0)
    );
dest_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF0000"
    )
        port map (
      I0 => dest_beat,
      I1 => \dest_id_next[3]_i_3_n_0\,
      I2 => \dest_id_next[3]_i_4_n_0\,
      I3 => \dest_id_next[3]_i_5_n_0\,
      I4 => dest_burst_valid,
      I5 => dest_valid,
      O => dest_valid_i_1_n_0
    );
dest_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => dest_valid_i_1_n_0,
      Q => dest_valid,
      R => dest_id_reduced_msb_next_reg_0(0)
    );
i_mem: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mem_asym
     port map (
      ADDRARDADDR(10) => src_id_reduced(2),
      ADDRARDADDR(9 downto 8) => \^q\(1 downto 0),
      ADDRARDADDR(7 downto 0) => p_0_in_1(7 downto 0),
      ADDRBWRADDR(10) => dest_id_reduced_msb,
      ADDRBWRADDR(9 downto 8) => src_data_request_id(1 downto 0),
      ADDRBWRADDR(7 downto 0) => dest_beat_counter_reg(7 downto 0),
      dest_beat => dest_beat,
      dest_fifo_ready => dest_fifo_ready,
      dest_fifo_valid => \^dest_fifo_valid\,
      dest_valid => dest_valid,
      dina(127 downto 0) => dina(127 downto 0),
      doutb(127 downto 0) => doutb(127 downto 0),
      m_axis_aclk => m_axis_aclk,
      m_src_axi_aclk => m_src_axi_aclk,
      src_fifo_valid => src_fifo_valid
    );
\src_beat_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in_1(0),
      O => \p_0_in__0\(0)
    );
\src_beat_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in_1(0),
      I1 => p_0_in_1(1),
      O => \p_0_in__0\(1)
    );
\src_beat_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_0_in_1(2),
      I1 => p_0_in_1(1),
      I2 => p_0_in_1(0),
      O => \p_0_in__0\(2)
    );
\src_beat_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_0_in_1(3),
      I1 => p_0_in_1(0),
      I2 => p_0_in_1(1),
      I3 => p_0_in_1(2),
      O => \p_0_in__0\(3)
    );
\src_beat_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_0_in_1(4),
      I1 => p_0_in_1(2),
      I2 => p_0_in_1(1),
      I3 => p_0_in_1(0),
      I4 => p_0_in_1(3),
      O => \p_0_in__0\(4)
    );
\src_beat_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_0_in_1(5),
      I1 => p_0_in_1(3),
      I2 => p_0_in_1(0),
      I3 => p_0_in_1(1),
      I4 => p_0_in_1(2),
      I5 => p_0_in_1(4),
      O => \p_0_in__0\(5)
    );
\src_beat_counter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in_1(6),
      I1 => \src_beat_counter[7]_i_3_n_0\,
      O => \p_0_in__0\(6)
    );
\src_beat_counter[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_0_in_1(7),
      I1 => \src_beat_counter[7]_i_3_n_0\,
      I2 => p_0_in_1(6),
      O => \p_0_in__0\(7)
    );
\src_beat_counter[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in_1(5),
      I1 => p_0_in_1(3),
      I2 => p_0_in_1(0),
      I3 => p_0_in_1(1),
      I4 => p_0_in_1(2),
      I5 => p_0_in_1(4),
      O => \src_beat_counter[7]_i_3_n_0\
    );
\src_beat_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => src_fifo_valid,
      D => \p_0_in__0\(0),
      Q => p_0_in_1(0),
      R => SR(0)
    );
\src_beat_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => src_fifo_valid,
      D => \p_0_in__0\(1),
      Q => p_0_in_1(1),
      R => SR(0)
    );
\src_beat_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => src_fifo_valid,
      D => \p_0_in__0\(2),
      Q => p_0_in_1(2),
      R => SR(0)
    );
\src_beat_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => src_fifo_valid,
      D => \p_0_in__0\(3),
      Q => p_0_in_1(3),
      R => SR(0)
    );
\src_beat_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => src_fifo_valid,
      D => \p_0_in__0\(4),
      Q => p_0_in_1(4),
      R => SR(0)
    );
\src_beat_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => src_fifo_valid,
      D => \p_0_in__0\(5),
      Q => p_0_in_1(5),
      R => SR(0)
    );
\src_beat_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => src_fifo_valid,
      D => \p_0_in__0\(6),
      Q => p_0_in_1(6),
      R => SR(0)
    );
\src_beat_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => src_fifo_valid,
      D => \p_0_in__0\(7),
      Q => p_0_in_1(7),
      R => SR(0)
    );
\src_id[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFFFF69000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => src_fifo_last,
      I4 => src_fifo_valid,
      I5 => \^q\(0),
      O => src_id_next(0)
    );
\src_id[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA2AAAEAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => src_fifo_valid,
      I3 => src_fifo_last,
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => src_id_next(1)
    );
\src_id[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F072F0F0F0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => src_fifo_last,
      I4 => src_fifo_valid,
      I5 => \^q\(0),
      O => src_id_next(2)
    );
\src_id[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCD8CCCCCC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => src_fifo_last,
      I4 => src_fifo_valid,
      I5 => \^q\(0),
      O => src_id_next(3)
    );
src_id_reduced_msb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FFFF4000BFBF00"
    )
        port map (
      I0 => \^q\(0),
      I1 => src_fifo_valid,
      I2 => src_fifo_last,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => src_id_reduced_msb_i_1_n_0
    );
src_id_reduced_msb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => src_id_reduced_msb_i_1_n_0,
      Q => src_id_reduced(2),
      R => dest_id_reduced_msb_next_reg_0(0)
    );
\src_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => src_id_next(0),
      Q => \^q\(0),
      R => dest_id_reduced_msb_next_reg_0(0)
    );
\src_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => src_id_next(1),
      Q => \^q\(1),
      R => dest_id_reduced_msb_next_reg_0(0)
    );
\src_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => src_id_next(2),
      Q => \^q\(2),
      R => dest_id_reduced_msb_next_reg_0(0)
    );
\src_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => src_id_next(3),
      Q => \^q\(3),
      R => dest_id_reduced_msb_next_reg_0(0)
    );
\src_throttled_request_id[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000990"
    )
        port map (
      I0 => \src_throttled_request_id[3]_i_4_0\(0),
      I1 => src_data_request_id(0),
      I2 => \src_throttled_request_id[3]_i_4_0\(2),
      I3 => p_0_in0_in,
      I4 => \src_throttled_request_id[3]_i_5_n_0\,
      O => \src_throttled_request_id_reg[0]\
    );
\src_throttled_request_id[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F66F"
    )
        port map (
      I0 => src_data_request_id(1),
      I1 => \src_throttled_request_id[3]_i_4_0\(1),
      I2 => \dest_id_reg_n_0_[3]\,
      I3 => \src_throttled_request_id[3]_i_4_0\(3),
      O => \src_throttled_request_id[3]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_reset_manager is
  port (
    \reset_gen[0].reset_sync_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    do_enable_reg_0 : out STD_LOGIC;
    dest_enable : out STD_LOGIC;
    dbg_status : out STD_LOGIC_VECTOR ( 5 downto 0 );
    src_enable : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    dest_enabled : in STD_LOGIC;
    enabled : in STD_LOGIC;
    m_src_axi_aclk : in STD_LOGIC;
    ctrl_enable : in STD_LOGIC;
    ctrl_pause : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_reset_manager;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_reset_manager is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dbg_status\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal do_enable0 : STD_LOGIC;
  signal \^do_enable_reg_0\ : STD_LOGIC;
  signal do_reset : STD_LOGIC;
  signal do_reset_0 : STD_LOGIC;
  signal needs_reset : STD_LOGIC;
  signal needs_reset_i_1_n_0 : STD_LOGIC;
  signal \reset_gen[0].reset_async_reg_n_0_[0]\ : STD_LOGIC;
  signal \reset_gen[0].reset_async_reg_n_0_[1]\ : STD_LOGIC;
  signal \reset_gen[0].reset_async_reg_n_0_[2]\ : STD_LOGIC;
  signal \reset_gen[0].reset_async_reg_n_0_[3]\ : STD_LOGIC;
  signal \reset_gen[0].reset_sync_in\ : STD_LOGIC;
  signal \^reset_gen[0].reset_sync_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \reset_gen[0].reset_sync_reg_n_0_[1]\ : STD_LOGIC;
  signal \reset_gen[2].reset_async_reg_n_0_[0]\ : STD_LOGIC;
  signal \reset_gen[2].reset_async_reg_n_0_[1]\ : STD_LOGIC;
  signal \reset_gen[2].reset_async_reg_n_0_[2]\ : STD_LOGIC;
  signal \reset_gen[2].reset_async_reg_n_0_[3]\ : STD_LOGIC;
  signal \reset_gen[2].reset_sync_in\ : STD_LOGIC;
  signal \reset_gen[2].reset_sync_reg_n_0_[1]\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1\ : label is "soft_lutpair160";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "STATE_RESET:000010,STATE_DISABLED:000100,STATE_ENABLED:010000,STATE_SHUTDOWN:100000,STATE_STARTUP:001000,STATE_DO_RESET:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "STATE_RESET:000010,STATE_DISABLED:000100,STATE_ENABLED:010000,STATE_SHUTDOWN:100000,STATE_STARTUP:001000,STATE_DO_RESET:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "STATE_RESET:000010,STATE_DISABLED:000100,STATE_ENABLED:010000,STATE_SHUTDOWN:100000,STATE_STARTUP:001000,STATE_DO_RESET:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "STATE_RESET:000010,STATE_DISABLED:000100,STATE_ENABLED:010000,STATE_SHUTDOWN:100000,STATE_STARTUP:001000,STATE_DO_RESET:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "STATE_RESET:000010,STATE_DISABLED:000100,STATE_ENABLED:010000,STATE_SHUTDOWN:100000,STATE_STARTUP:001000,STATE_DO_RESET:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "STATE_RESET:000010,STATE_DISABLED:000100,STATE_ENABLED:010000,STATE_SHUTDOWN:100000,STATE_STARTUP:001000,STATE_DO_RESET:000001";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \reset_gen[0].reset_async_reg[0]\ : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \reset_gen[0].reset_async_reg[0]\ : label is "no";
  attribute ASYNC_REG of \reset_gen[0].reset_async_reg[1]\ : label is std.standard.true;
  attribute SHREG_EXTRACT of \reset_gen[0].reset_async_reg[1]\ : label is "no";
  attribute ASYNC_REG of \reset_gen[0].reset_async_reg[2]\ : label is std.standard.true;
  attribute SHREG_EXTRACT of \reset_gen[0].reset_async_reg[2]\ : label is "no";
  attribute ASYNC_REG of \reset_gen[0].reset_async_reg[3]\ : label is std.standard.true;
  attribute SHREG_EXTRACT of \reset_gen[0].reset_async_reg[3]\ : label is "no";
  attribute ASYNC_REG of \reset_gen[0].reset_sync_reg[0]\ : label is std.standard.true;
  attribute SHREG_EXTRACT of \reset_gen[0].reset_sync_reg[0]\ : label is "no";
  attribute ASYNC_REG of \reset_gen[0].reset_sync_reg[1]\ : label is std.standard.true;
  attribute SHREG_EXTRACT of \reset_gen[0].reset_sync_reg[1]\ : label is "no";
  attribute ASYNC_REG of \reset_gen[2].reset_async_reg[0]\ : label is std.standard.true;
  attribute SHREG_EXTRACT of \reset_gen[2].reset_async_reg[0]\ : label is "no";
  attribute ASYNC_REG of \reset_gen[2].reset_async_reg[1]\ : label is std.standard.true;
  attribute SHREG_EXTRACT of \reset_gen[2].reset_async_reg[1]\ : label is "no";
  attribute ASYNC_REG of \reset_gen[2].reset_async_reg[2]\ : label is std.standard.true;
  attribute SHREG_EXTRACT of \reset_gen[2].reset_async_reg[2]\ : label is "no";
  attribute ASYNC_REG of \reset_gen[2].reset_async_reg[3]\ : label is std.standard.true;
  attribute SHREG_EXTRACT of \reset_gen[2].reset_async_reg[3]\ : label is "no";
  attribute ASYNC_REG of \reset_gen[2].reset_sync_reg[0]\ : label is std.standard.true;
  attribute SHREG_EXTRACT of \reset_gen[2].reset_sync_reg[0]\ : label is "no";
  attribute ASYNC_REG of \reset_gen[2].reset_sync_reg[1]\ : label is std.standard.true;
  attribute SHREG_EXTRACT of \reset_gen[2].reset_sync_reg[1]\ : label is "no";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair159";
begin
  Q(0) <= \^q\(0);
  dbg_status(5 downto 0) <= \^dbg_status\(5 downto 0);
  do_enable_reg_0 <= \^do_enable_reg_0\;
  \reset_gen[0].reset_sync_reg[0]_0\(0) <= \^reset_gen[0].reset_sync_reg[0]_0\(0);
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dbg_status\(5),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => needs_reset,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \^dbg_status\(5),
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => state,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => do_reset_0,
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => state,
      D => do_reset_0,
      Q => needs_reset,
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => state,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => state,
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => state,
      D => \FSM_onehot_state_reg_n_0_[3]\,
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => state,
      D => \FSM_onehot_state_reg_n_0_[4]\,
      Q => \FSM_onehot_state_reg_n_0_[5]\,
      R => SR(0)
    );
do_enable_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => do_enable0
    );
do_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => do_enable0,
      Q => \^do_enable_reg_0\,
      R => '0'
    );
do_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => do_reset_0,
      Q => do_reset,
      R => '0'
    );
i_sync_control_dest: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__5\
     port map (
      \cdc_sync_stage1_reg[0]_0\ => \^do_enable_reg_0\,
      dest_enable => dest_enable,
      m_axis_aclk => m_axis_aclk
    );
i_sync_control_src: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__6\
     port map (
      \cdc_sync_stage1_reg[0]_0\ => \^do_enable_reg_0\,
      m_src_axi_aclk => m_src_axi_aclk,
      src_enable => src_enable
    );
i_sync_status_dest: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__7\
     port map (
      E(0) => state,
      \FSM_onehot_state[5]_i_3_0\(0) => \^dbg_status\(4),
      \FSM_onehot_state[5]_i_3_1\ => \^do_enable_reg_0\,
      Q(5) => \FSM_onehot_state_reg_n_0_[5]\,
      Q(4) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(3) => \FSM_onehot_state_reg_n_0_[3]\,
      Q(2) => \FSM_onehot_state_reg_n_0_[2]\,
      Q(1) => needs_reset,
      Q(0) => do_reset_0,
      ctrl_enable => ctrl_enable,
      ctrl_pause => ctrl_pause,
      dbg_status(0) => \^dbg_status\(3),
      dest_enabled => dest_enabled,
      s_axi_aclk => s_axi_aclk,
      \state_reg[0]\ => \^dbg_status\(5),
      \state_reg[0]_0\(0) => \^q\(0)
    );
i_sync_status_src: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits
     port map (
      dbg_status(0) => \^dbg_status\(4),
      enabled => enabled,
      s_axi_aclk => s_axi_aclk
    );
needs_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => ctrl_enable,
      I1 => \^dbg_status\(5),
      I2 => needs_reset,
      O => needs_reset_i_1_n_0
    );
needs_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => needs_reset_i_1_n_0,
      Q => \^dbg_status\(5),
      R => '0'
    );
\reset_gen[0].reset_async_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => \reset_gen[0].reset_async_reg_n_0_[1]\,
      PRE => do_reset,
      Q => \reset_gen[0].reset_async_reg_n_0_[0]\
    );
\reset_gen[0].reset_async_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => \reset_gen[0].reset_async_reg_n_0_[2]\,
      PRE => do_reset,
      Q => \reset_gen[0].reset_async_reg_n_0_[1]\
    );
\reset_gen[0].reset_async_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => \reset_gen[0].reset_async_reg_n_0_[3]\,
      PRE => do_reset,
      Q => \reset_gen[0].reset_async_reg_n_0_[2]\
    );
\reset_gen[0].reset_async_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => '0',
      PRE => do_reset,
      Q => \reset_gen[0].reset_async_reg_n_0_[3]\
    );
\reset_gen[0].reset_sync_in_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => \reset_gen[0].reset_async_reg_n_0_[0]\,
      PRE => \reset_gen[2].reset_async_reg_n_0_[0]\,
      Q => \reset_gen[0].reset_sync_in\
    );
\reset_gen[0].reset_sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => \reset_gen[0].reset_sync_reg_n_0_[1]\,
      Q => \^reset_gen[0].reset_sync_reg[0]_0\(0),
      R => '0'
    );
\reset_gen[0].reset_sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => \reset_gen[0].reset_sync_in\,
      Q => \reset_gen[0].reset_sync_reg_n_0_[1]\,
      R => '0'
    );
\reset_gen[2].reset_async_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \reset_gen[2].reset_async_reg_n_0_[1]\,
      PRE => do_reset,
      Q => \reset_gen[2].reset_async_reg_n_0_[0]\
    );
\reset_gen[2].reset_async_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \reset_gen[2].reset_async_reg_n_0_[2]\,
      PRE => do_reset,
      Q => \reset_gen[2].reset_async_reg_n_0_[1]\
    );
\reset_gen[2].reset_async_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \reset_gen[2].reset_async_reg_n_0_[3]\,
      PRE => do_reset,
      Q => \reset_gen[2].reset_async_reg_n_0_[2]\
    );
\reset_gen[2].reset_async_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \reset_gen[0].reset_async_reg_n_0_[0]\,
      PRE => do_reset,
      Q => \reset_gen[2].reset_async_reg_n_0_[3]\
    );
\reset_gen[2].reset_sync_in_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \reset_gen[2].reset_async_reg_n_0_[0]\,
      PRE => \^reset_gen[0].reset_sync_reg[0]_0\(0),
      Q => \reset_gen[2].reset_sync_in\
    );
\reset_gen[2].reset_sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \reset_gen[2].reset_sync_reg_n_0_[1]\,
      Q => \^q\(0),
      R => '0'
    );
\reset_gen[2].reset_sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \reset_gen[2].reset_sync_in\,
      Q => \reset_gen[2].reset_sync_reg_n_0_[1]\,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^dbg_status\(0),
      I1 => \^dbg_status\(1),
      I2 => \^dbg_status\(5),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => \^dbg_status\(0),
      I1 => \^dbg_status\(1),
      I2 => \^dbg_status\(5),
      O => \state[1]_i_1_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_status\(1),
      I1 => \^dbg_status\(0),
      I2 => \^dbg_status\(2),
      O => \state[2]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => state,
      D => \state[0]_i_1_n_0\,
      Q => \^dbg_status\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => state,
      D => \state[1]_i_1_n_0\,
      Q => \^dbg_status\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => state,
      D => \state[2]_i_1_n_0\,
      Q => \^dbg_status\(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dest_axi_stream is
  port (
    \response_id_reg[3]\ : out STD_LOGIC;
    \response_id_reg[2]\ : out STD_LOGIC;
    \response_id_reg[1]\ : out STD_LOGIC;
    \response_id_reg[0]\ : out STD_LOGIC;
    \id_reg[0]_0\ : out STD_LOGIC;
    \id_reg[1]_0\ : out STD_LOGIC;
    \id_reg[2]_0\ : out STD_LOGIC;
    \id_reg[3]_0\ : out STD_LOGIC;
    dest_enabled : out STD_LOGIC;
    active_reg_0 : out STD_LOGIC;
    \response_id_reg[3]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_dest_ready_hs : out STD_LOGIC;
    m_axis_last : out STD_LOGIC;
    m_axis_valid : out STD_LOGIC;
    src_dest_valid_hs_reg : out STD_LOGIC;
    enabled_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    id0 : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    active_reg_1 : in STD_LOGIC;
    m_axis_ready : in STD_LOGIC;
    dest_valid : in STD_LOGIC;
    data_eot : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req_valid : in STD_LOGIC;
    \zerodeep.axis_data_d\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_dest_valid_hs_reg_0 : in STD_LOGIC;
    src_dest_valid_hs : in STD_LOGIC;
    dest_enable : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dest_axi_stream;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dest_axi_stream is
  signal \^active_reg_0\ : STD_LOGIC;
  signal data_enabled : STD_LOGIC;
  signal data_enabled_i_1_n_0 : STD_LOGIC;
  signal \id[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \^id_reg[0]_0\ : STD_LOGIC;
  signal \^id_reg[1]_0\ : STD_LOGIC;
  signal \^id_reg[2]_0\ : STD_LOGIC;
  signal \^id_reg[3]_0\ : STD_LOGIC;
  signal inc_id_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal req_xlast_d : STD_LOGIC;
  signal req_xlast_d_i_1_n_0 : STD_LOGIC;
  signal \^src_dest_ready_hs\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of data_enabled_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \fwd_data[127]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \id[0]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \id[1]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \id[2]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \id[3]_i_1__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of m_axis_valid_INST_0 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \zerodeep.axis_valid_d_i_1\ : label is "soft_lutpair53";
begin
  active_reg_0 <= \^active_reg_0\;
  \id_reg[0]_0\ <= \^id_reg[0]_0\;
  \id_reg[1]_0\ <= \^id_reg[1]_0\;
  \id_reg[2]_0\ <= \^id_reg[2]_0\;
  \id_reg[3]_0\ <= \^id_reg[3]_0\;
  src_dest_ready_hs <= \^src_dest_ready_hs\;
active_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => active_reg_1,
      Q => \^active_reg_0\,
      R => enabled_reg(0)
    );
data_enabled_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F8F0F0"
    )
        port map (
      I0 => \^active_reg_0\,
      I1 => dest_valid,
      I2 => dest_enable,
      I3 => m_axis_ready,
      I4 => data_enabled,
      O => data_enabled_i_1_n_0
    );
data_enabled_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_enabled_i_1_n_0,
      Q => data_enabled,
      R => enabled_reg(0)
    );
\fwd_data[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => m_axis_ready,
      I1 => \^active_reg_0\,
      I2 => dest_valid,
      O => E(0)
    );
i_response_generator: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_response_generator
     port map (
      data_enabled => data_enabled,
      dest_enabled => dest_enabled,
      enabled_reg_0(0) => enabled_reg(0),
      enabled_reg_1 => \^id_reg[3]_0\,
      enabled_reg_2 => \^id_reg[2]_0\,
      id0 => id0,
      m_axis_aclk => m_axis_aclk,
      \response_id_reg[0]_0\ => \response_id_reg[0]\,
      \response_id_reg[1]_0\ => \response_id_reg[1]\,
      \response_id_reg[2]_0\ => \response_id_reg[2]\,
      \response_id_reg[3]_0\ => \response_id_reg[3]\,
      \response_id_reg[3]_1\ => \response_id_reg[3]_0\,
      \zerodeep.s_axis_waddr_i_3_0\ => \^id_reg[1]_0\,
      \zerodeep.s_axis_waddr_i_3_1\ => \^id_reg[0]_0\
    );
\id[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^id_reg[1]_0\,
      I1 => \^id_reg[2]_0\,
      I2 => \^id_reg[3]_0\,
      O => inc_id_return(0)
    );
\id[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \^id_reg[1]_0\,
      I1 => \^id_reg[2]_0\,
      I2 => \^id_reg[3]_0\,
      I3 => \^id_reg[0]_0\,
      O => inc_id_return(1)
    );
\id[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC4E"
    )
        port map (
      I0 => \^id_reg[1]_0\,
      I1 => \^id_reg[2]_0\,
      I2 => \^id_reg[3]_0\,
      I3 => \^id_reg[0]_0\,
      O => inc_id_return(2)
    );
\id[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E4"
    )
        port map (
      I0 => \^id_reg[1]_0\,
      I1 => \^id_reg[2]_0\,
      I2 => \^id_reg[3]_0\,
      I3 => \^id_reg[0]_0\,
      O => \id[3]_i_1__2_n_0\
    );
\id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => inc_id_return(0),
      Q => \^id_reg[0]_0\,
      R => enabled_reg(0)
    );
\id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => inc_id_return(1),
      Q => \^id_reg[1]_0\,
      R => enabled_reg(0)
    );
\id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => inc_id_return(2),
      Q => \^id_reg[2]_0\,
      R => enabled_reg(0)
    );
\id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => p_1_in,
      D => \id[3]_i_1__2_n_0\,
      Q => \^id_reg[3]_0\,
      R => enabled_reg(0)
    );
m_axis_last_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => req_xlast_d,
      I1 => data_eot,
      I2 => Q(0),
      O => m_axis_last
    );
m_axis_valid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^active_reg_0\,
      I1 => dest_valid,
      O => m_axis_valid
    );
req_xlast_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFAAAA8000AAAA"
    )
        port map (
      I0 => \zerodeep.axis_data_d\(0),
      I1 => Q(0),
      I2 => data_eot,
      I3 => m_axis_ready,
      I4 => \^active_reg_0\,
      I5 => req_xlast_d,
      O => req_xlast_d_i_1_n_0
    );
req_xlast_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => '1',
      D => req_xlast_d_i_1_n_0,
      Q => req_xlast_d,
      R => '0'
    );
src_dest_valid_hs_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"72"
    )
        port map (
      I0 => \^src_dest_ready_hs\,
      I1 => src_dest_valid_hs_reg_0,
      I2 => src_dest_valid_hs,
      O => src_dest_valid_hs_reg
    );
\zerodeep.axis_valid_d_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D555FFFF"
    )
        port map (
      I0 => \^active_reg_0\,
      I1 => m_axis_ready,
      I2 => data_eot,
      I3 => Q(0),
      I4 => dest_req_valid,
      O => \^src_dest_ready_hs\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_src_axi_mm is
  port (
    addr_valid_reg : out STD_LOGIC;
    \id_reg[3]_0\ : out STD_LOGIC;
    \id_reg[2]_0\ : out STD_LOGIC;
    \id_reg[1]_0\ : out STD_LOGIC;
    \id_reg[0]_0\ : out STD_LOGIC;
    m_src_axi_araddr : out STD_LOGIC_VECTOR ( 26 downto 0 );
    enabled : out STD_LOGIC;
    bl_ready_ag : out STD_LOGIC;
    req_ready_ag : out STD_LOGIC;
    \id_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_src_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_src_axi_aclk : in STD_LOGIC;
    req_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_address_eot : in STD_LOGIC;
    m_src_axi_arready : in STD_LOGIC;
    src_enable : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 34 downto 0 );
    m_src_axi_rvalid : in STD_LOGIC;
    m_src_axi_rlast : in STD_LOGIC;
    src_dest_ready_hs : in STD_LOGIC;
    bl_ready_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_src_axi_mm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_src_axi_mm is
  signal b2g2_return0 : STD_LOGIC;
  signal b2g2_return06_out : STD_LOGIC;
  signal b2g2_return07_out : STD_LOGIC;
  signal \^enabled\ : STD_LOGIC;
  signal g0 : STD_LOGIC;
  signal i_addr_gen_n_34 : STD_LOGIC;
  signal \^id_reg[3]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \id[0]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \id[1]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \id[2]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \id[3]_i_2__0\ : label is "soft_lutpair141";
begin
  enabled <= \^enabled\;
  \id_reg[3]_1\(3 downto 0) <= \^id_reg[3]_1\(3 downto 0);
enabled_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => i_addr_gen_n_34,
      Q => \^enabled\,
      R => req_ready_reg(0)
    );
i_addr_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_generator
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      addr_valid_reg_0 => addr_valid_reg,
      bl_ready_ag => bl_ready_ag,
      bl_ready_reg_0 => bl_ready_reg,
      enabled => \^enabled\,
      enabled_reg_0 => i_addr_gen_n_34,
      enabled_reg_1(3 downto 0) => \^id_reg[3]_1\(3 downto 0),
      \id_reg[0]_0\ => \id_reg[0]_0\,
      \id_reg[1]_0\ => \id_reg[1]_0\,
      \id_reg[2]_0\ => \id_reg[2]_0\,
      \id_reg[3]_0\ => \id_reg[3]_0\,
      m_src_axi_aclk => m_src_axi_aclk,
      m_src_axi_araddr(26 downto 0) => m_src_axi_araddr(26 downto 0),
      m_src_axi_arlen(7 downto 0) => m_src_axi_arlen(7 downto 0),
      m_src_axi_arready => m_src_axi_arready,
      \out\(34 downto 0) => \out\(34 downto 0),
      req_ready_reg_0 => req_ready_ag,
      req_ready_reg_1(0) => req_ready_reg(0),
      src_address_eot => src_address_eot,
      src_dest_ready_hs => src_dest_ready_hs,
      src_enable => src_enable
    );
\id[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^id_reg[3]_1\(1),
      I1 => \^id_reg[3]_1\(2),
      I2 => \^id_reg[3]_1\(3),
      O => b2g2_return0
    );
\id[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \^id_reg[3]_1\(1),
      I1 => \^id_reg[3]_1\(2),
      I2 => \^id_reg[3]_1\(3),
      I3 => \^id_reg[3]_1\(0),
      O => b2g2_return06_out
    );
\id[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC4E"
    )
        port map (
      I0 => \^id_reg[3]_1\(1),
      I1 => \^id_reg[3]_1\(2),
      I2 => \^id_reg[3]_1\(3),
      I3 => \^id_reg[3]_1\(0),
      O => b2g2_return07_out
    );
\id[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_src_axi_rvalid,
      I1 => m_src_axi_rlast,
      O => g0
    );
\id[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E4"
    )
        port map (
      I0 => \^id_reg[3]_1\(1),
      I1 => \^id_reg[3]_1\(2),
      I2 => \^id_reg[3]_1\(3),
      I3 => \^id_reg[3]_1\(0),
      O => p_3_in
    );
\id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => g0,
      D => b2g2_return0,
      Q => \^id_reg[3]_1\(0),
      R => req_ready_reg(0)
    );
\id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => g0,
      D => b2g2_return06_out,
      Q => \^id_reg[3]_1\(1),
      R => req_ready_reg(0)
    );
\id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => g0,
      D => b2g2_return07_out,
      Q => \^id_reg[3]_1\(2),
      R => req_ready_reg(0)
    );
\id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => g0,
      D => p_3_in,
      Q => \^id_reg[3]_1\(3),
      R => req_ready_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo is
  port (
    up_tlf_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_tlf_s_valid_reg : out STD_LOGIC;
    \fifo._m_axis_valid\ : out STD_LOGIC;
    \up_measured_transfer_length_reg[2]\ : out STD_LOGIC;
    response_ready_reg : out STD_LOGIC;
    \up_transfer_id_eot_reg[1]\ : out STD_LOGIC;
    \fifo.sync_clocks.data_reg[24]_0\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \fifo.valid_reg_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \s_axis_waddr_reg_reg[0]\ : in STD_LOGIC;
    up_bl_partial : in STD_LOGIC;
    response_ready_reg_0 : in STD_LOGIC;
    \m_axis_raddr_reg_reg[0]\ : in STD_LOGIC;
    s_axis_data : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \up_rdata[2]_i_4\ : in STD_LOGIC;
    \up_rdata[2]_i_4_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_response_ready : in STD_LOGIC;
    \up_rdata_reg[1]\ : in STD_LOGIC;
    \m_axis_raddr_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fifo.s_mem_write\ : STD_LOGIC;
  signal \fifo.sync_clocks.data\ : STD_LOGIC_VECTOR ( 25 downto 1 );
  signal \fifo.sync_clocks.data0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal m_axis_raddr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_axis_waddr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \up_rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \NLW_fifo.sync_clocks.ram_reg_0_3_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_fifo.sync_clocks.ram_reg_0_3_14_25_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_fifo.sync_clocks.ram_reg_0_3_14_25_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \fifo.sync_clocks.ram_reg_0_3_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \fifo.sync_clocks.ram_reg_0_3_0_13\ : label is 104;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \fifo.sync_clocks.ram_reg_0_3_0_13\ : label is "i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_13";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \fifo.sync_clocks.ram_reg_0_3_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \fifo.sync_clocks.ram_reg_0_3_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \fifo.sync_clocks.ram_reg_0_3_0_13\ : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of \fifo.sync_clocks.ram_reg_0_3_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \fifo.sync_clocks.ram_reg_0_3_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \fifo.sync_clocks.ram_reg_0_3_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \fifo.sync_clocks.ram_reg_0_3_14_25\ : label is "";
  attribute RTL_RAM_BITS of \fifo.sync_clocks.ram_reg_0_3_14_25\ : label is 104;
  attribute RTL_RAM_NAME of \fifo.sync_clocks.ram_reg_0_3_14_25\ : label is "i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_14_25";
  attribute RTL_RAM_TYPE of \fifo.sync_clocks.ram_reg_0_3_14_25\ : label is "RAM_SDP";
  attribute ram_addr_begin of \fifo.sync_clocks.ram_reg_0_3_14_25\ : label is 0;
  attribute ram_addr_end of \fifo.sync_clocks.ram_reg_0_3_14_25\ : label is 3;
  attribute ram_offset of \fifo.sync_clocks.ram_reg_0_3_14_25\ : label is 0;
  attribute ram_slice_begin of \fifo.sync_clocks.ram_reg_0_3_14_25\ : label is 14;
  attribute ram_slice_end of \fifo.sync_clocks.ram_reg_0_3_14_25\ : label is 25;
begin
  SR(0) <= \^sr\(0);
\fifo.i_address_gray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo_address_generator
     port map (
      Q(1 downto 0) => m_axis_raddr(1 downto 0),
      SR(0) => \^sr\(0),
      \fifo._m_axis_valid\ => \fifo._m_axis_valid\,
      \fifo.s_mem_write\ => \fifo.s_mem_write\,
      \m_axis_raddr_reg_reg[0]_0\ => \m_axis_raddr_reg_reg[0]\,
      \m_axis_raddr_reg_reg[0]_1\(0) => \m_axis_raddr_reg_reg[0]_0\(0),
      response_ready_reg => response_ready_reg,
      response_ready_reg_0 => response_ready_reg_0,
      s_axi_aclk => s_axi_aclk,
      \s_axis_waddr_reg_reg[0]_0\ => \s_axis_waddr_reg_reg[0]\,
      \s_axis_waddr_reg_reg[1]_0\(1 downto 0) => s_axis_waddr(1 downto 0),
      up_bl_partial => up_bl_partial,
      up_response_ready => up_response_ready,
      up_tlf_s_valid_reg => up_tlf_s_valid_reg
    );
\fifo.sync_clocks.data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(0),
      Q => \fifo.sync_clocks.data_reg[24]_0\(0),
      R => '0'
    );
\fifo.sync_clocks.data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(10),
      Q => \fifo.sync_clocks.data_reg[24]_0\(8),
      R => '0'
    );
\fifo.sync_clocks.data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(11),
      Q => \fifo.sync_clocks.data_reg[24]_0\(9),
      R => '0'
    );
\fifo.sync_clocks.data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(12),
      Q => \fifo.sync_clocks.data_reg[24]_0\(10),
      R => '0'
    );
\fifo.sync_clocks.data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(13),
      Q => \fifo.sync_clocks.data_reg[24]_0\(11),
      R => '0'
    );
\fifo.sync_clocks.data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(14),
      Q => \fifo.sync_clocks.data_reg[24]_0\(12),
      R => '0'
    );
\fifo.sync_clocks.data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(15),
      Q => \fifo.sync_clocks.data_reg[24]_0\(13),
      R => '0'
    );
\fifo.sync_clocks.data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(16),
      Q => \fifo.sync_clocks.data_reg[24]_0\(14),
      R => '0'
    );
\fifo.sync_clocks.data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(17),
      Q => \fifo.sync_clocks.data_reg[24]_0\(15),
      R => '0'
    );
\fifo.sync_clocks.data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(18),
      Q => \fifo.sync_clocks.data_reg[24]_0\(16),
      R => '0'
    );
\fifo.sync_clocks.data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(19),
      Q => \fifo.sync_clocks.data_reg[24]_0\(17),
      R => '0'
    );
\fifo.sync_clocks.data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(1),
      Q => \fifo.sync_clocks.data\(1),
      R => '0'
    );
\fifo.sync_clocks.data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(20),
      Q => \fifo.sync_clocks.data_reg[24]_0\(18),
      R => '0'
    );
\fifo.sync_clocks.data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(21),
      Q => \fifo.sync_clocks.data_reg[24]_0\(19),
      R => '0'
    );
\fifo.sync_clocks.data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(22),
      Q => \fifo.sync_clocks.data_reg[24]_0\(20),
      R => '0'
    );
\fifo.sync_clocks.data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(23),
      Q => \fifo.sync_clocks.data_reg[24]_0\(21),
      R => '0'
    );
\fifo.sync_clocks.data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(24),
      Q => \fifo.sync_clocks.data_reg[24]_0\(22),
      R => '0'
    );
\fifo.sync_clocks.data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(25),
      Q => \fifo.sync_clocks.data\(25),
      R => '0'
    );
\fifo.sync_clocks.data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(2),
      Q => \fifo.sync_clocks.data\(2),
      R => '0'
    );
\fifo.sync_clocks.data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(3),
      Q => \fifo.sync_clocks.data_reg[24]_0\(1),
      R => '0'
    );
\fifo.sync_clocks.data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(4),
      Q => \fifo.sync_clocks.data_reg[24]_0\(2),
      R => '0'
    );
\fifo.sync_clocks.data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(5),
      Q => \fifo.sync_clocks.data_reg[24]_0\(3),
      R => '0'
    );
\fifo.sync_clocks.data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(6),
      Q => \fifo.sync_clocks.data_reg[24]_0\(4),
      R => '0'
    );
\fifo.sync_clocks.data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(7),
      Q => \fifo.sync_clocks.data_reg[24]_0\(5),
      R => '0'
    );
\fifo.sync_clocks.data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(8),
      Q => \fifo.sync_clocks.data_reg[24]_0\(6),
      R => '0'
    );
\fifo.sync_clocks.data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \m_axis_raddr_reg_reg[0]_0\(0),
      D => \fifo.sync_clocks.data0\(9),
      Q => \fifo.sync_clocks.data_reg[24]_0\(7),
      R => '0'
    );
\fifo.sync_clocks.ram_reg_0_3_0_13\: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRE(4 downto 2) => B"000",
      ADDRE(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRF(4 downto 2) => B"000",
      ADDRF(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRG(4 downto 2) => B"000",
      ADDRG(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRH(4 downto 2) => B"000",
      ADDRH(1 downto 0) => s_axis_waddr(1 downto 0),
      DIA(1 downto 0) => s_axis_data(1 downto 0),
      DIB(1 downto 0) => s_axis_data(3 downto 2),
      DIC(1 downto 0) => s_axis_data(5 downto 4),
      DID(1 downto 0) => s_axis_data(7 downto 6),
      DIE(1 downto 0) => s_axis_data(9 downto 8),
      DIF(1 downto 0) => s_axis_data(11 downto 10),
      DIG(1 downto 0) => s_axis_data(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \fifo.sync_clocks.data0\(1 downto 0),
      DOB(1 downto 0) => \fifo.sync_clocks.data0\(3 downto 2),
      DOC(1 downto 0) => \fifo.sync_clocks.data0\(5 downto 4),
      DOD(1 downto 0) => \fifo.sync_clocks.data0\(7 downto 6),
      DOE(1 downto 0) => \fifo.sync_clocks.data0\(9 downto 8),
      DOF(1 downto 0) => \fifo.sync_clocks.data0\(11 downto 10),
      DOG(1 downto 0) => \fifo.sync_clocks.data0\(13 downto 12),
      DOH(1 downto 0) => \NLW_fifo.sync_clocks.ram_reg_0_3_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => s_axi_aclk,
      WE => \fifo.s_mem_write\
    );
\fifo.sync_clocks.ram_reg_0_3_14_25\: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRE(4 downto 2) => B"000",
      ADDRE(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRF(4 downto 2) => B"000",
      ADDRF(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRG(4 downto 2) => B"000",
      ADDRG(1 downto 0) => m_axis_raddr(1 downto 0),
      ADDRH(4 downto 2) => B"000",
      ADDRH(1 downto 0) => s_axis_waddr(1 downto 0),
      DIA(1 downto 0) => s_axis_data(15 downto 14),
      DIB(1 downto 0) => s_axis_data(17 downto 16),
      DIC(1 downto 0) => s_axis_data(19 downto 18),
      DID(1 downto 0) => s_axis_data(21 downto 20),
      DIE(1 downto 0) => s_axis_data(23 downto 22),
      DIF(1 downto 0) => s_axis_data(25 downto 24),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \fifo.sync_clocks.data0\(15 downto 14),
      DOB(1 downto 0) => \fifo.sync_clocks.data0\(17 downto 16),
      DOC(1 downto 0) => \fifo.sync_clocks.data0\(19 downto 18),
      DOD(1 downto 0) => \fifo.sync_clocks.data0\(21 downto 20),
      DOE(1 downto 0) => \fifo.sync_clocks.data0\(23 downto 22),
      DOF(1 downto 0) => \fifo.sync_clocks.data0\(25 downto 24),
      DOG(1 downto 0) => \NLW_fifo.sync_clocks.ram_reg_0_3_14_25_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_fifo.sync_clocks.ram_reg_0_3_14_25_DOH_UNCONNECTED\(1 downto 0),
      WCLK => s_axi_aclk,
      WE => \fifo.s_mem_write\
    );
\fifo.valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \fifo.valid_reg_0\,
      Q => up_tlf_valid,
      R => \^sr\(0)
    );
\up_rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(0),
      I1 => s_axis_data(1),
      I2 => \up_rdata[2]_i_4\,
      I3 => \fifo.sync_clocks.data\(1),
      I4 => \up_rdata[2]_i_4_0\,
      I5 => \fifo.sync_clocks.data\(25),
      O => \up_rdata[1]_i_10_n_0\
    );
\up_rdata[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \up_rdata[1]_i_10_n_0\,
      I1 => \up_rdata_reg[1]\,
      O => \up_transfer_id_eot_reg[1]\
    );
\up_rdata[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF77"
    )
        port map (
      I0 => s_axis_data(2),
      I1 => \up_rdata[2]_i_4\,
      I2 => \fifo.sync_clocks.data\(2),
      I3 => \up_rdata[2]_i_4_0\,
      O => \up_measured_transfer_length_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    up_sot : out STD_LOGIC;
    cur_req_xlast0 : out STD_LOGIC;
    \cdc_sync_stage2_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zerodeep.cdc_sync_fifo_ram_reg[0]_0\ : out STD_LOGIC;
    \cdc_sync_stage1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_src_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    up_dma_cyclic : in STD_LOGIC;
    req_gen_ready : in STD_LOGIC;
    \zerodeep.cdc_sync_fifo_ram_reg[0]_1\ : in STD_LOGIC;
    up_dma_req_valid : in STD_LOGIC;
    bl_ready_ag : in STD_LOGIC;
    req_ready_ag : in STD_LOGIC;
    src_dest_ready_hs : in STD_LOGIC;
    \s_axis_data__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized1\ : entity is "util_axis_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized1\ is
  signal \^cur_req_xlast0\ : STD_LOGIC;
  signal \zerodeep.cdc_sync_fifo_ram\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \zerodeep.cdc_sync_fifo_ram\ : signal is "yes";
  signal \zerodeep.i_raddr_sync_n_2\ : STD_LOGIC;
  signal \zerodeep.i_waddr_sync_n_2\ : STD_LOGIC;
  signal \zerodeep.m_axis_raddr\ : STD_LOGIC;
  signal \zerodeep.s_axis_waddr\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[0]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[10]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[11]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[12]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[13]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[14]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[15]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[16]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[17]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[18]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[19]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[1]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[20]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[21]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[22]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[23]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[24]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[25]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[26]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[27]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[28]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[29]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[2]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[30]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[31]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[32]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[33]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[34]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[35]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[36]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[37]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[38]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[39]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[3]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[40]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[41]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[42]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[43]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[44]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[45]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[46]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[47]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[48]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[49]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[4]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[50]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[51]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[52]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[53]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[54]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[55]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[56]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[57]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[58]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[59]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[5]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[60]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[61]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[62]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[63]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[64]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[65]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[66]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[67]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[6]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[7]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[8]\ : label is "yes";
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[9]\ : label is "yes";
begin
  cur_req_xlast0 <= \^cur_req_xlast0\;
  \out\(34 downto 0) <= \zerodeep.cdc_sync_fifo_ram\(40 downto 6);
\zerodeep.cdc_sync_fifo_ram_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(0),
      Q => \zerodeep.cdc_sync_fifo_ram\(0),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(5),
      Q => \zerodeep.cdc_sync_fifo_ram\(10),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(6),
      Q => \zerodeep.cdc_sync_fifo_ram\(11),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(7),
      Q => \zerodeep.cdc_sync_fifo_ram\(12),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(8),
      Q => \zerodeep.cdc_sync_fifo_ram\(13),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(9),
      Q => \zerodeep.cdc_sync_fifo_ram\(14),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(10),
      Q => \zerodeep.cdc_sync_fifo_ram\(15),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(11),
      Q => \zerodeep.cdc_sync_fifo_ram\(16),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(12),
      Q => \zerodeep.cdc_sync_fifo_ram\(17),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(13),
      Q => \zerodeep.cdc_sync_fifo_ram\(18),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(14),
      Q => \zerodeep.cdc_sync_fifo_ram\(19),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => '0',
      Q => \zerodeep.cdc_sync_fifo_ram\(1),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(15),
      Q => \zerodeep.cdc_sync_fifo_ram\(20),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(16),
      Q => \zerodeep.cdc_sync_fifo_ram\(21),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(17),
      Q => \zerodeep.cdc_sync_fifo_ram\(22),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(18),
      Q => \zerodeep.cdc_sync_fifo_ram\(23),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(19),
      Q => \zerodeep.cdc_sync_fifo_ram\(24),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(20),
      Q => \zerodeep.cdc_sync_fifo_ram\(25),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(21),
      Q => \zerodeep.cdc_sync_fifo_ram\(26),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(22),
      Q => \zerodeep.cdc_sync_fifo_ram\(27),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(23),
      Q => \zerodeep.cdc_sync_fifo_ram\(28),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(24),
      Q => \zerodeep.cdc_sync_fifo_ram\(29),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => '1',
      Q => \zerodeep.cdc_sync_fifo_ram\(2),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(25),
      Q => \zerodeep.cdc_sync_fifo_ram\(30),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(26),
      Q => \zerodeep.cdc_sync_fifo_ram\(31),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(27),
      Q => \zerodeep.cdc_sync_fifo_ram\(32),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(28),
      Q => \zerodeep.cdc_sync_fifo_ram\(33),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(29),
      Q => \zerodeep.cdc_sync_fifo_ram\(34),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(30),
      Q => \zerodeep.cdc_sync_fifo_ram\(35),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(31),
      Q => \zerodeep.cdc_sync_fifo_ram\(36),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(32),
      Q => \zerodeep.cdc_sync_fifo_ram\(37),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(33),
      Q => \zerodeep.cdc_sync_fifo_ram\(38),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(34),
      Q => \zerodeep.cdc_sync_fifo_ram\(39),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => '1',
      Q => \zerodeep.cdc_sync_fifo_ram\(3),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(35),
      Q => \zerodeep.cdc_sync_fifo_ram\(40),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(36),
      Q => \zerodeep.cdc_sync_fifo_ram\(41),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(37),
      Q => \zerodeep.cdc_sync_fifo_ram\(42),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(38),
      Q => \zerodeep.cdc_sync_fifo_ram\(43),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(39),
      Q => \zerodeep.cdc_sync_fifo_ram\(44),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(40),
      Q => \zerodeep.cdc_sync_fifo_ram\(45),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(41),
      Q => \zerodeep.cdc_sync_fifo_ram\(46),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(42),
      Q => \zerodeep.cdc_sync_fifo_ram\(47),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(43),
      Q => \zerodeep.cdc_sync_fifo_ram\(48),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(44),
      Q => \zerodeep.cdc_sync_fifo_ram\(49),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => '1',
      Q => \zerodeep.cdc_sync_fifo_ram\(4),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(45),
      Q => \zerodeep.cdc_sync_fifo_ram\(50),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(46),
      Q => \zerodeep.cdc_sync_fifo_ram\(51),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(47),
      Q => \zerodeep.cdc_sync_fifo_ram\(52),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(48),
      Q => \zerodeep.cdc_sync_fifo_ram\(53),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(49),
      Q => \zerodeep.cdc_sync_fifo_ram\(54),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(50),
      Q => \zerodeep.cdc_sync_fifo_ram\(55),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(51),
      Q => \zerodeep.cdc_sync_fifo_ram\(56),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(52),
      Q => \zerodeep.cdc_sync_fifo_ram\(57),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(53),
      Q => \zerodeep.cdc_sync_fifo_ram\(58),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(54),
      Q => \zerodeep.cdc_sync_fifo_ram\(59),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => '1',
      Q => \zerodeep.cdc_sync_fifo_ram\(5),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(55),
      Q => \zerodeep.cdc_sync_fifo_ram\(60),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(56),
      Q => \zerodeep.cdc_sync_fifo_ram\(61),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(57),
      Q => \zerodeep.cdc_sync_fifo_ram\(62),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(58),
      Q => \zerodeep.cdc_sync_fifo_ram\(63),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(59),
      Q => \zerodeep.cdc_sync_fifo_ram\(64),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(60),
      Q => \zerodeep.cdc_sync_fifo_ram\(65),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(61),
      Q => \zerodeep.cdc_sync_fifo_ram\(66),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(62),
      Q => \zerodeep.cdc_sync_fifo_ram\(67),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(1),
      Q => \zerodeep.cdc_sync_fifo_ram\(6),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(2),
      Q => \zerodeep.cdc_sync_fifo_ram\(7),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(3),
      Q => \zerodeep.cdc_sync_fifo_ram\(8),
      R => '0'
    );
\zerodeep.cdc_sync_fifo_ram_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \^cur_req_xlast0\,
      D => D(4),
      Q => \zerodeep.cdc_sync_fifo_ram\(9),
      R => '0'
    );
\zerodeep.i_raddr_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__3\
     port map (
      E(0) => \^cur_req_xlast0\,
      Q(0) => Q(0),
      req_gen_ready => req_gen_ready,
      s_axi_aclk => s_axi_aclk,
      up_dma_cyclic => up_dma_cyclic,
      up_dma_req_valid => up_dma_req_valid,
      up_sot => up_sot,
      \zerodeep.cdc_sync_fifo_ram_reg[0]\ => \zerodeep.cdc_sync_fifo_ram_reg[0]_1\,
      \zerodeep.m_axis_raddr\ => \zerodeep.m_axis_raddr\,
      \zerodeep.s_axis_waddr\ => \zerodeep.s_axis_waddr\,
      \zerodeep.s_axis_waddr_reg\ => \zerodeep.i_raddr_sync_n_2\
    );
\zerodeep.i_waddr_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__4\
     port map (
      E(0) => E(0),
      bl_ready_ag => bl_ready_ag,
      \cdc_sync_stage1_reg[0]_0\(0) => \cdc_sync_stage1_reg[0]\(0),
      \cdc_sync_stage2_reg[0]_0\ => \cdc_sync_stage2_reg[0]\,
      m_src_axi_aclk => m_src_axi_aclk,
      \out\(0) => \zerodeep.cdc_sync_fifo_ram\(0),
      req_ready_ag => req_ready_ag,
      \s_axis_data__0\(0) => \s_axis_data__0\(0),
      src_dest_ready_hs => src_dest_ready_hs,
      \zerodeep.cdc_sync_fifo_ram_reg[0]\ => \zerodeep.cdc_sync_fifo_ram_reg[0]_0\,
      \zerodeep.m_axis_raddr\ => \zerodeep.m_axis_raddr\,
      \zerodeep.m_axis_raddr_reg\ => \zerodeep.i_waddr_sync_n_2\,
      \zerodeep.s_axis_waddr\ => \zerodeep.s_axis_waddr\
    );
\zerodeep.m_axis_raddr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => \zerodeep.i_waddr_sync_n_2\,
      Q => \zerodeep.m_axis_raddr\,
      R => \cdc_sync_stage1_reg[0]\(0)
    );
\zerodeep.s_axis_waddr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \zerodeep.i_raddr_sync_n_2\,
      Q => \zerodeep.s_axis_waddr\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized2\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    id0 : out STD_LOGIC;
    response_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    response_ready_reg_0 : out STD_LOGIC;
    \cdc_sync_stage2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    response_eot : in STD_LOGIC;
    up_response_ready : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    response_dest_ready_reg : in STD_LOGIC;
    dest_enabled : in STD_LOGIC;
    \zerodeep.cdc_sync_fifo_ram_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    response_dest_ready : in STD_LOGIC;
    up_response_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized2\ : entity is "util_axis_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized2\ is
  signal \^id0\ : STD_LOGIC;
  signal \zerodeep.cdc_sync_fifo_ram\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \zerodeep.cdc_sync_fifo_ram\ : signal is "yes";
  signal \zerodeep.i_waddr_sync_n_5\ : STD_LOGIC;
  signal \zerodeep.m_axis_raddr_reg_n_0\ : STD_LOGIC;
  signal \zerodeep.s_axis_waddr_i_2_n_0\ : STD_LOGIC;
  signal \zerodeep.s_axis_waddr_reg_n_0\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \zerodeep.cdc_sync_fifo_ram_reg[0]\ : label is "yes";
begin
  id0 <= \^id0\;
  \out\(13 downto 0) <= \zerodeep.cdc_sync_fifo_ram\(13 downto 0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \zerodeep.cdc_sync_fifo_ram\(13)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \zerodeep.cdc_sync_fifo_ram\(12)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \zerodeep.cdc_sync_fifo_ram\(3)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \zerodeep.cdc_sync_fifo_ram\(2)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \zerodeep.cdc_sync_fifo_ram\(1)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \zerodeep.cdc_sync_fifo_ram\(11)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \zerodeep.cdc_sync_fifo_ram\(10)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \zerodeep.cdc_sync_fifo_ram\(9)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \zerodeep.cdc_sync_fifo_ram\(8)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \zerodeep.cdc_sync_fifo_ram\(7)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \zerodeep.cdc_sync_fifo_ram\(6)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \zerodeep.cdc_sync_fifo_ram\(5)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \zerodeep.cdc_sync_fifo_ram\(4)
    );
\zerodeep.cdc_sync_fifo_ram_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^id0\,
      D => response_eot,
      Q => \zerodeep.cdc_sync_fifo_ram\(0),
      R => '0'
    );
\zerodeep.i_raddr_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__1\
     port map (
      \cdc_sync_stage1_reg[0]_0\ => \zerodeep.m_axis_raddr_reg_n_0\,
      \cdc_sync_stage2_reg[0]_0\(0) => \cdc_sync_stage2_reg[0]\(0),
      dest_enabled => dest_enabled,
      id0 => \^id0\,
      m_axis_aclk => m_axis_aclk,
      \zerodeep.cdc_sync_fifo_ram_reg[0]\ => \zerodeep.s_axis_waddr_reg_n_0\,
      \zerodeep.cdc_sync_fifo_ram_reg[0]_0\ => \zerodeep.cdc_sync_fifo_ram_reg[0]_0\
    );
\zerodeep.i_waddr_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__2\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      \FSM_sequential_state_reg[0]\(2 downto 0) => \FSM_sequential_state_reg[0]\(2 downto 0),
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      \FSM_sequential_state_reg[1]_0\(1 downto 0) => \FSM_sequential_state_reg[1]_0\(1 downto 0),
      \FSM_sequential_state_reg[1]_1\(1 downto 0) => \FSM_sequential_state_reg[1]_1\(1 downto 0),
      Q(0) => Q(0),
      \cdc_sync_stage1_reg[0]_0\ => \zerodeep.s_axis_waddr_reg_n_0\,
      response_dest_ready => response_dest_ready,
      response_dest_ready_reg => \zerodeep.i_waddr_sync_n_5\,
      response_dest_ready_reg_0 => response_dest_ready_reg,
      response_ready_reg => response_ready_reg,
      response_ready_reg_0 => response_ready_reg_0,
      s_axi_aclk => s_axi_aclk,
      up_response_ready => up_response_ready,
      up_response_valid => up_response_valid,
      \zerodeep.m_axis_raddr_reg\ => \zerodeep.m_axis_raddr_reg_n_0\
    );
\zerodeep.m_axis_raddr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \zerodeep.i_waddr_sync_n_5\,
      Q => \zerodeep.m_axis_raddr_reg_n_0\,
      R => Q(0)
    );
\zerodeep.s_axis_waddr_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zerodeep.s_axis_waddr_reg_n_0\,
      O => \zerodeep.s_axis_waddr_i_2_n_0\
    );
\zerodeep.s_axis_waddr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_aclk,
      CE => \^id0\,
      D => \zerodeep.s_axis_waddr_i_2_n_0\,
      Q => \zerodeep.s_axis_waddr_reg_n_0\,
      R => \cdc_sync_stage2_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_regmap_request is
  port (
    p_3_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_dma_cyclic : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 62 downto 0 );
    up_tlf_valid : out STD_LOGIC;
    up_dma_req_valid : out STD_LOGIC;
    up_response_ready : out STD_LOGIC;
    data5 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \fifo._m_axis_valid\ : out STD_LOGIC;
    ctrl_enable_reg : out STD_LOGIC;
    \up_transfer_id_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_transfer_id_eot_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_measured_transfer_length_reg[2]_0\ : out STD_LOGIC;
    \up_measured_transfer_length_reg[23]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \fifo.sync_clocks.data_reg[24]\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \up_transfer_id_eot_reg[1]_0\ : out STD_LOGIC;
    \up_dma_x_length_reg[23]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_dma_cyclic_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    up_req_eot : in STD_LOGIC;
    \fifo.valid_reg\ : in STD_LOGIC;
    up_dma_req_valid_reg_0 : in STD_LOGIC;
    up_partial_length_valid_reg_0 : in STD_LOGIC;
    up_bl_partial : in STD_LOGIC;
    up_response_valid : in STD_LOGIC;
    \m_axis_raddr_reg_reg[0]\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \up_rdata[2]_i_4\ : in STD_LOGIC;
    \up_rdata[2]_i_4_0\ : in STD_LOGIC;
    \up_rdata_reg[1]\ : in STD_LOGIC;
    \m_axis_raddr_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_eot : in STD_LOGIC;
    up_sot : in STD_LOGIC;
    \up_dma_src_address_reg[30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dma_x_length_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dma_dest_address_reg[30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_measured_transfer_length_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_regmap_request;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_regmap_request is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_transfer_lenghts_fifo_n_1 : STD_LOGIC;
  signal i_transfer_lenghts_fifo_n_2 : STD_LOGIC;
  signal i_transfer_lenghts_fifo_n_5 : STD_LOGIC;
  signal up_clear_tl : STD_LOGIC;
  signal up_measured_transfer_length : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \up_measured_transfer_length[23]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[22]_i_2_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \^up_measured_transfer_length_reg[23]_0\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \up_measured_transfer_length_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \up_measured_transfer_length_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \^up_response_ready\ : STD_LOGIC;
  signal up_tlf_s_valid_reg_n_0 : STD_LOGIC;
  signal \up_transfer_done_bitmap[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_transfer_done_bitmap[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_transfer_done_bitmap[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_transfer_done_bitmap[1]_i_2_n_0\ : STD_LOGIC;
  signal \up_transfer_done_bitmap[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_transfer_done_bitmap[2]_i_2_n_0\ : STD_LOGIC;
  signal \up_transfer_done_bitmap[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_transfer_done_bitmap[3]_i_2_n_0\ : STD_LOGIC;
  signal \up_transfer_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_transfer_id[1]_i_2_n_0\ : STD_LOGIC;
  signal up_transfer_id_eot : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \up_transfer_id_eot[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_transfer_id_eot[1]_i_2_n_0\ : STD_LOGIC;
  signal up_transfer_id_eot_d : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^up_transfer_id_eot_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^up_transfer_id_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_transfer_done_bitmap[0]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \up_transfer_done_bitmap[1]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \up_transfer_done_bitmap[2]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \up_transfer_done_bitmap[3]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \up_transfer_id[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \up_transfer_id[1]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \up_transfer_id_eot[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \up_transfer_id_eot[1]_i_2\ : label is "soft_lutpair4";
begin
  E(0) <= \^e\(0);
  data5(4 downto 0) <= \^data5\(4 downto 0);
  \up_measured_transfer_length_reg[23]_0\(21 downto 0) <= \^up_measured_transfer_length_reg[23]_0\(21 downto 0);
  up_response_ready <= \^up_response_ready\;
  \up_transfer_id_eot_reg[0]_0\(0) <= \^up_transfer_id_eot_reg[0]_0\(0);
  \up_transfer_id_reg[1]_0\(1 downto 0) <= \^up_transfer_id_reg[1]_0\(1 downto 0);
i_transfer_lenghts_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo
     port map (
      Q(0) => up_transfer_id_eot(1),
      SR(0) => i_transfer_lenghts_fifo_n_1,
      \fifo._m_axis_valid\ => \fifo._m_axis_valid\,
      \fifo.sync_clocks.data_reg[24]_0\(22 downto 0) => \fifo.sync_clocks.data_reg[24]\(22 downto 0),
      \fifo.valid_reg_0\ => \fifo.valid_reg\,
      \m_axis_raddr_reg_reg[0]\ => \m_axis_raddr_reg_reg[0]\,
      \m_axis_raddr_reg_reg[0]_0\(0) => \m_axis_raddr_reg_reg[0]_0\(0),
      response_ready_reg => i_transfer_lenghts_fifo_n_5,
      response_ready_reg_0 => \^e\(0),
      s_axi_aclk => s_axi_aclk,
      s_axis_data(25 downto 24) => up_transfer_id_eot_d(1 downto 0),
      s_axis_data(23 downto 3) => \^up_measured_transfer_length_reg[23]_0\(21 downto 1),
      s_axis_data(2 downto 1) => up_measured_transfer_length(2 downto 1),
      s_axis_data(0) => \^up_measured_transfer_length_reg[23]_0\(0),
      \s_axis_waddr_reg_reg[0]\ => up_tlf_s_valid_reg_n_0,
      up_bl_partial => up_bl_partial,
      \up_measured_transfer_length_reg[2]\ => \up_measured_transfer_length_reg[2]_0\,
      \up_rdata[2]_i_4\ => \up_rdata[2]_i_4\,
      \up_rdata[2]_i_4_0\ => \up_rdata[2]_i_4_0\,
      \up_rdata_reg[1]\ => \up_rdata_reg[1]\,
      up_response_ready => \^up_response_ready\,
      up_tlf_s_valid_reg => i_transfer_lenghts_fifo_n_2,
      up_tlf_valid => up_tlf_valid,
      \up_transfer_id_eot_reg[1]\ => \up_transfer_id_eot_reg[1]_0\
    );
response_ready_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_transfer_lenghts_fifo_n_5,
      Q => \^up_response_ready\,
      S => i_transfer_lenghts_fifo_n_1
    );
up_clear_tl_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_response_ready\,
      I1 => up_response_valid,
      O => \^e\(0)
    );
up_clear_tl_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => up_req_eot,
      Q => up_clear_tl,
      R => '0'
    );
up_dma_cyclic_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => up_dma_cyclic_0,
      D => Q(0),
      Q => up_dma_cyclic,
      S => SR(0)
    );
\up_dma_dest_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(9),
      Q => D(42),
      R => SR(0)
    );
\up_dma_dest_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(10),
      Q => D(43),
      R => SR(0)
    );
\up_dma_dest_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(11),
      Q => D(44),
      R => SR(0)
    );
\up_dma_dest_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(12),
      Q => D(45),
      R => SR(0)
    );
\up_dma_dest_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(13),
      Q => D(46),
      R => SR(0)
    );
\up_dma_dest_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(14),
      Q => D(47),
      R => SR(0)
    );
\up_dma_dest_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(15),
      Q => D(48),
      R => SR(0)
    );
\up_dma_dest_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(16),
      Q => D(49),
      R => SR(0)
    );
\up_dma_dest_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(17),
      Q => D(50),
      R => SR(0)
    );
\up_dma_dest_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(18),
      Q => D(51),
      R => SR(0)
    );
\up_dma_dest_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(19),
      Q => D(52),
      R => SR(0)
    );
\up_dma_dest_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(20),
      Q => D(53),
      R => SR(0)
    );
\up_dma_dest_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(21),
      Q => D(54),
      R => SR(0)
    );
\up_dma_dest_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(22),
      Q => D(55),
      R => SR(0)
    );
\up_dma_dest_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(23),
      Q => D(56),
      R => SR(0)
    );
\up_dma_dest_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(24),
      Q => D(57),
      R => SR(0)
    );
\up_dma_dest_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(25),
      Q => D(58),
      R => SR(0)
    );
\up_dma_dest_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(26),
      Q => D(59),
      R => SR(0)
    );
\up_dma_dest_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(27),
      Q => D(60),
      R => SR(0)
    );
\up_dma_dest_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(28),
      Q => D(61),
      R => SR(0)
    );
\up_dma_dest_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(29),
      Q => D(62),
      R => SR(0)
    );
\up_dma_dest_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(3),
      Q => D(36),
      R => SR(0)
    );
\up_dma_dest_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(4),
      Q => D(37),
      R => SR(0)
    );
\up_dma_dest_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(5),
      Q => D(38),
      R => SR(0)
    );
\up_dma_dest_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(6),
      Q => D(39),
      R => SR(0)
    );
\up_dma_dest_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(7),
      Q => D(40),
      R => SR(0)
    );
\up_dma_dest_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_dest_address_reg[30]_0\(0),
      D => Q(8),
      Q => D(41),
      R => SR(0)
    );
up_dma_enable_tlen_reporting_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_dma_cyclic_0,
      D => Q(2),
      Q => p_3_in(0),
      R => SR(0)
    );
up_dma_last_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => up_dma_cyclic_0,
      D => Q(1),
      Q => D(0),
      S => SR(0)
    );
up_dma_req_valid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_axis_raddr_reg_reg[0]\,
      I1 => s_axi_aresetn,
      O => ctrl_enable_reg
    );
up_dma_req_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_dma_req_valid_reg_0,
      Q => up_dma_req_valid,
      R => '0'
    );
\up_dma_src_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(9),
      Q => D(15),
      R => SR(0)
    );
\up_dma_src_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(10),
      Q => D(16),
      R => SR(0)
    );
\up_dma_src_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(11),
      Q => D(17),
      R => SR(0)
    );
\up_dma_src_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(12),
      Q => D(18),
      R => SR(0)
    );
\up_dma_src_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(13),
      Q => D(19),
      R => SR(0)
    );
\up_dma_src_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(14),
      Q => D(20),
      R => SR(0)
    );
\up_dma_src_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(15),
      Q => D(21),
      R => SR(0)
    );
\up_dma_src_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(16),
      Q => D(22),
      R => SR(0)
    );
\up_dma_src_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(17),
      Q => D(23),
      R => SR(0)
    );
\up_dma_src_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(18),
      Q => D(24),
      R => SR(0)
    );
\up_dma_src_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(19),
      Q => D(25),
      R => SR(0)
    );
\up_dma_src_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(20),
      Q => D(26),
      R => SR(0)
    );
\up_dma_src_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(21),
      Q => D(27),
      R => SR(0)
    );
\up_dma_src_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(22),
      Q => D(28),
      R => SR(0)
    );
\up_dma_src_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(23),
      Q => D(29),
      R => SR(0)
    );
\up_dma_src_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(24),
      Q => D(30),
      R => SR(0)
    );
\up_dma_src_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(25),
      Q => D(31),
      R => SR(0)
    );
\up_dma_src_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(26),
      Q => D(32),
      R => SR(0)
    );
\up_dma_src_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(27),
      Q => D(33),
      R => SR(0)
    );
\up_dma_src_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(28),
      Q => D(34),
      R => SR(0)
    );
\up_dma_src_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(29),
      Q => D(35),
      R => SR(0)
    );
\up_dma_src_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(3),
      Q => D(9),
      R => SR(0)
    );
\up_dma_src_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(4),
      Q => D(10),
      R => SR(0)
    );
\up_dma_src_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(5),
      Q => D(11),
      R => SR(0)
    );
\up_dma_src_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(6),
      Q => D(12),
      R => SR(0)
    );
\up_dma_src_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(7),
      Q => D(13),
      R => SR(0)
    );
\up_dma_src_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_src_address_reg[30]_0\(0),
      D => Q(8),
      Q => D(14),
      R => SR(0)
    );
\up_dma_x_length_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(9),
      Q => D(7),
      R => SR(0)
    );
\up_dma_x_length_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(10),
      Q => D(8),
      R => SR(0)
    );
\up_dma_x_length_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(11),
      Q => \up_dma_x_length_reg[23]_0\(0),
      R => SR(0)
    );
\up_dma_x_length_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(12),
      Q => \up_dma_x_length_reg[23]_0\(1),
      R => SR(0)
    );
\up_dma_x_length_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(13),
      Q => \up_dma_x_length_reg[23]_0\(2),
      R => SR(0)
    );
\up_dma_x_length_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(14),
      Q => \up_dma_x_length_reg[23]_0\(3),
      R => SR(0)
    );
\up_dma_x_length_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(15),
      Q => \up_dma_x_length_reg[23]_0\(4),
      R => SR(0)
    );
\up_dma_x_length_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(16),
      Q => \up_dma_x_length_reg[23]_0\(5),
      R => SR(0)
    );
\up_dma_x_length_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(17),
      Q => \up_dma_x_length_reg[23]_0\(6),
      R => SR(0)
    );
\up_dma_x_length_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(18),
      Q => \up_dma_x_length_reg[23]_0\(7),
      R => SR(0)
    );
\up_dma_x_length_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(19),
      Q => \up_dma_x_length_reg[23]_0\(8),
      R => SR(0)
    );
\up_dma_x_length_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(20),
      Q => \up_dma_x_length_reg[23]_0\(9),
      R => SR(0)
    );
\up_dma_x_length_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(21),
      Q => \up_dma_x_length_reg[23]_0\(10),
      R => SR(0)
    );
\up_dma_x_length_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(22),
      Q => \up_dma_x_length_reg[23]_0\(11),
      R => SR(0)
    );
\up_dma_x_length_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(3),
      Q => D(1),
      R => SR(0)
    );
\up_dma_x_length_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(4),
      Q => D(2),
      R => SR(0)
    );
\up_dma_x_length_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(5),
      Q => D(3),
      R => SR(0)
    );
\up_dma_x_length_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(6),
      Q => D(4),
      R => SR(0)
    );
\up_dma_x_length_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(7),
      Q => D(5),
      R => SR(0)
    );
\up_dma_x_length_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dma_x_length_reg[4]_0\(0),
      D => Q(8),
      Q => D(6),
      R => SR(0)
    );
\up_measured_transfer_length[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^e\(0),
      I1 => up_clear_tl,
      I2 => \m_axis_raddr_reg_reg[0]\,
      O => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[0]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(0),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[0]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF0F000F00F0FF0"
    )
        port map (
      GE => \up_measured_transfer_length_reg[0]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^up_measured_transfer_length_reg[23]_0\(0),
      I3 => \up_measured_transfer_length_reg[11]_0\(0),
      I4 => '1',
      O51 => \up_measured_transfer_length_reg[0]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[0]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[0]_i_1_n_3\
    );
\up_measured_transfer_length_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[10]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(8),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[10]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF0F000F00F0FF0"
    )
        port map (
      GE => \up_measured_transfer_length_reg[10]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^up_measured_transfer_length_reg[23]_0\(8),
      I3 => \up_measured_transfer_length_reg[11]_0\(10),
      I4 => \up_measured_transfer_length_reg[16]_i_2_n_0\,
      O51 => \up_measured_transfer_length_reg[10]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[10]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[10]_i_1_n_3\
    );
\up_measured_transfer_length_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[11]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(9),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[11]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF0F000F00F0FF0"
    )
        port map (
      GE => \up_measured_transfer_length_reg[11]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^up_measured_transfer_length_reg[23]_0\(9),
      I3 => \up_measured_transfer_length_reg[11]_0\(11),
      I4 => \up_measured_transfer_length_reg[10]_i_1_n_2\,
      O51 => \up_measured_transfer_length_reg[11]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[11]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[11]_i_1_n_3\
    );
\up_measured_transfer_length_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[12]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(10),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[12]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_measured_transfer_length_reg[12]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^up_measured_transfer_length_reg[23]_0\(10),
      I4 => \up_measured_transfer_length_reg[16]_i_2_n_1\,
      O51 => \up_measured_transfer_length_reg[12]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[12]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[12]_i_1_n_3\
    );
\up_measured_transfer_length_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[13]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(11),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[13]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_measured_transfer_length_reg[13]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^up_measured_transfer_length_reg[23]_0\(11),
      I4 => \up_measured_transfer_length_reg[12]_i_1_n_2\,
      O51 => \up_measured_transfer_length_reg[13]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[13]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[13]_i_1_n_3\
    );
\up_measured_transfer_length_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[14]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(12),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[14]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_measured_transfer_length_reg[14]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^up_measured_transfer_length_reg[23]_0\(12),
      I4 => \up_measured_transfer_length_reg[16]_i_2_n_2\,
      O51 => \up_measured_transfer_length_reg[14]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[14]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[14]_i_1_n_3\
    );
\up_measured_transfer_length_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[15]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(13),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[15]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_measured_transfer_length_reg[15]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^up_measured_transfer_length_reg[23]_0\(13),
      I4 => \up_measured_transfer_length_reg[14]_i_1_n_2\,
      O51 => \up_measured_transfer_length_reg[15]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[15]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[15]_i_1_n_3\
    );
\up_measured_transfer_length_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[16]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(14),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[16]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_measured_transfer_length_reg[16]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^up_measured_transfer_length_reg[23]_0\(14),
      I4 => \up_measured_transfer_length_reg[16]_i_2_n_3\,
      O51 => \up_measured_transfer_length_reg[16]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[16]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[16]_i_1_n_3\
    );
\up_measured_transfer_length_reg[16]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \up_measured_transfer_length_reg[8]_i_2_n_3\,
      COUTB => \up_measured_transfer_length_reg[16]_i_2_n_0\,
      COUTD => \up_measured_transfer_length_reg[16]_i_2_n_1\,
      COUTF => \up_measured_transfer_length_reg[16]_i_2_n_2\,
      COUTH => \up_measured_transfer_length_reg[16]_i_2_n_3\,
      CYA => \up_measured_transfer_length_reg[8]_i_1_n_2\,
      CYB => \up_measured_transfer_length_reg[9]_i_1_n_2\,
      CYC => \up_measured_transfer_length_reg[10]_i_1_n_2\,
      CYD => \up_measured_transfer_length_reg[11]_i_1_n_2\,
      CYE => \up_measured_transfer_length_reg[12]_i_1_n_2\,
      CYF => \up_measured_transfer_length_reg[13]_i_1_n_2\,
      CYG => \up_measured_transfer_length_reg[14]_i_1_n_2\,
      CYH => \up_measured_transfer_length_reg[15]_i_1_n_2\,
      GEA => \up_measured_transfer_length_reg[8]_i_1_n_0\,
      GEB => \up_measured_transfer_length_reg[9]_i_1_n_0\,
      GEC => \up_measured_transfer_length_reg[10]_i_1_n_0\,
      GED => \up_measured_transfer_length_reg[11]_i_1_n_0\,
      GEE => \up_measured_transfer_length_reg[12]_i_1_n_0\,
      GEF => \up_measured_transfer_length_reg[13]_i_1_n_0\,
      GEG => \up_measured_transfer_length_reg[14]_i_1_n_0\,
      GEH => \up_measured_transfer_length_reg[15]_i_1_n_0\,
      PROPA => \up_measured_transfer_length_reg[8]_i_1_n_3\,
      PROPB => \up_measured_transfer_length_reg[9]_i_1_n_3\,
      PROPC => \up_measured_transfer_length_reg[10]_i_1_n_3\,
      PROPD => \up_measured_transfer_length_reg[11]_i_1_n_3\,
      PROPE => \up_measured_transfer_length_reg[12]_i_1_n_3\,
      PROPF => \up_measured_transfer_length_reg[13]_i_1_n_3\,
      PROPG => \up_measured_transfer_length_reg[14]_i_1_n_3\,
      PROPH => \up_measured_transfer_length_reg[15]_i_1_n_3\
    );
\up_measured_transfer_length_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[17]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(15),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[17]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_measured_transfer_length_reg[17]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^up_measured_transfer_length_reg[23]_0\(15),
      I4 => \up_measured_transfer_length_reg[16]_i_1_n_2\,
      O51 => \up_measured_transfer_length_reg[17]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[17]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[17]_i_1_n_3\
    );
\up_measured_transfer_length_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[18]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(16),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[18]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_measured_transfer_length_reg[18]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^up_measured_transfer_length_reg[23]_0\(16),
      I4 => \up_measured_transfer_length_reg[22]_i_2_n_0\,
      O51 => \up_measured_transfer_length_reg[18]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[18]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[18]_i_1_n_3\
    );
\up_measured_transfer_length_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[19]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(17),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[19]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_measured_transfer_length_reg[19]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^up_measured_transfer_length_reg[23]_0\(17),
      I4 => \up_measured_transfer_length_reg[18]_i_1_n_2\,
      O51 => \up_measured_transfer_length_reg[19]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[19]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[19]_i_1_n_3\
    );
\up_measured_transfer_length_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[1]_i_1_n_1\,
      Q => up_measured_transfer_length(1),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[1]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF0F000F00F0FF0"
    )
        port map (
      GE => \up_measured_transfer_length_reg[1]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => up_measured_transfer_length(1),
      I3 => \up_measured_transfer_length_reg[11]_0\(1),
      I4 => \up_measured_transfer_length_reg[0]_i_1_n_2\,
      O51 => \up_measured_transfer_length_reg[1]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[1]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[1]_i_1_n_3\
    );
\up_measured_transfer_length_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[20]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(18),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[20]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_measured_transfer_length_reg[20]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^up_measured_transfer_length_reg[23]_0\(18),
      I4 => \up_measured_transfer_length_reg[22]_i_2_n_1\,
      O51 => \up_measured_transfer_length_reg[20]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[20]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[20]_i_1_n_3\
    );
\up_measured_transfer_length_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[21]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(19),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[21]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_measured_transfer_length_reg[21]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^up_measured_transfer_length_reg[23]_0\(19),
      I4 => \up_measured_transfer_length_reg[20]_i_1_n_2\,
      O51 => \up_measured_transfer_length_reg[21]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[21]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[21]_i_1_n_3\
    );
\up_measured_transfer_length_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[22]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(20),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[22]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_measured_transfer_length_reg[22]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^up_measured_transfer_length_reg[23]_0\(20),
      I4 => \up_measured_transfer_length_reg[22]_i_2_n_2\,
      O51 => \up_measured_transfer_length_reg[22]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[22]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[22]_i_1_n_3\
    );
\up_measured_transfer_length_reg[22]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \up_measured_transfer_length_reg[16]_i_2_n_3\,
      COUTB => \up_measured_transfer_length_reg[22]_i_2_n_0\,
      COUTD => \up_measured_transfer_length_reg[22]_i_2_n_1\,
      COUTF => \up_measured_transfer_length_reg[22]_i_2_n_2\,
      COUTH => \up_measured_transfer_length_reg[22]_i_2_n_3\,
      CYA => \up_measured_transfer_length_reg[16]_i_1_n_2\,
      CYB => \up_measured_transfer_length_reg[17]_i_1_n_2\,
      CYC => \up_measured_transfer_length_reg[18]_i_1_n_2\,
      CYD => \up_measured_transfer_length_reg[19]_i_1_n_2\,
      CYE => \up_measured_transfer_length_reg[20]_i_1_n_2\,
      CYF => \up_measured_transfer_length_reg[21]_i_1_n_2\,
      CYG => \up_measured_transfer_length_reg[22]_i_1_n_2\,
      CYH => \up_measured_transfer_length_reg[23]_i_2_n_2\,
      GEA => \up_measured_transfer_length_reg[16]_i_1_n_0\,
      GEB => \up_measured_transfer_length_reg[17]_i_1_n_0\,
      GEC => \up_measured_transfer_length_reg[18]_i_1_n_0\,
      GED => \up_measured_transfer_length_reg[19]_i_1_n_0\,
      GEE => \up_measured_transfer_length_reg[20]_i_1_n_0\,
      GEF => \up_measured_transfer_length_reg[21]_i_1_n_0\,
      GEG => \up_measured_transfer_length_reg[22]_i_1_n_0\,
      GEH => \up_measured_transfer_length_reg[23]_i_2_n_0\,
      PROPA => \up_measured_transfer_length_reg[16]_i_1_n_3\,
      PROPB => \up_measured_transfer_length_reg[17]_i_1_n_3\,
      PROPC => \up_measured_transfer_length_reg[18]_i_1_n_3\,
      PROPD => \up_measured_transfer_length_reg[19]_i_1_n_3\,
      PROPE => \up_measured_transfer_length_reg[20]_i_1_n_3\,
      PROPF => \up_measured_transfer_length_reg[21]_i_1_n_3\,
      PROPG => \up_measured_transfer_length_reg[22]_i_1_n_3\,
      PROPH => \up_measured_transfer_length_reg[23]_i_2_n_3\
    );
\up_measured_transfer_length_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[23]_i_2_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(21),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[23]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00FF0000FFFF00"
    )
        port map (
      GE => \up_measured_transfer_length_reg[23]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^up_measured_transfer_length_reg[23]_0\(21),
      I4 => \up_measured_transfer_length_reg[22]_i_1_n_2\,
      O51 => \up_measured_transfer_length_reg[23]_i_2_n_1\,
      O52 => \up_measured_transfer_length_reg[23]_i_2_n_2\,
      PROP => \up_measured_transfer_length_reg[23]_i_2_n_3\
    );
\up_measured_transfer_length_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[2]_i_1_n_1\,
      Q => up_measured_transfer_length(2),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[2]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF0F000F00F0FF0"
    )
        port map (
      GE => \up_measured_transfer_length_reg[2]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => up_measured_transfer_length(2),
      I3 => \up_measured_transfer_length_reg[11]_0\(2),
      I4 => \up_measured_transfer_length_reg[8]_i_2_n_0\,
      O51 => \up_measured_transfer_length_reg[2]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[2]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[2]_i_1_n_3\
    );
\up_measured_transfer_length_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[3]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(1),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[3]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF0F000F00F0FF0"
    )
        port map (
      GE => \up_measured_transfer_length_reg[3]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^up_measured_transfer_length_reg[23]_0\(1),
      I3 => \up_measured_transfer_length_reg[11]_0\(3),
      I4 => \up_measured_transfer_length_reg[2]_i_1_n_2\,
      O51 => \up_measured_transfer_length_reg[3]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[3]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[3]_i_1_n_3\
    );
\up_measured_transfer_length_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[4]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(2),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[4]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF0F000F00F0FF0"
    )
        port map (
      GE => \up_measured_transfer_length_reg[4]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^up_measured_transfer_length_reg[23]_0\(2),
      I3 => \up_measured_transfer_length_reg[11]_0\(4),
      I4 => \up_measured_transfer_length_reg[8]_i_2_n_1\,
      O51 => \up_measured_transfer_length_reg[4]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[4]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[4]_i_1_n_3\
    );
\up_measured_transfer_length_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[5]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(3),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[5]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF0F000F00F0FF0"
    )
        port map (
      GE => \up_measured_transfer_length_reg[5]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^up_measured_transfer_length_reg[23]_0\(3),
      I3 => \up_measured_transfer_length_reg[11]_0\(5),
      I4 => \up_measured_transfer_length_reg[4]_i_1_n_2\,
      O51 => \up_measured_transfer_length_reg[5]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[5]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[5]_i_1_n_3\
    );
\up_measured_transfer_length_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[6]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(4),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[6]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF0F000F00F0FF0"
    )
        port map (
      GE => \up_measured_transfer_length_reg[6]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^up_measured_transfer_length_reg[23]_0\(4),
      I3 => \up_measured_transfer_length_reg[11]_0\(6),
      I4 => \up_measured_transfer_length_reg[8]_i_2_n_2\,
      O51 => \up_measured_transfer_length_reg[6]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[6]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[6]_i_1_n_3\
    );
\up_measured_transfer_length_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[7]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(5),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[7]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF0F000F00F0FF0"
    )
        port map (
      GE => \up_measured_transfer_length_reg[7]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^up_measured_transfer_length_reg[23]_0\(5),
      I3 => \up_measured_transfer_length_reg[11]_0\(7),
      I4 => \up_measured_transfer_length_reg[6]_i_1_n_2\,
      O51 => \up_measured_transfer_length_reg[7]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[7]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[7]_i_1_n_3\
    );
\up_measured_transfer_length_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[8]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(6),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[8]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF0F000F00F0FF0"
    )
        port map (
      GE => \up_measured_transfer_length_reg[8]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^up_measured_transfer_length_reg[23]_0\(6),
      I3 => \up_measured_transfer_length_reg[11]_0\(8),
      I4 => \up_measured_transfer_length_reg[8]_i_2_n_3\,
      O51 => \up_measured_transfer_length_reg[8]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[8]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[8]_i_1_n_3\
    );
\up_measured_transfer_length_reg[8]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => '1',
      COUTB => \up_measured_transfer_length_reg[8]_i_2_n_0\,
      COUTD => \up_measured_transfer_length_reg[8]_i_2_n_1\,
      COUTF => \up_measured_transfer_length_reg[8]_i_2_n_2\,
      COUTH => \up_measured_transfer_length_reg[8]_i_2_n_3\,
      CYA => \up_measured_transfer_length_reg[0]_i_1_n_2\,
      CYB => \up_measured_transfer_length_reg[1]_i_1_n_2\,
      CYC => \up_measured_transfer_length_reg[2]_i_1_n_2\,
      CYD => \up_measured_transfer_length_reg[3]_i_1_n_2\,
      CYE => \up_measured_transfer_length_reg[4]_i_1_n_2\,
      CYF => \up_measured_transfer_length_reg[5]_i_1_n_2\,
      CYG => \up_measured_transfer_length_reg[6]_i_1_n_2\,
      CYH => \up_measured_transfer_length_reg[7]_i_1_n_2\,
      GEA => \up_measured_transfer_length_reg[0]_i_1_n_0\,
      GEB => \up_measured_transfer_length_reg[1]_i_1_n_0\,
      GEC => \up_measured_transfer_length_reg[2]_i_1_n_0\,
      GED => \up_measured_transfer_length_reg[3]_i_1_n_0\,
      GEE => \up_measured_transfer_length_reg[4]_i_1_n_0\,
      GEF => \up_measured_transfer_length_reg[5]_i_1_n_0\,
      GEG => \up_measured_transfer_length_reg[6]_i_1_n_0\,
      GEH => \up_measured_transfer_length_reg[7]_i_1_n_0\,
      PROPA => \up_measured_transfer_length_reg[0]_i_1_n_3\,
      PROPB => \up_measured_transfer_length_reg[1]_i_1_n_3\,
      PROPC => \up_measured_transfer_length_reg[2]_i_1_n_3\,
      PROPD => \up_measured_transfer_length_reg[3]_i_1_n_3\,
      PROPE => \up_measured_transfer_length_reg[4]_i_1_n_3\,
      PROPF => \up_measured_transfer_length_reg[5]_i_1_n_3\,
      PROPG => \up_measured_transfer_length_reg[6]_i_1_n_3\,
      PROPH => \up_measured_transfer_length_reg[7]_i_1_n_3\
    );
\up_measured_transfer_length_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \up_measured_transfer_length_reg[9]_i_1_n_1\,
      Q => \^up_measured_transfer_length_reg[23]_0\(7),
      R => \up_measured_transfer_length[23]_i_1_n_0\
    );
\up_measured_transfer_length_reg[9]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF0F000F00F0FF0"
    )
        port map (
      GE => \up_measured_transfer_length_reg[9]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^up_measured_transfer_length_reg[23]_0\(7),
      I3 => \up_measured_transfer_length_reg[11]_0\(9),
      I4 => \up_measured_transfer_length_reg[8]_i_1_n_2\,
      O51 => \up_measured_transfer_length_reg[9]_i_1_n_1\,
      O52 => \up_measured_transfer_length_reg[9]_i_1_n_2\,
      PROP => \up_measured_transfer_length_reg[9]_i_1_n_3\
    );
up_partial_length_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_partial_length_valid_reg_0,
      Q => \^data5\(4),
      R => i_transfer_lenghts_fifo_n_1
    );
up_tlf_s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_transfer_lenghts_fifo_n_2,
      Q => up_tlf_s_valid_reg_n_0,
      R => '0'
    );
\up_transfer_done_bitmap[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEF00FF0000"
    )
        port map (
      I0 => \^up_transfer_id_reg[1]_0\(0),
      I1 => \^up_transfer_id_reg[1]_0\(1),
      I2 => up_sot,
      I3 => \up_transfer_done_bitmap[0]_i_2_n_0\,
      I4 => up_eot,
      I5 => \^data5\(0),
      O => \up_transfer_done_bitmap[0]_i_1_n_0\
    );
\up_transfer_done_bitmap[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_transfer_id_eot_reg[0]_0\(0),
      I1 => up_transfer_id_eot(1),
      O => \up_transfer_done_bitmap[0]_i_2_n_0\
    );
\up_transfer_done_bitmap[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFBF00FF0000"
    )
        port map (
      I0 => \^up_transfer_id_reg[1]_0\(1),
      I1 => \^up_transfer_id_reg[1]_0\(0),
      I2 => up_sot,
      I3 => \up_transfer_done_bitmap[1]_i_2_n_0\,
      I4 => up_eot,
      I5 => \^data5\(1),
      O => \up_transfer_done_bitmap[1]_i_1_n_0\
    );
\up_transfer_done_bitmap[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => up_transfer_id_eot(1),
      I1 => \^up_transfer_id_eot_reg[0]_0\(0),
      O => \up_transfer_done_bitmap[1]_i_2_n_0\
    );
\up_transfer_done_bitmap[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFBF00FF0000"
    )
        port map (
      I0 => \^up_transfer_id_reg[1]_0\(0),
      I1 => \^up_transfer_id_reg[1]_0\(1),
      I2 => up_sot,
      I3 => \up_transfer_done_bitmap[2]_i_2_n_0\,
      I4 => up_eot,
      I5 => \^data5\(2),
      O => \up_transfer_done_bitmap[2]_i_1_n_0\
    );
\up_transfer_done_bitmap[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^up_transfer_id_eot_reg[0]_0\(0),
      I1 => up_transfer_id_eot(1),
      O => \up_transfer_done_bitmap[2]_i_2_n_0\
    );
\up_transfer_done_bitmap[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7F7F00FF0000"
    )
        port map (
      I0 => \^up_transfer_id_reg[1]_0\(0),
      I1 => \^up_transfer_id_reg[1]_0\(1),
      I2 => up_sot,
      I3 => \up_transfer_done_bitmap[3]_i_2_n_0\,
      I4 => up_eot,
      I5 => \^data5\(3),
      O => \up_transfer_done_bitmap[3]_i_1_n_0\
    );
\up_transfer_done_bitmap[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^up_transfer_id_eot_reg[0]_0\(0),
      I1 => up_transfer_id_eot(1),
      O => \up_transfer_done_bitmap[3]_i_2_n_0\
    );
\up_transfer_done_bitmap_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_transfer_done_bitmap[0]_i_1_n_0\,
      Q => \^data5\(0),
      R => i_transfer_lenghts_fifo_n_1
    );
\up_transfer_done_bitmap_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_transfer_done_bitmap[1]_i_1_n_0\,
      Q => \^data5\(1),
      R => i_transfer_lenghts_fifo_n_1
    );
\up_transfer_done_bitmap_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_transfer_done_bitmap[2]_i_1_n_0\,
      Q => \^data5\(2),
      R => i_transfer_lenghts_fifo_n_1
    );
\up_transfer_done_bitmap_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_transfer_done_bitmap[3]_i_1_n_0\,
      Q => \^data5\(3),
      R => i_transfer_lenghts_fifo_n_1
    );
\up_transfer_id[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_transfer_id_reg[1]_0\(0),
      O => \up_transfer_id[0]_i_1_n_0\
    );
\up_transfer_id[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^up_transfer_id_reg[1]_0\(0),
      I1 => \^up_transfer_id_reg[1]_0\(1),
      O => \up_transfer_id[1]_i_2_n_0\
    );
\up_transfer_id_eot[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_transfer_id_eot_reg[0]_0\(0),
      O => \up_transfer_id_eot[0]_i_1_n_0\
    );
\up_transfer_id_eot[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^up_transfer_id_eot_reg[0]_0\(0),
      I1 => up_transfer_id_eot(1),
      O => \up_transfer_id_eot[1]_i_2_n_0\
    );
\up_transfer_id_eot_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => \^up_transfer_id_eot_reg[0]_0\(0),
      Q => up_transfer_id_eot_d(0),
      R => '0'
    );
\up_transfer_id_eot_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^e\(0),
      D => up_transfer_id_eot(1),
      Q => up_transfer_id_eot_d(1),
      R => '0'
    );
\up_transfer_id_eot_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_eot,
      D => \up_transfer_id_eot[0]_i_1_n_0\,
      Q => \^up_transfer_id_eot_reg[0]_0\(0),
      R => i_transfer_lenghts_fifo_n_1
    );
\up_transfer_id_eot_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_eot,
      D => \up_transfer_id_eot[1]_i_2_n_0\,
      Q => up_transfer_id_eot(1),
      R => i_transfer_lenghts_fifo_n_1
    );
\up_transfer_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_sot,
      D => \up_transfer_id[0]_i_1_n_0\,
      Q => \^up_transfer_id_reg[1]_0\(0),
      R => i_transfer_lenghts_fifo_n_1
    );
\up_transfer_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_sot,
      D => \up_transfer_id[1]_i_2_n_0\,
      Q => \^up_transfer_id_reg[1]_0\(1),
      R => i_transfer_lenghts_fifo_n_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_response_manager is
  port (
    id0 : out STD_LOGIC;
    up_response_valid : out STD_LOGIC;
    up_bl_partial : out STD_LOGIC;
    up_req_eot : out STD_LOGIC;
    up_eot : out STD_LOGIC;
    \measured_burst_length_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \cdc_sync_stage2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    response_eot : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_in : in STD_LOGIC;
    up_response_ready : in STD_LOGIC;
    dest_enabled : in STD_LOGIC;
    \zerodeep.cdc_sync_fifo_ram_reg[0]\ : in STD_LOGIC;
    up_dma_cyclic : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_response_manager;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_response_manager is
  signal \FSM_sequential_state[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal i_dest_response_fifo_n_13 : STD_LOGIC;
  signal i_dest_response_fifo_n_15 : STD_LOGIC;
  signal i_dest_response_fifo_n_19 : STD_LOGIC;
  signal \measured_burst_length[11]_i_1_n_0\ : STD_LOGIC;
  signal \measured_burst_length[11]_i_2_n_0\ : STD_LOGIC;
  signal \nx_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal req_eot : STD_LOGIC;
  signal req_eot0 : STD_LOGIC;
  signal req_response_dest_data_burst_length : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal req_response_partial : STD_LOGIC;
  signal response_dest_data_burst_length : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal response_dest_partial : STD_LOGIC;
  signal response_dest_ready : STD_LOGIC;
  signal response_dest_ready_i_3_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal to_complete_count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \to_complete_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \to_complete_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \to_complete_count[1]_i_2_n_0\ : STD_LOGIC;
  signal transfer_id : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal transfer_id0 : STD_LOGIC;
  signal \transfer_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_id[1]_i_2_n_0\ : STD_LOGIC;
  signal \^up_response_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3__0\ : label is "soft_lutpair131";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "STATE_WRITE_RESPR:010,STATE_ACC:001,STATE_WRITE_ZRCMPL:100,STATE_IDLE:000,STATE_ZERO_COMPL:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "STATE_WRITE_RESPR:010,STATE_ACC:001,STATE_WRITE_ZRCMPL:100,STATE_IDLE:000,STATE_ZERO_COMPL:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "STATE_WRITE_RESPR:010,STATE_ACC:001,STATE_WRITE_ZRCMPL:100,STATE_IDLE:000,STATE_ZERO_COMPL:011";
  attribute SOFT_HLUTNM of \to_complete_count[1]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \transfer_id[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \transfer_id[1]_i_2\ : label is "soft_lutpair132";
begin
  up_response_valid <= \^up_response_valid\;
\FSM_sequential_state[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => to_complete_count(0),
      I1 => to_complete_count(1),
      I2 => transfer_id(1),
      I3 => transfer_id(0),
      O => \FSM_sequential_state[0]_i_3__0_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDFFFD00FF"
    )
        port map (
      I0 => up_response_ready,
      I1 => transfer_id(1),
      I2 => transfer_id(0),
      I3 => state(0),
      I4 => to_complete_count(1),
      I5 => to_complete_count(0),
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E000FFFFE000"
    )
        port map (
      I0 => to_complete_count(1),
      I1 => to_complete_count(0),
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      I5 => up_response_ready,
      O => \nx_state__0\(2)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nx_state__0\(0),
      Q => state(0),
      R => Q(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nx_state__0\(1),
      Q => state(1),
      R => Q(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nx_state__0\(2),
      Q => state(2),
      R => Q(0)
    );
i_dest_response_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized2\
     port map (
      D(1 downto 0) => \nx_state__0\(1 downto 0),
      E(0) => req_eot0,
      \FSM_sequential_state_reg[0]\(2 downto 0) => state(2 downto 0),
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state[0]_i_3__0_n_0\,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state[1]_i_2_n_0\,
      \FSM_sequential_state_reg[1]_0\(1 downto 0) => transfer_id(1 downto 0),
      \FSM_sequential_state_reg[1]_1\(1 downto 0) => to_complete_count(1 downto 0),
      Q(0) => Q(0),
      \cdc_sync_stage2_reg[0]\(0) => \cdc_sync_stage2_reg[0]\(0),
      dest_enabled => dest_enabled,
      id0 => id0,
      m_axis_aclk => m_axis_aclk,
      \out\(13 downto 2) => response_dest_data_burst_length(11 downto 0),
      \out\(1) => response_dest_partial,
      \out\(0) => i_dest_response_fifo_n_13,
      response_dest_ready => response_dest_ready,
      response_dest_ready_reg => response_dest_ready_i_3_n_0,
      response_eot => response_eot,
      response_ready_reg => i_dest_response_fifo_n_15,
      response_ready_reg_0 => i_dest_response_fifo_n_19,
      s_axi_aclk => s_axi_aclk,
      up_response_ready => up_response_ready,
      up_response_valid => \^up_response_valid\,
      \zerodeep.cdc_sync_fifo_ram_reg[0]_0\ => \zerodeep.cdc_sync_fifo_ram_reg[0]\
    );
\measured_burst_length[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      O => \measured_burst_length[11]_i_1_n_0\
    );
\measured_burst_length[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      O => \measured_burst_length[11]_i_2_n_0\
    );
\measured_burst_length_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \measured_burst_length[11]_i_2_n_0\,
      D => req_response_dest_data_burst_length(0),
      Q => \measured_burst_length_reg[11]_0\(0),
      S => \measured_burst_length[11]_i_1_n_0\
    );
\measured_burst_length_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \measured_burst_length[11]_i_2_n_0\,
      D => req_response_dest_data_burst_length(10),
      Q => \measured_burst_length_reg[11]_0\(10),
      S => \measured_burst_length[11]_i_1_n_0\
    );
\measured_burst_length_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \measured_burst_length[11]_i_2_n_0\,
      D => req_response_dest_data_burst_length(11),
      Q => \measured_burst_length_reg[11]_0\(11),
      S => \measured_burst_length[11]_i_1_n_0\
    );
\measured_burst_length_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \measured_burst_length[11]_i_2_n_0\,
      D => req_response_dest_data_burst_length(1),
      Q => \measured_burst_length_reg[11]_0\(1),
      S => \measured_burst_length[11]_i_1_n_0\
    );
\measured_burst_length_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \measured_burst_length[11]_i_2_n_0\,
      D => req_response_dest_data_burst_length(2),
      Q => \measured_burst_length_reg[11]_0\(2),
      S => \measured_burst_length[11]_i_1_n_0\
    );
\measured_burst_length_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \measured_burst_length[11]_i_2_n_0\,
      D => req_response_dest_data_burst_length(3),
      Q => \measured_burst_length_reg[11]_0\(3),
      S => \measured_burst_length[11]_i_1_n_0\
    );
\measured_burst_length_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \measured_burst_length[11]_i_2_n_0\,
      D => req_response_dest_data_burst_length(4),
      Q => \measured_burst_length_reg[11]_0\(4),
      S => \measured_burst_length[11]_i_1_n_0\
    );
\measured_burst_length_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \measured_burst_length[11]_i_2_n_0\,
      D => req_response_dest_data_burst_length(5),
      Q => \measured_burst_length_reg[11]_0\(5),
      S => \measured_burst_length[11]_i_1_n_0\
    );
\measured_burst_length_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \measured_burst_length[11]_i_2_n_0\,
      D => req_response_dest_data_burst_length(6),
      Q => \measured_burst_length_reg[11]_0\(6),
      S => \measured_burst_length[11]_i_1_n_0\
    );
\measured_burst_length_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \measured_burst_length[11]_i_2_n_0\,
      D => req_response_dest_data_burst_length(7),
      Q => \measured_burst_length_reg[11]_0\(7),
      S => \measured_burst_length[11]_i_1_n_0\
    );
\measured_burst_length_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \measured_burst_length[11]_i_2_n_0\,
      D => req_response_dest_data_burst_length(8),
      Q => \measured_burst_length_reg[11]_0\(8),
      S => \measured_burst_length[11]_i_1_n_0\
    );
\measured_burst_length_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \measured_burst_length[11]_i_2_n_0\,
      D => req_response_dest_data_burst_length(9),
      Q => \measured_burst_length_reg[11]_0\(9),
      S => \measured_burst_length[11]_i_1_n_0\
    );
req_eot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => i_dest_response_fifo_n_13,
      Q => req_eot,
      R => '0'
    );
\req_response_dest_data_burst_length_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => response_dest_data_burst_length(0),
      Q => req_response_dest_data_burst_length(0),
      R => '0'
    );
\req_response_dest_data_burst_length_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => response_dest_data_burst_length(10),
      Q => req_response_dest_data_burst_length(10),
      R => '0'
    );
\req_response_dest_data_burst_length_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => response_dest_data_burst_length(11),
      Q => req_response_dest_data_burst_length(11),
      R => '0'
    );
\req_response_dest_data_burst_length_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => response_dest_data_burst_length(1),
      Q => req_response_dest_data_burst_length(1),
      R => '0'
    );
\req_response_dest_data_burst_length_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => response_dest_data_burst_length(2),
      Q => req_response_dest_data_burst_length(2),
      R => '0'
    );
\req_response_dest_data_burst_length_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => response_dest_data_burst_length(3),
      Q => req_response_dest_data_burst_length(3),
      R => '0'
    );
\req_response_dest_data_burst_length_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => response_dest_data_burst_length(4),
      Q => req_response_dest_data_burst_length(4),
      R => '0'
    );
\req_response_dest_data_burst_length_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => response_dest_data_burst_length(5),
      Q => req_response_dest_data_burst_length(5),
      R => '0'
    );
\req_response_dest_data_burst_length_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => response_dest_data_burst_length(6),
      Q => req_response_dest_data_burst_length(6),
      R => '0'
    );
\req_response_dest_data_burst_length_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => response_dest_data_burst_length(7),
      Q => req_response_dest_data_burst_length(7),
      R => '0'
    );
\req_response_dest_data_burst_length_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => response_dest_data_burst_length(8),
      Q => req_response_dest_data_burst_length(8),
      R => '0'
    );
\req_response_dest_data_burst_length_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => response_dest_data_burst_length(9),
      Q => req_response_dest_data_burst_length(9),
      R => '0'
    );
req_response_partial_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => req_eot0,
      D => response_dest_partial,
      Q => req_response_partial,
      R => '0'
    );
response_dest_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000FEE000000"
    )
        port map (
      I0 => to_complete_count(1),
      I1 => to_complete_count(0),
      I2 => up_response_ready,
      I3 => state(0),
      I4 => state(1),
      I5 => state(2),
      O => response_dest_ready_i_3_n_0
    );
response_dest_ready_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_dest_response_fifo_n_15,
      Q => response_dest_ready,
      S => Q(0)
    );
response_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_dest_response_fifo_n_19,
      Q => \^up_response_valid\,
      R => Q(0)
    );
\to_complete_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => to_complete_count(0),
      O => \to_complete_count[0]_i_1_n_0\
    );
\to_complete_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => up_response_ready,
      O => \to_complete_count[1]_i_1_n_0\
    );
\to_complete_count[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => to_complete_count(1),
      I1 => to_complete_count(0),
      O => \to_complete_count[1]_i_2_n_0\
    );
\to_complete_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \to_complete_count[1]_i_1_n_0\,
      D => \to_complete_count[0]_i_1_n_0\,
      Q => to_complete_count(0),
      R => Q(0)
    );
\to_complete_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \to_complete_count[1]_i_1_n_0\,
      D => \to_complete_count[1]_i_2_n_0\,
      Q => to_complete_count(1),
      R => Q(0)
    );
\transfer_id[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => transfer_id(0),
      O => \transfer_id[0]_i_1_n_0\
    );
\transfer_id[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14041000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => up_response_ready,
      I4 => req_eot,
      O => transfer_id0
    );
\transfer_id[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => transfer_id(0),
      I1 => transfer_id(1),
      O => \transfer_id[1]_i_2_n_0\
    );
\transfer_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => transfer_id0,
      D => \transfer_id[0]_i_1_n_0\,
      Q => transfer_id(0),
      R => Q(0)
    );
\transfer_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => transfer_id0,
      D => \transfer_id[1]_i_2_n_0\,
      Q => transfer_id(1),
      R => Q(0)
    );
up_clear_tl_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => req_eot,
      I3 => state(0),
      O => up_req_eot
    );
up_tlf_s_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => state(0),
      I1 => req_response_partial,
      I2 => p_3_in(0),
      I3 => p_7_in,
      I4 => state(2),
      I5 => state(1),
      O => up_bl_partial
    );
\up_transfer_id_eot[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFD0000"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => req_eot,
      I3 => state(0),
      I4 => p_7_in,
      I5 => up_dma_cyclic,
      O => up_eot
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_regmap is
  port (
    ctrl_enable : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC;
    p_3_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_dma_cyclic : out STD_LOGIC;
    p_7_in : out STD_LOGIC;
    ctrl_pause : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 62 downto 0 );
    irq : out STD_LOGIC;
    up_dma_req_valid : out STD_LOGIC;
    up_response_ready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    up_axi_rvalid_int_reg : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \up_dma_x_length_reg[23]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    up_req_eot : in STD_LOGIC;
    up_bl_partial : in STD_LOGIC;
    up_sot : in STD_LOGIC;
    m_src_axi_araddr : in STD_LOGIC_VECTOR ( 26 downto 0 );
    dbg_ids1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    src_request_id : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dbg_ids0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dbg_status : in STD_LOGIC_VECTOR ( 6 downto 0 );
    g : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_eot : in STD_LOGIC;
    up_response_valid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \up_measured_transfer_length_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_regmap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_regmap is
  signal \^d\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \^ctrl_enable\ : STD_LOGIC;
  signal \^ctrl_pause\ : STD_LOGIC;
  signal data5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \fifo.sync_clocks.data\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal i_regmap_request_n_125 : STD_LOGIC;
  signal i_regmap_request_n_75 : STD_LOGIC;
  signal i_regmap_request_n_79 : STD_LOGIC;
  signal \i_transfer_lenghts_fifo/fifo._m_axis_valid\ : STD_LOGIC;
  signal \i_transfer_lenghts_fifo/fifo.m_mem_read\ : STD_LOGIC;
  signal i_up_axi_n_10 : STD_LOGIC;
  signal i_up_axi_n_11 : STD_LOGIC;
  signal i_up_axi_n_12 : STD_LOGIC;
  signal i_up_axi_n_13 : STD_LOGIC;
  signal i_up_axi_n_14 : STD_LOGIC;
  signal i_up_axi_n_15 : STD_LOGIC;
  signal i_up_axi_n_16 : STD_LOGIC;
  signal i_up_axi_n_37 : STD_LOGIC;
  signal i_up_axi_n_38 : STD_LOGIC;
  signal i_up_axi_n_39 : STD_LOGIC;
  signal i_up_axi_n_40 : STD_LOGIC;
  signal i_up_axi_n_74 : STD_LOGIC;
  signal i_up_axi_n_75 : STD_LOGIC;
  signal i_up_axi_n_76 : STD_LOGIC;
  signal i_up_axi_n_79 : STD_LOGIC;
  signal i_up_axi_n_8 : STD_LOGIC;
  signal i_up_axi_n_80 : STD_LOGIC;
  signal i_up_axi_n_81 : STD_LOGIC;
  signal i_up_axi_n_82 : STD_LOGIC;
  signal i_up_axi_n_83 : STD_LOGIC;
  signal i_up_axi_n_85 : STD_LOGIC;
  signal i_up_axi_n_86 : STD_LOGIC;
  signal i_up_axi_n_87 : STD_LOGIC;
  signal i_up_axi_n_9 : STD_LOGIC;
  signal irq_i_1_n_0 : STD_LOGIC;
  signal \^p_3_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal \^up_dma_cyclic\ : STD_LOGIC;
  signal up_dma_cyclic_0 : STD_LOGIC;
  signal up_dma_dest_address : STD_LOGIC;
  signal \^up_dma_req_valid\ : STD_LOGIC;
  signal up_dma_src_address : STD_LOGIC;
  signal up_dma_x_length0_in : STD_LOGIC_VECTOR ( 23 downto 4 );
  signal \^up_dma_x_length_reg[23]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \up_irq_mask_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_irq_mask_reg_n_0_[1]\ : STD_LOGIC;
  signal up_irq_source : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal up_measured_transfer_length : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal up_rack : STD_LOGIC;
  signal up_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_rdata_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_rreq : STD_LOGIC;
  signal up_scratch : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_tlf_valid : STD_LOGIC;
  signal up_transfer_id : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal up_transfer_id_eot : STD_LOGIC_VECTOR ( 0 to 0 );
  signal up_wack : STD_LOGIC;
  signal up_wreq : STD_LOGIC;
begin
  D(62 downto 0) <= \^d\(62 downto 0);
  ctrl_enable <= \^ctrl_enable\;
  ctrl_pause <= \^ctrl_pause\;
  p_3_in(0) <= \^p_3_in\(0);
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
  up_dma_cyclic <= \^up_dma_cyclic\;
  up_dma_req_valid <= \^up_dma_req_valid\;
  \up_dma_x_length_reg[23]\(11 downto 0) <= \^up_dma_x_length_reg[23]\(11 downto 0);
ctrl_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_81,
      D => i_up_axi_n_40,
      Q => \^ctrl_enable\,
      R => \^s_axi_aresetn_0\
    );
ctrl_pause_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_81,
      D => i_up_axi_n_39,
      Q => \^ctrl_pause\,
      R => \^s_axi_aresetn_0\
    );
i_regmap_request: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_regmap_request
     port map (
      D(62 downto 0) => \^d\(62 downto 0),
      E(0) => p_7_in,
      Q(29) => i_up_axi_n_10,
      Q(28) => i_up_axi_n_11,
      Q(27) => i_up_axi_n_12,
      Q(26) => i_up_axi_n_13,
      Q(25) => i_up_axi_n_14,
      Q(24) => i_up_axi_n_15,
      Q(23) => i_up_axi_n_16,
      Q(22 downto 3) => up_dma_x_length0_in(23 downto 4),
      Q(2) => i_up_axi_n_38,
      Q(1) => i_up_axi_n_39,
      Q(0) => i_up_axi_n_40,
      SR(0) => \^s_axi_aresetn_0\,
      ctrl_enable_reg => i_regmap_request_n_75,
      data5(4) => data5(31),
      data5(3 downto 0) => data5(3 downto 0),
      \fifo._m_axis_valid\ => \i_transfer_lenghts_fifo/fifo._m_axis_valid\,
      \fifo.sync_clocks.data_reg[24]\(22 downto 1) => \fifo.sync_clocks.data\(24 downto 3),
      \fifo.sync_clocks.data_reg[24]\(0) => \fifo.sync_clocks.data\(0),
      \fifo.valid_reg\ => i_up_axi_n_86,
      \m_axis_raddr_reg_reg[0]\ => \^ctrl_enable\,
      \m_axis_raddr_reg_reg[0]_0\(0) => \i_transfer_lenghts_fifo/fifo.m_mem_read\,
      p_3_in(0) => \^p_3_in\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_bl_partial => up_bl_partial,
      up_dma_cyclic => \^up_dma_cyclic\,
      up_dma_cyclic_0 => up_dma_cyclic_0,
      \up_dma_dest_address_reg[30]_0\(0) => up_dma_dest_address,
      up_dma_req_valid => \^up_dma_req_valid\,
      up_dma_req_valid_reg_0 => i_up_axi_n_8,
      \up_dma_src_address_reg[30]_0\(0) => up_dma_src_address,
      \up_dma_x_length_reg[23]_0\(11 downto 0) => \^up_dma_x_length_reg[23]\(11 downto 0),
      \up_dma_x_length_reg[4]_0\(0) => i_up_axi_n_85,
      up_eot => up_eot,
      \up_measured_transfer_length_reg[11]_0\(11 downto 0) => \up_measured_transfer_length_reg[11]\(11 downto 0),
      \up_measured_transfer_length_reg[23]_0\(21 downto 1) => up_measured_transfer_length(23 downto 3),
      \up_measured_transfer_length_reg[23]_0\(0) => up_measured_transfer_length(0),
      \up_measured_transfer_length_reg[2]_0\ => i_regmap_request_n_79,
      up_partial_length_valid_reg_0 => i_up_axi_n_87,
      \up_rdata[2]_i_4\ => i_up_axi_n_76,
      \up_rdata[2]_i_4_0\ => i_up_axi_n_75,
      \up_rdata_reg[1]\ => i_up_axi_n_74,
      up_req_eot => up_req_eot,
      up_response_ready => up_response_ready,
      up_response_valid => up_response_valid,
      up_sot => up_sot,
      up_tlf_valid => up_tlf_valid,
      \up_transfer_id_eot_reg[0]_0\(0) => up_transfer_id_eot(0),
      \up_transfer_id_eot_reg[1]_0\ => i_regmap_request_n_125,
      \up_transfer_id_reg[1]_0\(1 downto 0) => up_transfer_id(1 downto 0)
    );
i_up_axi: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi
     port map (
      D(31 downto 0) => up_rdata_0(31 downto 0),
      E(0) => i_up_axi_n_82,
      Q(31) => i_up_axi_n_9,
      Q(30) => i_up_axi_n_10,
      Q(29) => i_up_axi_n_11,
      Q(28) => i_up_axi_n_12,
      Q(27) => i_up_axi_n_13,
      Q(26) => i_up_axi_n_14,
      Q(25) => i_up_axi_n_15,
      Q(24) => i_up_axi_n_16,
      Q(23 downto 4) => up_dma_x_length0_in(23 downto 4),
      Q(3) => i_up_axi_n_37,
      Q(2) => i_up_axi_n_38,
      Q(1) => i_up_axi_n_39,
      Q(0) => i_up_axi_n_40,
      SR(0) => \^s_axi_aresetn_0\,
      ctrl_enable => \^ctrl_enable\,
      ctrl_pause => \^ctrl_pause\,
      data5(4) => data5(31),
      data5(3 downto 0) => data5(3 downto 0),
      dbg_ids0(7 downto 0) => dbg_ids0(7 downto 0),
      dbg_ids1(7 downto 0) => dbg_ids1(7 downto 0),
      dbg_status(6 downto 0) => dbg_status(6 downto 0),
      \fifo._m_axis_valid\ => \i_transfer_lenghts_fifo/fifo._m_axis_valid\,
      g(3 downto 0) => g(3 downto 0),
      m_src_axi_araddr(26 downto 0) => m_src_axi_araddr(26 downto 0),
      p_3_in(0) => \^p_3_in\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8 downto 0) => s_axi_araddr(8 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(8 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      src_request_id(3 downto 0) => src_request_id(3 downto 0),
      up_axi_rvalid_int_reg_0 => up_axi_rvalid_int_reg,
      up_bl_partial => up_bl_partial,
      up_dma_cyclic => \^up_dma_cyclic\,
      up_dma_cyclic_0 => up_dma_cyclic_0,
      up_dma_req_valid => \^up_dma_req_valid\,
      up_dma_req_valid_reg => i_regmap_request_n_75,
      up_eot => up_eot,
      \up_irq_source_reg[1]\(1 downto 0) => up_irq_source(1 downto 0),
      up_rack => up_rack,
      \up_raddr_int_reg[3]_0\ => i_up_axi_n_74,
      \up_raddr_int_reg[3]_1\ => i_up_axi_n_75,
      \up_raddr_int_reg[4]_0\(0) => \i_transfer_lenghts_fifo/fifo.m_mem_read\,
      \up_raddr_int_reg[4]_1\ => i_up_axi_n_76,
      \up_raddr_int_reg[4]_2\ => i_up_axi_n_86,
      \up_raddr_int_reg[4]_3\ => i_up_axi_n_87,
      \up_rdata[0]_i_3_0\(22 downto 1) => \fifo.sync_clocks.data\(24 downto 3),
      \up_rdata[0]_i_3_0\(0) => \fifo.sync_clocks.data\(0),
      \up_rdata[0]_i_3_1\(0) => up_transfer_id_eot(0),
      \up_rdata[1]_i_3_0\(1 downto 0) => up_transfer_id(1 downto 0),
      \up_rdata[23]_i_2_0\(21 downto 1) => up_measured_transfer_length(23 downto 3),
      \up_rdata[23]_i_2_0\(0) => up_measured_transfer_length(0),
      \up_rdata[23]_i_2_1\(11 downto 0) => \^up_dma_x_length_reg[23]\(11 downto 0),
      \up_rdata_d_reg[31]_0\(31 downto 0) => up_rdata(31 downto 0),
      \up_rdata_reg[10]\(0) => Q(0),
      \up_rdata_reg[1]\ => i_regmap_request_n_125,
      \up_rdata_reg[1]_0\(1) => \up_irq_mask_reg_n_0_[1]\,
      \up_rdata_reg[1]_0\(0) => \up_irq_mask_reg_n_0_[0]\,
      \up_rdata_reg[2]\ => i_regmap_request_n_79,
      \up_rdata_reg[30]\(35 downto 0) => \^d\(35 downto 0),
      \up_rdata_reg[31]\(31 downto 0) => up_scratch(31 downto 0),
      \up_rdata_reg[8]\(0) => \up_rdata_reg[8]_0\(0),
      up_rreq => up_rreq,
      up_sot => up_sot,
      up_tlf_valid => up_tlf_valid,
      up_wack => up_wack,
      \up_waddr_int_reg[0]_0\(0) => i_up_axi_n_83,
      \up_waddr_int_reg[1]_0\(0) => up_dma_src_address,
      \up_waddr_int_reg[1]_1\ => i_up_axi_n_81,
      \up_waddr_int_reg[1]_2\(0) => up_dma_dest_address,
      \up_waddr_int_reg[1]_3\(0) => i_up_axi_n_85,
      \up_wdata_int_reg[0]_0\ => i_up_axi_n_8,
      \up_wdata_int_reg[1]_0\(1) => i_up_axi_n_79,
      \up_wdata_int_reg[1]_0\(0) => i_up_axi_n_80,
      up_wreq => up_wreq
    );
irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \up_irq_mask_reg_n_0_[1]\,
      I1 => up_irq_source(1),
      I2 => \up_irq_mask_reg_n_0_[0]\,
      I3 => up_irq_source(0),
      O => irq_i_1_n_0
    );
irq_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irq_i_1_n_0,
      Q => irq,
      R => \^s_axi_aresetn_0\
    );
\up_irq_mask_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_82,
      D => i_up_axi_n_40,
      Q => \up_irq_mask_reg_n_0_[0]\,
      S => \^s_axi_aresetn_0\
    );
\up_irq_mask_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_82,
      D => i_up_axi_n_39,
      Q => \up_irq_mask_reg_n_0_[1]\,
      S => \^s_axi_aresetn_0\
    );
\up_irq_source_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_up_axi_n_80,
      Q => up_irq_source(0),
      R => \^s_axi_aresetn_0\
    );
\up_irq_source_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_up_axi_n_79,
      Q => up_irq_source(1),
      R => \^s_axi_aresetn_0\
    );
up_rack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq,
      Q => up_rack,
      R => \^s_axi_aresetn_0\
    );
\up_rdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(0),
      Q => up_rdata(0),
      R => '0'
    );
\up_rdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(10),
      Q => up_rdata(10),
      R => '0'
    );
\up_rdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(11),
      Q => up_rdata(11),
      R => '0'
    );
\up_rdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(12),
      Q => up_rdata(12),
      R => '0'
    );
\up_rdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(13),
      Q => up_rdata(13),
      R => '0'
    );
\up_rdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(14),
      Q => up_rdata(14),
      R => '0'
    );
\up_rdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(15),
      Q => up_rdata(15),
      R => '0'
    );
\up_rdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(16),
      Q => up_rdata(16),
      R => '0'
    );
\up_rdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(17),
      Q => up_rdata(17),
      R => '0'
    );
\up_rdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(18),
      Q => up_rdata(18),
      R => '0'
    );
\up_rdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(19),
      Q => up_rdata(19),
      R => '0'
    );
\up_rdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(1),
      Q => up_rdata(1),
      R => '0'
    );
\up_rdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(20),
      Q => up_rdata(20),
      R => '0'
    );
\up_rdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(21),
      Q => up_rdata(21),
      R => '0'
    );
\up_rdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(22),
      Q => up_rdata(22),
      R => '0'
    );
\up_rdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(23),
      Q => up_rdata(23),
      R => '0'
    );
\up_rdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(24),
      Q => up_rdata(24),
      R => '0'
    );
\up_rdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(25),
      Q => up_rdata(25),
      R => '0'
    );
\up_rdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(26),
      Q => up_rdata(26),
      R => '0'
    );
\up_rdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(27),
      Q => up_rdata(27),
      R => '0'
    );
\up_rdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(28),
      Q => up_rdata(28),
      R => '0'
    );
\up_rdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(29),
      Q => up_rdata(29),
      R => '0'
    );
\up_rdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(2),
      Q => up_rdata(2),
      R => '0'
    );
\up_rdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(30),
      Q => up_rdata(30),
      R => '0'
    );
\up_rdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(31),
      Q => up_rdata(31),
      R => '0'
    );
\up_rdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(3),
      Q => up_rdata(3),
      R => '0'
    );
\up_rdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(4),
      Q => up_rdata(4),
      R => '0'
    );
\up_rdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(5),
      Q => up_rdata(5),
      R => '0'
    );
\up_rdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(6),
      Q => up_rdata(6),
      R => '0'
    );
\up_rdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(7),
      Q => up_rdata(7),
      R => '0'
    );
\up_rdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(8),
      Q => up_rdata(8),
      R => '0'
    );
\up_rdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rreq,
      D => up_rdata_0(9),
      Q => up_rdata(9),
      R => '0'
    );
\up_scratch_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => i_up_axi_n_40,
      Q => up_scratch(0),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(10),
      Q => up_scratch(10),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(11),
      Q => up_scratch(11),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(12),
      Q => up_scratch(12),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(13),
      Q => up_scratch(13),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(14),
      Q => up_scratch(14),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(15),
      Q => up_scratch(15),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(16),
      Q => up_scratch(16),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(17),
      Q => up_scratch(17),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(18),
      Q => up_scratch(18),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(19),
      Q => up_scratch(19),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => i_up_axi_n_39,
      Q => up_scratch(1),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(20),
      Q => up_scratch(20),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(21),
      Q => up_scratch(21),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(22),
      Q => up_scratch(22),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(23),
      Q => up_scratch(23),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => i_up_axi_n_16,
      Q => up_scratch(24),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => i_up_axi_n_15,
      Q => up_scratch(25),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => i_up_axi_n_14,
      Q => up_scratch(26),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => i_up_axi_n_13,
      Q => up_scratch(27),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => i_up_axi_n_12,
      Q => up_scratch(28),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => i_up_axi_n_11,
      Q => up_scratch(29),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => i_up_axi_n_38,
      Q => up_scratch(2),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => i_up_axi_n_10,
      Q => up_scratch(30),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => i_up_axi_n_9,
      Q => up_scratch(31),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => i_up_axi_n_37,
      Q => up_scratch(3),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(4),
      Q => up_scratch(4),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(5),
      Q => up_scratch(5),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(6),
      Q => up_scratch(6),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(7),
      Q => up_scratch(7),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(8),
      Q => up_scratch(8),
      R => \^s_axi_aresetn_0\
    );
\up_scratch_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => i_up_axi_n_83,
      D => up_dma_x_length0_in(9),
      Q => up_scratch(9),
      R => \^s_axi_aresetn_0\
    );
up_wack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq,
      Q => up_wack,
      R => \^s_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_request_arb is
  port (
    addr_valid_reg : out STD_LOGIC;
    id : out STD_LOGIC_VECTOR ( 3 downto 0 );
    g : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \id_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_src_axi_araddr : out STD_LOGIC_VECTOR ( 26 downto 0 );
    up_response_valid : out STD_LOGIC;
    dest_enabled : out STD_LOGIC;
    enabled : out STD_LOGIC;
    active_reg : out STD_LOGIC;
    up_sot : out STD_LOGIC;
    up_bl_partial : out STD_LOGIC;
    up_req_eot : out STD_LOGIC;
    m_axis_last : out STD_LOGIC;
    m_axis_valid : out STD_LOGIC;
    \id_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_id_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    src_request_id : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_eot : out STD_LOGIC;
    \measured_burst_length_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_src_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    dest_id_reduced_msb_next_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_src_axi_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_src_axi_rvalid : in STD_LOGIC;
    up_dma_cyclic : in STD_LOGIC;
    \zerodeep.cdc_sync_fifo_ram_reg[0]\ : in STD_LOGIC;
    up_dma_req_valid : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_in : in STD_LOGIC;
    up_response_ready : in STD_LOGIC;
    m_axis_ready : in STD_LOGIC;
    m_src_axi_arready : in STD_LOGIC;
    src_enable : in STD_LOGIC;
    up_dma_x_length : in STD_LOGIC_VECTOR ( 19 downto 0 );
    m_src_axi_rlast : in STD_LOGIC;
    dest_enable : in STD_LOGIC;
    m_src_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    D : in STD_LOGIC_VECTOR ( 54 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_request_arb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_request_arb is
  signal \^active_reg\ : STD_LOGIC;
  signal bl_ready_ag : STD_LOGIC;
  signal cur_req_xlast0 : STD_LOGIC;
  signal data_eot : STD_LOGIC;
  signal \^dest_enabled\ : STD_LOGIC;
  signal dest_fifo_data : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal dest_fifo_ready : STD_LOGIC;
  signal dest_fifo_valid : STD_LOGIC;
  signal dest_last : STD_LOGIC;
  signal dest_mem_data_last : STD_LOGIC;
  signal dest_req_valid : STD_LOGIC;
  signal dest_valid : STD_LOGIC;
  signal fwd_ready_s : STD_LOGIC;
  signal \^g\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i_addr_gen/last_burst_len0\ : STD_LOGIC;
  signal i_dest_dma_stream_n_10 : STD_LOGIC;
  signal i_dest_dma_stream_n_15 : STD_LOGIC;
  signal i_dest_req_fifo_n_2 : STD_LOGIC;
  signal \i_response_generator/id0\ : STD_LOGIC;
  signal i_src_req_fifo_n_37 : STD_LOGIC;
  signal i_src_req_fifo_n_39 : STD_LOGIC;
  signal i_store_and_forward_n_6 : STD_LOGIC;
  signal \^id\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^id_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inc_id3_return : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal req_gen_ready : STD_LOGIC;
  signal req_ready_ag : STD_LOGIC;
  signal request_eot : STD_LOGIC;
  signal request_id : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal response_eot : STD_LOGIC;
  signal response_id : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \s_axis_data__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal src_address_eot : STD_LOGIC;
  signal src_beat_counter0 : STD_LOGIC;
  signal src_dest_ready_hs : STD_LOGIC;
  signal src_dest_valid_hs : STD_LOGIC;
  signal src_fifo_data : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal src_fifo_last : STD_LOGIC;
  signal src_fifo_valid : STD_LOGIC;
  signal src_last_beat : STD_LOGIC;
  signal src_req_last_burst_length : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_req_src_address : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal src_throttled_request_id0 : STD_LOGIC;
  signal \src_throttled_request_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \src_throttled_request_id[3]_i_2_n_0\ : STD_LOGIC;
  signal \src_throttled_request_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \src_throttled_request_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \zerodeep.axis_data_d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_eot_mem_dest_reg_r1_0_15_0_0_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_eot_mem_dest_reg_r2_0_15_0_0_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_eot_mem_src_reg_0_15_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of eot_mem_dest_reg_r1_0_15_0_0 : label is 16;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of eot_mem_dest_reg_r1_0_15_0_0 : label is "i_transfer/i_request_arb/eot_mem_dest_reg_r1";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of eot_mem_dest_reg_r1_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of eot_mem_dest_reg_r1_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of eot_mem_dest_reg_r1_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of eot_mem_dest_reg_r1_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of eot_mem_dest_reg_r1_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of eot_mem_dest_reg_r1_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of eot_mem_dest_reg_r1_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of eot_mem_dest_reg_r1_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of eot_mem_dest_reg_r2_0_15_0_0 : label is 16;
  attribute RTL_RAM_NAME of eot_mem_dest_reg_r2_0_15_0_0 : label is "i_transfer/i_request_arb/eot_mem_dest_reg_r2";
  attribute RTL_RAM_TYPE of eot_mem_dest_reg_r2_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of eot_mem_dest_reg_r2_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of eot_mem_dest_reg_r2_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of eot_mem_dest_reg_r2_0_15_0_0 : label is 0;
  attribute ram_addr_end of eot_mem_dest_reg_r2_0_15_0_0 : label is 15;
  attribute ram_offset of eot_mem_dest_reg_r2_0_15_0_0 : label is 0;
  attribute ram_slice_begin of eot_mem_dest_reg_r2_0_15_0_0 : label is 0;
  attribute ram_slice_end of eot_mem_dest_reg_r2_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of eot_mem_src_reg_0_15_0_0 : label is 16;
  attribute RTL_RAM_NAME of eot_mem_src_reg_0_15_0_0 : label is "i_transfer/i_request_arb/eot_mem_src_reg";
  attribute RTL_RAM_TYPE of eot_mem_src_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of eot_mem_src_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of eot_mem_src_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of eot_mem_src_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end of eot_mem_src_reg_0_15_0_0 : label is 15;
  attribute ram_offset of eot_mem_src_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin of eot_mem_src_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end of eot_mem_src_reg_0_15_0_0 : label is 0;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_throttled_request_id[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \src_throttled_request_id[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \src_throttled_request_id[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \src_throttled_request_id[3]_i_2\ : label is "soft_lutpair156";
begin
  active_reg <= \^active_reg\;
  dest_enabled <= \^dest_enabled\;
  g(3 downto 0) <= \^g\(3 downto 0);
  id(3 downto 0) <= \^id\(3 downto 0);
  \id_reg[3]\(3 downto 0) <= \^id_reg[3]\(3 downto 0);
eot_mem_dest_reg_r1_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^id_reg[3]\(0),
      A1 => \^id_reg[3]\(1),
      A2 => \^id_reg[3]\(2),
      A3 => \^id_reg[3]\(3),
      A4 => '0',
      D => src_address_eot,
      DPO => response_eot,
      DPRA0 => \^id\(0),
      DPRA1 => \^id\(1),
      DPRA2 => \^id\(2),
      DPRA3 => \^id\(3),
      DPRA4 => '0',
      SPO => NLW_eot_mem_dest_reg_r1_0_15_0_0_SPO_UNCONNECTED,
      WCLK => m_src_axi_aclk,
      WE => '1'
    );
eot_mem_dest_reg_r2_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^id_reg[3]\(0),
      A1 => \^id_reg[3]\(1),
      A2 => \^id_reg[3]\(2),
      A3 => \^id_reg[3]\(3),
      A4 => '0',
      D => src_address_eot,
      DPO => data_eot,
      DPRA0 => \^g\(0),
      DPRA1 => \^g\(1),
      DPRA2 => \^g\(2),
      DPRA3 => \^g\(3),
      DPRA4 => '0',
      SPO => NLW_eot_mem_dest_reg_r2_0_15_0_0_SPO_UNCONNECTED,
      WCLK => m_src_axi_aclk,
      WE => '1'
    );
eot_mem_src_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => request_id(0),
      A1 => request_id(1),
      A2 => request_id(2),
      A3 => request_id(3),
      A4 => '0',
      D => request_eot,
      DPO => src_address_eot,
      DPRA0 => \^id_reg[3]\(0),
      DPRA1 => \^id_reg[3]\(1),
      DPRA2 => \^id_reg[3]\(2),
      DPRA3 => \^id_reg[3]\(3),
      DPRA4 => '0',
      SPO => NLW_eot_mem_src_reg_0_15_0_0_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => '1'
    );
i_dest_dma_stream: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dest_axi_stream
     port map (
      E(0) => fwd_ready_s,
      Q(0) => dest_last,
      active_reg_0 => \^active_reg\,
      active_reg_1 => i_dest_req_fifo_n_2,
      data_eot => data_eot,
      dest_enable => dest_enable,
      dest_enabled => \^dest_enabled\,
      dest_req_valid => dest_req_valid,
      dest_valid => dest_valid,
      enabled_reg(0) => dest_id_reduced_msb_next_reg(0),
      id0 => \i_response_generator/id0\,
      \id_reg[0]_0\ => \^g\(0),
      \id_reg[1]_0\ => \^g\(1),
      \id_reg[2]_0\ => \^g\(2),
      \id_reg[3]_0\ => \^g\(3),
      m_axis_aclk => m_axis_aclk,
      m_axis_last => m_axis_last,
      m_axis_ready => m_axis_ready,
      m_axis_valid => m_axis_valid,
      p_1_in => p_1_in_0,
      \response_id_reg[0]\ => \^id\(0),
      \response_id_reg[1]\ => \^id\(1),
      \response_id_reg[2]\ => \^id\(2),
      \response_id_reg[3]\ => \^id\(3),
      \response_id_reg[3]_0\ => i_dest_dma_stream_n_10,
      src_dest_ready_hs => src_dest_ready_hs,
      src_dest_valid_hs => src_dest_valid_hs,
      src_dest_valid_hs_reg => i_dest_dma_stream_n_15,
      src_dest_valid_hs_reg_0 => i_src_req_fifo_n_37,
      \zerodeep.axis_data_d\(0) => \zerodeep.axis_data_d\(0)
    );
i_dest_req_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized0\
     port map (
      Q(0) => dest_last,
      active_reg => \^active_reg\,
      data_eot => data_eot,
      dest_req_valid => dest_req_valid,
      m_axis_ready => m_axis_ready,
      m_src_axi_aclk => m_src_axi_aclk,
      \s_axis_data__0\(0) => \s_axis_data__0\(0),
      src_dest_ready_hs => src_dest_ready_hs,
      src_dest_valid_hs => src_dest_valid_hs,
      \zerodeep.axis_data_d\(0) => \zerodeep.axis_data_d\(0),
      \zerodeep.axis_data_d_reg[0]_0\(0) => dest_id_reduced_msb_next_reg(0),
      \zerodeep.axis_valid_d_reg_0\ => i_dest_req_fifo_n_2
    );
i_dest_slice: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice__parameterized0\
     port map (
      E(0) => fwd_ready_s,
      Q(128) => dest_last,
      Q(127 downto 0) => m_axis_data(127 downto 0),
      dest_fifo_ready => dest_fifo_ready,
      dest_fifo_valid => dest_fifo_valid,
      dest_mem_data_last => dest_mem_data_last,
      dest_valid => dest_valid,
      doutb(127 downto 0) => dest_fifo_data(127 downto 0),
      fwd_valid_reg_0(0) => dest_id_reduced_msb_next_reg(0),
      fwd_valid_reg_1 => \^active_reg\,
      m_axis_aclk => m_axis_aclk,
      m_axis_ready => m_axis_ready,
      p_1_in => p_1_in_0
    );
i_req_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_request_generator
     port map (
      Q(0) => Q(0),
      cur_req_xlast0 => cur_req_xlast0,
      \id_reg[3]_0\(3 downto 0) => request_id(3 downto 0),
      \id_reg[3]_1\ => \zerodeep.cdc_sync_fifo_ram_reg[0]\,
      req_gen_ready => req_gen_ready,
      request_eot => request_eot,
      response_id(3 downto 0) => response_id(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      up_dma_x_length(11 downto 0) => up_dma_x_length(19 downto 8)
    );
i_response_manager: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_response_manager
     port map (
      Q(0) => Q(0),
      \cdc_sync_stage2_reg[0]\(0) => dest_id_reduced_msb_next_reg(0),
      dest_enabled => \^dest_enabled\,
      id0 => \i_response_generator/id0\,
      m_axis_aclk => m_axis_aclk,
      \measured_burst_length_reg[11]_0\(11 downto 0) => \measured_burst_length_reg[11]\(11 downto 0),
      p_3_in(0) => p_3_in(0),
      p_7_in => p_7_in,
      response_eot => response_eot,
      s_axi_aclk => s_axi_aclk,
      up_bl_partial => up_bl_partial,
      up_dma_cyclic => up_dma_cyclic,
      up_eot => up_eot,
      up_req_eot => up_req_eot,
      up_response_ready => up_response_ready,
      up_response_valid => up_response_valid,
      \zerodeep.cdc_sync_fifo_ram_reg[0]\ => i_dest_dma_stream_n_10
    );
i_src_dma_mm: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_src_axi_mm
     port map (
      E(0) => \i_addr_gen/last_burst_len0\,
      Q(3) => p_1_in,
      Q(2) => p_0_in1_in,
      Q(1) => \src_throttled_request_id_reg_n_0_[1]\,
      Q(0) => \src_throttled_request_id_reg_n_0_[0]\,
      addr_valid_reg => addr_valid_reg,
      bl_ready_ag => bl_ready_ag,
      bl_ready_reg => i_src_req_fifo_n_37,
      enabled => enabled,
      \id_reg[0]_0\ => \^id_reg[3]\(0),
      \id_reg[1]_0\ => \^id_reg[3]\(1),
      \id_reg[2]_0\ => \^id_reg[3]\(2),
      \id_reg[3]_0\ => \^id_reg[3]\(3),
      \id_reg[3]_1\(3 downto 0) => \id_reg[3]_0\(3 downto 0),
      m_src_axi_aclk => m_src_axi_aclk,
      m_src_axi_araddr(26 downto 0) => m_src_axi_araddr(26 downto 0),
      m_src_axi_arlen(7 downto 0) => m_src_axi_arlen(7 downto 0),
      m_src_axi_arready => m_src_axi_arready,
      m_src_axi_rlast => m_src_axi_rlast,
      m_src_axi_rvalid => m_src_axi_rvalid,
      \out\(34 downto 8) => src_req_src_address(26 downto 0),
      \out\(7 downto 0) => src_req_last_burst_length(7 downto 0),
      req_ready_ag => req_ready_ag,
      req_ready_reg(0) => dest_id_reduced_msb_next_reg(0),
      src_address_eot => src_address_eot,
      src_dest_ready_hs => src_dest_ready_hs,
      src_enable => src_enable
    );
i_src_req_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized1\
     port map (
      D(62 downto 9) => D(54 downto 1),
      D(8 downto 1) => up_dma_x_length(7 downto 0),
      D(0) => D(0),
      E(0) => \i_addr_gen/last_burst_len0\,
      Q(0) => Q(0),
      bl_ready_ag => bl_ready_ag,
      \cdc_sync_stage1_reg[0]\(0) => dest_id_reduced_msb_next_reg(0),
      \cdc_sync_stage2_reg[0]\ => i_src_req_fifo_n_37,
      cur_req_xlast0 => cur_req_xlast0,
      m_src_axi_aclk => m_src_axi_aclk,
      \out\(34 downto 8) => src_req_src_address(26 downto 0),
      \out\(7 downto 0) => src_req_last_burst_length(7 downto 0),
      req_gen_ready => req_gen_ready,
      req_ready_ag => req_ready_ag,
      s_axi_aclk => s_axi_aclk,
      \s_axis_data__0\(0) => \s_axis_data__0\(0),
      src_dest_ready_hs => src_dest_ready_hs,
      up_dma_cyclic => up_dma_cyclic,
      up_dma_req_valid => up_dma_req_valid,
      up_sot => up_sot,
      \zerodeep.cdc_sync_fifo_ram_reg[0]_0\ => i_src_req_fifo_n_39,
      \zerodeep.cdc_sync_fifo_ram_reg[0]_1\ => \zerodeep.cdc_sync_fifo_ram_reg[0]\
    );
i_src_slice: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice
     port map (
      SR(0) => src_beat_counter0,
      dina(127 downto 0) => src_fifo_data(127 downto 0),
      fwd_valid_reg_0(0) => dest_id_reduced_msb_next_reg(0),
      m_src_axi_aclk => m_src_axi_aclk,
      m_src_axi_rdata(127 downto 0) => m_src_axi_rdata(127 downto 0),
      m_src_axi_rlast => m_src_axi_rlast,
      m_src_axi_rvalid => m_src_axi_rvalid,
      src_fifo_last => src_fifo_last,
      src_fifo_valid => src_fifo_valid,
      src_last_beat => src_last_beat
    );
i_store_and_forward: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_burst_memory
     port map (
      Q(3 downto 0) => \src_id_reg[3]\(3 downto 0),
      SR(0) => src_beat_counter0,
      dest_fifo_ready => dest_fifo_ready,
      dest_fifo_valid => dest_fifo_valid,
      dest_id_reduced_msb_next_reg_0(0) => dest_id_reduced_msb_next_reg(0),
      dest_mem_data_last => dest_mem_data_last,
      dina(127 downto 0) => src_fifo_data(127 downto 0),
      doutb(127 downto 0) => dest_fifo_data(127 downto 0),
      m_axis_aclk => m_axis_aclk,
      m_src_axi_aclk => m_src_axi_aclk,
      src_fifo_last => src_fifo_last,
      src_fifo_valid => src_fifo_valid,
      src_last_beat => src_last_beat,
      \src_throttled_request_id[3]_i_4_0\(3) => p_1_in,
      \src_throttled_request_id[3]_i_4_0\(2) => p_0_in1_in,
      \src_throttled_request_id[3]_i_4_0\(1) => \src_throttled_request_id_reg_n_0_[1]\,
      \src_throttled_request_id[3]_i_4_0\(0) => \src_throttled_request_id_reg_n_0_[0]\,
      \src_throttled_request_id_reg[0]\ => i_store_and_forward_n_6
    );
i_sync_req_response_id: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0__xdcDup__1\
     port map (
      id(3 downto 0) => \^id\(3 downto 0),
      response_id(3 downto 0) => response_id(3 downto 0),
      s_axi_aclk => s_axi_aclk
    );
i_sync_src_request_id: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0\
     port map (
      E(0) => src_throttled_request_id0,
      Q(3) => p_1_in,
      Q(2) => p_0_in1_in,
      Q(1) => \src_throttled_request_id_reg_n_0_[1]\,
      Q(0) => \src_throttled_request_id_reg_n_0_[0]\,
      \cdc_sync_stage1_reg[3]_0\(3 downto 0) => request_id(3 downto 0),
      m_src_axi_aclk => m_src_axi_aclk,
      src_request_id(3 downto 0) => src_request_id(3 downto 0),
      \src_throttled_request_id_reg[0]\ => i_store_and_forward_n_6
    );
src_dest_valid_hs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => i_dest_dma_stream_n_15,
      Q => src_dest_valid_hs,
      R => dest_id_reduced_msb_next_reg(0)
    );
src_req_xlast_cur_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_src_axi_aclk,
      CE => '1',
      D => i_src_req_fifo_n_39,
      Q => \s_axis_data__0\(0),
      R => '0'
    );
\src_throttled_request_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \src_throttled_request_id_reg_n_0_[1]\,
      I1 => p_1_in,
      I2 => p_0_in1_in,
      O => \src_throttled_request_id[0]_i_1_n_0\
    );
\src_throttled_request_id[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \src_throttled_request_id_reg_n_0_[1]\,
      I1 => p_1_in,
      I2 => p_0_in1_in,
      I3 => \src_throttled_request_id_reg_n_0_[0]\,
      O => inc_id3_return(1)
    );
\src_throttled_request_id[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F072"
    )
        port map (
      I0 => \src_throttled_request_id_reg_n_0_[1]\,
      I1 => p_1_in,
      I2 => p_0_in1_in,
      I3 => \src_throttled_request_id_reg_n_0_[0]\,
      O => inc_id3_return(2)
    );
\src_throttled_request_id[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCD8"
    )
        port map (
      I0 => \src_throttled_request_id_reg_n_0_[1]\,
      I1 => p_1_in,
      I2 => p_0_in1_in,
      I3 => \src_throttled_request_id_reg_n_0_[0]\,
      O => \src_throttled_request_id[3]_i_2_n_0\
    );
\src_throttled_request_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_src_axi_aclk,
      CE => src_throttled_request_id0,
      D => \src_throttled_request_id[0]_i_1_n_0\,
      Q => \src_throttled_request_id_reg_n_0_[0]\,
      R => dest_id_reduced_msb_next_reg(0)
    );
\src_throttled_request_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_src_axi_aclk,
      CE => src_throttled_request_id0,
      D => inc_id3_return(1),
      Q => \src_throttled_request_id_reg_n_0_[1]\,
      R => dest_id_reduced_msb_next_reg(0)
    );
\src_throttled_request_id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_src_axi_aclk,
      CE => src_throttled_request_id0,
      D => inc_id3_return(2),
      Q => p_0_in1_in,
      R => dest_id_reduced_msb_next_reg(0)
    );
\src_throttled_request_id_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_src_axi_aclk,
      CE => src_throttled_request_id0,
      D => \src_throttled_request_id[3]_i_2_n_0\,
      Q => p_1_in,
      R => dest_id_reduced_msb_next_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_transfer is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reset_gen[0].reset_sync_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_status : out STD_LOGIC_VECTOR ( 6 downto 0 );
    addr_valid_reg : out STD_LOGIC;
    dbg_ids0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    g : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dbg_ids1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_src_axi_araddr : out STD_LOGIC_VECTOR ( 26 downto 0 );
    up_response_valid : out STD_LOGIC;
    active_reg : out STD_LOGIC;
    up_sot : out STD_LOGIC;
    up_bl_partial : out STD_LOGIC;
    up_req_eot : out STD_LOGIC;
    m_axis_last : out STD_LOGIC;
    m_axis_valid : out STD_LOGIC;
    src_request_id : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_eot : out STD_LOGIC;
    \measured_burst_length_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_src_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_src_axi_aclk : in STD_LOGIC;
    m_src_axi_rvalid : in STD_LOGIC;
    up_dma_cyclic : in STD_LOGIC;
    up_dma_req_valid : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_in : in STD_LOGIC;
    up_response_ready : in STD_LOGIC;
    m_axis_ready : in STD_LOGIC;
    m_src_axi_arready : in STD_LOGIC;
    up_dma_x_length : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ctrl_enable : in STD_LOGIC;
    ctrl_pause : in STD_LOGIC;
    m_src_axi_rlast : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_src_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    D : in STD_LOGIC_VECTOR ( 54 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_transfer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_transfer is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dbg_status\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal dest_enable : STD_LOGIC;
  signal dest_enabled : STD_LOGIC;
  signal enabled : STD_LOGIC;
  signal \^reset_gen[0].reset_sync_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal src_enable : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  dbg_status(6 downto 0) <= \^dbg_status\(6 downto 0);
  \reset_gen[0].reset_sync_reg[0]\(0) <= \^reset_gen[0].reset_sync_reg[0]\(0);
i_request_arb: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_request_arb
     port map (
      D(54 downto 0) => D(54 downto 0),
      Q(0) => \^q\(0),
      active_reg => active_reg,
      addr_valid_reg => addr_valid_reg,
      dest_enable => dest_enable,
      dest_enabled => dest_enabled,
      dest_id_reduced_msb_next_reg(0) => \^reset_gen[0].reset_sync_reg[0]\(0),
      enabled => enabled,
      g(3 downto 0) => g(3 downto 0),
      id(3 downto 0) => dbg_ids0(7 downto 4),
      \id_reg[3]\(3 downto 0) => dbg_ids1(3 downto 0),
      \id_reg[3]_0\(3 downto 0) => dbg_ids1(7 downto 4),
      m_axis_aclk => m_axis_aclk,
      m_axis_data(127 downto 0) => m_axis_data(127 downto 0),
      m_axis_last => m_axis_last,
      m_axis_ready => m_axis_ready,
      m_axis_valid => m_axis_valid,
      m_src_axi_aclk => m_src_axi_aclk,
      m_src_axi_araddr(26 downto 0) => m_src_axi_araddr(26 downto 0),
      m_src_axi_arlen(7 downto 0) => m_src_axi_arlen(7 downto 0),
      m_src_axi_arready => m_src_axi_arready,
      m_src_axi_rdata(127 downto 0) => m_src_axi_rdata(127 downto 0),
      m_src_axi_rlast => m_src_axi_rlast,
      m_src_axi_rvalid => m_src_axi_rvalid,
      \measured_burst_length_reg[11]\(11 downto 0) => \measured_burst_length_reg[11]\(11 downto 0),
      p_3_in(0) => p_3_in(0),
      p_7_in => p_7_in,
      s_axi_aclk => s_axi_aclk,
      src_enable => src_enable,
      \src_id_reg[3]\(3 downto 0) => dbg_ids0(3 downto 0),
      src_request_id(3 downto 0) => src_request_id(3 downto 0),
      up_bl_partial => up_bl_partial,
      up_dma_cyclic => up_dma_cyclic,
      up_dma_req_valid => up_dma_req_valid,
      up_dma_x_length(19 downto 0) => up_dma_x_length(19 downto 0),
      up_eot => up_eot,
      up_req_eot => up_req_eot,
      up_response_ready => up_response_ready,
      up_response_valid => up_response_valid,
      up_sot => up_sot,
      \zerodeep.cdc_sync_fifo_ram_reg[0]\ => \^dbg_status\(5)
    );
i_reset_manager: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_reset_manager
     port map (
      Q(0) => \^q\(0),
      SR(0) => SR(0),
      ctrl_enable => ctrl_enable,
      ctrl_pause => ctrl_pause,
      dbg_status(5) => \^dbg_status\(6),
      dbg_status(4 downto 0) => \^dbg_status\(4 downto 0),
      dest_enable => dest_enable,
      dest_enabled => dest_enabled,
      do_enable_reg_0 => \^dbg_status\(5),
      enabled => enabled,
      m_axis_aclk => m_axis_aclk,
      m_src_axi_aclk => m_src_axi_aclk,
      \reset_gen[0].reset_sync_reg[0]_0\(0) => \^reset_gen[0].reset_sync_reg[0]\(0),
      s_axi_aclk => s_axi_aclk,
      src_enable => src_enable
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    irq : out STD_LOGIC;
    m_dest_axi_aclk : in STD_LOGIC;
    m_dest_axi_aresetn : in STD_LOGIC;
    m_dest_axi_awaddr : out STD_LOGIC_VECTOR ( 30 downto 0 );
    m_dest_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_dest_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_dest_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_dest_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_dest_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_dest_axi_awvalid : out STD_LOGIC;
    m_dest_axi_awready : in STD_LOGIC;
    m_dest_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_dest_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_dest_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_dest_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_dest_axi_wready : in STD_LOGIC;
    m_dest_axi_wvalid : out STD_LOGIC;
    m_dest_axi_wlast : out STD_LOGIC;
    m_dest_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_dest_axi_bvalid : in STD_LOGIC;
    m_dest_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_dest_axi_bready : out STD_LOGIC;
    m_dest_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_dest_axi_arvalid : out STD_LOGIC;
    m_dest_axi_araddr : out STD_LOGIC_VECTOR ( 30 downto 0 );
    m_dest_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_dest_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_dest_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_dest_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_dest_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_dest_axi_arready : in STD_LOGIC;
    m_dest_axi_rvalid : in STD_LOGIC;
    m_dest_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_dest_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_dest_axi_rready : out STD_LOGIC;
    m_dest_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_dest_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_dest_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_dest_axi_rlast : in STD_LOGIC;
    m_src_axi_aclk : in STD_LOGIC;
    m_src_axi_aresetn : in STD_LOGIC;
    m_src_axi_arready : in STD_LOGIC;
    m_src_axi_arvalid : out STD_LOGIC;
    m_src_axi_araddr : out STD_LOGIC_VECTOR ( 30 downto 0 );
    m_src_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_src_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_src_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_src_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_src_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_src_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_src_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_src_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_src_axi_rready : out STD_LOGIC;
    m_src_axi_rvalid : in STD_LOGIC;
    m_src_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_src_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_src_axi_rlast : in STD_LOGIC;
    m_src_axi_awvalid : out STD_LOGIC;
    m_src_axi_awaddr : out STD_LOGIC_VECTOR ( 30 downto 0 );
    m_src_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_src_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_src_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_src_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_src_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_src_axi_awready : in STD_LOGIC;
    m_src_axi_wvalid : out STD_LOGIC;
    m_src_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_src_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_src_axi_wlast : out STD_LOGIC;
    m_src_axi_wready : in STD_LOGIC;
    m_src_axi_bvalid : in STD_LOGIC;
    m_src_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_src_axi_bready : out STD_LOGIC;
    m_src_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_src_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_src_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_src_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk : in STD_LOGIC;
    s_axis_ready : out STD_LOGIC;
    s_axis_valid : in STD_LOGIC;
    s_axis_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_strb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_keep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_user : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_id : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_dest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_last : in STD_LOGIC;
    s_axis_xfer_req : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_ready : in STD_LOGIC;
    m_axis_valid : out STD_LOGIC;
    m_axis_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_strb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_keep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_user : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_id : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_dest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_last : out STD_LOGIC;
    m_axis_xfer_req : out STD_LOGIC;
    fifo_wr_clk : in STD_LOGIC;
    fifo_wr_en : in STD_LOGIC;
    fifo_wr_din : in STD_LOGIC_VECTOR ( 127 downto 0 );
    fifo_wr_overflow : out STD_LOGIC;
    fifo_wr_sync : in STD_LOGIC;
    fifo_wr_xfer_req : out STD_LOGIC;
    fifo_rd_clk : in STD_LOGIC;
    fifo_rd_en : in STD_LOGIC;
    fifo_rd_valid : out STD_LOGIC;
    fifo_rd_dout : out STD_LOGIC_VECTOR ( 127 downto 0 );
    fifo_rd_underflow : out STD_LOGIC;
    fifo_rd_xfer_req : out STD_LOGIC;
    dest_diag_level_bursts : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ALLOW_ASYM_MEM : integer;
  attribute ALLOW_ASYM_MEM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 1;
  attribute ASYNC_CLK_DEST_REQ : string;
  attribute ASYNC_CLK_DEST_REQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is "1'b1";
  attribute ASYNC_CLK_REQ_SRC : string;
  attribute ASYNC_CLK_REQ_SRC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is "1'b1";
  attribute ASYNC_CLK_SRC_DEST : string;
  attribute ASYNC_CLK_SRC_DEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is "1'b0";
  attribute AXI_ID_WIDTH_DEST : integer;
  attribute AXI_ID_WIDTH_DEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 1;
  attribute AXI_ID_WIDTH_SRC : integer;
  attribute AXI_ID_WIDTH_SRC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 1;
  attribute AXI_SLICE_DEST : string;
  attribute AXI_SLICE_DEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is "1'b1";
  attribute AXI_SLICE_SRC : string;
  attribute AXI_SLICE_SRC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is "1'b1";
  attribute BEATS_PER_BURST_LIMIT_DEST : integer;
  attribute BEATS_PER_BURST_LIMIT_DEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 1024;
  attribute BEATS_PER_BURST_LIMIT_SRC : integer;
  attribute BEATS_PER_BURST_LIMIT_SRC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 256;
  attribute BYTES_PER_BEAT_WIDTH_DEST : integer;
  attribute BYTES_PER_BEAT_WIDTH_DEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 4;
  attribute BYTES_PER_BEAT_WIDTH_SRC : integer;
  attribute BYTES_PER_BEAT_WIDTH_SRC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 4;
  attribute BYTES_PER_BURST_LIMIT : integer;
  attribute BYTES_PER_BURST_LIMIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 4096;
  attribute BYTES_PER_BURST_LIMIT_DEST : integer;
  attribute BYTES_PER_BURST_LIMIT_DEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 16384;
  attribute BYTES_PER_BURST_LIMIT_SRC : integer;
  attribute BYTES_PER_BURST_LIMIT_SRC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 4096;
  attribute BYTES_PER_BURST_WIDTH : integer;
  attribute BYTES_PER_BURST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 12;
  attribute CACHE_COHERENT_DEST : string;
  attribute CACHE_COHERENT_DEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is "1'b0";
  attribute CYCLIC : string;
  attribute CYCLIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is "1'b1";
  attribute DBG_ID_PADDING : integer;
  attribute DBG_ID_PADDING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 4;
  attribute DISABLE_DEBUG_REGISTERS : string;
  attribute DISABLE_DEBUG_REGISTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is "1'b0";
  attribute DMA_2D_TRANSFER : string;
  attribute DMA_2D_TRANSFER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is "1'b0";
  attribute DMA_AXIS_DEST_W : integer;
  attribute DMA_AXIS_DEST_W of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 4;
  attribute DMA_AXIS_ID_W : integer;
  attribute DMA_AXIS_ID_W of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 8;
  attribute DMA_AXI_ADDR_WIDTH : integer;
  attribute DMA_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 31;
  attribute DMA_AXI_PROTOCOL_DEST : integer;
  attribute DMA_AXI_PROTOCOL_DEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 0;
  attribute DMA_AXI_PROTOCOL_SRC : integer;
  attribute DMA_AXI_PROTOCOL_SRC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 0;
  attribute DMA_DATA_WIDTH_DEST : integer;
  attribute DMA_DATA_WIDTH_DEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 128;
  attribute DMA_DATA_WIDTH_SRC : integer;
  attribute DMA_DATA_WIDTH_SRC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 128;
  attribute DMA_LENGTH_ALIGN : integer;
  attribute DMA_LENGTH_ALIGN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 4;
  attribute DMA_LENGTH_ALIGN_DEST : integer;
  attribute DMA_LENGTH_ALIGN_DEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 4;
  attribute DMA_LENGTH_ALIGN_SRC : integer;
  attribute DMA_LENGTH_ALIGN_SRC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 0;
  attribute DMA_LENGTH_WIDTH : integer;
  attribute DMA_LENGTH_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 24;
  attribute DMA_TYPE_AXI_MM : integer;
  attribute DMA_TYPE_AXI_MM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 0;
  attribute DMA_TYPE_AXI_STREAM : integer;
  attribute DMA_TYPE_AXI_STREAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 1;
  attribute DMA_TYPE_DEST : integer;
  attribute DMA_TYPE_DEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 1;
  attribute DMA_TYPE_FIFO : integer;
  attribute DMA_TYPE_FIFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 2;
  attribute DMA_TYPE_SRC : integer;
  attribute DMA_TYPE_SRC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 0;
  attribute ENABLE_DIAGNOSTICS_IF : string;
  attribute ENABLE_DIAGNOSTICS_IF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is "1'b0";
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 8;
  attribute HAS_DEST_ADDR : string;
  attribute HAS_DEST_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is "1'b0";
  attribute HAS_SRC_ADDR : string;
  attribute HAS_SRC_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is "1'b1";
  attribute ID : integer;
  attribute ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 0;
  attribute ID_WIDTH : integer;
  attribute ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 4;
  attribute MAX_BYTES_PER_BURST : integer;
  attribute MAX_BYTES_PER_BURST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 4096;
  attribute REAL_MAX_BYTES_PER_BURST : integer;
  attribute REAL_MAX_BYTES_PER_BURST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is 4096;
  attribute SYNC_TRANSFER_START : string;
  attribute SYNC_TRANSFER_START of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac : entity is "1'b0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac is
  signal \<const0>\ : STD_LOGIC;
  signal ctrl_enable : STD_LOGIC;
  signal ctrl_pause : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal dbg_ids0 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal dbg_ids1 : STD_LOGIC_VECTOR ( 27 downto 8 );
  signal dbg_status : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal g : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_regmap_n_1 : STD_LOGIC;
  signal \i_regmap_request/p_3_in\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \i_regmap_request/p_7_in\ : STD_LOGIC;
  signal \i_regmap_request/up_bl_partial\ : STD_LOGIC;
  signal i_transfer_n_0 : STD_LOGIC;
  signal i_transfer_n_1 : STD_LOGIC;
  signal \^m_src_axi_araddr\ : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal measured_burst_length : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal src_request_id : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal up_dma_cyclic : STD_LOGIC;
  signal up_dma_dest_address : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal up_dma_last : STD_LOGIC;
  signal up_dma_req_valid : STD_LOGIC;
  signal up_dma_x_length : STD_LOGIC_VECTOR ( 23 downto 4 );
  signal up_eot : STD_LOGIC;
  signal up_req_eot : STD_LOGIC;
  signal up_response_ready : STD_LOGIC;
  signal up_response_valid : STD_LOGIC;
  signal up_sot : STD_LOGIC;
begin
  dest_diag_level_bursts(7) <= \<const0>\;
  dest_diag_level_bursts(6) <= \<const0>\;
  dest_diag_level_bursts(5) <= \<const0>\;
  dest_diag_level_bursts(4) <= \<const0>\;
  dest_diag_level_bursts(3) <= \<const0>\;
  dest_diag_level_bursts(2) <= \<const0>\;
  dest_diag_level_bursts(1) <= \<const0>\;
  dest_diag_level_bursts(0) <= \<const0>\;
  fifo_rd_dout(127) <= \<const0>\;
  fifo_rd_dout(126) <= \<const0>\;
  fifo_rd_dout(125) <= \<const0>\;
  fifo_rd_dout(124) <= \<const0>\;
  fifo_rd_dout(123) <= \<const0>\;
  fifo_rd_dout(122) <= \<const0>\;
  fifo_rd_dout(121) <= \<const0>\;
  fifo_rd_dout(120) <= \<const0>\;
  fifo_rd_dout(119) <= \<const0>\;
  fifo_rd_dout(118) <= \<const0>\;
  fifo_rd_dout(117) <= \<const0>\;
  fifo_rd_dout(116) <= \<const0>\;
  fifo_rd_dout(115) <= \<const0>\;
  fifo_rd_dout(114) <= \<const0>\;
  fifo_rd_dout(113) <= \<const0>\;
  fifo_rd_dout(112) <= \<const0>\;
  fifo_rd_dout(111) <= \<const0>\;
  fifo_rd_dout(110) <= \<const0>\;
  fifo_rd_dout(109) <= \<const0>\;
  fifo_rd_dout(108) <= \<const0>\;
  fifo_rd_dout(107) <= \<const0>\;
  fifo_rd_dout(106) <= \<const0>\;
  fifo_rd_dout(105) <= \<const0>\;
  fifo_rd_dout(104) <= \<const0>\;
  fifo_rd_dout(103) <= \<const0>\;
  fifo_rd_dout(102) <= \<const0>\;
  fifo_rd_dout(101) <= \<const0>\;
  fifo_rd_dout(100) <= \<const0>\;
  fifo_rd_dout(99) <= \<const0>\;
  fifo_rd_dout(98) <= \<const0>\;
  fifo_rd_dout(97) <= \<const0>\;
  fifo_rd_dout(96) <= \<const0>\;
  fifo_rd_dout(95) <= \<const0>\;
  fifo_rd_dout(94) <= \<const0>\;
  fifo_rd_dout(93) <= \<const0>\;
  fifo_rd_dout(92) <= \<const0>\;
  fifo_rd_dout(91) <= \<const0>\;
  fifo_rd_dout(90) <= \<const0>\;
  fifo_rd_dout(89) <= \<const0>\;
  fifo_rd_dout(88) <= \<const0>\;
  fifo_rd_dout(87) <= \<const0>\;
  fifo_rd_dout(86) <= \<const0>\;
  fifo_rd_dout(85) <= \<const0>\;
  fifo_rd_dout(84) <= \<const0>\;
  fifo_rd_dout(83) <= \<const0>\;
  fifo_rd_dout(82) <= \<const0>\;
  fifo_rd_dout(81) <= \<const0>\;
  fifo_rd_dout(80) <= \<const0>\;
  fifo_rd_dout(79) <= \<const0>\;
  fifo_rd_dout(78) <= \<const0>\;
  fifo_rd_dout(77) <= \<const0>\;
  fifo_rd_dout(76) <= \<const0>\;
  fifo_rd_dout(75) <= \<const0>\;
  fifo_rd_dout(74) <= \<const0>\;
  fifo_rd_dout(73) <= \<const0>\;
  fifo_rd_dout(72) <= \<const0>\;
  fifo_rd_dout(71) <= \<const0>\;
  fifo_rd_dout(70) <= \<const0>\;
  fifo_rd_dout(69) <= \<const0>\;
  fifo_rd_dout(68) <= \<const0>\;
  fifo_rd_dout(67) <= \<const0>\;
  fifo_rd_dout(66) <= \<const0>\;
  fifo_rd_dout(65) <= \<const0>\;
  fifo_rd_dout(64) <= \<const0>\;
  fifo_rd_dout(63) <= \<const0>\;
  fifo_rd_dout(62) <= \<const0>\;
  fifo_rd_dout(61) <= \<const0>\;
  fifo_rd_dout(60) <= \<const0>\;
  fifo_rd_dout(59) <= \<const0>\;
  fifo_rd_dout(58) <= \<const0>\;
  fifo_rd_dout(57) <= \<const0>\;
  fifo_rd_dout(56) <= \<const0>\;
  fifo_rd_dout(55) <= \<const0>\;
  fifo_rd_dout(54) <= \<const0>\;
  fifo_rd_dout(53) <= \<const0>\;
  fifo_rd_dout(52) <= \<const0>\;
  fifo_rd_dout(51) <= \<const0>\;
  fifo_rd_dout(50) <= \<const0>\;
  fifo_rd_dout(49) <= \<const0>\;
  fifo_rd_dout(48) <= \<const0>\;
  fifo_rd_dout(47) <= \<const0>\;
  fifo_rd_dout(46) <= \<const0>\;
  fifo_rd_dout(45) <= \<const0>\;
  fifo_rd_dout(44) <= \<const0>\;
  fifo_rd_dout(43) <= \<const0>\;
  fifo_rd_dout(42) <= \<const0>\;
  fifo_rd_dout(41) <= \<const0>\;
  fifo_rd_dout(40) <= \<const0>\;
  fifo_rd_dout(39) <= \<const0>\;
  fifo_rd_dout(38) <= \<const0>\;
  fifo_rd_dout(37) <= \<const0>\;
  fifo_rd_dout(36) <= \<const0>\;
  fifo_rd_dout(35) <= \<const0>\;
  fifo_rd_dout(34) <= \<const0>\;
  fifo_rd_dout(33) <= \<const0>\;
  fifo_rd_dout(32) <= \<const0>\;
  fifo_rd_dout(31) <= \<const0>\;
  fifo_rd_dout(30) <= \<const0>\;
  fifo_rd_dout(29) <= \<const0>\;
  fifo_rd_dout(28) <= \<const0>\;
  fifo_rd_dout(27) <= \<const0>\;
  fifo_rd_dout(26) <= \<const0>\;
  fifo_rd_dout(25) <= \<const0>\;
  fifo_rd_dout(24) <= \<const0>\;
  fifo_rd_dout(23) <= \<const0>\;
  fifo_rd_dout(22) <= \<const0>\;
  fifo_rd_dout(21) <= \<const0>\;
  fifo_rd_dout(20) <= \<const0>\;
  fifo_rd_dout(19) <= \<const0>\;
  fifo_rd_dout(18) <= \<const0>\;
  fifo_rd_dout(17) <= \<const0>\;
  fifo_rd_dout(16) <= \<const0>\;
  fifo_rd_dout(15) <= \<const0>\;
  fifo_rd_dout(14) <= \<const0>\;
  fifo_rd_dout(13) <= \<const0>\;
  fifo_rd_dout(12) <= \<const0>\;
  fifo_rd_dout(11) <= \<const0>\;
  fifo_rd_dout(10) <= \<const0>\;
  fifo_rd_dout(9) <= \<const0>\;
  fifo_rd_dout(8) <= \<const0>\;
  fifo_rd_dout(7) <= \<const0>\;
  fifo_rd_dout(6) <= \<const0>\;
  fifo_rd_dout(5) <= \<const0>\;
  fifo_rd_dout(4) <= \<const0>\;
  fifo_rd_dout(3) <= \<const0>\;
  fifo_rd_dout(2) <= \<const0>\;
  fifo_rd_dout(1) <= \<const0>\;
  fifo_rd_dout(0) <= \<const0>\;
  fifo_rd_underflow <= \<const0>\;
  fifo_rd_valid <= \<const0>\;
  fifo_rd_xfer_req <= \<const0>\;
  fifo_wr_overflow <= \<const0>\;
  fifo_wr_xfer_req <= \<const0>\;
  m_axis_dest(3) <= \<const0>\;
  m_axis_dest(2) <= \<const0>\;
  m_axis_dest(1) <= \<const0>\;
  m_axis_dest(0) <= \<const0>\;
  m_axis_id(7) <= \<const0>\;
  m_axis_id(6) <= \<const0>\;
  m_axis_id(5) <= \<const0>\;
  m_axis_id(4) <= \<const0>\;
  m_axis_id(3) <= \<const0>\;
  m_axis_id(2) <= \<const0>\;
  m_axis_id(1) <= \<const0>\;
  m_axis_id(0) <= \<const0>\;
  m_axis_keep(15) <= \<const0>\;
  m_axis_keep(14) <= \<const0>\;
  m_axis_keep(13) <= \<const0>\;
  m_axis_keep(12) <= \<const0>\;
  m_axis_keep(11) <= \<const0>\;
  m_axis_keep(10) <= \<const0>\;
  m_axis_keep(9) <= \<const0>\;
  m_axis_keep(8) <= \<const0>\;
  m_axis_keep(7) <= \<const0>\;
  m_axis_keep(6) <= \<const0>\;
  m_axis_keep(5) <= \<const0>\;
  m_axis_keep(4) <= \<const0>\;
  m_axis_keep(3) <= \<const0>\;
  m_axis_keep(2) <= \<const0>\;
  m_axis_keep(1) <= \<const0>\;
  m_axis_keep(0) <= \<const0>\;
  m_axis_strb(15) <= \<const0>\;
  m_axis_strb(14) <= \<const0>\;
  m_axis_strb(13) <= \<const0>\;
  m_axis_strb(12) <= \<const0>\;
  m_axis_strb(11) <= \<const0>\;
  m_axis_strb(10) <= \<const0>\;
  m_axis_strb(9) <= \<const0>\;
  m_axis_strb(8) <= \<const0>\;
  m_axis_strb(7) <= \<const0>\;
  m_axis_strb(6) <= \<const0>\;
  m_axis_strb(5) <= \<const0>\;
  m_axis_strb(4) <= \<const0>\;
  m_axis_strb(3) <= \<const0>\;
  m_axis_strb(2) <= \<const0>\;
  m_axis_strb(1) <= \<const0>\;
  m_axis_strb(0) <= \<const0>\;
  m_axis_user(0) <= \<const0>\;
  m_dest_axi_araddr(30) <= \<const0>\;
  m_dest_axi_araddr(29) <= \<const0>\;
  m_dest_axi_araddr(28) <= \<const0>\;
  m_dest_axi_araddr(27) <= \<const0>\;
  m_dest_axi_araddr(26) <= \<const0>\;
  m_dest_axi_araddr(25) <= \<const0>\;
  m_dest_axi_araddr(24) <= \<const0>\;
  m_dest_axi_araddr(23) <= \<const0>\;
  m_dest_axi_araddr(22) <= \<const0>\;
  m_dest_axi_araddr(21) <= \<const0>\;
  m_dest_axi_araddr(20) <= \<const0>\;
  m_dest_axi_araddr(19) <= \<const0>\;
  m_dest_axi_araddr(18) <= \<const0>\;
  m_dest_axi_araddr(17) <= \<const0>\;
  m_dest_axi_araddr(16) <= \<const0>\;
  m_dest_axi_araddr(15) <= \<const0>\;
  m_dest_axi_araddr(14) <= \<const0>\;
  m_dest_axi_araddr(13) <= \<const0>\;
  m_dest_axi_araddr(12) <= \<const0>\;
  m_dest_axi_araddr(11) <= \<const0>\;
  m_dest_axi_araddr(10) <= \<const0>\;
  m_dest_axi_araddr(9) <= \<const0>\;
  m_dest_axi_araddr(8) <= \<const0>\;
  m_dest_axi_araddr(7) <= \<const0>\;
  m_dest_axi_araddr(6) <= \<const0>\;
  m_dest_axi_araddr(5) <= \<const0>\;
  m_dest_axi_araddr(4) <= \<const0>\;
  m_dest_axi_araddr(3) <= \<const0>\;
  m_dest_axi_araddr(2) <= \<const0>\;
  m_dest_axi_araddr(1) <= \<const0>\;
  m_dest_axi_araddr(0) <= \<const0>\;
  m_dest_axi_arburst(1) <= \<const0>\;
  m_dest_axi_arburst(0) <= \<const0>\;
  m_dest_axi_arcache(3) <= \<const0>\;
  m_dest_axi_arcache(2) <= \<const0>\;
  m_dest_axi_arcache(1) <= \<const0>\;
  m_dest_axi_arcache(0) <= \<const0>\;
  m_dest_axi_arid(0) <= \<const0>\;
  m_dest_axi_arlen(7) <= \<const0>\;
  m_dest_axi_arlen(6) <= \<const0>\;
  m_dest_axi_arlen(5) <= \<const0>\;
  m_dest_axi_arlen(4) <= \<const0>\;
  m_dest_axi_arlen(3) <= \<const0>\;
  m_dest_axi_arlen(2) <= \<const0>\;
  m_dest_axi_arlen(1) <= \<const0>\;
  m_dest_axi_arlen(0) <= \<const0>\;
  m_dest_axi_arlock(0) <= \<const0>\;
  m_dest_axi_arprot(2) <= \<const0>\;
  m_dest_axi_arprot(1) <= \<const0>\;
  m_dest_axi_arprot(0) <= \<const0>\;
  m_dest_axi_arsize(2) <= \<const0>\;
  m_dest_axi_arsize(1) <= \<const0>\;
  m_dest_axi_arsize(0) <= \<const0>\;
  m_dest_axi_arvalid <= \<const0>\;
  m_dest_axi_awaddr(30) <= \<const0>\;
  m_dest_axi_awaddr(29) <= \<const0>\;
  m_dest_axi_awaddr(28) <= \<const0>\;
  m_dest_axi_awaddr(27) <= \<const0>\;
  m_dest_axi_awaddr(26) <= \<const0>\;
  m_dest_axi_awaddr(25) <= \<const0>\;
  m_dest_axi_awaddr(24) <= \<const0>\;
  m_dest_axi_awaddr(23) <= \<const0>\;
  m_dest_axi_awaddr(22) <= \<const0>\;
  m_dest_axi_awaddr(21) <= \<const0>\;
  m_dest_axi_awaddr(20) <= \<const0>\;
  m_dest_axi_awaddr(19) <= \<const0>\;
  m_dest_axi_awaddr(18) <= \<const0>\;
  m_dest_axi_awaddr(17) <= \<const0>\;
  m_dest_axi_awaddr(16) <= \<const0>\;
  m_dest_axi_awaddr(15) <= \<const0>\;
  m_dest_axi_awaddr(14) <= \<const0>\;
  m_dest_axi_awaddr(13) <= \<const0>\;
  m_dest_axi_awaddr(12) <= \<const0>\;
  m_dest_axi_awaddr(11) <= \<const0>\;
  m_dest_axi_awaddr(10) <= \<const0>\;
  m_dest_axi_awaddr(9) <= \<const0>\;
  m_dest_axi_awaddr(8) <= \<const0>\;
  m_dest_axi_awaddr(7) <= \<const0>\;
  m_dest_axi_awaddr(6) <= \<const0>\;
  m_dest_axi_awaddr(5) <= \<const0>\;
  m_dest_axi_awaddr(4) <= \<const0>\;
  m_dest_axi_awaddr(3) <= \<const0>\;
  m_dest_axi_awaddr(2) <= \<const0>\;
  m_dest_axi_awaddr(1) <= \<const0>\;
  m_dest_axi_awaddr(0) <= \<const0>\;
  m_dest_axi_awburst(1) <= \<const0>\;
  m_dest_axi_awburst(0) <= \<const0>\;
  m_dest_axi_awcache(3) <= \<const0>\;
  m_dest_axi_awcache(2) <= \<const0>\;
  m_dest_axi_awcache(1) <= \<const0>\;
  m_dest_axi_awcache(0) <= \<const0>\;
  m_dest_axi_awid(0) <= \<const0>\;
  m_dest_axi_awlen(7) <= \<const0>\;
  m_dest_axi_awlen(6) <= \<const0>\;
  m_dest_axi_awlen(5) <= \<const0>\;
  m_dest_axi_awlen(4) <= \<const0>\;
  m_dest_axi_awlen(3) <= \<const0>\;
  m_dest_axi_awlen(2) <= \<const0>\;
  m_dest_axi_awlen(1) <= \<const0>\;
  m_dest_axi_awlen(0) <= \<const0>\;
  m_dest_axi_awlock(0) <= \<const0>\;
  m_dest_axi_awprot(2) <= \<const0>\;
  m_dest_axi_awprot(1) <= \<const0>\;
  m_dest_axi_awprot(0) <= \<const0>\;
  m_dest_axi_awsize(2) <= \<const0>\;
  m_dest_axi_awsize(1) <= \<const0>\;
  m_dest_axi_awsize(0) <= \<const0>\;
  m_dest_axi_awvalid <= \<const0>\;
  m_dest_axi_bready <= \<const0>\;
  m_dest_axi_rready <= \<const0>\;
  m_dest_axi_wdata(127) <= \<const0>\;
  m_dest_axi_wdata(126) <= \<const0>\;
  m_dest_axi_wdata(125) <= \<const0>\;
  m_dest_axi_wdata(124) <= \<const0>\;
  m_dest_axi_wdata(123) <= \<const0>\;
  m_dest_axi_wdata(122) <= \<const0>\;
  m_dest_axi_wdata(121) <= \<const0>\;
  m_dest_axi_wdata(120) <= \<const0>\;
  m_dest_axi_wdata(119) <= \<const0>\;
  m_dest_axi_wdata(118) <= \<const0>\;
  m_dest_axi_wdata(117) <= \<const0>\;
  m_dest_axi_wdata(116) <= \<const0>\;
  m_dest_axi_wdata(115) <= \<const0>\;
  m_dest_axi_wdata(114) <= \<const0>\;
  m_dest_axi_wdata(113) <= \<const0>\;
  m_dest_axi_wdata(112) <= \<const0>\;
  m_dest_axi_wdata(111) <= \<const0>\;
  m_dest_axi_wdata(110) <= \<const0>\;
  m_dest_axi_wdata(109) <= \<const0>\;
  m_dest_axi_wdata(108) <= \<const0>\;
  m_dest_axi_wdata(107) <= \<const0>\;
  m_dest_axi_wdata(106) <= \<const0>\;
  m_dest_axi_wdata(105) <= \<const0>\;
  m_dest_axi_wdata(104) <= \<const0>\;
  m_dest_axi_wdata(103) <= \<const0>\;
  m_dest_axi_wdata(102) <= \<const0>\;
  m_dest_axi_wdata(101) <= \<const0>\;
  m_dest_axi_wdata(100) <= \<const0>\;
  m_dest_axi_wdata(99) <= \<const0>\;
  m_dest_axi_wdata(98) <= \<const0>\;
  m_dest_axi_wdata(97) <= \<const0>\;
  m_dest_axi_wdata(96) <= \<const0>\;
  m_dest_axi_wdata(95) <= \<const0>\;
  m_dest_axi_wdata(94) <= \<const0>\;
  m_dest_axi_wdata(93) <= \<const0>\;
  m_dest_axi_wdata(92) <= \<const0>\;
  m_dest_axi_wdata(91) <= \<const0>\;
  m_dest_axi_wdata(90) <= \<const0>\;
  m_dest_axi_wdata(89) <= \<const0>\;
  m_dest_axi_wdata(88) <= \<const0>\;
  m_dest_axi_wdata(87) <= \<const0>\;
  m_dest_axi_wdata(86) <= \<const0>\;
  m_dest_axi_wdata(85) <= \<const0>\;
  m_dest_axi_wdata(84) <= \<const0>\;
  m_dest_axi_wdata(83) <= \<const0>\;
  m_dest_axi_wdata(82) <= \<const0>\;
  m_dest_axi_wdata(81) <= \<const0>\;
  m_dest_axi_wdata(80) <= \<const0>\;
  m_dest_axi_wdata(79) <= \<const0>\;
  m_dest_axi_wdata(78) <= \<const0>\;
  m_dest_axi_wdata(77) <= \<const0>\;
  m_dest_axi_wdata(76) <= \<const0>\;
  m_dest_axi_wdata(75) <= \<const0>\;
  m_dest_axi_wdata(74) <= \<const0>\;
  m_dest_axi_wdata(73) <= \<const0>\;
  m_dest_axi_wdata(72) <= \<const0>\;
  m_dest_axi_wdata(71) <= \<const0>\;
  m_dest_axi_wdata(70) <= \<const0>\;
  m_dest_axi_wdata(69) <= \<const0>\;
  m_dest_axi_wdata(68) <= \<const0>\;
  m_dest_axi_wdata(67) <= \<const0>\;
  m_dest_axi_wdata(66) <= \<const0>\;
  m_dest_axi_wdata(65) <= \<const0>\;
  m_dest_axi_wdata(64) <= \<const0>\;
  m_dest_axi_wdata(63) <= \<const0>\;
  m_dest_axi_wdata(62) <= \<const0>\;
  m_dest_axi_wdata(61) <= \<const0>\;
  m_dest_axi_wdata(60) <= \<const0>\;
  m_dest_axi_wdata(59) <= \<const0>\;
  m_dest_axi_wdata(58) <= \<const0>\;
  m_dest_axi_wdata(57) <= \<const0>\;
  m_dest_axi_wdata(56) <= \<const0>\;
  m_dest_axi_wdata(55) <= \<const0>\;
  m_dest_axi_wdata(54) <= \<const0>\;
  m_dest_axi_wdata(53) <= \<const0>\;
  m_dest_axi_wdata(52) <= \<const0>\;
  m_dest_axi_wdata(51) <= \<const0>\;
  m_dest_axi_wdata(50) <= \<const0>\;
  m_dest_axi_wdata(49) <= \<const0>\;
  m_dest_axi_wdata(48) <= \<const0>\;
  m_dest_axi_wdata(47) <= \<const0>\;
  m_dest_axi_wdata(46) <= \<const0>\;
  m_dest_axi_wdata(45) <= \<const0>\;
  m_dest_axi_wdata(44) <= \<const0>\;
  m_dest_axi_wdata(43) <= \<const0>\;
  m_dest_axi_wdata(42) <= \<const0>\;
  m_dest_axi_wdata(41) <= \<const0>\;
  m_dest_axi_wdata(40) <= \<const0>\;
  m_dest_axi_wdata(39) <= \<const0>\;
  m_dest_axi_wdata(38) <= \<const0>\;
  m_dest_axi_wdata(37) <= \<const0>\;
  m_dest_axi_wdata(36) <= \<const0>\;
  m_dest_axi_wdata(35) <= \<const0>\;
  m_dest_axi_wdata(34) <= \<const0>\;
  m_dest_axi_wdata(33) <= \<const0>\;
  m_dest_axi_wdata(32) <= \<const0>\;
  m_dest_axi_wdata(31) <= \<const0>\;
  m_dest_axi_wdata(30) <= \<const0>\;
  m_dest_axi_wdata(29) <= \<const0>\;
  m_dest_axi_wdata(28) <= \<const0>\;
  m_dest_axi_wdata(27) <= \<const0>\;
  m_dest_axi_wdata(26) <= \<const0>\;
  m_dest_axi_wdata(25) <= \<const0>\;
  m_dest_axi_wdata(24) <= \<const0>\;
  m_dest_axi_wdata(23) <= \<const0>\;
  m_dest_axi_wdata(22) <= \<const0>\;
  m_dest_axi_wdata(21) <= \<const0>\;
  m_dest_axi_wdata(20) <= \<const0>\;
  m_dest_axi_wdata(19) <= \<const0>\;
  m_dest_axi_wdata(18) <= \<const0>\;
  m_dest_axi_wdata(17) <= \<const0>\;
  m_dest_axi_wdata(16) <= \<const0>\;
  m_dest_axi_wdata(15) <= \<const0>\;
  m_dest_axi_wdata(14) <= \<const0>\;
  m_dest_axi_wdata(13) <= \<const0>\;
  m_dest_axi_wdata(12) <= \<const0>\;
  m_dest_axi_wdata(11) <= \<const0>\;
  m_dest_axi_wdata(10) <= \<const0>\;
  m_dest_axi_wdata(9) <= \<const0>\;
  m_dest_axi_wdata(8) <= \<const0>\;
  m_dest_axi_wdata(7) <= \<const0>\;
  m_dest_axi_wdata(6) <= \<const0>\;
  m_dest_axi_wdata(5) <= \<const0>\;
  m_dest_axi_wdata(4) <= \<const0>\;
  m_dest_axi_wdata(3) <= \<const0>\;
  m_dest_axi_wdata(2) <= \<const0>\;
  m_dest_axi_wdata(1) <= \<const0>\;
  m_dest_axi_wdata(0) <= \<const0>\;
  m_dest_axi_wid(0) <= \<const0>\;
  m_dest_axi_wlast <= \<const0>\;
  m_dest_axi_wstrb(15) <= \<const0>\;
  m_dest_axi_wstrb(14) <= \<const0>\;
  m_dest_axi_wstrb(13) <= \<const0>\;
  m_dest_axi_wstrb(12) <= \<const0>\;
  m_dest_axi_wstrb(11) <= \<const0>\;
  m_dest_axi_wstrb(10) <= \<const0>\;
  m_dest_axi_wstrb(9) <= \<const0>\;
  m_dest_axi_wstrb(8) <= \<const0>\;
  m_dest_axi_wstrb(7) <= \<const0>\;
  m_dest_axi_wstrb(6) <= \<const0>\;
  m_dest_axi_wstrb(5) <= \<const0>\;
  m_dest_axi_wstrb(4) <= \<const0>\;
  m_dest_axi_wstrb(3) <= \<const0>\;
  m_dest_axi_wstrb(2) <= \<const0>\;
  m_dest_axi_wstrb(1) <= \<const0>\;
  m_dest_axi_wstrb(0) <= \<const0>\;
  m_dest_axi_wvalid <= \<const0>\;
  m_src_axi_araddr(30 downto 4) <= \^m_src_axi_araddr\(30 downto 4);
  m_src_axi_araddr(3) <= \<const0>\;
  m_src_axi_araddr(2) <= \<const0>\;
  m_src_axi_araddr(1) <= \<const0>\;
  m_src_axi_araddr(0) <= \<const0>\;
  m_src_axi_arburst(1) <= \<const0>\;
  m_src_axi_arburst(0) <= \<const0>\;
  m_src_axi_arcache(3) <= \<const0>\;
  m_src_axi_arcache(2) <= \<const0>\;
  m_src_axi_arcache(1) <= \<const0>\;
  m_src_axi_arcache(0) <= \<const0>\;
  m_src_axi_arid(0) <= \<const0>\;
  m_src_axi_arlock(0) <= \<const0>\;
  m_src_axi_arprot(2) <= \<const0>\;
  m_src_axi_arprot(1) <= \<const0>\;
  m_src_axi_arprot(0) <= \<const0>\;
  m_src_axi_arsize(2) <= \<const0>\;
  m_src_axi_arsize(1) <= \<const0>\;
  m_src_axi_arsize(0) <= \<const0>\;
  m_src_axi_awaddr(30) <= \<const0>\;
  m_src_axi_awaddr(29) <= \<const0>\;
  m_src_axi_awaddr(28) <= \<const0>\;
  m_src_axi_awaddr(27) <= \<const0>\;
  m_src_axi_awaddr(26) <= \<const0>\;
  m_src_axi_awaddr(25) <= \<const0>\;
  m_src_axi_awaddr(24) <= \<const0>\;
  m_src_axi_awaddr(23) <= \<const0>\;
  m_src_axi_awaddr(22) <= \<const0>\;
  m_src_axi_awaddr(21) <= \<const0>\;
  m_src_axi_awaddr(20) <= \<const0>\;
  m_src_axi_awaddr(19) <= \<const0>\;
  m_src_axi_awaddr(18) <= \<const0>\;
  m_src_axi_awaddr(17) <= \<const0>\;
  m_src_axi_awaddr(16) <= \<const0>\;
  m_src_axi_awaddr(15) <= \<const0>\;
  m_src_axi_awaddr(14) <= \<const0>\;
  m_src_axi_awaddr(13) <= \<const0>\;
  m_src_axi_awaddr(12) <= \<const0>\;
  m_src_axi_awaddr(11) <= \<const0>\;
  m_src_axi_awaddr(10) <= \<const0>\;
  m_src_axi_awaddr(9) <= \<const0>\;
  m_src_axi_awaddr(8) <= \<const0>\;
  m_src_axi_awaddr(7) <= \<const0>\;
  m_src_axi_awaddr(6) <= \<const0>\;
  m_src_axi_awaddr(5) <= \<const0>\;
  m_src_axi_awaddr(4) <= \<const0>\;
  m_src_axi_awaddr(3) <= \<const0>\;
  m_src_axi_awaddr(2) <= \<const0>\;
  m_src_axi_awaddr(1) <= \<const0>\;
  m_src_axi_awaddr(0) <= \<const0>\;
  m_src_axi_awburst(1) <= \<const0>\;
  m_src_axi_awburst(0) <= \<const0>\;
  m_src_axi_awcache(3) <= \<const0>\;
  m_src_axi_awcache(2) <= \<const0>\;
  m_src_axi_awcache(1) <= \<const0>\;
  m_src_axi_awcache(0) <= \<const0>\;
  m_src_axi_awid(0) <= \<const0>\;
  m_src_axi_awlen(7) <= \<const0>\;
  m_src_axi_awlen(6) <= \<const0>\;
  m_src_axi_awlen(5) <= \<const0>\;
  m_src_axi_awlen(4) <= \<const0>\;
  m_src_axi_awlen(3) <= \<const0>\;
  m_src_axi_awlen(2) <= \<const0>\;
  m_src_axi_awlen(1) <= \<const0>\;
  m_src_axi_awlen(0) <= \<const0>\;
  m_src_axi_awlock(0) <= \<const0>\;
  m_src_axi_awprot(2) <= \<const0>\;
  m_src_axi_awprot(1) <= \<const0>\;
  m_src_axi_awprot(0) <= \<const0>\;
  m_src_axi_awsize(2) <= \<const0>\;
  m_src_axi_awsize(1) <= \<const0>\;
  m_src_axi_awsize(0) <= \<const0>\;
  m_src_axi_awvalid <= \<const0>\;
  m_src_axi_bready <= \<const0>\;
  m_src_axi_rready <= \<const0>\;
  m_src_axi_wdata(127) <= \<const0>\;
  m_src_axi_wdata(126) <= \<const0>\;
  m_src_axi_wdata(125) <= \<const0>\;
  m_src_axi_wdata(124) <= \<const0>\;
  m_src_axi_wdata(123) <= \<const0>\;
  m_src_axi_wdata(122) <= \<const0>\;
  m_src_axi_wdata(121) <= \<const0>\;
  m_src_axi_wdata(120) <= \<const0>\;
  m_src_axi_wdata(119) <= \<const0>\;
  m_src_axi_wdata(118) <= \<const0>\;
  m_src_axi_wdata(117) <= \<const0>\;
  m_src_axi_wdata(116) <= \<const0>\;
  m_src_axi_wdata(115) <= \<const0>\;
  m_src_axi_wdata(114) <= \<const0>\;
  m_src_axi_wdata(113) <= \<const0>\;
  m_src_axi_wdata(112) <= \<const0>\;
  m_src_axi_wdata(111) <= \<const0>\;
  m_src_axi_wdata(110) <= \<const0>\;
  m_src_axi_wdata(109) <= \<const0>\;
  m_src_axi_wdata(108) <= \<const0>\;
  m_src_axi_wdata(107) <= \<const0>\;
  m_src_axi_wdata(106) <= \<const0>\;
  m_src_axi_wdata(105) <= \<const0>\;
  m_src_axi_wdata(104) <= \<const0>\;
  m_src_axi_wdata(103) <= \<const0>\;
  m_src_axi_wdata(102) <= \<const0>\;
  m_src_axi_wdata(101) <= \<const0>\;
  m_src_axi_wdata(100) <= \<const0>\;
  m_src_axi_wdata(99) <= \<const0>\;
  m_src_axi_wdata(98) <= \<const0>\;
  m_src_axi_wdata(97) <= \<const0>\;
  m_src_axi_wdata(96) <= \<const0>\;
  m_src_axi_wdata(95) <= \<const0>\;
  m_src_axi_wdata(94) <= \<const0>\;
  m_src_axi_wdata(93) <= \<const0>\;
  m_src_axi_wdata(92) <= \<const0>\;
  m_src_axi_wdata(91) <= \<const0>\;
  m_src_axi_wdata(90) <= \<const0>\;
  m_src_axi_wdata(89) <= \<const0>\;
  m_src_axi_wdata(88) <= \<const0>\;
  m_src_axi_wdata(87) <= \<const0>\;
  m_src_axi_wdata(86) <= \<const0>\;
  m_src_axi_wdata(85) <= \<const0>\;
  m_src_axi_wdata(84) <= \<const0>\;
  m_src_axi_wdata(83) <= \<const0>\;
  m_src_axi_wdata(82) <= \<const0>\;
  m_src_axi_wdata(81) <= \<const0>\;
  m_src_axi_wdata(80) <= \<const0>\;
  m_src_axi_wdata(79) <= \<const0>\;
  m_src_axi_wdata(78) <= \<const0>\;
  m_src_axi_wdata(77) <= \<const0>\;
  m_src_axi_wdata(76) <= \<const0>\;
  m_src_axi_wdata(75) <= \<const0>\;
  m_src_axi_wdata(74) <= \<const0>\;
  m_src_axi_wdata(73) <= \<const0>\;
  m_src_axi_wdata(72) <= \<const0>\;
  m_src_axi_wdata(71) <= \<const0>\;
  m_src_axi_wdata(70) <= \<const0>\;
  m_src_axi_wdata(69) <= \<const0>\;
  m_src_axi_wdata(68) <= \<const0>\;
  m_src_axi_wdata(67) <= \<const0>\;
  m_src_axi_wdata(66) <= \<const0>\;
  m_src_axi_wdata(65) <= \<const0>\;
  m_src_axi_wdata(64) <= \<const0>\;
  m_src_axi_wdata(63) <= \<const0>\;
  m_src_axi_wdata(62) <= \<const0>\;
  m_src_axi_wdata(61) <= \<const0>\;
  m_src_axi_wdata(60) <= \<const0>\;
  m_src_axi_wdata(59) <= \<const0>\;
  m_src_axi_wdata(58) <= \<const0>\;
  m_src_axi_wdata(57) <= \<const0>\;
  m_src_axi_wdata(56) <= \<const0>\;
  m_src_axi_wdata(55) <= \<const0>\;
  m_src_axi_wdata(54) <= \<const0>\;
  m_src_axi_wdata(53) <= \<const0>\;
  m_src_axi_wdata(52) <= \<const0>\;
  m_src_axi_wdata(51) <= \<const0>\;
  m_src_axi_wdata(50) <= \<const0>\;
  m_src_axi_wdata(49) <= \<const0>\;
  m_src_axi_wdata(48) <= \<const0>\;
  m_src_axi_wdata(47) <= \<const0>\;
  m_src_axi_wdata(46) <= \<const0>\;
  m_src_axi_wdata(45) <= \<const0>\;
  m_src_axi_wdata(44) <= \<const0>\;
  m_src_axi_wdata(43) <= \<const0>\;
  m_src_axi_wdata(42) <= \<const0>\;
  m_src_axi_wdata(41) <= \<const0>\;
  m_src_axi_wdata(40) <= \<const0>\;
  m_src_axi_wdata(39) <= \<const0>\;
  m_src_axi_wdata(38) <= \<const0>\;
  m_src_axi_wdata(37) <= \<const0>\;
  m_src_axi_wdata(36) <= \<const0>\;
  m_src_axi_wdata(35) <= \<const0>\;
  m_src_axi_wdata(34) <= \<const0>\;
  m_src_axi_wdata(33) <= \<const0>\;
  m_src_axi_wdata(32) <= \<const0>\;
  m_src_axi_wdata(31) <= \<const0>\;
  m_src_axi_wdata(30) <= \<const0>\;
  m_src_axi_wdata(29) <= \<const0>\;
  m_src_axi_wdata(28) <= \<const0>\;
  m_src_axi_wdata(27) <= \<const0>\;
  m_src_axi_wdata(26) <= \<const0>\;
  m_src_axi_wdata(25) <= \<const0>\;
  m_src_axi_wdata(24) <= \<const0>\;
  m_src_axi_wdata(23) <= \<const0>\;
  m_src_axi_wdata(22) <= \<const0>\;
  m_src_axi_wdata(21) <= \<const0>\;
  m_src_axi_wdata(20) <= \<const0>\;
  m_src_axi_wdata(19) <= \<const0>\;
  m_src_axi_wdata(18) <= \<const0>\;
  m_src_axi_wdata(17) <= \<const0>\;
  m_src_axi_wdata(16) <= \<const0>\;
  m_src_axi_wdata(15) <= \<const0>\;
  m_src_axi_wdata(14) <= \<const0>\;
  m_src_axi_wdata(13) <= \<const0>\;
  m_src_axi_wdata(12) <= \<const0>\;
  m_src_axi_wdata(11) <= \<const0>\;
  m_src_axi_wdata(10) <= \<const0>\;
  m_src_axi_wdata(9) <= \<const0>\;
  m_src_axi_wdata(8) <= \<const0>\;
  m_src_axi_wdata(7) <= \<const0>\;
  m_src_axi_wdata(6) <= \<const0>\;
  m_src_axi_wdata(5) <= \<const0>\;
  m_src_axi_wdata(4) <= \<const0>\;
  m_src_axi_wdata(3) <= \<const0>\;
  m_src_axi_wdata(2) <= \<const0>\;
  m_src_axi_wdata(1) <= \<const0>\;
  m_src_axi_wdata(0) <= \<const0>\;
  m_src_axi_wid(0) <= \<const0>\;
  m_src_axi_wlast <= \<const0>\;
  m_src_axi_wstrb(15) <= \<const0>\;
  m_src_axi_wstrb(14) <= \<const0>\;
  m_src_axi_wstrb(13) <= \<const0>\;
  m_src_axi_wstrb(12) <= \<const0>\;
  m_src_axi_wstrb(11) <= \<const0>\;
  m_src_axi_wstrb(10) <= \<const0>\;
  m_src_axi_wstrb(9) <= \<const0>\;
  m_src_axi_wstrb(8) <= \<const0>\;
  m_src_axi_wstrb(7) <= \<const0>\;
  m_src_axi_wstrb(6) <= \<const0>\;
  m_src_axi_wstrb(5) <= \<const0>\;
  m_src_axi_wstrb(4) <= \<const0>\;
  m_src_axi_wstrb(3) <= \<const0>\;
  m_src_axi_wstrb(2) <= \<const0>\;
  m_src_axi_wstrb(1) <= \<const0>\;
  m_src_axi_wstrb(0) <= \<const0>\;
  m_src_axi_wvalid <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axis_ready <= \<const0>\;
  s_axis_xfer_req <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_regmap: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_regmap
     port map (
      D(62 downto 36) => up_dma_dest_address(30 downto 4),
      D(35 downto 9) => data3(30 downto 4),
      D(8 downto 1) => up_dma_x_length(11 downto 4),
      D(0) => up_dma_last,
      Q(0) => i_transfer_n_0,
      ctrl_enable => ctrl_enable,
      ctrl_pause => ctrl_pause,
      dbg_ids0(7 downto 4) => dbg_ids0(27 downto 24),
      dbg_ids0(3 downto 0) => dbg_ids0(3 downto 0),
      dbg_ids1(7 downto 4) => dbg_ids1(27 downto 24),
      dbg_ids1(3 downto 0) => dbg_ids1(11 downto 8),
      dbg_status(6) => dbg_status(11),
      dbg_status(5 downto 3) => dbg_status(6 downto 4),
      dbg_status(2 downto 0) => dbg_status(2 downto 0),
      g(3 downto 0) => g(3 downto 0),
      irq => irq,
      m_src_axi_araddr(26 downto 0) => \^m_src_axi_araddr\(30 downto 4),
      p_3_in(0) => \i_regmap_request/p_3_in\(2),
      p_7_in => \i_regmap_request/p_7_in\,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8 downto 0) => s_axi_araddr(10 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => i_regmap_n_1,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(10 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      src_request_id(3 downto 0) => src_request_id(3 downto 0),
      up_axi_rvalid_int_reg => s_axi_rvalid,
      up_bl_partial => \i_regmap_request/up_bl_partial\,
      up_dma_cyclic => up_dma_cyclic,
      up_dma_req_valid => up_dma_req_valid,
      \up_dma_x_length_reg[23]\(11 downto 0) => up_dma_x_length(23 downto 12),
      up_eot => up_eot,
      \up_measured_transfer_length_reg[11]\(11 downto 0) => measured_burst_length(11 downto 0),
      \up_rdata_reg[8]_0\(0) => i_transfer_n_1,
      up_req_eot => up_req_eot,
      up_response_ready => up_response_ready,
      up_response_valid => up_response_valid,
      up_sot => up_sot
    );
i_transfer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_transfer
     port map (
      D(54 downto 28) => up_dma_dest_address(30 downto 4),
      D(27 downto 1) => data3(30 downto 4),
      D(0) => up_dma_last,
      Q(0) => i_transfer_n_0,
      SR(0) => i_regmap_n_1,
      active_reg => m_axis_xfer_req,
      addr_valid_reg => m_src_axi_arvalid,
      ctrl_enable => ctrl_enable,
      ctrl_pause => ctrl_pause,
      dbg_ids0(7 downto 4) => dbg_ids0(27 downto 24),
      dbg_ids0(3 downto 0) => dbg_ids0(3 downto 0),
      dbg_ids1(7 downto 4) => dbg_ids1(27 downto 24),
      dbg_ids1(3 downto 0) => dbg_ids1(11 downto 8),
      dbg_status(6) => dbg_status(11),
      dbg_status(5 downto 3) => dbg_status(6 downto 4),
      dbg_status(2 downto 0) => dbg_status(2 downto 0),
      g(3 downto 0) => g(3 downto 0),
      m_axis_aclk => m_axis_aclk,
      m_axis_data(127 downto 0) => m_axis_data(127 downto 0),
      m_axis_last => m_axis_last,
      m_axis_ready => m_axis_ready,
      m_axis_valid => m_axis_valid,
      m_src_axi_aclk => m_src_axi_aclk,
      m_src_axi_araddr(26 downto 0) => \^m_src_axi_araddr\(30 downto 4),
      m_src_axi_arlen(7 downto 0) => m_src_axi_arlen(7 downto 0),
      m_src_axi_arready => m_src_axi_arready,
      m_src_axi_rdata(127 downto 0) => m_src_axi_rdata(127 downto 0),
      m_src_axi_rlast => m_src_axi_rlast,
      m_src_axi_rvalid => m_src_axi_rvalid,
      \measured_burst_length_reg[11]\(11 downto 0) => measured_burst_length(11 downto 0),
      p_3_in(0) => \i_regmap_request/p_3_in\(2),
      p_7_in => \i_regmap_request/p_7_in\,
      \reset_gen[0].reset_sync_reg[0]\(0) => i_transfer_n_1,
      s_axi_aclk => s_axi_aclk,
      src_request_id(3 downto 0) => src_request_id(3 downto 0),
      up_bl_partial => \i_regmap_request/up_bl_partial\,
      up_dma_cyclic => up_dma_cyclic,
      up_dma_req_valid => up_dma_req_valid,
      up_dma_x_length(19 downto 0) => up_dma_x_length(23 downto 4),
      up_eot => up_eot,
      up_req_eot => up_req_eot,
      up_response_ready => up_response_ready,
      up_response_valid => up_response_valid,
      up_sot => up_sot
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    irq : out STD_LOGIC;
    m_src_axi_aclk : in STD_LOGIC;
    m_src_axi_aresetn : in STD_LOGIC;
    m_src_axi_arready : in STD_LOGIC;
    m_src_axi_arvalid : out STD_LOGIC;
    m_src_axi_araddr : out STD_LOGIC_VECTOR ( 30 downto 0 );
    m_src_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_src_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_src_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_src_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_src_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_src_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_src_axi_rready : out STD_LOGIC;
    m_src_axi_rvalid : in STD_LOGIC;
    m_src_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_src_axi_rlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_ready : in STD_LOGIC;
    m_axis_valid : out STD_LOGIC;
    m_axis_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_strb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_keep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_user : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_id : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_dest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_last : out STD_LOGIC;
    m_axis_xfer_req : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_axi_mxfe_tx_dma_0,axi_dmac,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_dmac,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_src_axi_araddr\ : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal NLW_inst_fifo_rd_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_rd_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_rd_xfer_req_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_xfer_req_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_dest_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_dest_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_dest_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_dest_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_dest_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_dest_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_src_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_src_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_src_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_src_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_src_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axis_ready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axis_xfer_req_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dest_diag_level_bursts_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fifo_rd_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_m_axis_dest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axis_id_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axis_keep_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_m_axis_strb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_m_axis_user_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_dest_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_inst_m_dest_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_dest_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_dest_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_dest_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_dest_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_dest_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_dest_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_dest_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_inst_m_dest_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_dest_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_dest_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_dest_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_dest_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_dest_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_dest_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_dest_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_m_dest_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_dest_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_m_src_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_src_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_src_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_src_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_src_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_src_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_src_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_src_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_inst_m_src_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_src_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_src_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_src_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_src_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_src_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_src_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_src_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_m_src_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_src_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ALLOW_ASYM_MEM : integer;
  attribute ALLOW_ASYM_MEM of inst : label is 1;
  attribute ASYNC_CLK_DEST_REQ : string;
  attribute ASYNC_CLK_DEST_REQ of inst : label is "1'b1";
  attribute ASYNC_CLK_REQ_SRC : string;
  attribute ASYNC_CLK_REQ_SRC of inst : label is "1'b1";
  attribute ASYNC_CLK_SRC_DEST : string;
  attribute ASYNC_CLK_SRC_DEST of inst : label is "1'b0";
  attribute AXI_ID_WIDTH_DEST : integer;
  attribute AXI_ID_WIDTH_DEST of inst : label is 1;
  attribute AXI_ID_WIDTH_SRC : integer;
  attribute AXI_ID_WIDTH_SRC of inst : label is 1;
  attribute AXI_SLICE_DEST : string;
  attribute AXI_SLICE_DEST of inst : label is "1'b1";
  attribute AXI_SLICE_SRC : string;
  attribute AXI_SLICE_SRC of inst : label is "1'b1";
  attribute BEATS_PER_BURST_LIMIT_DEST : integer;
  attribute BEATS_PER_BURST_LIMIT_DEST of inst : label is 1024;
  attribute BEATS_PER_BURST_LIMIT_SRC : integer;
  attribute BEATS_PER_BURST_LIMIT_SRC of inst : label is 256;
  attribute BYTES_PER_BEAT_WIDTH_DEST : integer;
  attribute BYTES_PER_BEAT_WIDTH_DEST of inst : label is 4;
  attribute BYTES_PER_BEAT_WIDTH_SRC : integer;
  attribute BYTES_PER_BEAT_WIDTH_SRC of inst : label is 4;
  attribute BYTES_PER_BURST_LIMIT : integer;
  attribute BYTES_PER_BURST_LIMIT of inst : label is 4096;
  attribute BYTES_PER_BURST_LIMIT_DEST : integer;
  attribute BYTES_PER_BURST_LIMIT_DEST of inst : label is 16384;
  attribute BYTES_PER_BURST_LIMIT_SRC : integer;
  attribute BYTES_PER_BURST_LIMIT_SRC of inst : label is 4096;
  attribute BYTES_PER_BURST_WIDTH : integer;
  attribute BYTES_PER_BURST_WIDTH of inst : label is 12;
  attribute CACHE_COHERENT_DEST : string;
  attribute CACHE_COHERENT_DEST of inst : label is "1'b0";
  attribute CYCLIC : string;
  attribute CYCLIC of inst : label is "1'b1";
  attribute DBG_ID_PADDING : integer;
  attribute DBG_ID_PADDING of inst : label is 4;
  attribute DISABLE_DEBUG_REGISTERS : string;
  attribute DISABLE_DEBUG_REGISTERS of inst : label is "1'b0";
  attribute DMA_2D_TRANSFER : string;
  attribute DMA_2D_TRANSFER of inst : label is "1'b0";
  attribute DMA_AXIS_DEST_W : integer;
  attribute DMA_AXIS_DEST_W of inst : label is 4;
  attribute DMA_AXIS_ID_W : integer;
  attribute DMA_AXIS_ID_W of inst : label is 8;
  attribute DMA_AXI_ADDR_WIDTH : integer;
  attribute DMA_AXI_ADDR_WIDTH of inst : label is 31;
  attribute DMA_AXI_PROTOCOL_DEST : integer;
  attribute DMA_AXI_PROTOCOL_DEST of inst : label is 0;
  attribute DMA_AXI_PROTOCOL_SRC : integer;
  attribute DMA_AXI_PROTOCOL_SRC of inst : label is 0;
  attribute DMA_DATA_WIDTH_DEST : integer;
  attribute DMA_DATA_WIDTH_DEST of inst : label is 128;
  attribute DMA_DATA_WIDTH_SRC : integer;
  attribute DMA_DATA_WIDTH_SRC of inst : label is 128;
  attribute DMA_LENGTH_ALIGN : integer;
  attribute DMA_LENGTH_ALIGN of inst : label is 4;
  attribute DMA_LENGTH_ALIGN_DEST : integer;
  attribute DMA_LENGTH_ALIGN_DEST of inst : label is 4;
  attribute DMA_LENGTH_ALIGN_SRC : integer;
  attribute DMA_LENGTH_ALIGN_SRC of inst : label is 0;
  attribute DMA_LENGTH_WIDTH : integer;
  attribute DMA_LENGTH_WIDTH of inst : label is 24;
  attribute DMA_TYPE_AXI_MM : integer;
  attribute DMA_TYPE_AXI_MM of inst : label is 0;
  attribute DMA_TYPE_AXI_STREAM : integer;
  attribute DMA_TYPE_AXI_STREAM of inst : label is 1;
  attribute DMA_TYPE_DEST : integer;
  attribute DMA_TYPE_DEST of inst : label is 1;
  attribute DMA_TYPE_FIFO : integer;
  attribute DMA_TYPE_FIFO of inst : label is 2;
  attribute DMA_TYPE_SRC : integer;
  attribute DMA_TYPE_SRC of inst : label is 0;
  attribute ENABLE_DIAGNOSTICS_IF : string;
  attribute ENABLE_DIAGNOSTICS_IF of inst : label is "1'b0";
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of inst : label is 8;
  attribute HAS_DEST_ADDR : string;
  attribute HAS_DEST_ADDR of inst : label is "1'b0";
  attribute HAS_SRC_ADDR : string;
  attribute HAS_SRC_ADDR of inst : label is "1'b1";
  attribute ID : integer;
  attribute ID of inst : label is 0;
  attribute ID_WIDTH : integer;
  attribute ID_WIDTH of inst : label is 4;
  attribute MAX_BYTES_PER_BURST : integer;
  attribute MAX_BYTES_PER_BURST of inst : label is 4096;
  attribute REAL_MAX_BYTES_PER_BURST : integer;
  attribute REAL_MAX_BYTES_PER_BURST of inst : label is 4096;
  attribute SYNC_TRANSFER_START : string;
  attribute SYNC_TRANSFER_START of inst : label is "1'b0";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of irq : signal is "xilinx.com:signal:interrupt:1.0 irq INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of irq : signal is "XIL_INTERFACENAME irq, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_aclk : signal is "xilinx.com:signal:clock:1.0 m_axis_aclk CLK, xilinx.com:signal:clock:1.0 m_axis_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of m_axis_aclk : signal is "XIL_INTERFACENAME m_axis_aclk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, ASSOCIATED_BUSIF m_axis, INSERT_VIP 0, XIL_INTERFACENAME m_axis_signal_clock, ASSOCIATED_BUSIF m_axis, FREQ_HZ 333333008, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl1_ref_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_last : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_PARAMETER of m_axis_last : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 16, TDEST_WIDTH 4, TID_WIDTH 8, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 333333008, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl1_ref_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_ready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_INFO of m_axis_valid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of m_src_axi_aclk : signal is "xilinx.com:signal:clock:1.0 m_src_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of m_src_axi_aclk : signal is "XIL_INTERFACENAME m_src_axi_aclk, ASSOCIATED_BUSIF m_src_axi, ASSOCIATED_RESET m_src_axi_aresetn, FREQ_HZ 333333008, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl1_ref_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_src_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 m_src_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of m_src_axi_aresetn : signal is "XIL_INTERFACENAME m_src_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_src_axi_arready : signal is "xilinx.com:interface:aximm:1.0 m_src_axi ARREADY";
  attribute X_INTERFACE_INFO of m_src_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 m_src_axi ARVALID";
  attribute X_INTERFACE_INFO of m_src_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 m_src_axi RLAST";
  attribute X_INTERFACE_PARAMETER of m_src_axi_rlast : signal is "XIL_INTERFACENAME m_src_axi, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 333333008, ID_WIDTH 0, ADDR_WIDTH 31, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 0, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl1_ref_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_src_axi_rready : signal is "xilinx.com:interface:aximm:1.0 m_src_axi RREADY";
  attribute X_INTERFACE_INFO of m_src_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 m_src_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 99999901, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of m_axis_data : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of m_axis_dest : signal is "xilinx.com:interface:axis:1.0 m_axis TDEST";
  attribute X_INTERFACE_INFO of m_axis_id : signal is "xilinx.com:interface:axis:1.0 m_axis TID";
  attribute X_INTERFACE_INFO of m_axis_keep : signal is "xilinx.com:interface:axis:1.0 m_axis TKEEP";
  attribute X_INTERFACE_INFO of m_axis_strb : signal is "xilinx.com:interface:axis:1.0 m_axis TSTRB";
  attribute X_INTERFACE_INFO of m_axis_user : signal is "xilinx.com:interface:axis:1.0 m_axis TUSER";
  attribute X_INTERFACE_INFO of m_src_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 m_src_axi ARADDR";
  attribute X_INTERFACE_INFO of m_src_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 m_src_axi ARBURST";
  attribute X_INTERFACE_INFO of m_src_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 m_src_axi ARCACHE";
  attribute X_INTERFACE_INFO of m_src_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 m_src_axi ARLEN";
  attribute X_INTERFACE_INFO of m_src_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 m_src_axi ARPROT";
  attribute X_INTERFACE_INFO of m_src_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 m_src_axi ARSIZE";
  attribute X_INTERFACE_INFO of m_src_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 m_src_axi RDATA";
  attribute X_INTERFACE_INFO of m_src_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 m_src_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_PARAMETER of s_axi_rdata : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99999901, ID_WIDTH 0, ADDR_WIDTH 11, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl0_ref_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
  m_axis_dest(3) <= \<const0>\;
  m_axis_dest(2) <= \<const0>\;
  m_axis_dest(1) <= \<const0>\;
  m_axis_dest(0) <= \<const0>\;
  m_axis_id(7) <= \<const0>\;
  m_axis_id(6) <= \<const0>\;
  m_axis_id(5) <= \<const0>\;
  m_axis_id(4) <= \<const0>\;
  m_axis_id(3) <= \<const0>\;
  m_axis_id(2) <= \<const0>\;
  m_axis_id(1) <= \<const0>\;
  m_axis_id(0) <= \<const0>\;
  m_axis_keep(15) <= \<const1>\;
  m_axis_keep(14) <= \<const1>\;
  m_axis_keep(13) <= \<const1>\;
  m_axis_keep(12) <= \<const1>\;
  m_axis_keep(11) <= \<const1>\;
  m_axis_keep(10) <= \<const1>\;
  m_axis_keep(9) <= \<const1>\;
  m_axis_keep(8) <= \<const1>\;
  m_axis_keep(7) <= \<const1>\;
  m_axis_keep(6) <= \<const1>\;
  m_axis_keep(5) <= \<const1>\;
  m_axis_keep(4) <= \<const1>\;
  m_axis_keep(3) <= \<const1>\;
  m_axis_keep(2) <= \<const1>\;
  m_axis_keep(1) <= \<const1>\;
  m_axis_keep(0) <= \<const1>\;
  m_axis_strb(15) <= \<const1>\;
  m_axis_strb(14) <= \<const1>\;
  m_axis_strb(13) <= \<const1>\;
  m_axis_strb(12) <= \<const1>\;
  m_axis_strb(11) <= \<const1>\;
  m_axis_strb(10) <= \<const1>\;
  m_axis_strb(9) <= \<const1>\;
  m_axis_strb(8) <= \<const1>\;
  m_axis_strb(7) <= \<const1>\;
  m_axis_strb(6) <= \<const1>\;
  m_axis_strb(5) <= \<const1>\;
  m_axis_strb(4) <= \<const1>\;
  m_axis_strb(3) <= \<const1>\;
  m_axis_strb(2) <= \<const1>\;
  m_axis_strb(1) <= \<const1>\;
  m_axis_strb(0) <= \<const1>\;
  m_axis_user(0) <= \<const0>\;
  m_src_axi_araddr(30 downto 4) <= \^m_src_axi_araddr\(30 downto 4);
  m_src_axi_araddr(3) <= \<const0>\;
  m_src_axi_araddr(2) <= \<const0>\;
  m_src_axi_araddr(1) <= \<const0>\;
  m_src_axi_araddr(0) <= \<const0>\;
  m_src_axi_arburst(1) <= \<const0>\;
  m_src_axi_arburst(0) <= \<const1>\;
  m_src_axi_arcache(3) <= \<const0>\;
  m_src_axi_arcache(2) <= \<const0>\;
  m_src_axi_arcache(1) <= \<const1>\;
  m_src_axi_arcache(0) <= \<const1>\;
  m_src_axi_arprot(2) <= \<const0>\;
  m_src_axi_arprot(1) <= \<const0>\;
  m_src_axi_arprot(0) <= \<const0>\;
  m_src_axi_arsize(2) <= \<const1>\;
  m_src_axi_arsize(1) <= \<const0>\;
  m_src_axi_arsize(0) <= \<const0>\;
  m_src_axi_rready <= \<const1>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac
     port map (
      dest_diag_level_bursts(7 downto 0) => NLW_inst_dest_diag_level_bursts_UNCONNECTED(7 downto 0),
      fifo_rd_clk => '0',
      fifo_rd_dout(127 downto 0) => NLW_inst_fifo_rd_dout_UNCONNECTED(127 downto 0),
      fifo_rd_en => '0',
      fifo_rd_underflow => NLW_inst_fifo_rd_underflow_UNCONNECTED,
      fifo_rd_valid => NLW_inst_fifo_rd_valid_UNCONNECTED,
      fifo_rd_xfer_req => NLW_inst_fifo_rd_xfer_req_UNCONNECTED,
      fifo_wr_clk => '0',
      fifo_wr_din(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      fifo_wr_en => '0',
      fifo_wr_overflow => NLW_inst_fifo_wr_overflow_UNCONNECTED,
      fifo_wr_sync => '1',
      fifo_wr_xfer_req => NLW_inst_fifo_wr_xfer_req_UNCONNECTED,
      irq => irq,
      m_axis_aclk => m_axis_aclk,
      m_axis_data(127 downto 0) => m_axis_data(127 downto 0),
      m_axis_dest(3 downto 0) => NLW_inst_m_axis_dest_UNCONNECTED(3 downto 0),
      m_axis_id(7 downto 0) => NLW_inst_m_axis_id_UNCONNECTED(7 downto 0),
      m_axis_keep(15 downto 0) => NLW_inst_m_axis_keep_UNCONNECTED(15 downto 0),
      m_axis_last => m_axis_last,
      m_axis_ready => m_axis_ready,
      m_axis_strb(15 downto 0) => NLW_inst_m_axis_strb_UNCONNECTED(15 downto 0),
      m_axis_user(0) => NLW_inst_m_axis_user_UNCONNECTED(0),
      m_axis_valid => m_axis_valid,
      m_axis_xfer_req => m_axis_xfer_req,
      m_dest_axi_aclk => '0',
      m_dest_axi_araddr(30 downto 0) => NLW_inst_m_dest_axi_araddr_UNCONNECTED(30 downto 0),
      m_dest_axi_arburst(1 downto 0) => NLW_inst_m_dest_axi_arburst_UNCONNECTED(1 downto 0),
      m_dest_axi_arcache(3 downto 0) => NLW_inst_m_dest_axi_arcache_UNCONNECTED(3 downto 0),
      m_dest_axi_aresetn => '0',
      m_dest_axi_arid(0) => NLW_inst_m_dest_axi_arid_UNCONNECTED(0),
      m_dest_axi_arlen(7 downto 0) => NLW_inst_m_dest_axi_arlen_UNCONNECTED(7 downto 0),
      m_dest_axi_arlock(0) => NLW_inst_m_dest_axi_arlock_UNCONNECTED(0),
      m_dest_axi_arprot(2 downto 0) => NLW_inst_m_dest_axi_arprot_UNCONNECTED(2 downto 0),
      m_dest_axi_arready => '0',
      m_dest_axi_arsize(2 downto 0) => NLW_inst_m_dest_axi_arsize_UNCONNECTED(2 downto 0),
      m_dest_axi_arvalid => NLW_inst_m_dest_axi_arvalid_UNCONNECTED,
      m_dest_axi_awaddr(30 downto 0) => NLW_inst_m_dest_axi_awaddr_UNCONNECTED(30 downto 0),
      m_dest_axi_awburst(1 downto 0) => NLW_inst_m_dest_axi_awburst_UNCONNECTED(1 downto 0),
      m_dest_axi_awcache(3 downto 0) => NLW_inst_m_dest_axi_awcache_UNCONNECTED(3 downto 0),
      m_dest_axi_awid(0) => NLW_inst_m_dest_axi_awid_UNCONNECTED(0),
      m_dest_axi_awlen(7 downto 0) => NLW_inst_m_dest_axi_awlen_UNCONNECTED(7 downto 0),
      m_dest_axi_awlock(0) => NLW_inst_m_dest_axi_awlock_UNCONNECTED(0),
      m_dest_axi_awprot(2 downto 0) => NLW_inst_m_dest_axi_awprot_UNCONNECTED(2 downto 0),
      m_dest_axi_awready => '0',
      m_dest_axi_awsize(2 downto 0) => NLW_inst_m_dest_axi_awsize_UNCONNECTED(2 downto 0),
      m_dest_axi_awvalid => NLW_inst_m_dest_axi_awvalid_UNCONNECTED,
      m_dest_axi_bid(0) => '0',
      m_dest_axi_bready => NLW_inst_m_dest_axi_bready_UNCONNECTED,
      m_dest_axi_bresp(1 downto 0) => B"00",
      m_dest_axi_bvalid => '0',
      m_dest_axi_rdata(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      m_dest_axi_rid(0) => '0',
      m_dest_axi_rlast => '0',
      m_dest_axi_rready => NLW_inst_m_dest_axi_rready_UNCONNECTED,
      m_dest_axi_rresp(1 downto 0) => B"00",
      m_dest_axi_rvalid => '0',
      m_dest_axi_wdata(127 downto 0) => NLW_inst_m_dest_axi_wdata_UNCONNECTED(127 downto 0),
      m_dest_axi_wid(0) => NLW_inst_m_dest_axi_wid_UNCONNECTED(0),
      m_dest_axi_wlast => NLW_inst_m_dest_axi_wlast_UNCONNECTED,
      m_dest_axi_wready => '0',
      m_dest_axi_wstrb(15 downto 0) => NLW_inst_m_dest_axi_wstrb_UNCONNECTED(15 downto 0),
      m_dest_axi_wvalid => NLW_inst_m_dest_axi_wvalid_UNCONNECTED,
      m_src_axi_aclk => m_src_axi_aclk,
      m_src_axi_araddr(30 downto 4) => \^m_src_axi_araddr\(30 downto 4),
      m_src_axi_araddr(3 downto 0) => NLW_inst_m_src_axi_araddr_UNCONNECTED(3 downto 0),
      m_src_axi_arburst(1 downto 0) => NLW_inst_m_src_axi_arburst_UNCONNECTED(1 downto 0),
      m_src_axi_arcache(3 downto 0) => NLW_inst_m_src_axi_arcache_UNCONNECTED(3 downto 0),
      m_src_axi_aresetn => '0',
      m_src_axi_arid(0) => NLW_inst_m_src_axi_arid_UNCONNECTED(0),
      m_src_axi_arlen(7 downto 0) => m_src_axi_arlen(7 downto 0),
      m_src_axi_arlock(0) => NLW_inst_m_src_axi_arlock_UNCONNECTED(0),
      m_src_axi_arprot(2 downto 0) => NLW_inst_m_src_axi_arprot_UNCONNECTED(2 downto 0),
      m_src_axi_arready => m_src_axi_arready,
      m_src_axi_arsize(2 downto 0) => NLW_inst_m_src_axi_arsize_UNCONNECTED(2 downto 0),
      m_src_axi_arvalid => m_src_axi_arvalid,
      m_src_axi_awaddr(30 downto 0) => NLW_inst_m_src_axi_awaddr_UNCONNECTED(30 downto 0),
      m_src_axi_awburst(1 downto 0) => NLW_inst_m_src_axi_awburst_UNCONNECTED(1 downto 0),
      m_src_axi_awcache(3 downto 0) => NLW_inst_m_src_axi_awcache_UNCONNECTED(3 downto 0),
      m_src_axi_awid(0) => NLW_inst_m_src_axi_awid_UNCONNECTED(0),
      m_src_axi_awlen(7 downto 0) => NLW_inst_m_src_axi_awlen_UNCONNECTED(7 downto 0),
      m_src_axi_awlock(0) => NLW_inst_m_src_axi_awlock_UNCONNECTED(0),
      m_src_axi_awprot(2 downto 0) => NLW_inst_m_src_axi_awprot_UNCONNECTED(2 downto 0),
      m_src_axi_awready => '0',
      m_src_axi_awsize(2 downto 0) => NLW_inst_m_src_axi_awsize_UNCONNECTED(2 downto 0),
      m_src_axi_awvalid => NLW_inst_m_src_axi_awvalid_UNCONNECTED,
      m_src_axi_bid(0) => '0',
      m_src_axi_bready => NLW_inst_m_src_axi_bready_UNCONNECTED,
      m_src_axi_bresp(1 downto 0) => B"00",
      m_src_axi_bvalid => '0',
      m_src_axi_rdata(127 downto 0) => m_src_axi_rdata(127 downto 0),
      m_src_axi_rid(0) => '0',
      m_src_axi_rlast => m_src_axi_rlast,
      m_src_axi_rready => NLW_inst_m_src_axi_rready_UNCONNECTED,
      m_src_axi_rresp(1 downto 0) => B"00",
      m_src_axi_rvalid => m_src_axi_rvalid,
      m_src_axi_wdata(127 downto 0) => NLW_inst_m_src_axi_wdata_UNCONNECTED(127 downto 0),
      m_src_axi_wid(0) => NLW_inst_m_src_axi_wid_UNCONNECTED(0),
      m_src_axi_wlast => NLW_inst_m_src_axi_wlast_UNCONNECTED,
      m_src_axi_wready => '0',
      m_src_axi_wstrb(15 downto 0) => NLW_inst_m_src_axi_wstrb_UNCONNECTED(15 downto 0),
      m_src_axi_wvalid => NLW_inst_m_src_axi_wvalid_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(10 downto 2) => s_axi_araddr(10 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(10 downto 2) => s_axi_awaddr(10 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      s_axis_aclk => '0',
      s_axis_data(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      s_axis_dest(3 downto 0) => B"0000",
      s_axis_id(7 downto 0) => B"00000000",
      s_axis_keep(15 downto 0) => B"0000000000000000",
      s_axis_last => '0',
      s_axis_ready => NLW_inst_s_axis_ready_UNCONNECTED,
      s_axis_strb(15 downto 0) => B"0000000000000000",
      s_axis_user(0) => '1',
      s_axis_valid => '0',
      s_axis_xfer_req => NLW_inst_s_axis_xfer_req_UNCONNECTED
    );
end STRUCTURE;
