make -C bluesim --no-print-directory run
LD_PRELOAD=libSegFault.so SEGFAULT_USE_ALTSTACK=1 SEGFAULT_OUTPUT_NAME=bin/bsimexe-segv-output.txt  ./bin/ubuntu.exe ; retcode=$?; exit $retcode
Start testbench:
XsimTop starting
data'h464c457f464c457f464c457f464c457f464c457f464c457f464c457f464c457f464c457f464c457f464c457f464c457f464c457f464c457f464c457f464c457f
addr'h000000
byteen'h000000000000000f
writeenTrue
data'h00010101000101010001010100010101000101010001010100010101000101010001010100010101000101010001010100010101000101010001010100010101
addr'h000000
byteen'h00000000000000f0
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000000
byteen'h0000000000000f00
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000000
byteen'h000000000000f000
writeenTrue
data'h00f3000200f3000200f3000200f3000200f3000200f3000200f3000200f3000200f3000200f3000200f3000200f3000200f3000200f3000200f3000200f30002
addr'h000000
byteen'h00000000000f0000
writeenTrue
data'h00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
addr'h000000
byteen'h0000000000f00000
writeenTrue
data'h00000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200
addr'h000000
byteen'h000000000f000000
writeenTrue
data'h00000034000000340000003400000034000000340000003400000034000000340000003400000034000000340000003400000034000000340000003400000034
addr'h000000
byteen'h00000000f0000000
writeenTrue
data'h000004ec000004ec000004ec000004ec000004ec000004ec000004ec000004ec000004ec000004ec000004ec000004ec000004ec000004ec000004ec000004ec
addr'h000000
byteen'h0000000f00000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000000
byteen'h000000f000000000
writeenTrue
data'h00200034002000340020003400200034002000340020003400200034002000340020003400200034002000340020003400200034002000340020003400200034
addr'h000000
byteen'h00000f0000000000
writeenTrue
data'h00280001002800010028000100280001002800010028000100280001002800010028000100280001002800010028000100280001002800010028000100280001
addr'h000000
byteen'h0000f00000000000
writeenTrue
data'h00020005000200050002000500020005000200050002000500020005000200050002000500020005000200050002000500020005000200050002000500020005
addr'h000000
byteen'h000f000000000000
writeenTrue
data'h00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
addr'h000000
byteen'h00f0000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000000
byteen'h0f00000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000000
byteen'hf000000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000001
byteen'h000000000000000f
writeenTrue
data'h00000408000004080000040800000408000004080000040800000408000004080000040800000408000004080000040800000408000004080000040800000408
addr'h000001
byteen'h00000000000000f0
writeenTrue
data'h00000408000004080000040800000408000004080000040800000408000004080000040800000408000004080000040800000408000004080000040800000408
addr'h000001
byteen'h0000000000000f00
writeenTrue
data'h00000005000000050000000500000005000000050000000500000005000000050000000500000005000000050000000500000005000000050000000500000005
addr'h000001
byteen'h000000000000f000
writeenTrue
data'h00001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000
addr'h000001
byteen'h00000000000f0000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000001
byteen'h0000000000f00000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000001
byteen'h000000000f000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000001
byteen'h00000000f0000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000001
byteen'h0000000f00000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000001
byteen'h000000f000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000001
byteen'h00000f0000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000001
byteen'h0000f00000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000001
byteen'h000f000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000001
byteen'h00f0000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000001
byteen'h0f00000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000001
byteen'hf000000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h000000000000000f
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h00000000000000f0
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h0000000000000f00
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h000000000000f000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h00000000000f0000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h0000000000f00000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h000000000f000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h00000000f0000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h0000000f00000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h000000f000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h00000f0000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h0000f00000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h000f000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h00f0000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'h0f00000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000002
byteen'hf000000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h000000000000000f
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h00000000000000f0
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h0000000000000f00
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h000000000000f000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h00000000000f0000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h0000000000f00000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h000000000f000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h00000000f0000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h0000000f00000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h000000f000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h00000f0000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h0000f00000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h000f000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h00f0000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'h0f00000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000003
byteen'hf000000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h000000000000000f
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h00000000000000f0
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h0000000000000f00
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h000000000000f000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h00000000000f0000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h0000000000f00000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h000000000f000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h00000000f0000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h0000000f00000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h000000f000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h00000f0000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h0000f00000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h000f000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h00f0000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'h0f00000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000004
byteen'hf000000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h000000000000000f
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h00000000000000f0
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h0000000000000f00
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h000000000000f000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h00000000000f0000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h0000000000f00000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h000000000f000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h00000000f0000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h0000000f00000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h000000f000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h00000f0000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h0000f00000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h000f000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h00f0000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'h0f00000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000005
byteen'hf000000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h000000000000000f
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h00000000000000f0
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h0000000000000f00
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h000000000000f000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h00000000000f0000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h0000000000f00000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h000000000f000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h00000000f0000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h0000000f00000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h000000f000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h00000f0000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h0000f00000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h000f000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h00f0000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'h0f00000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000006
byteen'hf000000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h000000000000000f
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h00000000000000f0
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h0000000000000f00
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h000000000000f000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h00000000000f0000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h0000000000f00000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h000000000f000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h00000000f0000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h0000000f00000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h000000f000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h00000f0000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h0000f00000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h000f000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h00f0000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'h0f00000000000000
writeenTrue
data'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
addr'h000007
byteen'hf000000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h000000000000000f
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h00000000000000f0
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h0000000000000f00
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h000000000000f000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h00000000000f0000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h0000000000f00000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h000000000f000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h00000000f0000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h0000000f00000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h000000f000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h00000f0000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h0000f00000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h000f000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h00f0000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'h0f00000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000008
byteen'hf000000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h000000000000000f
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h00000000000000f0
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h0000000000000f00
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h000000000000f000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h00000000000f0000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h0000000000f00000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h000000000f000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h00000000f0000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h0000000f00000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h000000f000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h00000f0000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h0000f00000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h000f000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h00f0000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'h0f00000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h000009
byteen'hf000000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h000000000000000f
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h00000000000000f0
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h0000000000000f00
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h000000000000f000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h00000000000f0000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h0000000000f00000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h000000000f000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h00000000f0000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h0000000f00000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h000000f000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h00000f0000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h0000f00000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h000f000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h00f0000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'h0f00000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000a
byteen'hf000000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h000000000000000f
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h00000000000000f0
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h0000000000000f00
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h000000000000f000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h00000000000f0000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h0000000000f00000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h000000000f000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h00000000f0000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h0000000f00000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h000000f000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h00000f0000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h0000f00000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h000f000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h00f0000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'h0f00000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000b
byteen'hf000000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h000000000000000f
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h00000000000000f0
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h0000000000000f00
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h000000000000f000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h00000000000f0000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h0000000000f00000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h000000000f000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h00000000f0000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h0000000f00000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h000000f000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h00000f0000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h0000f00000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h000f000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h00f0000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'h0f00000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000c
byteen'hf000000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h000000000000000f
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h00000000000000f0
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h0000000000000f00
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h000000000000f000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h00000000000f0000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h0000000000f00000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h000000000f000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h00000000f0000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h0000000f00000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h000000f000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h00000f0000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h0000f00000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h000f000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h00f0000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'h0f00000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000d
byteen'hf000000000000000
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000e
byteen'h000000000000000f
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000e
byteen'h00000000000000f0
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000e
byteen'h0000000000000f00
writeenTrue
data'h00000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013
addr'h00000e
byteen'h000000000000f000
writeenTrue
data'h00000e1300000e1300000e1300000e1300000e1300000e1300000e1300000e1300000e1300000e1300000e1300000e1300000e1300000e1300000e1300000e13
addr'h00000e
byteen'h00000000000f0000
writeenTrue
data'h0040006f0040006f0040006f0040006f0040006f0040006f0040006f0040006f0040006f0040006f0040006f0040006f0040006f0040006f0040006f0040006f
addr'h00000e
byteen'h0000000000f00000
writeenTrue
data'hc0002573c0002573c0002573c0002573c0002573c0002573c0002573c0002573c0002573c0002573c0002573c0002573c0002573c0002573c0002573c0002573
addr'h00000e
byteen'h000000000f000000
writeenTrue
data'hc02025f3c02025f3c02025f3c02025f3c02025f3c02025f3c02025f3c02025f3c02025f3c02025f3c02025f3c02025f3c02025f3c02025f3c02025f3c02025f3
addr'h00000e
byteen'h00000000f0000000
writeenTrue
data'h01051613010516130105161301051613010516130105161301051613010516130105161301051613010516130105161301051613010516130105161301051613
addr'h00000e
byteen'h0000000f00000000
writeenTrue
data'h01065613010656130106561301065613010656130106561301065613010656130106561301065613010656130106561301065613010656130106561301065613
addr'h00000e
byteen'h000000f000000000
writeenTrue
data'h000206b7000206b7000206b7000206b7000206b7000206b7000206b7000206b7000206b7000206b7000206b7000206b7000206b7000206b7000206b7000206b7
addr'h00000e
byteen'h00000f0000000000
writeenTrue
data'h00d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b3
addr'h00000e
byteen'h0000f00000000000
writeenTrue
data'h78069073780690737806907378069073780690737806907378069073780690737806907378069073780690737806907378069073780690737806907378069073
addr'h00000e
byteen'h000f000000000000
writeenTrue
data'h01055613010556130105561301055613010556130105561301055613010556130105561301055613010556130105561301055613010556130105561301055613
addr'h00000e
byteen'h00f0000000000000
writeenTrue
data'h000306b7000306b7000306b7000306b7000306b7000306b7000306b7000306b7000306b7000306b7000306b7000306b7000306b7000306b7000306b7000306b7
addr'h00000e
byteen'h0f00000000000000
writeenTrue
data'h00d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b300d666b3
addr'h00000e
byteen'hf000000000000000
writeenTrue
data'h78069073780690737806907378069073780690737806907378069073780690737806907378069073780690737806907378069073780690737806907378069073
addr'h00000f
byteen'h000000000000000f
writeenTrue
data'h00010637000106370001063700010637000106370001063700010637000106370001063700010637000106370001063700010637000106370001063700010637
addr'h00000f
byteen'h00000000000000f0
writeenTrue
data'h00a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a60613
addr'h00000f
byteen'h0000000000000f00
writeenTrue
data'h78061073780610737806107378061073780610737806107378061073780610737806107378061073780610737806107378061073780610737806107378061073
addr'h00000f
byteen'h000000000000f000
writeenTrue
data'h01059613010596130105961301059613010596130105961301059613010596130105961301059613010596130105961301059613010596130105961301059613
addr'h00000f
byteen'h00000000000f0000
writeenTrue
data'h01065613010656130106561301065613010656130106561301065613010656130106561301065613010656130106561301065613010656130106561301065613
addr'h00000f
byteen'h0000000000f00000
writeenTrue
data'h000201b7000201b7000201b7000201b7000201b7000201b7000201b7000201b7000201b7000201b7000201b7000201b7000201b7000201b7000201b7000201b7
addr'h00000f
byteen'h000000000f000000
writeenTrue
data'h003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3
addr'h00000f
byteen'h00000000f0000000
writeenTrue
data'h78019073780190737801907378019073780190737801907378019073780190737801907378019073780190737801907378019073780190737801907378019073
addr'h00000f
byteen'h0000000f00000000
writeenTrue
data'h0105d6130105d6130105d6130105d6130105d6130105d6130105d6130105d6130105d6130105d6130105d6130105d6130105d6130105d6130105d6130105d613
addr'h00000f
byteen'h000000f000000000
writeenTrue
data'h000301b7000301b7000301b7000301b7000301b7000301b7000301b7000301b7000301b7000301b7000301b7000301b7000301b7000301b7000301b7000301b7
addr'h00000f
byteen'h00000f0000000000
writeenTrue
data'h003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3003661b3
addr'h00000f
byteen'h0000f00000000000
writeenTrue
data'h78019073780190737801907378019073780190737801907378019073780190737801907378019073780190737801907378019073780190737801907378019073
addr'h00000f
byteen'h000f000000000000
writeenTrue
data'h00010637000106370001063700010637000106370001063700010637000106370001063700010637000106370001063700010637000106370001063700010637
addr'h00000f
byteen'h00f0000000000000
writeenTrue
data'h00a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a6061300a60613
addr'h00000f
byteen'h0f00000000000000
writeenTrue
data'h78061073780610737806107378061073780610737806107378061073780610737806107378061073780610737806107378061073780610737806107378061073
addr'h00000f
byteen'hf000000000000000
writeenTrue
data'h780e1073780e1073780e1073780e1073780e1073780e1073780e1073780e1073780e1073780e1073780e1073780e1073780e1073780e1073780e1073780e1073
addr'h000010
byteen'h000000000000000f
writeenTrue
data'h0000006f0000006f0000006f0000006f0000006f0000006f0000006f0000006f0000006f0000006f0000006f0000006f0000006f0000006f0000006f0000006f
addr'h000010
byteen'h00000000000000f0
writeenTrue
[init_xsim:61]
[init_xsim:61]
[init_xsim:61]
Processor startedDone memory initialization
Received software req to start pc

Start cpu
req is happening
miss at       512
IF is happening PC       512

Cycle          0 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0

Cycle          1 ----------------------------------------------------

Cycle          2 ----------------------------------------------------

Cycle          3 ----------------------------------------------------

Cycle          4 ----------------------------------------------------

Cycle          5 ----------------------------------------------------

Cycle          6 ----------------------------------------------------

Cycle          7 ----------------------------------------------------

Cycle          8 ----------------------------------------------------

Cycle          9 ----------------------------------------------------

Cycle         10 ----------------------------------------------------

Cycle         11 ----------------------------------------------------

Cycle         12 ----------------------------------------------------

Cycle         13 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle         14 ----------------------------------------------------
decoding is starting at pc:       512
memory responds with insturction at pc:       512
decode is happening pc:       512
execute epochs match at decode pc:       512

Cycle         15 ----------------------------------------------------
register fetch at pc:       512
execute epochs match at pc:       512
instruction is not poisoned. pc is:       512
instruction is not stalled at pc:       512
req is happening
miss at       516
IF is happening PC       516

Cycle         16 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       512
execute epochs match at pc:       512
instruction is not poisoned at pc:       512

Cycle         17 ----------------------------------------------------
entering mem at pc:       512
instruction is fine at pc:       512
exitting mem stage at pc:       512

Cycle         18 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       520
writeback is exiting

Cycle         19 ----------------------------------------------------

Cycle         20 ----------------------------------------------------

Cycle         21 ----------------------------------------------------

Cycle         22 ----------------------------------------------------

Cycle         23 ----------------------------------------------------

Cycle         24 ----------------------------------------------------

Cycle         25 ----------------------------------------------------

Cycle         26 ----------------------------------------------------

Cycle         27 ----------------------------------------------------

Cycle         28 ----------------------------------------------------

Cycle         29 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle         30 ----------------------------------------------------
decoding is starting at pc:       516
memory responds with insturction at pc:       516
decode is happening pc:       516
execute epochs match at decode pc:       516

Cycle         31 ----------------------------------------------------
register fetch at pc:       516
execute epochs match at pc:       516
instruction is not poisoned. pc is:       516
instruction is not stalled at pc:       516
req is happening
miss at       520
IF is happening PC       520

Cycle         32 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       516
execute epochs match at pc:       516
instruction is not poisoned at pc:       516

Cycle         33 ----------------------------------------------------
entering mem at pc:       516
instruction is fine at pc:       516
exitting mem stage at pc:       516

Cycle         34 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       524
writeback is exiting

Cycle         35 ----------------------------------------------------

Cycle         36 ----------------------------------------------------

Cycle         37 ----------------------------------------------------

Cycle         38 ----------------------------------------------------

Cycle         39 ----------------------------------------------------

Cycle         40 ----------------------------------------------------

Cycle         41 ----------------------------------------------------

Cycle         42 ----------------------------------------------------

Cycle         43 ----------------------------------------------------

Cycle         44 ----------------------------------------------------

Cycle         45 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle         46 ----------------------------------------------------
decoding is starting at pc:       520
memory responds with insturction at pc:       520
decode is happening pc:       520
execute epochs match at decode pc:       520

Cycle         47 ----------------------------------------------------
register fetch at pc:       520
execute epochs match at pc:       520
instruction is not poisoned. pc is:       520
instruction is not stalled at pc:       520
req is happening
miss at       524
IF is happening PC       524

Cycle         48 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       520
execute epochs match at pc:       520
instruction is not poisoned at pc:       520

Cycle         49 ----------------------------------------------------
entering mem at pc:       520
instruction is fine at pc:       520
exitting mem stage at pc:       520

Cycle         50 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       528
writeback is exiting

Cycle         51 ----------------------------------------------------

Cycle         52 ----------------------------------------------------

Cycle         53 ----------------------------------------------------

Cycle         54 ----------------------------------------------------

Cycle         55 ----------------------------------------------------

Cycle         56 ----------------------------------------------------

Cycle         57 ----------------------------------------------------

Cycle         58 ----------------------------------------------------

Cycle         59 ----------------------------------------------------

Cycle         60 ----------------------------------------------------

Cycle         61 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle         62 ----------------------------------------------------
decoding is starting at pc:       524
memory responds with insturction at pc:       524
decode is happening pc:       524
execute epochs match at decode pc:       524

Cycle         63 ----------------------------------------------------
register fetch at pc:       524
execute epochs match at pc:       524
instruction is not poisoned. pc is:       524
instruction is not stalled at pc:       524
req is happening
miss at       528
IF is happening PC       528

Cycle         64 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       524
execute epochs match at pc:       524
instruction is not poisoned at pc:       524

Cycle         65 ----------------------------------------------------
entering mem at pc:       524
instruction is fine at pc:       524
exitting mem stage at pc:       524

Cycle         66 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       532
writeback is exiting

Cycle         67 ----------------------------------------------------

Cycle         68 ----------------------------------------------------

Cycle         69 ----------------------------------------------------

Cycle         70 ----------------------------------------------------

Cycle         71 ----------------------------------------------------

Cycle         72 ----------------------------------------------------

Cycle         73 ----------------------------------------------------

Cycle         74 ----------------------------------------------------

Cycle         75 ----------------------------------------------------

Cycle         76 ----------------------------------------------------

Cycle         77 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle         78 ----------------------------------------------------
decoding is starting at pc:       528
memory responds with insturction at pc:       528
decode is happening pc:       528
execute epochs match at decode pc:       528

Cycle         79 ----------------------------------------------------
register fetch at pc:       528
execute epochs match at pc:       528
instruction is not poisoned. pc is:       528
instruction is not stalled at pc:       528
req is happening
miss at       532
IF is happening PC       532

Cycle         80 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       528
execute epochs match at pc:       528
instruction is not poisoned at pc:       528

Cycle         81 ----------------------------------------------------
entering mem at pc:       528
instruction is fine at pc:       528
exitting mem stage at pc:       528

Cycle         82 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       536
writeback is exiting

Cycle         83 ----------------------------------------------------

Cycle         84 ----------------------------------------------------

Cycle         85 ----------------------------------------------------

Cycle         86 ----------------------------------------------------

Cycle         87 ----------------------------------------------------

Cycle         88 ----------------------------------------------------

Cycle         89 ----------------------------------------------------

Cycle         90 ----------------------------------------------------

Cycle         91 ----------------------------------------------------

Cycle         92 ----------------------------------------------------

Cycle         93 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle         94 ----------------------------------------------------
decoding is starting at pc:       532
memory responds with insturction at pc:       532
decode is happening pc:       532
execute epochs match at decode pc:       532

Cycle         95 ----------------------------------------------------
register fetch at pc:       532
execute epochs match at pc:       532
instruction is not poisoned. pc is:       532
instruction is not stalled at pc:       532
req is happening
miss at       536
IF is happening PC       536

Cycle         96 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       532
execute epochs match at pc:       532
instruction is not poisoned at pc:       532

Cycle         97 ----------------------------------------------------
entering mem at pc:       532
instruction is fine at pc:       532
exitting mem stage at pc:       532

Cycle         98 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       540
writeback is exiting

Cycle         99 ----------------------------------------------------

Cycle        100 ----------------------------------------------------

Cycle        101 ----------------------------------------------------

Cycle        102 ----------------------------------------------------

Cycle        103 ----------------------------------------------------

Cycle        104 ----------------------------------------------------

Cycle        105 ----------------------------------------------------

Cycle        106 ----------------------------------------------------

Cycle        107 ----------------------------------------------------

Cycle        108 ----------------------------------------------------

Cycle        109 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        110 ----------------------------------------------------
decoding is starting at pc:       536
memory responds with insturction at pc:       536
decode is happening pc:       536
execute epochs match at decode pc:       536

Cycle        111 ----------------------------------------------------
register fetch at pc:       536
execute epochs match at pc:       536
instruction is not poisoned. pc is:       536
instruction is not stalled at pc:       536
req is happening
miss at       540
IF is happening PC       540

Cycle        112 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       536
execute epochs match at pc:       536
instruction is not poisoned at pc:       536

Cycle        113 ----------------------------------------------------
entering mem at pc:       536
instruction is fine at pc:       536
exitting mem stage at pc:       536

Cycle        114 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       544
writeback is exiting

Cycle        115 ----------------------------------------------------

Cycle        116 ----------------------------------------------------

Cycle        117 ----------------------------------------------------

Cycle        118 ----------------------------------------------------

Cycle        119 ----------------------------------------------------

Cycle        120 ----------------------------------------------------

Cycle        121 ----------------------------------------------------

Cycle        122 ----------------------------------------------------

Cycle        123 ----------------------------------------------------

Cycle        124 ----------------------------------------------------

Cycle        125 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        126 ----------------------------------------------------
decoding is starting at pc:       540
memory responds with insturction at pc:       540
decode is happening pc:       540
execute epochs match at decode pc:       540

Cycle        127 ----------------------------------------------------
register fetch at pc:       540
execute epochs match at pc:       540
instruction is not poisoned. pc is:       540
instruction is not stalled at pc:       540
req is happening
miss at       544
IF is happening PC       544

Cycle        128 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       540
execute epochs match at pc:       540
instruction is not poisoned at pc:       540

Cycle        129 ----------------------------------------------------
entering mem at pc:       540
instruction is fine at pc:       540
exitting mem stage at pc:       540

Cycle        130 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       548
writeback is exiting

Cycle        131 ----------------------------------------------------

Cycle        132 ----------------------------------------------------

Cycle        133 ----------------------------------------------------

Cycle        134 ----------------------------------------------------

Cycle        135 ----------------------------------------------------

Cycle        136 ----------------------------------------------------

Cycle        137 ----------------------------------------------------

Cycle        138 ----------------------------------------------------

Cycle        139 ----------------------------------------------------

Cycle        140 ----------------------------------------------------

Cycle        141 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        142 ----------------------------------------------------
decoding is starting at pc:       544
memory responds with insturction at pc:       544
decode is happening pc:       544
execute epochs match at decode pc:       544

Cycle        143 ----------------------------------------------------
register fetch at pc:       544
execute epochs match at pc:       544
instruction is not poisoned. pc is:       544
instruction is not stalled at pc:       544
req is happening
miss at       548
IF is happening PC       548

Cycle        144 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       544
execute epochs match at pc:       544
instruction is not poisoned at pc:       544

Cycle        145 ----------------------------------------------------
entering mem at pc:       544
instruction is fine at pc:       544
exitting mem stage at pc:       544

Cycle        146 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       552
writeback is exiting

Cycle        147 ----------------------------------------------------

Cycle        148 ----------------------------------------------------

Cycle        149 ----------------------------------------------------

Cycle        150 ----------------------------------------------------

Cycle        151 ----------------------------------------------------

Cycle        152 ----------------------------------------------------

Cycle        153 ----------------------------------------------------

Cycle        154 ----------------------------------------------------

Cycle        155 ----------------------------------------------------

Cycle        156 ----------------------------------------------------

Cycle        157 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        158 ----------------------------------------------------
decoding is starting at pc:       548
memory responds with insturction at pc:       548
decode is happening pc:       548
execute epochs match at decode pc:       548

Cycle        159 ----------------------------------------------------
register fetch at pc:       548
execute epochs match at pc:       548
instruction is not poisoned. pc is:       548
instruction is not stalled at pc:       548
req is happening
miss at       552
IF is happening PC       552

Cycle        160 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       548
execute epochs match at pc:       548
instruction is not poisoned at pc:       548

Cycle        161 ----------------------------------------------------
entering mem at pc:       548
instruction is fine at pc:       548
exitting mem stage at pc:       548

Cycle        162 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       556
writeback is exiting

Cycle        163 ----------------------------------------------------

Cycle        164 ----------------------------------------------------

Cycle        165 ----------------------------------------------------

Cycle        166 ----------------------------------------------------

Cycle        167 ----------------------------------------------------

Cycle        168 ----------------------------------------------------

Cycle        169 ----------------------------------------------------

Cycle        170 ----------------------------------------------------

Cycle        171 ----------------------------------------------------

Cycle        172 ----------------------------------------------------

Cycle        173 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        174 ----------------------------------------------------
decoding is starting at pc:       552
memory responds with insturction at pc:       552
decode is happening pc:       552
execute epochs match at decode pc:       552

Cycle        175 ----------------------------------------------------
register fetch at pc:       552
execute epochs match at pc:       552
instruction is not poisoned. pc is:       552
instruction is not stalled at pc:       552
req is happening
miss at       556
IF is happening PC       556

Cycle        176 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       552
execute epochs match at pc:       552
instruction is not poisoned at pc:       552

Cycle        177 ----------------------------------------------------
entering mem at pc:       552
instruction is fine at pc:       552
exitting mem stage at pc:       552

Cycle        178 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       560
writeback is exiting

Cycle        179 ----------------------------------------------------

Cycle        180 ----------------------------------------------------

Cycle        181 ----------------------------------------------------

Cycle        182 ----------------------------------------------------

Cycle        183 ----------------------------------------------------

Cycle        184 ----------------------------------------------------

Cycle        185 ----------------------------------------------------

Cycle        186 ----------------------------------------------------

Cycle        187 ----------------------------------------------------

Cycle        188 ----------------------------------------------------

Cycle        189 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        190 ----------------------------------------------------
decoding is starting at pc:       556
memory responds with insturction at pc:       556
decode is happening pc:       556
execute epochs match at decode pc:       556

Cycle        191 ----------------------------------------------------
register fetch at pc:       556
execute epochs match at pc:       556
instruction is not poisoned. pc is:       556
instruction is not stalled at pc:       556
req is happening
miss at       560
IF is happening PC       560

Cycle        192 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       556
execute epochs match at pc:       556
instruction is not poisoned at pc:       556

Cycle        193 ----------------------------------------------------
entering mem at pc:       556
instruction is fine at pc:       556
exitting mem stage at pc:       556

Cycle        194 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       564
writeback is exiting

Cycle        195 ----------------------------------------------------

Cycle        196 ----------------------------------------------------

Cycle        197 ----------------------------------------------------

Cycle        198 ----------------------------------------------------

Cycle        199 ----------------------------------------------------

Cycle        200 ----------------------------------------------------

Cycle        201 ----------------------------------------------------

Cycle        202 ----------------------------------------------------

Cycle        203 ----------------------------------------------------

Cycle        204 ----------------------------------------------------

Cycle        205 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        206 ----------------------------------------------------
decoding is starting at pc:       560
memory responds with insturction at pc:       560
decode is happening pc:       560
execute epochs match at decode pc:       560

Cycle        207 ----------------------------------------------------
register fetch at pc:       560
execute epochs match at pc:       560
instruction is not poisoned. pc is:       560
instruction is not stalled at pc:       560
req is happening
miss at       564
IF is happening PC       564

Cycle        208 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       560
execute epochs match at pc:       560
instruction is not poisoned at pc:       560

Cycle        209 ----------------------------------------------------
entering mem at pc:       560
instruction is fine at pc:       560
exitting mem stage at pc:       560

Cycle        210 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       568
writeback is exiting

Cycle        211 ----------------------------------------------------

Cycle        212 ----------------------------------------------------

Cycle        213 ----------------------------------------------------

Cycle        214 ----------------------------------------------------

Cycle        215 ----------------------------------------------------

Cycle        216 ----------------------------------------------------

Cycle        217 ----------------------------------------------------

Cycle        218 ----------------------------------------------------

Cycle        219 ----------------------------------------------------

Cycle        220 ----------------------------------------------------

Cycle        221 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        222 ----------------------------------------------------
decoding is starting at pc:       564
memory responds with insturction at pc:       564
decode is happening pc:       564
execute epochs match at decode pc:       564

Cycle        223 ----------------------------------------------------
register fetch at pc:       564
execute epochs match at pc:       564
instruction is not poisoned. pc is:       564
instruction is not stalled at pc:       564
req is happening
miss at       568
IF is happening PC       568

Cycle        224 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       564
execute epochs match at pc:       564
instruction is not poisoned at pc:       564

Cycle        225 ----------------------------------------------------
entering mem at pc:       564
instruction is fine at pc:       564
exitting mem stage at pc:       564

Cycle        226 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       572
writeback is exiting

Cycle        227 ----------------------------------------------------

Cycle        228 ----------------------------------------------------

Cycle        229 ----------------------------------------------------

Cycle        230 ----------------------------------------------------

Cycle        231 ----------------------------------------------------

Cycle        232 ----------------------------------------------------

Cycle        233 ----------------------------------------------------

Cycle        234 ----------------------------------------------------

Cycle        235 ----------------------------------------------------

Cycle        236 ----------------------------------------------------

Cycle        237 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        238 ----------------------------------------------------
decoding is starting at pc:       568
memory responds with insturction at pc:       568
decode is happening pc:       568
execute epochs match at decode pc:       568

Cycle        239 ----------------------------------------------------
register fetch at pc:       568
execute epochs match at pc:       568
instruction is not poisoned. pc is:       568
instruction is not stalled at pc:       568
req is happening
miss at       572
IF is happening PC       572

Cycle        240 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x200, ddr3Req.address = 0x8, ddr3Req.byteen = 0x0
execute stage is firing at pc:       568
execute epochs match at pc:       568
instruction is not poisoned at pc:       568

Cycle        241 ----------------------------------------------------
entering mem at pc:       568
instruction is fine at pc:       568
exitting mem stage at pc:       568

Cycle        242 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       576
writeback is exiting

Cycle        243 ----------------------------------------------------

Cycle        244 ----------------------------------------------------

Cycle        245 ----------------------------------------------------

Cycle        246 ----------------------------------------------------

Cycle        247 ----------------------------------------------------

Cycle        248 ----------------------------------------------------

Cycle        249 ----------------------------------------------------

Cycle        250 ----------------------------------------------------

Cycle        251 ----------------------------------------------------

Cycle        252 ----------------------------------------------------

Cycle        253 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        254 ----------------------------------------------------
decoding is starting at pc:       572
memory responds with insturction at pc:       572
decode is happening pc:       572
execute epochs match at decode pc:       572

Cycle        255 ----------------------------------------------------
register fetch at pc:       572
execute epochs match at pc:       572
instruction is not poisoned. pc is:       572
instruction is not stalled at pc:       572
req is happening
miss at       576
IF is happening PC       576

Cycle        256 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       572
execute epochs match at pc:       572
instruction is not poisoned at pc:       572

Cycle        257 ----------------------------------------------------
entering mem at pc:       572
instruction is fine at pc:       572
exitting mem stage at pc:       572

Cycle        258 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       580
writeback is exiting

Cycle        259 ----------------------------------------------------

Cycle        260 ----------------------------------------------------

Cycle        261 ----------------------------------------------------

Cycle        262 ----------------------------------------------------

Cycle        263 ----------------------------------------------------

Cycle        264 ----------------------------------------------------

Cycle        265 ----------------------------------------------------

Cycle        266 ----------------------------------------------------

Cycle        267 ----------------------------------------------------

Cycle        268 ----------------------------------------------------

Cycle        269 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        270 ----------------------------------------------------
decoding is starting at pc:       576
memory responds with insturction at pc:       576
decode is happening pc:       576
execute epochs match at decode pc:       576

Cycle        271 ----------------------------------------------------
register fetch at pc:       576
execute epochs match at pc:       576
instruction is not poisoned. pc is:       576
instruction is not stalled at pc:       576
req is happening
miss at       580
IF is happening PC       580

Cycle        272 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       576
execute epochs match at pc:       576
instruction is not poisoned at pc:       576

Cycle        273 ----------------------------------------------------
entering mem at pc:       576
instruction is fine at pc:       576
exitting mem stage at pc:       576

Cycle        274 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       584
writeback is exiting

Cycle        275 ----------------------------------------------------

Cycle        276 ----------------------------------------------------

Cycle        277 ----------------------------------------------------

Cycle        278 ----------------------------------------------------

Cycle        279 ----------------------------------------------------

Cycle        280 ----------------------------------------------------

Cycle        281 ----------------------------------------------------

Cycle        282 ----------------------------------------------------

Cycle        283 ----------------------------------------------------

Cycle        284 ----------------------------------------------------

Cycle        285 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        286 ----------------------------------------------------
decoding is starting at pc:       580
memory responds with insturction at pc:       580
decode is happening pc:       580
execute epochs match at decode pc:       580

Cycle        287 ----------------------------------------------------
register fetch at pc:       580
execute epochs match at pc:       580
instruction is not poisoned. pc is:       580
instruction is not stalled at pc:       580
req is happening
miss at       584
IF is happening PC       584

Cycle        288 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       580
execute epochs match at pc:       580
instruction is not poisoned at pc:       580

Cycle        289 ----------------------------------------------------
entering mem at pc:       580
instruction is fine at pc:       580
exitting mem stage at pc:       580

Cycle        290 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       588
writeback is exiting

Cycle        291 ----------------------------------------------------

Cycle        292 ----------------------------------------------------

Cycle        293 ----------------------------------------------------

Cycle        294 ----------------------------------------------------

Cycle        295 ----------------------------------------------------

Cycle        296 ----------------------------------------------------

Cycle        297 ----------------------------------------------------

Cycle        298 ----------------------------------------------------

Cycle        299 ----------------------------------------------------

Cycle        300 ----------------------------------------------------

Cycle        301 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        302 ----------------------------------------------------
decoding is starting at pc:       584
memory responds with insturction at pc:       584
decode is happening pc:       584
execute epochs match at decode pc:       584

Cycle        303 ----------------------------------------------------
register fetch at pc:       584
execute epochs match at pc:       584
instruction is not poisoned. pc is:       584
instruction is not stalled at pc:       584
req is happening
miss at       588
IF is happening PC       588

Cycle        304 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       584
execute epochs match at pc:       584
instruction is not poisoned at pc:       584

Cycle        305 ----------------------------------------------------
entering mem at pc:       584
instruction is fine at pc:       584
exitting mem stage at pc:       584

Cycle        306 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       592
writeback is exiting

Cycle        307 ----------------------------------------------------

Cycle        308 ----------------------------------------------------

Cycle        309 ----------------------------------------------------

Cycle        310 ----------------------------------------------------

Cycle        311 ----------------------------------------------------

Cycle        312 ----------------------------------------------------

Cycle        313 ----------------------------------------------------

Cycle        314 ----------------------------------------------------

Cycle        315 ----------------------------------------------------

Cycle        316 ----------------------------------------------------

Cycle        317 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        318 ----------------------------------------------------
decoding is starting at pc:       588
memory responds with insturction at pc:       588
decode is happening pc:       588
execute epochs match at decode pc:       588

Cycle        319 ----------------------------------------------------
register fetch at pc:       588
execute epochs match at pc:       588
instruction is not poisoned. pc is:       588
instruction is not stalled at pc:       588
req is happening
miss at       592
IF is happening PC       592

Cycle        320 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       588
execute epochs match at pc:       588
instruction is not poisoned at pc:       588

Cycle        321 ----------------------------------------------------
entering mem at pc:       588
instruction is fine at pc:       588
exitting mem stage at pc:       588

Cycle        322 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       596
writeback is exiting

Cycle        323 ----------------------------------------------------

Cycle        324 ----------------------------------------------------

Cycle        325 ----------------------------------------------------

Cycle        326 ----------------------------------------------------

Cycle        327 ----------------------------------------------------

Cycle        328 ----------------------------------------------------

Cycle        329 ----------------------------------------------------

Cycle        330 ----------------------------------------------------

Cycle        331 ----------------------------------------------------

Cycle        332 ----------------------------------------------------

Cycle        333 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        334 ----------------------------------------------------
decoding is starting at pc:       592
memory responds with insturction at pc:       592
decode is happening pc:       592
execute epochs match at decode pc:       592

Cycle        335 ----------------------------------------------------
register fetch at pc:       592
execute epochs match at pc:       592
instruction is not poisoned. pc is:       592
instruction is not stalled at pc:       592
req is happening
miss at       596
IF is happening PC       596

Cycle        336 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       592
execute epochs match at pc:       592
instruction is not poisoned at pc:       592

Cycle        337 ----------------------------------------------------
entering mem at pc:       592
instruction is fine at pc:       592
exitting mem stage at pc:       592

Cycle        338 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       600
writeback is exiting

Cycle        339 ----------------------------------------------------

Cycle        340 ----------------------------------------------------

Cycle        341 ----------------------------------------------------

Cycle        342 ----------------------------------------------------

Cycle        343 ----------------------------------------------------

Cycle        344 ----------------------------------------------------

Cycle        345 ----------------------------------------------------

Cycle        346 ----------------------------------------------------

Cycle        347 ----------------------------------------------------

Cycle        348 ----------------------------------------------------

Cycle        349 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        350 ----------------------------------------------------
decoding is starting at pc:       596
memory responds with insturction at pc:       596
decode is happening pc:       596
execute epochs match at decode pc:       596

Cycle        351 ----------------------------------------------------
register fetch at pc:       596
execute epochs match at pc:       596
instruction is not poisoned. pc is:       596
instruction is not stalled at pc:       596
req is happening
miss at       600
IF is happening PC       600

Cycle        352 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       596
execute epochs match at pc:       596
instruction is not poisoned at pc:       596

Cycle        353 ----------------------------------------------------
entering mem at pc:       596
instruction is fine at pc:       596
exitting mem stage at pc:       596

Cycle        354 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       604
writeback is exiting

Cycle        355 ----------------------------------------------------

Cycle        356 ----------------------------------------------------

Cycle        357 ----------------------------------------------------

Cycle        358 ----------------------------------------------------

Cycle        359 ----------------------------------------------------

Cycle        360 ----------------------------------------------------

Cycle        361 ----------------------------------------------------

Cycle        362 ----------------------------------------------------

Cycle        363 ----------------------------------------------------

Cycle        364 ----------------------------------------------------

Cycle        365 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        366 ----------------------------------------------------
decoding is starting at pc:       600
memory responds with insturction at pc:       600
decode is happening pc:       600
execute epochs match at decode pc:       600

Cycle        367 ----------------------------------------------------
register fetch at pc:       600
execute epochs match at pc:       600
instruction is not poisoned. pc is:       600
instruction is not stalled at pc:       600
req is happening
miss at       604
IF is happening PC       604

Cycle        368 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       600
execute epochs match at pc:       600
instruction is not poisoned at pc:       600

Cycle        369 ----------------------------------------------------
entering mem at pc:       600
instruction is fine at pc:       600
exitting mem stage at pc:       600

Cycle        370 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       608
writeback is exiting

Cycle        371 ----------------------------------------------------

Cycle        372 ----------------------------------------------------

Cycle        373 ----------------------------------------------------

Cycle        374 ----------------------------------------------------

Cycle        375 ----------------------------------------------------

Cycle        376 ----------------------------------------------------

Cycle        377 ----------------------------------------------------

Cycle        378 ----------------------------------------------------

Cycle        379 ----------------------------------------------------

Cycle        380 ----------------------------------------------------

Cycle        381 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        382 ----------------------------------------------------
decoding is starting at pc:       604
memory responds with insturction at pc:       604
decode is happening pc:       604
execute epochs match at decode pc:       604

Cycle        383 ----------------------------------------------------
register fetch at pc:       604
execute epochs match at pc:       604
instruction is not poisoned. pc is:       604
instruction is not stalled at pc:       604
req is happening
miss at       608
IF is happening PC       608

Cycle        384 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       604
execute epochs match at pc:       604
instruction is not poisoned at pc:       604

Cycle        385 ----------------------------------------------------
entering mem at pc:       604
instruction is fine at pc:       604
exitting mem stage at pc:       604

Cycle        386 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       612
writeback is exiting

Cycle        387 ----------------------------------------------------

Cycle        388 ----------------------------------------------------

Cycle        389 ----------------------------------------------------

Cycle        390 ----------------------------------------------------

Cycle        391 ----------------------------------------------------

Cycle        392 ----------------------------------------------------

Cycle        393 ----------------------------------------------------

Cycle        394 ----------------------------------------------------

Cycle        395 ----------------------------------------------------

Cycle        396 ----------------------------------------------------

Cycle        397 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        398 ----------------------------------------------------
decoding is starting at pc:       608
memory responds with insturction at pc:       608
decode is happening pc:       608
execute epochs match at decode pc:       608

Cycle        399 ----------------------------------------------------
register fetch at pc:       608
execute epochs match at pc:       608
instruction is not poisoned. pc is:       608
instruction is not stalled at pc:       608
req is happening
miss at       612
IF is happening PC       612

Cycle        400 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       608
execute epochs match at pc:       608
instruction is not poisoned at pc:       608

Cycle        401 ----------------------------------------------------
entering mem at pc:       608
instruction is fine at pc:       608
exitting mem stage at pc:       608

Cycle        402 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       616
writeback is exiting

Cycle        403 ----------------------------------------------------

Cycle        404 ----------------------------------------------------

Cycle        405 ----------------------------------------------------

Cycle        406 ----------------------------------------------------

Cycle        407 ----------------------------------------------------

Cycle        408 ----------------------------------------------------

Cycle        409 ----------------------------------------------------

Cycle        410 ----------------------------------------------------

Cycle        411 ----------------------------------------------------

Cycle        412 ----------------------------------------------------

Cycle        413 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        414 ----------------------------------------------------
decoding is starting at pc:       612
memory responds with insturction at pc:       612
decode is happening pc:       612
execute epochs match at decode pc:       612

Cycle        415 ----------------------------------------------------
register fetch at pc:       612
execute epochs match at pc:       612
instruction is not poisoned. pc is:       612
instruction is not stalled at pc:       612
req is happening
miss at       616
IF is happening PC       616

Cycle        416 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       612
execute epochs match at pc:       612
instruction is not poisoned at pc:       612

Cycle        417 ----------------------------------------------------
entering mem at pc:       612
instruction is fine at pc:       612
exitting mem stage at pc:       612

Cycle        418 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       620
writeback is exiting

Cycle        419 ----------------------------------------------------

Cycle        420 ----------------------------------------------------

Cycle        421 ----------------------------------------------------

Cycle        422 ----------------------------------------------------

Cycle        423 ----------------------------------------------------

Cycle        424 ----------------------------------------------------

Cycle        425 ----------------------------------------------------

Cycle        426 ----------------------------------------------------

Cycle        427 ----------------------------------------------------

Cycle        428 ----------------------------------------------------

Cycle        429 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        430 ----------------------------------------------------
decoding is starting at pc:       616
memory responds with insturction at pc:       616
decode is happening pc:       616
execute epochs match at decode pc:       616

Cycle        431 ----------------------------------------------------
register fetch at pc:       616
execute epochs match at pc:       616
instruction is not poisoned. pc is:       616
instruction is not stalled at pc:       616
req is happening
miss at       620
IF is happening PC       620

Cycle        432 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       616
execute epochs match at pc:       616
instruction is not poisoned at pc:       616

Cycle        433 ----------------------------------------------------
entering mem at pc:       616
instruction is fine at pc:       616
exitting mem stage at pc:       616

Cycle        434 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       624
writeback is exiting

Cycle        435 ----------------------------------------------------

Cycle        436 ----------------------------------------------------

Cycle        437 ----------------------------------------------------

Cycle        438 ----------------------------------------------------

Cycle        439 ----------------------------------------------------

Cycle        440 ----------------------------------------------------

Cycle        441 ----------------------------------------------------

Cycle        442 ----------------------------------------------------

Cycle        443 ----------------------------------------------------

Cycle        444 ----------------------------------------------------

Cycle        445 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        446 ----------------------------------------------------
decoding is starting at pc:       620
memory responds with insturction at pc:       620
decode is happening pc:       620
execute epochs match at decode pc:       620

Cycle        447 ----------------------------------------------------
register fetch at pc:       620
execute epochs match at pc:       620
instruction is not poisoned. pc is:       620
instruction is not stalled at pc:       620
req is happening
miss at       624
IF is happening PC       624

Cycle        448 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       620
execute epochs match at pc:       620
instruction is not poisoned at pc:       620

Cycle        449 ----------------------------------------------------
entering mem at pc:       620
instruction is fine at pc:       620
exitting mem stage at pc:       620

Cycle        450 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       628
writeback is exiting

Cycle        451 ----------------------------------------------------

Cycle        452 ----------------------------------------------------

Cycle        453 ----------------------------------------------------

Cycle        454 ----------------------------------------------------

Cycle        455 ----------------------------------------------------

Cycle        456 ----------------------------------------------------

Cycle        457 ----------------------------------------------------

Cycle        458 ----------------------------------------------------

Cycle        459 ----------------------------------------------------

Cycle        460 ----------------------------------------------------

Cycle        461 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        462 ----------------------------------------------------
decoding is starting at pc:       624
memory responds with insturction at pc:       624
decode is happening pc:       624
execute epochs match at decode pc:       624

Cycle        463 ----------------------------------------------------
register fetch at pc:       624
execute epochs match at pc:       624
instruction is not poisoned. pc is:       624
instruction is not stalled at pc:       624
req is happening
miss at       628
IF is happening PC       628

Cycle        464 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       624
execute epochs match at pc:       624
instruction is not poisoned at pc:       624

Cycle        465 ----------------------------------------------------
entering mem at pc:       624
instruction is fine at pc:       624
exitting mem stage at pc:       624

Cycle        466 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       632
writeback is exiting

Cycle        467 ----------------------------------------------------

Cycle        468 ----------------------------------------------------

Cycle        469 ----------------------------------------------------

Cycle        470 ----------------------------------------------------

Cycle        471 ----------------------------------------------------

Cycle        472 ----------------------------------------------------

Cycle        473 ----------------------------------------------------

Cycle        474 ----------------------------------------------------

Cycle        475 ----------------------------------------------------

Cycle        476 ----------------------------------------------------

Cycle        477 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        478 ----------------------------------------------------
decoding is starting at pc:       628
memory responds with insturction at pc:       628
decode is happening pc:       628
execute epochs match at decode pc:       628

Cycle        479 ----------------------------------------------------
register fetch at pc:       628
execute epochs match at pc:       628
instruction is not poisoned. pc is:       628
instruction is not stalled at pc:       628
req is happening
miss at       632
IF is happening PC       632

Cycle        480 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       628
execute epochs match at pc:       628
instruction is not poisoned at pc:       628

Cycle        481 ----------------------------------------------------
entering mem at pc:       628
instruction is fine at pc:       628
exitting mem stage at pc:       628

Cycle        482 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       636
writeback is exiting

Cycle        483 ----------------------------------------------------

Cycle        484 ----------------------------------------------------

Cycle        485 ----------------------------------------------------

Cycle        486 ----------------------------------------------------

Cycle        487 ----------------------------------------------------

Cycle        488 ----------------------------------------------------

Cycle        489 ----------------------------------------------------

Cycle        490 ----------------------------------------------------

Cycle        491 ----------------------------------------------------

Cycle        492 ----------------------------------------------------

Cycle        493 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        494 ----------------------------------------------------
decoding is starting at pc:       632
memory responds with insturction at pc:       632
decode is happening pc:       632
execute epochs match at decode pc:       632

Cycle        495 ----------------------------------------------------
register fetch at pc:       632
execute epochs match at pc:       632
instruction is not poisoned. pc is:       632
instruction is not stalled at pc:       632
req is happening
miss at       636
IF is happening PC       636

Cycle        496 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x240, ddr3Req.address = 0x9, ddr3Req.byteen = 0x0
execute stage is firing at pc:       632
execute epochs match at pc:       632
instruction is not poisoned at pc:       632

Cycle        497 ----------------------------------------------------
entering mem at pc:       632
instruction is fine at pc:       632
exitting mem stage at pc:       632

Cycle        498 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       640
writeback is exiting

Cycle        499 ----------------------------------------------------

Cycle        500 ----------------------------------------------------

Cycle        501 ----------------------------------------------------

Cycle        502 ----------------------------------------------------

Cycle        503 ----------------------------------------------------

Cycle        504 ----------------------------------------------------

Cycle        505 ----------------------------------------------------

Cycle        506 ----------------------------------------------------

Cycle        507 ----------------------------------------------------

Cycle        508 ----------------------------------------------------

Cycle        509 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        510 ----------------------------------------------------
decoding is starting at pc:       636
memory responds with insturction at pc:       636
decode is happening pc:       636
execute epochs match at decode pc:       636

Cycle        511 ----------------------------------------------------
register fetch at pc:       636
execute epochs match at pc:       636
instruction is not poisoned. pc is:       636
instruction is not stalled at pc:       636
req is happening
miss at       640
IF is happening PC       640

Cycle        512 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       636
execute epochs match at pc:       636
instruction is not poisoned at pc:       636

Cycle        513 ----------------------------------------------------
entering mem at pc:       636
instruction is fine at pc:       636
exitting mem stage at pc:       636

Cycle        514 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       644
writeback is exiting

Cycle        515 ----------------------------------------------------

Cycle        516 ----------------------------------------------------

Cycle        517 ----------------------------------------------------

Cycle        518 ----------------------------------------------------

Cycle        519 ----------------------------------------------------

Cycle        520 ----------------------------------------------------

Cycle        521 ----------------------------------------------------

Cycle        522 ----------------------------------------------------

Cycle        523 ----------------------------------------------------

Cycle        524 ----------------------------------------------------

Cycle        525 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        526 ----------------------------------------------------
decoding is starting at pc:       640
memory responds with insturction at pc:       640
decode is happening pc:       640
execute epochs match at decode pc:       640

Cycle        527 ----------------------------------------------------
register fetch at pc:       640
execute epochs match at pc:       640
instruction is not poisoned. pc is:       640
instruction is not stalled at pc:       640
req is happening
miss at       644
IF is happening PC       644

Cycle        528 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       640
execute epochs match at pc:       640
instruction is not poisoned at pc:       640

Cycle        529 ----------------------------------------------------
entering mem at pc:       640
instruction is fine at pc:       640
exitting mem stage at pc:       640

Cycle        530 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       648
writeback is exiting

Cycle        531 ----------------------------------------------------

Cycle        532 ----------------------------------------------------

Cycle        533 ----------------------------------------------------

Cycle        534 ----------------------------------------------------

Cycle        535 ----------------------------------------------------

Cycle        536 ----------------------------------------------------

Cycle        537 ----------------------------------------------------

Cycle        538 ----------------------------------------------------

Cycle        539 ----------------------------------------------------

Cycle        540 ----------------------------------------------------

Cycle        541 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        542 ----------------------------------------------------
decoding is starting at pc:       644
memory responds with insturction at pc:       644
decode is happening pc:       644
execute epochs match at decode pc:       644

Cycle        543 ----------------------------------------------------
register fetch at pc:       644
execute epochs match at pc:       644
instruction is not poisoned. pc is:       644
instruction is not stalled at pc:       644
req is happening
miss at       648
IF is happening PC       648

Cycle        544 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       644
execute epochs match at pc:       644
instruction is not poisoned at pc:       644

Cycle        545 ----------------------------------------------------
entering mem at pc:       644
instruction is fine at pc:       644
exitting mem stage at pc:       644

Cycle        546 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       652
writeback is exiting

Cycle        547 ----------------------------------------------------

Cycle        548 ----------------------------------------------------

Cycle        549 ----------------------------------------------------

Cycle        550 ----------------------------------------------------

Cycle        551 ----------------------------------------------------

Cycle        552 ----------------------------------------------------

Cycle        553 ----------------------------------------------------

Cycle        554 ----------------------------------------------------

Cycle        555 ----------------------------------------------------

Cycle        556 ----------------------------------------------------

Cycle        557 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        558 ----------------------------------------------------
decoding is starting at pc:       648
memory responds with insturction at pc:       648
decode is happening pc:       648
execute epochs match at decode pc:       648

Cycle        559 ----------------------------------------------------
register fetch at pc:       648
execute epochs match at pc:       648
instruction is not poisoned. pc is:       648
instruction is not stalled at pc:       648
req is happening
miss at       652
IF is happening PC       652

Cycle        560 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       648
execute epochs match at pc:       648
instruction is not poisoned at pc:       648

Cycle        561 ----------------------------------------------------
entering mem at pc:       648
instruction is fine at pc:       648
exitting mem stage at pc:       648

Cycle        562 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       656
writeback is exiting

Cycle        563 ----------------------------------------------------

Cycle        564 ----------------------------------------------------

Cycle        565 ----------------------------------------------------

Cycle        566 ----------------------------------------------------

Cycle        567 ----------------------------------------------------

Cycle        568 ----------------------------------------------------

Cycle        569 ----------------------------------------------------

Cycle        570 ----------------------------------------------------

Cycle        571 ----------------------------------------------------

Cycle        572 ----------------------------------------------------

Cycle        573 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        574 ----------------------------------------------------
decoding is starting at pc:       652
memory responds with insturction at pc:       652
decode is happening pc:       652
execute epochs match at decode pc:       652

Cycle        575 ----------------------------------------------------
register fetch at pc:       652
execute epochs match at pc:       652
instruction is not poisoned. pc is:       652
instruction is not stalled at pc:       652
req is happening
miss at       656
IF is happening PC       656

Cycle        576 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       652
execute epochs match at pc:       652
instruction is not poisoned at pc:       652

Cycle        577 ----------------------------------------------------
entering mem at pc:       652
instruction is fine at pc:       652
exitting mem stage at pc:       652

Cycle        578 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       660
writeback is exiting

Cycle        579 ----------------------------------------------------

Cycle        580 ----------------------------------------------------

Cycle        581 ----------------------------------------------------

Cycle        582 ----------------------------------------------------

Cycle        583 ----------------------------------------------------

Cycle        584 ----------------------------------------------------

Cycle        585 ----------------------------------------------------

Cycle        586 ----------------------------------------------------

Cycle        587 ----------------------------------------------------

Cycle        588 ----------------------------------------------------

Cycle        589 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        590 ----------------------------------------------------
decoding is starting at pc:       656
memory responds with insturction at pc:       656
decode is happening pc:       656
execute epochs match at decode pc:       656

Cycle        591 ----------------------------------------------------
register fetch at pc:       656
execute epochs match at pc:       656
instruction is not poisoned. pc is:       656
instruction is not stalled at pc:       656
req is happening
miss at       660
IF is happening PC       660

Cycle        592 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       656
execute epochs match at pc:       656
instruction is not poisoned at pc:       656

Cycle        593 ----------------------------------------------------
entering mem at pc:       656
instruction is fine at pc:       656
exitting mem stage at pc:       656

Cycle        594 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       664
writeback is exiting

Cycle        595 ----------------------------------------------------

Cycle        596 ----------------------------------------------------

Cycle        597 ----------------------------------------------------

Cycle        598 ----------------------------------------------------

Cycle        599 ----------------------------------------------------

Cycle        600 ----------------------------------------------------

Cycle        601 ----------------------------------------------------

Cycle        602 ----------------------------------------------------

Cycle        603 ----------------------------------------------------

Cycle        604 ----------------------------------------------------

Cycle        605 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        606 ----------------------------------------------------
decoding is starting at pc:       660
memory responds with insturction at pc:       660
decode is happening pc:       660
execute epochs match at decode pc:       660

Cycle        607 ----------------------------------------------------
register fetch at pc:       660
execute epochs match at pc:       660
instruction is not poisoned. pc is:       660
instruction is not stalled at pc:       660
req is happening
miss at       664
IF is happening PC       664

Cycle        608 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       660
execute epochs match at pc:       660
instruction is not poisoned at pc:       660

Cycle        609 ----------------------------------------------------
entering mem at pc:       660
instruction is fine at pc:       660
exitting mem stage at pc:       660

Cycle        610 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       668
writeback is exiting

Cycle        611 ----------------------------------------------------

Cycle        612 ----------------------------------------------------

Cycle        613 ----------------------------------------------------

Cycle        614 ----------------------------------------------------

Cycle        615 ----------------------------------------------------

Cycle        616 ----------------------------------------------------

Cycle        617 ----------------------------------------------------

Cycle        618 ----------------------------------------------------

Cycle        619 ----------------------------------------------------

Cycle        620 ----------------------------------------------------

Cycle        621 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        622 ----------------------------------------------------
decoding is starting at pc:       664
memory responds with insturction at pc:       664
decode is happening pc:       664
execute epochs match at decode pc:       664

Cycle        623 ----------------------------------------------------
register fetch at pc:       664
execute epochs match at pc:       664
instruction is not poisoned. pc is:       664
instruction is not stalled at pc:       664
req is happening
miss at       668
IF is happening PC       668

Cycle        624 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       664
execute epochs match at pc:       664
instruction is not poisoned at pc:       664

Cycle        625 ----------------------------------------------------
entering mem at pc:       664
instruction is fine at pc:       664
exitting mem stage at pc:       664

Cycle        626 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       672
writeback is exiting

Cycle        627 ----------------------------------------------------

Cycle        628 ----------------------------------------------------

Cycle        629 ----------------------------------------------------

Cycle        630 ----------------------------------------------------

Cycle        631 ----------------------------------------------------

Cycle        632 ----------------------------------------------------

Cycle        633 ----------------------------------------------------

Cycle        634 ----------------------------------------------------

Cycle        635 ----------------------------------------------------

Cycle        636 ----------------------------------------------------

Cycle        637 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        638 ----------------------------------------------------
decoding is starting at pc:       668
memory responds with insturction at pc:       668
decode is happening pc:       668
execute epochs match at decode pc:       668

Cycle        639 ----------------------------------------------------
register fetch at pc:       668
execute epochs match at pc:       668
instruction is not poisoned. pc is:       668
instruction is not stalled at pc:       668
req is happening
miss at       672
IF is happening PC       672

Cycle        640 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       668
execute epochs match at pc:       668
instruction is not poisoned at pc:       668

Cycle        641 ----------------------------------------------------
entering mem at pc:       668
instruction is fine at pc:       668
exitting mem stage at pc:       668

Cycle        642 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       676
writeback is exiting

Cycle        643 ----------------------------------------------------

Cycle        644 ----------------------------------------------------

Cycle        645 ----------------------------------------------------

Cycle        646 ----------------------------------------------------

Cycle        647 ----------------------------------------------------

Cycle        648 ----------------------------------------------------

Cycle        649 ----------------------------------------------------

Cycle        650 ----------------------------------------------------

Cycle        651 ----------------------------------------------------

Cycle        652 ----------------------------------------------------

Cycle        653 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        654 ----------------------------------------------------
decoding is starting at pc:       672
memory responds with insturction at pc:       672
decode is happening pc:       672
execute epochs match at decode pc:       672

Cycle        655 ----------------------------------------------------
register fetch at pc:       672
execute epochs match at pc:       672
instruction is not poisoned. pc is:       672
instruction is not stalled at pc:       672
req is happening
miss at       676
IF is happening PC       676

Cycle        656 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       672
execute epochs match at pc:       672
instruction is not poisoned at pc:       672

Cycle        657 ----------------------------------------------------
entering mem at pc:       672
instruction is fine at pc:       672
exitting mem stage at pc:       672

Cycle        658 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       680
writeback is exiting

Cycle        659 ----------------------------------------------------

Cycle        660 ----------------------------------------------------

Cycle        661 ----------------------------------------------------

Cycle        662 ----------------------------------------------------

Cycle        663 ----------------------------------------------------

Cycle        664 ----------------------------------------------------

Cycle        665 ----------------------------------------------------

Cycle        666 ----------------------------------------------------

Cycle        667 ----------------------------------------------------

Cycle        668 ----------------------------------------------------

Cycle        669 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        670 ----------------------------------------------------
decoding is starting at pc:       676
memory responds with insturction at pc:       676
decode is happening pc:       676
execute epochs match at decode pc:       676

Cycle        671 ----------------------------------------------------
register fetch at pc:       676
execute epochs match at pc:       676
instruction is not poisoned. pc is:       676
instruction is not stalled at pc:       676
req is happening
miss at       680
IF is happening PC       680

Cycle        672 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       676
execute epochs match at pc:       676
instruction is not poisoned at pc:       676

Cycle        673 ----------------------------------------------------
entering mem at pc:       676
instruction is fine at pc:       676
exitting mem stage at pc:       676

Cycle        674 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       684
writeback is exiting

Cycle        675 ----------------------------------------------------

Cycle        676 ----------------------------------------------------

Cycle        677 ----------------------------------------------------

Cycle        678 ----------------------------------------------------

Cycle        679 ----------------------------------------------------

Cycle        680 ----------------------------------------------------

Cycle        681 ----------------------------------------------------

Cycle        682 ----------------------------------------------------

Cycle        683 ----------------------------------------------------

Cycle        684 ----------------------------------------------------

Cycle        685 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        686 ----------------------------------------------------
decoding is starting at pc:       680
memory responds with insturction at pc:       680
decode is happening pc:       680
execute epochs match at decode pc:       680

Cycle        687 ----------------------------------------------------
register fetch at pc:       680
execute epochs match at pc:       680
instruction is not poisoned. pc is:       680
instruction is not stalled at pc:       680
req is happening
miss at       684
IF is happening PC       684

Cycle        688 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       680
execute epochs match at pc:       680
instruction is not poisoned at pc:       680

Cycle        689 ----------------------------------------------------
entering mem at pc:       680
instruction is fine at pc:       680
exitting mem stage at pc:       680

Cycle        690 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       688
writeback is exiting

Cycle        691 ----------------------------------------------------

Cycle        692 ----------------------------------------------------

Cycle        693 ----------------------------------------------------

Cycle        694 ----------------------------------------------------

Cycle        695 ----------------------------------------------------

Cycle        696 ----------------------------------------------------

Cycle        697 ----------------------------------------------------

Cycle        698 ----------------------------------------------------

Cycle        699 ----------------------------------------------------

Cycle        700 ----------------------------------------------------

Cycle        701 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        702 ----------------------------------------------------
decoding is starting at pc:       684
memory responds with insturction at pc:       684
decode is happening pc:       684
execute epochs match at decode pc:       684

Cycle        703 ----------------------------------------------------
register fetch at pc:       684
execute epochs match at pc:       684
instruction is not poisoned. pc is:       684
instruction is not stalled at pc:       684
req is happening
miss at       688
IF is happening PC       688

Cycle        704 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       684
execute epochs match at pc:       684
instruction is not poisoned at pc:       684

Cycle        705 ----------------------------------------------------
entering mem at pc:       684
instruction is fine at pc:       684
exitting mem stage at pc:       684

Cycle        706 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       692
writeback is exiting

Cycle        707 ----------------------------------------------------

Cycle        708 ----------------------------------------------------

Cycle        709 ----------------------------------------------------

Cycle        710 ----------------------------------------------------

Cycle        711 ----------------------------------------------------

Cycle        712 ----------------------------------------------------

Cycle        713 ----------------------------------------------------

Cycle        714 ----------------------------------------------------

Cycle        715 ----------------------------------------------------

Cycle        716 ----------------------------------------------------

Cycle        717 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        718 ----------------------------------------------------
decoding is starting at pc:       688
memory responds with insturction at pc:       688
decode is happening pc:       688
execute epochs match at decode pc:       688

Cycle        719 ----------------------------------------------------
register fetch at pc:       688
execute epochs match at pc:       688
instruction is not poisoned. pc is:       688
instruction is not stalled at pc:       688
req is happening
miss at       692
IF is happening PC       692

Cycle        720 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       688
execute epochs match at pc:       688
instruction is not poisoned at pc:       688

Cycle        721 ----------------------------------------------------
entering mem at pc:       688
instruction is fine at pc:       688
exitting mem stage at pc:       688

Cycle        722 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       696
writeback is exiting

Cycle        723 ----------------------------------------------------

Cycle        724 ----------------------------------------------------

Cycle        725 ----------------------------------------------------

Cycle        726 ----------------------------------------------------

Cycle        727 ----------------------------------------------------

Cycle        728 ----------------------------------------------------

Cycle        729 ----------------------------------------------------

Cycle        730 ----------------------------------------------------

Cycle        731 ----------------------------------------------------

Cycle        732 ----------------------------------------------------

Cycle        733 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        734 ----------------------------------------------------
decoding is starting at pc:       692
memory responds with insturction at pc:       692
decode is happening pc:       692
execute epochs match at decode pc:       692

Cycle        735 ----------------------------------------------------
register fetch at pc:       692
execute epochs match at pc:       692
instruction is not poisoned. pc is:       692
instruction is not stalled at pc:       692
req is happening
miss at       696
IF is happening PC       696

Cycle        736 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       692
execute epochs match at pc:       692
instruction is not poisoned at pc:       692

Cycle        737 ----------------------------------------------------
entering mem at pc:       692
instruction is fine at pc:       692
exitting mem stage at pc:       692

Cycle        738 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       700
writeback is exiting

Cycle        739 ----------------------------------------------------

Cycle        740 ----------------------------------------------------

Cycle        741 ----------------------------------------------------

Cycle        742 ----------------------------------------------------

Cycle        743 ----------------------------------------------------

Cycle        744 ----------------------------------------------------

Cycle        745 ----------------------------------------------------

Cycle        746 ----------------------------------------------------

Cycle        747 ----------------------------------------------------

Cycle        748 ----------------------------------------------------

Cycle        749 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        750 ----------------------------------------------------
decoding is starting at pc:       696
memory responds with insturction at pc:       696
decode is happening pc:       696
execute epochs match at decode pc:       696

Cycle        751 ----------------------------------------------------
register fetch at pc:       696
execute epochs match at pc:       696
instruction is not poisoned. pc is:       696
instruction is not stalled at pc:       696
req is happening
miss at       700
IF is happening PC       700

Cycle        752 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x280, ddr3Req.address = 0xa, ddr3Req.byteen = 0x0
execute stage is firing at pc:       696
execute epochs match at pc:       696
instruction is not poisoned at pc:       696

Cycle        753 ----------------------------------------------------
entering mem at pc:       696
instruction is fine at pc:       696
exitting mem stage at pc:       696

Cycle        754 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       704
writeback is exiting

Cycle        755 ----------------------------------------------------

Cycle        756 ----------------------------------------------------

Cycle        757 ----------------------------------------------------

Cycle        758 ----------------------------------------------------

Cycle        759 ----------------------------------------------------

Cycle        760 ----------------------------------------------------

Cycle        761 ----------------------------------------------------

Cycle        762 ----------------------------------------------------

Cycle        763 ----------------------------------------------------

Cycle        764 ----------------------------------------------------

Cycle        765 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        766 ----------------------------------------------------
decoding is starting at pc:       700
memory responds with insturction at pc:       700
decode is happening pc:       700
execute epochs match at decode pc:       700

Cycle        767 ----------------------------------------------------
register fetch at pc:       700
execute epochs match at pc:       700
instruction is not poisoned. pc is:       700
instruction is not stalled at pc:       700
req is happening
miss at       704
IF is happening PC       704

Cycle        768 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       700
execute epochs match at pc:       700
instruction is not poisoned at pc:       700

Cycle        769 ----------------------------------------------------
entering mem at pc:       700
instruction is fine at pc:       700
exitting mem stage at pc:       700

Cycle        770 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       708
writeback is exiting

Cycle        771 ----------------------------------------------------

Cycle        772 ----------------------------------------------------

Cycle        773 ----------------------------------------------------

Cycle        774 ----------------------------------------------------

Cycle        775 ----------------------------------------------------

Cycle        776 ----------------------------------------------------

Cycle        777 ----------------------------------------------------

Cycle        778 ----------------------------------------------------

Cycle        779 ----------------------------------------------------

Cycle        780 ----------------------------------------------------

Cycle        781 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        782 ----------------------------------------------------
decoding is starting at pc:       704
memory responds with insturction at pc:       704
decode is happening pc:       704
execute epochs match at decode pc:       704

Cycle        783 ----------------------------------------------------
register fetch at pc:       704
execute epochs match at pc:       704
instruction is not poisoned. pc is:       704
instruction is not stalled at pc:       704
req is happening
miss at       708
IF is happening PC       708

Cycle        784 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       704
execute epochs match at pc:       704
instruction is not poisoned at pc:       704

Cycle        785 ----------------------------------------------------
entering mem at pc:       704
instruction is fine at pc:       704
exitting mem stage at pc:       704

Cycle        786 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       712
writeback is exiting

Cycle        787 ----------------------------------------------------

Cycle        788 ----------------------------------------------------

Cycle        789 ----------------------------------------------------

Cycle        790 ----------------------------------------------------

Cycle        791 ----------------------------------------------------

Cycle        792 ----------------------------------------------------

Cycle        793 ----------------------------------------------------

Cycle        794 ----------------------------------------------------

Cycle        795 ----------------------------------------------------

Cycle        796 ----------------------------------------------------

Cycle        797 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        798 ----------------------------------------------------
decoding is starting at pc:       708
memory responds with insturction at pc:       708
decode is happening pc:       708
execute epochs match at decode pc:       708

Cycle        799 ----------------------------------------------------
register fetch at pc:       708
execute epochs match at pc:       708
instruction is not poisoned. pc is:       708
instruction is not stalled at pc:       708
req is happening
miss at       712
IF is happening PC       712

Cycle        800 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       708
execute epochs match at pc:       708
instruction is not poisoned at pc:       708

Cycle        801 ----------------------------------------------------
entering mem at pc:       708
instruction is fine at pc:       708
exitting mem stage at pc:       708

Cycle        802 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       716
writeback is exiting

Cycle        803 ----------------------------------------------------

Cycle        804 ----------------------------------------------------

Cycle        805 ----------------------------------------------------

Cycle        806 ----------------------------------------------------

Cycle        807 ----------------------------------------------------

Cycle        808 ----------------------------------------------------

Cycle        809 ----------------------------------------------------

Cycle        810 ----------------------------------------------------

Cycle        811 ----------------------------------------------------

Cycle        812 ----------------------------------------------------

Cycle        813 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        814 ----------------------------------------------------
decoding is starting at pc:       712
memory responds with insturction at pc:       712
decode is happening pc:       712
execute epochs match at decode pc:       712

Cycle        815 ----------------------------------------------------
register fetch at pc:       712
execute epochs match at pc:       712
instruction is not poisoned. pc is:       712
instruction is not stalled at pc:       712
req is happening
miss at       716
IF is happening PC       716

Cycle        816 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       712
execute epochs match at pc:       712
instruction is not poisoned at pc:       712

Cycle        817 ----------------------------------------------------
entering mem at pc:       712
instruction is fine at pc:       712
exitting mem stage at pc:       712

Cycle        818 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       720
writeback is exiting

Cycle        819 ----------------------------------------------------

Cycle        820 ----------------------------------------------------

Cycle        821 ----------------------------------------------------

Cycle        822 ----------------------------------------------------

Cycle        823 ----------------------------------------------------

Cycle        824 ----------------------------------------------------

Cycle        825 ----------------------------------------------------

Cycle        826 ----------------------------------------------------

Cycle        827 ----------------------------------------------------

Cycle        828 ----------------------------------------------------

Cycle        829 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        830 ----------------------------------------------------
decoding is starting at pc:       716
memory responds with insturction at pc:       716
decode is happening pc:       716
execute epochs match at decode pc:       716

Cycle        831 ----------------------------------------------------
register fetch at pc:       716
execute epochs match at pc:       716
instruction is not poisoned. pc is:       716
instruction is not stalled at pc:       716
req is happening
miss at       720
IF is happening PC       720

Cycle        832 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       716
execute epochs match at pc:       716
instruction is not poisoned at pc:       716

Cycle        833 ----------------------------------------------------
entering mem at pc:       716
instruction is fine at pc:       716
exitting mem stage at pc:       716

Cycle        834 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       724
writeback is exiting

Cycle        835 ----------------------------------------------------

Cycle        836 ----------------------------------------------------

Cycle        837 ----------------------------------------------------

Cycle        838 ----------------------------------------------------

Cycle        839 ----------------------------------------------------

Cycle        840 ----------------------------------------------------

Cycle        841 ----------------------------------------------------

Cycle        842 ----------------------------------------------------

Cycle        843 ----------------------------------------------------

Cycle        844 ----------------------------------------------------

Cycle        845 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        846 ----------------------------------------------------
decoding is starting at pc:       720
memory responds with insturction at pc:       720
decode is happening pc:       720
execute epochs match at decode pc:       720

Cycle        847 ----------------------------------------------------
register fetch at pc:       720
execute epochs match at pc:       720
instruction is not poisoned. pc is:       720
instruction is not stalled at pc:       720
req is happening
miss at       724
IF is happening PC       724

Cycle        848 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       720
execute epochs match at pc:       720
instruction is not poisoned at pc:       720

Cycle        849 ----------------------------------------------------
entering mem at pc:       720
instruction is fine at pc:       720
exitting mem stage at pc:       720

Cycle        850 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       728
writeback is exiting

Cycle        851 ----------------------------------------------------

Cycle        852 ----------------------------------------------------

Cycle        853 ----------------------------------------------------

Cycle        854 ----------------------------------------------------

Cycle        855 ----------------------------------------------------

Cycle        856 ----------------------------------------------------

Cycle        857 ----------------------------------------------------

Cycle        858 ----------------------------------------------------

Cycle        859 ----------------------------------------------------

Cycle        860 ----------------------------------------------------

Cycle        861 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        862 ----------------------------------------------------
decoding is starting at pc:       724
memory responds with insturction at pc:       724
decode is happening pc:       724
execute epochs match at decode pc:       724

Cycle        863 ----------------------------------------------------
register fetch at pc:       724
execute epochs match at pc:       724
instruction is not poisoned. pc is:       724
instruction is not stalled at pc:       724
req is happening
miss at       728
IF is happening PC       728

Cycle        864 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       724
execute epochs match at pc:       724
instruction is not poisoned at pc:       724

Cycle        865 ----------------------------------------------------
entering mem at pc:       724
instruction is fine at pc:       724
exitting mem stage at pc:       724

Cycle        866 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       732
writeback is exiting

Cycle        867 ----------------------------------------------------

Cycle        868 ----------------------------------------------------

Cycle        869 ----------------------------------------------------

Cycle        870 ----------------------------------------------------

Cycle        871 ----------------------------------------------------

Cycle        872 ----------------------------------------------------

Cycle        873 ----------------------------------------------------

Cycle        874 ----------------------------------------------------

Cycle        875 ----------------------------------------------------

Cycle        876 ----------------------------------------------------

Cycle        877 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        878 ----------------------------------------------------
decoding is starting at pc:       728
memory responds with insturction at pc:       728
decode is happening pc:       728
execute epochs match at decode pc:       728

Cycle        879 ----------------------------------------------------
register fetch at pc:       728
execute epochs match at pc:       728
instruction is not poisoned. pc is:       728
instruction is not stalled at pc:       728
req is happening
miss at       732
IF is happening PC       732

Cycle        880 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       728
execute epochs match at pc:       728
instruction is not poisoned at pc:       728

Cycle        881 ----------------------------------------------------
entering mem at pc:       728
instruction is fine at pc:       728
exitting mem stage at pc:       728

Cycle        882 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       736
writeback is exiting

Cycle        883 ----------------------------------------------------

Cycle        884 ----------------------------------------------------

Cycle        885 ----------------------------------------------------

Cycle        886 ----------------------------------------------------

Cycle        887 ----------------------------------------------------

Cycle        888 ----------------------------------------------------

Cycle        889 ----------------------------------------------------

Cycle        890 ----------------------------------------------------

Cycle        891 ----------------------------------------------------

Cycle        892 ----------------------------------------------------

Cycle        893 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        894 ----------------------------------------------------
decoding is starting at pc:       732
memory responds with insturction at pc:       732
decode is happening pc:       732
execute epochs match at decode pc:       732

Cycle        895 ----------------------------------------------------
register fetch at pc:       732
execute epochs match at pc:       732
instruction is not poisoned. pc is:       732
instruction is not stalled at pc:       732
req is happening
miss at       736
IF is happening PC       736

Cycle        896 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       732
execute epochs match at pc:       732
instruction is not poisoned at pc:       732

Cycle        897 ----------------------------------------------------
entering mem at pc:       732
instruction is fine at pc:       732
exitting mem stage at pc:       732

Cycle        898 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       740
writeback is exiting

Cycle        899 ----------------------------------------------------

Cycle        900 ----------------------------------------------------

Cycle        901 ----------------------------------------------------

Cycle        902 ----------------------------------------------------

Cycle        903 ----------------------------------------------------

Cycle        904 ----------------------------------------------------

Cycle        905 ----------------------------------------------------

Cycle        906 ----------------------------------------------------

Cycle        907 ----------------------------------------------------

Cycle        908 ----------------------------------------------------

Cycle        909 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        910 ----------------------------------------------------
decoding is starting at pc:       736
memory responds with insturction at pc:       736
decode is happening pc:       736
execute epochs match at decode pc:       736

Cycle        911 ----------------------------------------------------
register fetch at pc:       736
execute epochs match at pc:       736
instruction is not poisoned. pc is:       736
instruction is not stalled at pc:       736
req is happening
miss at       740
IF is happening PC       740

Cycle        912 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       736
execute epochs match at pc:       736
instruction is not poisoned at pc:       736

Cycle        913 ----------------------------------------------------
entering mem at pc:       736
instruction is fine at pc:       736
exitting mem stage at pc:       736

Cycle        914 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       744
writeback is exiting

Cycle        915 ----------------------------------------------------

Cycle        916 ----------------------------------------------------

Cycle        917 ----------------------------------------------------

Cycle        918 ----------------------------------------------------

Cycle        919 ----------------------------------------------------

Cycle        920 ----------------------------------------------------

Cycle        921 ----------------------------------------------------

Cycle        922 ----------------------------------------------------

Cycle        923 ----------------------------------------------------

Cycle        924 ----------------------------------------------------

Cycle        925 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        926 ----------------------------------------------------
decoding is starting at pc:       740
memory responds with insturction at pc:       740
decode is happening pc:       740
execute epochs match at decode pc:       740

Cycle        927 ----------------------------------------------------
register fetch at pc:       740
execute epochs match at pc:       740
instruction is not poisoned. pc is:       740
instruction is not stalled at pc:       740
req is happening
miss at       744
IF is happening PC       744

Cycle        928 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       740
execute epochs match at pc:       740
instruction is not poisoned at pc:       740

Cycle        929 ----------------------------------------------------
entering mem at pc:       740
instruction is fine at pc:       740
exitting mem stage at pc:       740

Cycle        930 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       748
writeback is exiting

Cycle        931 ----------------------------------------------------

Cycle        932 ----------------------------------------------------

Cycle        933 ----------------------------------------------------

Cycle        934 ----------------------------------------------------

Cycle        935 ----------------------------------------------------

Cycle        936 ----------------------------------------------------

Cycle        937 ----------------------------------------------------

Cycle        938 ----------------------------------------------------

Cycle        939 ----------------------------------------------------

Cycle        940 ----------------------------------------------------

Cycle        941 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        942 ----------------------------------------------------
decoding is starting at pc:       744
memory responds with insturction at pc:       744
decode is happening pc:       744
execute epochs match at decode pc:       744

Cycle        943 ----------------------------------------------------
register fetch at pc:       744
execute epochs match at pc:       744
instruction is not poisoned. pc is:       744
instruction is not stalled at pc:       744
req is happening
miss at       748
IF is happening PC       748

Cycle        944 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       744
execute epochs match at pc:       744
instruction is not poisoned at pc:       744

Cycle        945 ----------------------------------------------------
entering mem at pc:       744
instruction is fine at pc:       744
exitting mem stage at pc:       744

Cycle        946 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       752
writeback is exiting

Cycle        947 ----------------------------------------------------

Cycle        948 ----------------------------------------------------

Cycle        949 ----------------------------------------------------

Cycle        950 ----------------------------------------------------

Cycle        951 ----------------------------------------------------

Cycle        952 ----------------------------------------------------

Cycle        953 ----------------------------------------------------

Cycle        954 ----------------------------------------------------

Cycle        955 ----------------------------------------------------

Cycle        956 ----------------------------------------------------

Cycle        957 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        958 ----------------------------------------------------
decoding is starting at pc:       748
memory responds with insturction at pc:       748
decode is happening pc:       748
execute epochs match at decode pc:       748

Cycle        959 ----------------------------------------------------
register fetch at pc:       748
execute epochs match at pc:       748
instruction is not poisoned. pc is:       748
instruction is not stalled at pc:       748
req is happening
miss at       752
IF is happening PC       752

Cycle        960 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       748
execute epochs match at pc:       748
instruction is not poisoned at pc:       748

Cycle        961 ----------------------------------------------------
entering mem at pc:       748
instruction is fine at pc:       748
exitting mem stage at pc:       748

Cycle        962 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       756
writeback is exiting

Cycle        963 ----------------------------------------------------

Cycle        964 ----------------------------------------------------

Cycle        965 ----------------------------------------------------

Cycle        966 ----------------------------------------------------

Cycle        967 ----------------------------------------------------

Cycle        968 ----------------------------------------------------

Cycle        969 ----------------------------------------------------

Cycle        970 ----------------------------------------------------

Cycle        971 ----------------------------------------------------

Cycle        972 ----------------------------------------------------

Cycle        973 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        974 ----------------------------------------------------
decoding is starting at pc:       752
memory responds with insturction at pc:       752
decode is happening pc:       752
execute epochs match at decode pc:       752

Cycle        975 ----------------------------------------------------
register fetch at pc:       752
execute epochs match at pc:       752
instruction is not poisoned. pc is:       752
instruction is not stalled at pc:       752
req is happening
miss at       756
IF is happening PC       756

Cycle        976 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       752
execute epochs match at pc:       752
instruction is not poisoned at pc:       752

Cycle        977 ----------------------------------------------------
entering mem at pc:       752
instruction is fine at pc:       752
exitting mem stage at pc:       752

Cycle        978 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       760
writeback is exiting

Cycle        979 ----------------------------------------------------

Cycle        980 ----------------------------------------------------

Cycle        981 ----------------------------------------------------

Cycle        982 ----------------------------------------------------

Cycle        983 ----------------------------------------------------

Cycle        984 ----------------------------------------------------

Cycle        985 ----------------------------------------------------

Cycle        986 ----------------------------------------------------

Cycle        987 ----------------------------------------------------

Cycle        988 ----------------------------------------------------

Cycle        989 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle        990 ----------------------------------------------------
decoding is starting at pc:       756
memory responds with insturction at pc:       756
decode is happening pc:       756
execute epochs match at decode pc:       756

Cycle        991 ----------------------------------------------------
register fetch at pc:       756
execute epochs match at pc:       756
instruction is not poisoned. pc is:       756
instruction is not stalled at pc:       756
req is happening
miss at       760
IF is happening PC       760

Cycle        992 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       756
execute epochs match at pc:       756
instruction is not poisoned at pc:       756

Cycle        993 ----------------------------------------------------
entering mem at pc:       756
instruction is fine at pc:       756
exitting mem stage at pc:       756

Cycle        994 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       764
writeback is exiting

Cycle        995 ----------------------------------------------------

Cycle        996 ----------------------------------------------------

Cycle        997 ----------------------------------------------------

Cycle        998 ----------------------------------------------------

Cycle        999 ----------------------------------------------------

Cycle       1000 ----------------------------------------------------

Cycle       1001 ----------------------------------------------------

Cycle       1002 ----------------------------------------------------

Cycle       1003 ----------------------------------------------------

Cycle       1004 ----------------------------------------------------

Cycle       1005 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1006 ----------------------------------------------------
decoding is starting at pc:       760
memory responds with insturction at pc:       760
decode is happening pc:       760
execute epochs match at decode pc:       760

Cycle       1007 ----------------------------------------------------
register fetch at pc:       760
execute epochs match at pc:       760
instruction is not poisoned. pc is:       760
instruction is not stalled at pc:       760
req is happening
miss at       764
IF is happening PC       764

Cycle       1008 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x2c0, ddr3Req.address = 0xb, ddr3Req.byteen = 0x0
execute stage is firing at pc:       760
execute epochs match at pc:       760
instruction is not poisoned at pc:       760

Cycle       1009 ----------------------------------------------------
entering mem at pc:       760
instruction is fine at pc:       760
exitting mem stage at pc:       760

Cycle       1010 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       768
writeback is exiting

Cycle       1011 ----------------------------------------------------

Cycle       1012 ----------------------------------------------------

Cycle       1013 ----------------------------------------------------

Cycle       1014 ----------------------------------------------------

Cycle       1015 ----------------------------------------------------

Cycle       1016 ----------------------------------------------------

Cycle       1017 ----------------------------------------------------

Cycle       1018 ----------------------------------------------------

Cycle       1019 ----------------------------------------------------

Cycle       1020 ----------------------------------------------------

Cycle       1021 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1022 ----------------------------------------------------
decoding is starting at pc:       764
memory responds with insturction at pc:       764
decode is happening pc:       764
execute epochs match at decode pc:       764

Cycle       1023 ----------------------------------------------------
register fetch at pc:       764
execute epochs match at pc:       764
instruction is not poisoned. pc is:       764
instruction is not stalled at pc:       764
req is happening
miss at       768
IF is happening PC       768

Cycle       1024 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       764
execute epochs match at pc:       764
instruction is not poisoned at pc:       764

Cycle       1025 ----------------------------------------------------
entering mem at pc:       764
instruction is fine at pc:       764
exitting mem stage at pc:       764

Cycle       1026 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       772
writeback is exiting

Cycle       1027 ----------------------------------------------------

Cycle       1028 ----------------------------------------------------

Cycle       1029 ----------------------------------------------------

Cycle       1030 ----------------------------------------------------

Cycle       1031 ----------------------------------------------------

Cycle       1032 ----------------------------------------------------

Cycle       1033 ----------------------------------------------------

Cycle       1034 ----------------------------------------------------

Cycle       1035 ----------------------------------------------------

Cycle       1036 ----------------------------------------------------

Cycle       1037 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1038 ----------------------------------------------------
decoding is starting at pc:       768
memory responds with insturction at pc:       768
decode is happening pc:       768
execute epochs match at decode pc:       768

Cycle       1039 ----------------------------------------------------
register fetch at pc:       768
execute epochs match at pc:       768
instruction is not poisoned. pc is:       768
instruction is not stalled at pc:       768
req is happening
miss at       772
IF is happening PC       772

Cycle       1040 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       768
execute epochs match at pc:       768
instruction is not poisoned at pc:       768

Cycle       1041 ----------------------------------------------------
entering mem at pc:       768
instruction is fine at pc:       768
exitting mem stage at pc:       768

Cycle       1042 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       776
writeback is exiting

Cycle       1043 ----------------------------------------------------

Cycle       1044 ----------------------------------------------------

Cycle       1045 ----------------------------------------------------

Cycle       1046 ----------------------------------------------------

Cycle       1047 ----------------------------------------------------

Cycle       1048 ----------------------------------------------------

Cycle       1049 ----------------------------------------------------

Cycle       1050 ----------------------------------------------------

Cycle       1051 ----------------------------------------------------

Cycle       1052 ----------------------------------------------------

Cycle       1053 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1054 ----------------------------------------------------
decoding is starting at pc:       772
memory responds with insturction at pc:       772
decode is happening pc:       772
execute epochs match at decode pc:       772

Cycle       1055 ----------------------------------------------------
register fetch at pc:       772
execute epochs match at pc:       772
instruction is not poisoned. pc is:       772
instruction is not stalled at pc:       772
req is happening
miss at       776
IF is happening PC       776

Cycle       1056 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       772
execute epochs match at pc:       772
instruction is not poisoned at pc:       772

Cycle       1057 ----------------------------------------------------
entering mem at pc:       772
instruction is fine at pc:       772
exitting mem stage at pc:       772

Cycle       1058 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       780
writeback is exiting

Cycle       1059 ----------------------------------------------------

Cycle       1060 ----------------------------------------------------

Cycle       1061 ----------------------------------------------------

Cycle       1062 ----------------------------------------------------

Cycle       1063 ----------------------------------------------------

Cycle       1064 ----------------------------------------------------

Cycle       1065 ----------------------------------------------------

Cycle       1066 ----------------------------------------------------

Cycle       1067 ----------------------------------------------------

Cycle       1068 ----------------------------------------------------

Cycle       1069 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1070 ----------------------------------------------------
decoding is starting at pc:       776
memory responds with insturction at pc:       776
decode is happening pc:       776
execute epochs match at decode pc:       776

Cycle       1071 ----------------------------------------------------
register fetch at pc:       776
execute epochs match at pc:       776
instruction is not poisoned. pc is:       776
instruction is not stalled at pc:       776
req is happening
miss at       780
IF is happening PC       780

Cycle       1072 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       776
execute epochs match at pc:       776
instruction is not poisoned at pc:       776

Cycle       1073 ----------------------------------------------------
entering mem at pc:       776
instruction is fine at pc:       776
exitting mem stage at pc:       776

Cycle       1074 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       784
writeback is exiting

Cycle       1075 ----------------------------------------------------

Cycle       1076 ----------------------------------------------------

Cycle       1077 ----------------------------------------------------

Cycle       1078 ----------------------------------------------------

Cycle       1079 ----------------------------------------------------

Cycle       1080 ----------------------------------------------------

Cycle       1081 ----------------------------------------------------

Cycle       1082 ----------------------------------------------------

Cycle       1083 ----------------------------------------------------

Cycle       1084 ----------------------------------------------------

Cycle       1085 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1086 ----------------------------------------------------
decoding is starting at pc:       780
memory responds with insturction at pc:       780
decode is happening pc:       780
execute epochs match at decode pc:       780

Cycle       1087 ----------------------------------------------------
register fetch at pc:       780
execute epochs match at pc:       780
instruction is not poisoned. pc is:       780
instruction is not stalled at pc:       780
req is happening
miss at       784
IF is happening PC       784

Cycle       1088 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       780
execute epochs match at pc:       780
instruction is not poisoned at pc:       780

Cycle       1089 ----------------------------------------------------
entering mem at pc:       780
instruction is fine at pc:       780
exitting mem stage at pc:       780

Cycle       1090 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       788
writeback is exiting

Cycle       1091 ----------------------------------------------------

Cycle       1092 ----------------------------------------------------

Cycle       1093 ----------------------------------------------------

Cycle       1094 ----------------------------------------------------

Cycle       1095 ----------------------------------------------------

Cycle       1096 ----------------------------------------------------

Cycle       1097 ----------------------------------------------------

Cycle       1098 ----------------------------------------------------

Cycle       1099 ----------------------------------------------------

Cycle       1100 ----------------------------------------------------

Cycle       1101 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1102 ----------------------------------------------------
decoding is starting at pc:       784
memory responds with insturction at pc:       784
decode is happening pc:       784
execute epochs match at decode pc:       784

Cycle       1103 ----------------------------------------------------
register fetch at pc:       784
execute epochs match at pc:       784
instruction is not poisoned. pc is:       784
instruction is not stalled at pc:       784
req is happening
miss at       788
IF is happening PC       788

Cycle       1104 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       784
execute epochs match at pc:       784
instruction is not poisoned at pc:       784

Cycle       1105 ----------------------------------------------------
entering mem at pc:       784
instruction is fine at pc:       784
exitting mem stage at pc:       784

Cycle       1106 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       792
writeback is exiting

Cycle       1107 ----------------------------------------------------

Cycle       1108 ----------------------------------------------------

Cycle       1109 ----------------------------------------------------

Cycle       1110 ----------------------------------------------------

Cycle       1111 ----------------------------------------------------

Cycle       1112 ----------------------------------------------------

Cycle       1113 ----------------------------------------------------

Cycle       1114 ----------------------------------------------------

Cycle       1115 ----------------------------------------------------

Cycle       1116 ----------------------------------------------------

Cycle       1117 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1118 ----------------------------------------------------
decoding is starting at pc:       788
memory responds with insturction at pc:       788
decode is happening pc:       788
execute epochs match at decode pc:       788

Cycle       1119 ----------------------------------------------------
register fetch at pc:       788
execute epochs match at pc:       788
instruction is not poisoned. pc is:       788
instruction is not stalled at pc:       788
req is happening
miss at       792
IF is happening PC       792

Cycle       1120 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       788
execute epochs match at pc:       788
instruction is not poisoned at pc:       788

Cycle       1121 ----------------------------------------------------
entering mem at pc:       788
instruction is fine at pc:       788
exitting mem stage at pc:       788

Cycle       1122 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       796
writeback is exiting

Cycle       1123 ----------------------------------------------------

Cycle       1124 ----------------------------------------------------

Cycle       1125 ----------------------------------------------------

Cycle       1126 ----------------------------------------------------

Cycle       1127 ----------------------------------------------------

Cycle       1128 ----------------------------------------------------

Cycle       1129 ----------------------------------------------------

Cycle       1130 ----------------------------------------------------

Cycle       1131 ----------------------------------------------------

Cycle       1132 ----------------------------------------------------

Cycle       1133 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1134 ----------------------------------------------------
decoding is starting at pc:       792
memory responds with insturction at pc:       792
decode is happening pc:       792
execute epochs match at decode pc:       792

Cycle       1135 ----------------------------------------------------
register fetch at pc:       792
execute epochs match at pc:       792
instruction is not poisoned. pc is:       792
instruction is not stalled at pc:       792
req is happening
miss at       796
IF is happening PC       796

Cycle       1136 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       792
execute epochs match at pc:       792
instruction is not poisoned at pc:       792

Cycle       1137 ----------------------------------------------------
entering mem at pc:       792
instruction is fine at pc:       792
exitting mem stage at pc:       792

Cycle       1138 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       800
writeback is exiting

Cycle       1139 ----------------------------------------------------

Cycle       1140 ----------------------------------------------------

Cycle       1141 ----------------------------------------------------

Cycle       1142 ----------------------------------------------------

Cycle       1143 ----------------------------------------------------

Cycle       1144 ----------------------------------------------------

Cycle       1145 ----------------------------------------------------

Cycle       1146 ----------------------------------------------------

Cycle       1147 ----------------------------------------------------

Cycle       1148 ----------------------------------------------------

Cycle       1149 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1150 ----------------------------------------------------
decoding is starting at pc:       796
memory responds with insturction at pc:       796
decode is happening pc:       796
execute epochs match at decode pc:       796

Cycle       1151 ----------------------------------------------------
register fetch at pc:       796
execute epochs match at pc:       796
instruction is not poisoned. pc is:       796
instruction is not stalled at pc:       796
req is happening
miss at       800
IF is happening PC       800

Cycle       1152 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       796
execute epochs match at pc:       796
instruction is not poisoned at pc:       796

Cycle       1153 ----------------------------------------------------
entering mem at pc:       796
instruction is fine at pc:       796
exitting mem stage at pc:       796

Cycle       1154 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       804
writeback is exiting

Cycle       1155 ----------------------------------------------------

Cycle       1156 ----------------------------------------------------

Cycle       1157 ----------------------------------------------------

Cycle       1158 ----------------------------------------------------

Cycle       1159 ----------------------------------------------------

Cycle       1160 ----------------------------------------------------

Cycle       1161 ----------------------------------------------------

Cycle       1162 ----------------------------------------------------

Cycle       1163 ----------------------------------------------------

Cycle       1164 ----------------------------------------------------

Cycle       1165 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1166 ----------------------------------------------------
decoding is starting at pc:       800
memory responds with insturction at pc:       800
decode is happening pc:       800
execute epochs match at decode pc:       800

Cycle       1167 ----------------------------------------------------
register fetch at pc:       800
execute epochs match at pc:       800
instruction is not poisoned. pc is:       800
instruction is not stalled at pc:       800
req is happening
miss at       804
IF is happening PC       804

Cycle       1168 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       800
execute epochs match at pc:       800
instruction is not poisoned at pc:       800

Cycle       1169 ----------------------------------------------------
entering mem at pc:       800
instruction is fine at pc:       800
exitting mem stage at pc:       800

Cycle       1170 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       808
writeback is exiting

Cycle       1171 ----------------------------------------------------

Cycle       1172 ----------------------------------------------------

Cycle       1173 ----------------------------------------------------

Cycle       1174 ----------------------------------------------------

Cycle       1175 ----------------------------------------------------

Cycle       1176 ----------------------------------------------------

Cycle       1177 ----------------------------------------------------

Cycle       1178 ----------------------------------------------------

Cycle       1179 ----------------------------------------------------

Cycle       1180 ----------------------------------------------------

Cycle       1181 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1182 ----------------------------------------------------
decoding is starting at pc:       804
memory responds with insturction at pc:       804
decode is happening pc:       804
execute epochs match at decode pc:       804

Cycle       1183 ----------------------------------------------------
register fetch at pc:       804
execute epochs match at pc:       804
instruction is not poisoned. pc is:       804
instruction is not stalled at pc:       804
req is happening
miss at       808
IF is happening PC       808

Cycle       1184 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       804
execute epochs match at pc:       804
instruction is not poisoned at pc:       804

Cycle       1185 ----------------------------------------------------
entering mem at pc:       804
instruction is fine at pc:       804
exitting mem stage at pc:       804

Cycle       1186 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       812
writeback is exiting

Cycle       1187 ----------------------------------------------------

Cycle       1188 ----------------------------------------------------

Cycle       1189 ----------------------------------------------------

Cycle       1190 ----------------------------------------------------

Cycle       1191 ----------------------------------------------------

Cycle       1192 ----------------------------------------------------

Cycle       1193 ----------------------------------------------------

Cycle       1194 ----------------------------------------------------

Cycle       1195 ----------------------------------------------------

Cycle       1196 ----------------------------------------------------

Cycle       1197 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1198 ----------------------------------------------------
decoding is starting at pc:       808
memory responds with insturction at pc:       808
decode is happening pc:       808
execute epochs match at decode pc:       808

Cycle       1199 ----------------------------------------------------
register fetch at pc:       808
execute epochs match at pc:       808
instruction is not poisoned. pc is:       808
instruction is not stalled at pc:       808
req is happening
miss at       812
IF is happening PC       812

Cycle       1200 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       808
execute epochs match at pc:       808
instruction is not poisoned at pc:       808

Cycle       1201 ----------------------------------------------------
entering mem at pc:       808
instruction is fine at pc:       808
exitting mem stage at pc:       808

Cycle       1202 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       816
writeback is exiting

Cycle       1203 ----------------------------------------------------

Cycle       1204 ----------------------------------------------------

Cycle       1205 ----------------------------------------------------

Cycle       1206 ----------------------------------------------------

Cycle       1207 ----------------------------------------------------

Cycle       1208 ----------------------------------------------------

Cycle       1209 ----------------------------------------------------

Cycle       1210 ----------------------------------------------------

Cycle       1211 ----------------------------------------------------

Cycle       1212 ----------------------------------------------------

Cycle       1213 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1214 ----------------------------------------------------
decoding is starting at pc:       812
memory responds with insturction at pc:       812
decode is happening pc:       812
execute epochs match at decode pc:       812

Cycle       1215 ----------------------------------------------------
register fetch at pc:       812
execute epochs match at pc:       812
instruction is not poisoned. pc is:       812
instruction is not stalled at pc:       812
req is happening
miss at       816
IF is happening PC       816

Cycle       1216 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       812
execute epochs match at pc:       812
instruction is not poisoned at pc:       812

Cycle       1217 ----------------------------------------------------
entering mem at pc:       812
instruction is fine at pc:       812
exitting mem stage at pc:       812

Cycle       1218 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       820
writeback is exiting

Cycle       1219 ----------------------------------------------------

Cycle       1220 ----------------------------------------------------

Cycle       1221 ----------------------------------------------------

Cycle       1222 ----------------------------------------------------

Cycle       1223 ----------------------------------------------------

Cycle       1224 ----------------------------------------------------

Cycle       1225 ----------------------------------------------------

Cycle       1226 ----------------------------------------------------

Cycle       1227 ----------------------------------------------------

Cycle       1228 ----------------------------------------------------

Cycle       1229 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1230 ----------------------------------------------------
decoding is starting at pc:       816
memory responds with insturction at pc:       816
decode is happening pc:       816
execute epochs match at decode pc:       816

Cycle       1231 ----------------------------------------------------
register fetch at pc:       816
execute epochs match at pc:       816
instruction is not poisoned. pc is:       816
instruction is not stalled at pc:       816
req is happening
miss at       820
IF is happening PC       820

Cycle       1232 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       816
execute epochs match at pc:       816
instruction is not poisoned at pc:       816

Cycle       1233 ----------------------------------------------------
entering mem at pc:       816
instruction is fine at pc:       816
exitting mem stage at pc:       816

Cycle       1234 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       824
writeback is exiting

Cycle       1235 ----------------------------------------------------

Cycle       1236 ----------------------------------------------------

Cycle       1237 ----------------------------------------------------

Cycle       1238 ----------------------------------------------------

Cycle       1239 ----------------------------------------------------

Cycle       1240 ----------------------------------------------------

Cycle       1241 ----------------------------------------------------

Cycle       1242 ----------------------------------------------------

Cycle       1243 ----------------------------------------------------

Cycle       1244 ----------------------------------------------------

Cycle       1245 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1246 ----------------------------------------------------
decoding is starting at pc:       820
memory responds with insturction at pc:       820
decode is happening pc:       820
execute epochs match at decode pc:       820

Cycle       1247 ----------------------------------------------------
register fetch at pc:       820
execute epochs match at pc:       820
instruction is not poisoned. pc is:       820
instruction is not stalled at pc:       820
req is happening
miss at       824
IF is happening PC       824

Cycle       1248 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       820
execute epochs match at pc:       820
instruction is not poisoned at pc:       820

Cycle       1249 ----------------------------------------------------
entering mem at pc:       820
instruction is fine at pc:       820
exitting mem stage at pc:       820

Cycle       1250 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       828
writeback is exiting

Cycle       1251 ----------------------------------------------------

Cycle       1252 ----------------------------------------------------

Cycle       1253 ----------------------------------------------------

Cycle       1254 ----------------------------------------------------

Cycle       1255 ----------------------------------------------------

Cycle       1256 ----------------------------------------------------

Cycle       1257 ----------------------------------------------------

Cycle       1258 ----------------------------------------------------

Cycle       1259 ----------------------------------------------------

Cycle       1260 ----------------------------------------------------

Cycle       1261 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1262 ----------------------------------------------------
decoding is starting at pc:       824
memory responds with insturction at pc:       824
decode is happening pc:       824
execute epochs match at decode pc:       824

Cycle       1263 ----------------------------------------------------
register fetch at pc:       824
execute epochs match at pc:       824
instruction is not poisoned. pc is:       824
instruction is not stalled at pc:       824
req is happening
miss at       828
IF is happening PC       828

Cycle       1264 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x300, ddr3Req.address = 0xc, ddr3Req.byteen = 0x0
execute stage is firing at pc:       824
execute epochs match at pc:       824
instruction is not poisoned at pc:       824

Cycle       1265 ----------------------------------------------------
entering mem at pc:       824
instruction is fine at pc:       824
exitting mem stage at pc:       824

Cycle       1266 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       832
writeback is exiting

Cycle       1267 ----------------------------------------------------

Cycle       1268 ----------------------------------------------------

Cycle       1269 ----------------------------------------------------

Cycle       1270 ----------------------------------------------------

Cycle       1271 ----------------------------------------------------

Cycle       1272 ----------------------------------------------------

Cycle       1273 ----------------------------------------------------

Cycle       1274 ----------------------------------------------------

Cycle       1275 ----------------------------------------------------

Cycle       1276 ----------------------------------------------------

Cycle       1277 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1278 ----------------------------------------------------
decoding is starting at pc:       828
memory responds with insturction at pc:       828
decode is happening pc:       828
execute epochs match at decode pc:       828

Cycle       1279 ----------------------------------------------------
register fetch at pc:       828
execute epochs match at pc:       828
instruction is not poisoned. pc is:       828
instruction is not stalled at pc:       828
req is happening
miss at       832
IF is happening PC       832

Cycle       1280 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       828
execute epochs match at pc:       828
instruction is not poisoned at pc:       828

Cycle       1281 ----------------------------------------------------
entering mem at pc:       828
instruction is fine at pc:       828
exitting mem stage at pc:       828

Cycle       1282 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       836
writeback is exiting

Cycle       1283 ----------------------------------------------------

Cycle       1284 ----------------------------------------------------

Cycle       1285 ----------------------------------------------------

Cycle       1286 ----------------------------------------------------

Cycle       1287 ----------------------------------------------------

Cycle       1288 ----------------------------------------------------

Cycle       1289 ----------------------------------------------------

Cycle       1290 ----------------------------------------------------

Cycle       1291 ----------------------------------------------------

Cycle       1292 ----------------------------------------------------

Cycle       1293 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1294 ----------------------------------------------------
decoding is starting at pc:       832
memory responds with insturction at pc:       832
decode is happening pc:       832
execute epochs match at decode pc:       832

Cycle       1295 ----------------------------------------------------
register fetch at pc:       832
execute epochs match at pc:       832
instruction is not poisoned. pc is:       832
instruction is not stalled at pc:       832
req is happening
miss at       836
IF is happening PC       836

Cycle       1296 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       832
execute epochs match at pc:       832
instruction is not poisoned at pc:       832

Cycle       1297 ----------------------------------------------------
entering mem at pc:       832
instruction is fine at pc:       832
exitting mem stage at pc:       832

Cycle       1298 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       840
writeback is exiting

Cycle       1299 ----------------------------------------------------

Cycle       1300 ----------------------------------------------------

Cycle       1301 ----------------------------------------------------

Cycle       1302 ----------------------------------------------------

Cycle       1303 ----------------------------------------------------

Cycle       1304 ----------------------------------------------------

Cycle       1305 ----------------------------------------------------

Cycle       1306 ----------------------------------------------------

Cycle       1307 ----------------------------------------------------

Cycle       1308 ----------------------------------------------------

Cycle       1309 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1310 ----------------------------------------------------
decoding is starting at pc:       836
memory responds with insturction at pc:       836
decode is happening pc:       836
execute epochs match at decode pc:       836

Cycle       1311 ----------------------------------------------------
register fetch at pc:       836
execute epochs match at pc:       836
instruction is not poisoned. pc is:       836
instruction is not stalled at pc:       836
req is happening
miss at       840
IF is happening PC       840

Cycle       1312 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       836
execute epochs match at pc:       836
instruction is not poisoned at pc:       836

Cycle       1313 ----------------------------------------------------
entering mem at pc:       836
instruction is fine at pc:       836
exitting mem stage at pc:       836

Cycle       1314 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       844
writeback is exiting

Cycle       1315 ----------------------------------------------------

Cycle       1316 ----------------------------------------------------

Cycle       1317 ----------------------------------------------------

Cycle       1318 ----------------------------------------------------

Cycle       1319 ----------------------------------------------------

Cycle       1320 ----------------------------------------------------

Cycle       1321 ----------------------------------------------------

Cycle       1322 ----------------------------------------------------

Cycle       1323 ----------------------------------------------------

Cycle       1324 ----------------------------------------------------

Cycle       1325 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1326 ----------------------------------------------------
decoding is starting at pc:       840
memory responds with insturction at pc:       840
decode is happening pc:       840
execute epochs match at decode pc:       840

Cycle       1327 ----------------------------------------------------
register fetch at pc:       840
execute epochs match at pc:       840
instruction is not poisoned. pc is:       840
instruction is not stalled at pc:       840
req is happening
miss at       844
IF is happening PC       844

Cycle       1328 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       840
execute epochs match at pc:       840
instruction is not poisoned at pc:       840

Cycle       1329 ----------------------------------------------------
entering mem at pc:       840
instruction is fine at pc:       840
exitting mem stage at pc:       840

Cycle       1330 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       848
writeback is exiting

Cycle       1331 ----------------------------------------------------

Cycle       1332 ----------------------------------------------------

Cycle       1333 ----------------------------------------------------

Cycle       1334 ----------------------------------------------------

Cycle       1335 ----------------------------------------------------

Cycle       1336 ----------------------------------------------------

Cycle       1337 ----------------------------------------------------

Cycle       1338 ----------------------------------------------------

Cycle       1339 ----------------------------------------------------

Cycle       1340 ----------------------------------------------------

Cycle       1341 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1342 ----------------------------------------------------
decoding is starting at pc:       844
memory responds with insturction at pc:       844
decode is happening pc:       844
execute epochs match at decode pc:       844

Cycle       1343 ----------------------------------------------------
register fetch at pc:       844
execute epochs match at pc:       844
instruction is not poisoned. pc is:       844
instruction is not stalled at pc:       844
req is happening
miss at       848
IF is happening PC       848

Cycle       1344 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       844
execute epochs match at pc:       844
instruction is not poisoned at pc:       844

Cycle       1345 ----------------------------------------------------
entering mem at pc:       844
instruction is fine at pc:       844
exitting mem stage at pc:       844

Cycle       1346 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       852
writeback is exiting

Cycle       1347 ----------------------------------------------------

Cycle       1348 ----------------------------------------------------

Cycle       1349 ----------------------------------------------------

Cycle       1350 ----------------------------------------------------

Cycle       1351 ----------------------------------------------------

Cycle       1352 ----------------------------------------------------

Cycle       1353 ----------------------------------------------------

Cycle       1354 ----------------------------------------------------

Cycle       1355 ----------------------------------------------------

Cycle       1356 ----------------------------------------------------

Cycle       1357 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1358 ----------------------------------------------------
decoding is starting at pc:       848
memory responds with insturction at pc:       848
decode is happening pc:       848
execute epochs match at decode pc:       848

Cycle       1359 ----------------------------------------------------
register fetch at pc:       848
execute epochs match at pc:       848
instruction is not poisoned. pc is:       848
instruction is not stalled at pc:       848
req is happening
miss at       852
IF is happening PC       852

Cycle       1360 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       848
execute epochs match at pc:       848
instruction is not poisoned at pc:       848

Cycle       1361 ----------------------------------------------------
entering mem at pc:       848
instruction is fine at pc:       848
exitting mem stage at pc:       848

Cycle       1362 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       856
writeback is exiting

Cycle       1363 ----------------------------------------------------

Cycle       1364 ----------------------------------------------------

Cycle       1365 ----------------------------------------------------

Cycle       1366 ----------------------------------------------------

Cycle       1367 ----------------------------------------------------

Cycle       1368 ----------------------------------------------------

Cycle       1369 ----------------------------------------------------

Cycle       1370 ----------------------------------------------------

Cycle       1371 ----------------------------------------------------

Cycle       1372 ----------------------------------------------------

Cycle       1373 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1374 ----------------------------------------------------
decoding is starting at pc:       852
memory responds with insturction at pc:       852
decode is happening pc:       852
execute epochs match at decode pc:       852

Cycle       1375 ----------------------------------------------------
register fetch at pc:       852
execute epochs match at pc:       852
instruction is not poisoned. pc is:       852
instruction is not stalled at pc:       852
req is happening
miss at       856
IF is happening PC       856

Cycle       1376 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       852
execute epochs match at pc:       852
instruction is not poisoned at pc:       852

Cycle       1377 ----------------------------------------------------
entering mem at pc:       852
instruction is fine at pc:       852
exitting mem stage at pc:       852

Cycle       1378 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       860
writeback is exiting

Cycle       1379 ----------------------------------------------------

Cycle       1380 ----------------------------------------------------

Cycle       1381 ----------------------------------------------------

Cycle       1382 ----------------------------------------------------

Cycle       1383 ----------------------------------------------------

Cycle       1384 ----------------------------------------------------

Cycle       1385 ----------------------------------------------------

Cycle       1386 ----------------------------------------------------

Cycle       1387 ----------------------------------------------------

Cycle       1388 ----------------------------------------------------

Cycle       1389 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1390 ----------------------------------------------------
decoding is starting at pc:       856
memory responds with insturction at pc:       856
decode is happening pc:       856
execute epochs match at decode pc:       856

Cycle       1391 ----------------------------------------------------
register fetch at pc:       856
execute epochs match at pc:       856
instruction is not poisoned. pc is:       856
instruction is not stalled at pc:       856
req is happening
miss at       860
IF is happening PC       860

Cycle       1392 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       856
execute epochs match at pc:       856
instruction is not poisoned at pc:       856

Cycle       1393 ----------------------------------------------------
entering mem at pc:       856
instruction is fine at pc:       856
exitting mem stage at pc:       856

Cycle       1394 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       864
writeback is exiting

Cycle       1395 ----------------------------------------------------

Cycle       1396 ----------------------------------------------------

Cycle       1397 ----------------------------------------------------

Cycle       1398 ----------------------------------------------------

Cycle       1399 ----------------------------------------------------

Cycle       1400 ----------------------------------------------------

Cycle       1401 ----------------------------------------------------

Cycle       1402 ----------------------------------------------------

Cycle       1403 ----------------------------------------------------

Cycle       1404 ----------------------------------------------------

Cycle       1405 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1406 ----------------------------------------------------
decoding is starting at pc:       860
memory responds with insturction at pc:       860
decode is happening pc:       860
execute epochs match at decode pc:       860

Cycle       1407 ----------------------------------------------------
register fetch at pc:       860
execute epochs match at pc:       860
instruction is not poisoned. pc is:       860
instruction is not stalled at pc:       860
req is happening
miss at       864
IF is happening PC       864

Cycle       1408 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       860
execute epochs match at pc:       860
instruction is not poisoned at pc:       860

Cycle       1409 ----------------------------------------------------
entering mem at pc:       860
instruction is fine at pc:       860
exitting mem stage at pc:       860

Cycle       1410 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       868
writeback is exiting

Cycle       1411 ----------------------------------------------------

Cycle       1412 ----------------------------------------------------

Cycle       1413 ----------------------------------------------------

Cycle       1414 ----------------------------------------------------

Cycle       1415 ----------------------------------------------------

Cycle       1416 ----------------------------------------------------

Cycle       1417 ----------------------------------------------------

Cycle       1418 ----------------------------------------------------

Cycle       1419 ----------------------------------------------------

Cycle       1420 ----------------------------------------------------

Cycle       1421 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1422 ----------------------------------------------------
decoding is starting at pc:       864
memory responds with insturction at pc:       864
decode is happening pc:       864
execute epochs match at decode pc:       864

Cycle       1423 ----------------------------------------------------
register fetch at pc:       864
execute epochs match at pc:       864
instruction is not poisoned. pc is:       864
instruction is not stalled at pc:       864
req is happening
miss at       868
IF is happening PC       868

Cycle       1424 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       864
execute epochs match at pc:       864
instruction is not poisoned at pc:       864

Cycle       1425 ----------------------------------------------------
entering mem at pc:       864
instruction is fine at pc:       864
exitting mem stage at pc:       864

Cycle       1426 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       872
writeback is exiting

Cycle       1427 ----------------------------------------------------

Cycle       1428 ----------------------------------------------------

Cycle       1429 ----------------------------------------------------

Cycle       1430 ----------------------------------------------------

Cycle       1431 ----------------------------------------------------

Cycle       1432 ----------------------------------------------------

Cycle       1433 ----------------------------------------------------

Cycle       1434 ----------------------------------------------------

Cycle       1435 ----------------------------------------------------

Cycle       1436 ----------------------------------------------------

Cycle       1437 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1438 ----------------------------------------------------
decoding is starting at pc:       868
memory responds with insturction at pc:       868
decode is happening pc:       868
execute epochs match at decode pc:       868

Cycle       1439 ----------------------------------------------------
register fetch at pc:       868
execute epochs match at pc:       868
instruction is not poisoned. pc is:       868
instruction is not stalled at pc:       868
req is happening
miss at       872
IF is happening PC       872

Cycle       1440 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       868
execute epochs match at pc:       868
instruction is not poisoned at pc:       868

Cycle       1441 ----------------------------------------------------
entering mem at pc:       868
instruction is fine at pc:       868
exitting mem stage at pc:       868

Cycle       1442 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       876
writeback is exiting

Cycle       1443 ----------------------------------------------------

Cycle       1444 ----------------------------------------------------

Cycle       1445 ----------------------------------------------------

Cycle       1446 ----------------------------------------------------

Cycle       1447 ----------------------------------------------------

Cycle       1448 ----------------------------------------------------

Cycle       1449 ----------------------------------------------------

Cycle       1450 ----------------------------------------------------

Cycle       1451 ----------------------------------------------------

Cycle       1452 ----------------------------------------------------

Cycle       1453 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1454 ----------------------------------------------------
decoding is starting at pc:       872
memory responds with insturction at pc:       872
decode is happening pc:       872
execute epochs match at decode pc:       872

Cycle       1455 ----------------------------------------------------
register fetch at pc:       872
execute epochs match at pc:       872
instruction is not poisoned. pc is:       872
instruction is not stalled at pc:       872
req is happening
miss at       876
IF is happening PC       876

Cycle       1456 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       872
execute epochs match at pc:       872
instruction is not poisoned at pc:       872

Cycle       1457 ----------------------------------------------------
entering mem at pc:       872
instruction is fine at pc:       872
exitting mem stage at pc:       872

Cycle       1458 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       880
writeback is exiting

Cycle       1459 ----------------------------------------------------

Cycle       1460 ----------------------------------------------------

Cycle       1461 ----------------------------------------------------

Cycle       1462 ----------------------------------------------------

Cycle       1463 ----------------------------------------------------

Cycle       1464 ----------------------------------------------------

Cycle       1465 ----------------------------------------------------

Cycle       1466 ----------------------------------------------------

Cycle       1467 ----------------------------------------------------

Cycle       1468 ----------------------------------------------------

Cycle       1469 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1470 ----------------------------------------------------
decoding is starting at pc:       876
memory responds with insturction at pc:       876
decode is happening pc:       876
execute epochs match at decode pc:       876

Cycle       1471 ----------------------------------------------------
register fetch at pc:       876
execute epochs match at pc:       876
instruction is not poisoned. pc is:       876
instruction is not stalled at pc:       876
req is happening
miss at       880
IF is happening PC       880

Cycle       1472 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       876
execute epochs match at pc:       876
instruction is not poisoned at pc:       876

Cycle       1473 ----------------------------------------------------
entering mem at pc:       876
instruction is fine at pc:       876
exitting mem stage at pc:       876

Cycle       1474 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       884
writeback is exiting

Cycle       1475 ----------------------------------------------------

Cycle       1476 ----------------------------------------------------

Cycle       1477 ----------------------------------------------------

Cycle       1478 ----------------------------------------------------

Cycle       1479 ----------------------------------------------------

Cycle       1480 ----------------------------------------------------

Cycle       1481 ----------------------------------------------------

Cycle       1482 ----------------------------------------------------

Cycle       1483 ----------------------------------------------------

Cycle       1484 ----------------------------------------------------

Cycle       1485 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1486 ----------------------------------------------------
decoding is starting at pc:       880
memory responds with insturction at pc:       880
decode is happening pc:       880
execute epochs match at decode pc:       880

Cycle       1487 ----------------------------------------------------
register fetch at pc:       880
execute epochs match at pc:       880
instruction is not poisoned. pc is:       880
instruction is not stalled at pc:       880
req is happening
miss at       884
IF is happening PC       884

Cycle       1488 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       880
execute epochs match at pc:       880
instruction is not poisoned at pc:       880

Cycle       1489 ----------------------------------------------------
entering mem at pc:       880
instruction is fine at pc:       880
exitting mem stage at pc:       880

Cycle       1490 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       888
writeback is exiting

Cycle       1491 ----------------------------------------------------

Cycle       1492 ----------------------------------------------------

Cycle       1493 ----------------------------------------------------

Cycle       1494 ----------------------------------------------------

Cycle       1495 ----------------------------------------------------

Cycle       1496 ----------------------------------------------------

Cycle       1497 ----------------------------------------------------

Cycle       1498 ----------------------------------------------------

Cycle       1499 ----------------------------------------------------

Cycle       1500 ----------------------------------------------------

Cycle       1501 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1502 ----------------------------------------------------
decoding is starting at pc:       884
memory responds with insturction at pc:       884
decode is happening pc:       884
execute epochs match at decode pc:       884

Cycle       1503 ----------------------------------------------------
register fetch at pc:       884
execute epochs match at pc:       884
instruction is not poisoned. pc is:       884
instruction is not stalled at pc:       884
req is happening
miss at       888
IF is happening PC       888

Cycle       1504 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       884
execute epochs match at pc:       884
instruction is not poisoned at pc:       884

Cycle       1505 ----------------------------------------------------
entering mem at pc:       884
instruction is fine at pc:       884
exitting mem stage at pc:       884

Cycle       1506 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       892
writeback is exiting

Cycle       1507 ----------------------------------------------------

Cycle       1508 ----------------------------------------------------

Cycle       1509 ----------------------------------------------------

Cycle       1510 ----------------------------------------------------

Cycle       1511 ----------------------------------------------------

Cycle       1512 ----------------------------------------------------

Cycle       1513 ----------------------------------------------------

Cycle       1514 ----------------------------------------------------

Cycle       1515 ----------------------------------------------------

Cycle       1516 ----------------------------------------------------

Cycle       1517 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1518 ----------------------------------------------------
decoding is starting at pc:       888
memory responds with insturction at pc:       888
decode is happening pc:       888
execute epochs match at decode pc:       888

Cycle       1519 ----------------------------------------------------
register fetch at pc:       888
execute epochs match at pc:       888
instruction is not poisoned. pc is:       888
instruction is not stalled at pc:       888
req is happening
miss at       892
IF is happening PC       892

Cycle       1520 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x340, ddr3Req.address = 0xd, ddr3Req.byteen = 0x0
execute stage is firing at pc:       888
execute epochs match at pc:       888
instruction is not poisoned at pc:       888

Cycle       1521 ----------------------------------------------------
entering mem at pc:       888
instruction is fine at pc:       888
exitting mem stage at pc:       888

Cycle       1522 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       896
writeback is exiting

Cycle       1523 ----------------------------------------------------

Cycle       1524 ----------------------------------------------------

Cycle       1525 ----------------------------------------------------

Cycle       1526 ----------------------------------------------------

Cycle       1527 ----------------------------------------------------

Cycle       1528 ----------------------------------------------------

Cycle       1529 ----------------------------------------------------

Cycle       1530 ----------------------------------------------------

Cycle       1531 ----------------------------------------------------

Cycle       1532 ----------------------------------------------------

Cycle       1533 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x13000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013000000130000001300000013

Cycle       1534 ----------------------------------------------------
decoding is starting at pc:       892
memory responds with insturction at pc:       892
decode is happening pc:       892
execute epochs match at decode pc:       892

Cycle       1535 ----------------------------------------------------
register fetch at pc:       892
execute epochs match at pc:       892
instruction is not poisoned. pc is:       892
instruction is not stalled at pc:       892
req is happening
miss at       896
IF is happening PC       896

Cycle       1536 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       892
execute epochs match at pc:       892
instruction is not poisoned at pc:       892

Cycle       1537 ----------------------------------------------------
entering mem at pc:       892
instruction is fine at pc:       892
exitting mem stage at pc:       892

Cycle       1538 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       900
writeback is exiting

Cycle       1539 ----------------------------------------------------

Cycle       1540 ----------------------------------------------------

Cycle       1541 ----------------------------------------------------

Cycle       1542 ----------------------------------------------------

Cycle       1543 ----------------------------------------------------

Cycle       1544 ----------------------------------------------------

Cycle       1545 ----------------------------------------------------

Cycle       1546 ----------------------------------------------------

Cycle       1547 ----------------------------------------------------

Cycle       1548 ----------------------------------------------------

Cycle       1549 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1550 ----------------------------------------------------
decoding is starting at pc:       896
memory responds with insturction at pc:       896
decode is happening pc:       896
execute epochs match at decode pc:       896

Cycle       1551 ----------------------------------------------------
register fetch at pc:       896
execute epochs match at pc:       896
instruction is not poisoned. pc is:       896
instruction is not stalled at pc:       896
req is happening
miss at       900
IF is happening PC       900

Cycle       1552 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       896
execute epochs match at pc:       896
instruction is not poisoned at pc:       896

Cycle       1553 ----------------------------------------------------
entering mem at pc:       896
instruction is fine at pc:       896
exitting mem stage at pc:       896

Cycle       1554 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       904
writeback is exiting

Cycle       1555 ----------------------------------------------------

Cycle       1556 ----------------------------------------------------

Cycle       1557 ----------------------------------------------------

Cycle       1558 ----------------------------------------------------

Cycle       1559 ----------------------------------------------------

Cycle       1560 ----------------------------------------------------

Cycle       1561 ----------------------------------------------------

Cycle       1562 ----------------------------------------------------

Cycle       1563 ----------------------------------------------------

Cycle       1564 ----------------------------------------------------

Cycle       1565 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1566 ----------------------------------------------------
decoding is starting at pc:       900
memory responds with insturction at pc:       900
decode is happening pc:       900
execute epochs match at decode pc:       900

Cycle       1567 ----------------------------------------------------
register fetch at pc:       900
execute epochs match at pc:       900
instruction is not poisoned. pc is:       900
instruction is not stalled at pc:       900
req is happening
miss at       904
IF is happening PC       904

Cycle       1568 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       900
execute epochs match at pc:       900
instruction is not poisoned at pc:       900

Cycle       1569 ----------------------------------------------------
entering mem at pc:       900
instruction is fine at pc:       900
exitting mem stage at pc:       900

Cycle       1570 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       908
writeback is exiting

Cycle       1571 ----------------------------------------------------

Cycle       1572 ----------------------------------------------------

Cycle       1573 ----------------------------------------------------

Cycle       1574 ----------------------------------------------------

Cycle       1575 ----------------------------------------------------

Cycle       1576 ----------------------------------------------------

Cycle       1577 ----------------------------------------------------

Cycle       1578 ----------------------------------------------------

Cycle       1579 ----------------------------------------------------

Cycle       1580 ----------------------------------------------------

Cycle       1581 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1582 ----------------------------------------------------
decoding is starting at pc:       904
memory responds with insturction at pc:       904
decode is happening pc:       904
execute epochs match at decode pc:       904

Cycle       1583 ----------------------------------------------------
register fetch at pc:       904
execute epochs match at pc:       904
instruction is not poisoned. pc is:       904
instruction is not stalled at pc:       904
req is happening
miss at       908
IF is happening PC       908

Cycle       1584 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       904
execute epochs match at pc:       904
instruction is not poisoned at pc:       904

Cycle       1585 ----------------------------------------------------
entering mem at pc:       904
instruction is fine at pc:       904
exitting mem stage at pc:       904

Cycle       1586 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       912
writeback is exiting

Cycle       1587 ----------------------------------------------------

Cycle       1588 ----------------------------------------------------

Cycle       1589 ----------------------------------------------------

Cycle       1590 ----------------------------------------------------

Cycle       1591 ----------------------------------------------------

Cycle       1592 ----------------------------------------------------

Cycle       1593 ----------------------------------------------------

Cycle       1594 ----------------------------------------------------

Cycle       1595 ----------------------------------------------------

Cycle       1596 ----------------------------------------------------

Cycle       1597 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1598 ----------------------------------------------------
decoding is starting at pc:       908
memory responds with insturction at pc:       908
decode is happening pc:       908
execute epochs match at decode pc:       908

Cycle       1599 ----------------------------------------------------
register fetch at pc:       908
execute epochs match at pc:       908
instruction is not poisoned. pc is:       908
instruction is not stalled at pc:       908
req is happening
miss at       912
IF is happening PC       912

Cycle       1600 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       908
execute epochs match at pc:       908
instruction is not poisoned at pc:       908

Cycle       1601 ----------------------------------------------------
entering mem at pc:       908
instruction is fine at pc:       908
exitting mem stage at pc:       908

Cycle       1602 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       916
writeback is exiting

Cycle       1603 ----------------------------------------------------

Cycle       1604 ----------------------------------------------------

Cycle       1605 ----------------------------------------------------

Cycle       1606 ----------------------------------------------------

Cycle       1607 ----------------------------------------------------

Cycle       1608 ----------------------------------------------------

Cycle       1609 ----------------------------------------------------

Cycle       1610 ----------------------------------------------------

Cycle       1611 ----------------------------------------------------

Cycle       1612 ----------------------------------------------------

Cycle       1613 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1614 ----------------------------------------------------
decoding is starting at pc:       912
memory responds with insturction at pc:       912
decode is happening pc:       912
execute epochs match at decode pc:       912

Cycle       1615 ----------------------------------------------------
register fetch at pc:       912
execute epochs match at pc:       912
instruction is not poisoned. pc is:       912
instruction is not stalled at pc:       912
req is happening
miss at       916
IF is happening PC       916

Cycle       1616 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       912
execute epochs match at pc:       912
instruction is not poisoned at pc:       912

Cycle       1617 ----------------------------------------------------
entering mem at pc:       912
instruction is fine at pc:       912
exitting mem stage at pc:       912

Cycle       1618 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       920
writeback is exiting

Cycle       1619 ----------------------------------------------------

Cycle       1620 ----------------------------------------------------

Cycle       1621 ----------------------------------------------------

Cycle       1622 ----------------------------------------------------

Cycle       1623 ----------------------------------------------------

Cycle       1624 ----------------------------------------------------

Cycle       1625 ----------------------------------------------------

Cycle       1626 ----------------------------------------------------

Cycle       1627 ----------------------------------------------------

Cycle       1628 ----------------------------------------------------

Cycle       1629 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1630 ----------------------------------------------------
decoding is starting at pc:       916
memory responds with insturction at pc:       916
decode is happening pc:       916
execute epochs match at decode pc:       916

Cycle       1631 ----------------------------------------------------
register fetch at pc:       916
execute epochs match at pc:       916
instruction is not poisoned. pc is:       916
instruction is not stalled at pc:       916
req is happening
miss at       920
IF is happening PC       920

Cycle       1632 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       916
execute epochs match at pc:       916
instruction is not poisoned at pc:       916

Cycle       1633 ----------------------------------------------------
entering mem at pc:       916
instruction is fine at pc:       916
exitting mem stage at pc:       916

Cycle       1634 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       924
writeback is exiting

Cycle       1635 ----------------------------------------------------

Cycle       1636 ----------------------------------------------------

Cycle       1637 ----------------------------------------------------

Cycle       1638 ----------------------------------------------------

Cycle       1639 ----------------------------------------------------

Cycle       1640 ----------------------------------------------------

Cycle       1641 ----------------------------------------------------

Cycle       1642 ----------------------------------------------------

Cycle       1643 ----------------------------------------------------

Cycle       1644 ----------------------------------------------------

Cycle       1645 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1646 ----------------------------------------------------
decoding is starting at pc:       920
memory responds with insturction at pc:       920
decode is happening pc:       920
execute epochs match at decode pc:       920

Cycle       1647 ----------------------------------------------------
register fetch at pc:       920
execute epochs match at pc:       920
instruction is not poisoned. pc is:       920
instruction is not stalled at pc:       920
req is happening
miss at       924
IF is happening PC       924

Cycle       1648 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       920
execute epochs match at pc:       920
instruction is not poisoned at pc:       920

Cycle       1649 ----------------------------------------------------
entering mem at pc:       920
instruction is fine at pc:       920
exitting mem stage at pc:       920

Cycle       1650 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       928
writeback is exiting

Cycle       1651 ----------------------------------------------------

Cycle       1652 ----------------------------------------------------

Cycle       1653 ----------------------------------------------------

Cycle       1654 ----------------------------------------------------

Cycle       1655 ----------------------------------------------------

Cycle       1656 ----------------------------------------------------

Cycle       1657 ----------------------------------------------------

Cycle       1658 ----------------------------------------------------

Cycle       1659 ----------------------------------------------------

Cycle       1660 ----------------------------------------------------

Cycle       1661 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1662 ----------------------------------------------------
decoding is starting at pc:       924
memory responds with insturction at pc:       924
decode is happening pc:       924
execute epochs match at decode pc:       924

Cycle       1663 ----------------------------------------------------
register fetch at pc:       924
execute epochs match at pc:       924
instruction is not poisoned. pc is:       924
instruction is not stalled at pc:       924
req is happening
miss at       928
IF is happening PC       928

Cycle       1664 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       924
execute epochs match at pc:       924
instruction is not poisoned at pc:       924

Cycle       1665 ----------------------------------------------------
entering mem at pc:       924
instruction is fine at pc:       924
exitting mem stage at pc:       924

Cycle       1666 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       932
writeback is exiting

Cycle       1667 ----------------------------------------------------

Cycle       1668 ----------------------------------------------------

Cycle       1669 ----------------------------------------------------

Cycle       1670 ----------------------------------------------------

Cycle       1671 ----------------------------------------------------

Cycle       1672 ----------------------------------------------------

Cycle       1673 ----------------------------------------------------

Cycle       1674 ----------------------------------------------------

Cycle       1675 ----------------------------------------------------

Cycle       1676 ----------------------------------------------------

Cycle       1677 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1678 ----------------------------------------------------
decoding is starting at pc:       928
memory responds with insturction at pc:       928
decode is happening pc:       928
execute epochs match at decode pc:       928

Cycle       1679 ----------------------------------------------------
register fetch at pc:       928
execute epochs match at pc:       928
instruction is not poisoned. pc is:       928
instruction is not stalled at pc:       928
req is happening
miss at       932
IF is happening PC       932

Cycle       1680 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       928
execute epochs match at pc:       928
instruction is not poisoned at pc:       928

Cycle       1681 ----------------------------------------------------
entering mem at pc:       928
instruction is fine at pc:       928
exitting mem stage at pc:       928

Cycle       1682 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       936
writeback is exiting

Cycle       1683 ----------------------------------------------------

Cycle       1684 ----------------------------------------------------

Cycle       1685 ----------------------------------------------------

Cycle       1686 ----------------------------------------------------

Cycle       1687 ----------------------------------------------------

Cycle       1688 ----------------------------------------------------

Cycle       1689 ----------------------------------------------------

Cycle       1690 ----------------------------------------------------

Cycle       1691 ----------------------------------------------------

Cycle       1692 ----------------------------------------------------

Cycle       1693 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1694 ----------------------------------------------------
decoding is starting at pc:       932
memory responds with insturction at pc:       932
decode is happening pc:       932
execute epochs match at decode pc:       932

Cycle       1695 ----------------------------------------------------
register fetch at pc:       932
execute epochs match at pc:       932
instruction is not poisoned. pc is:       932
instruction is not stalled at pc:       932
req is happening
miss at       936
IF is happening PC       936

Cycle       1696 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       932
execute epochs match at pc:       932
instruction is not poisoned at pc:       932

Cycle       1697 ----------------------------------------------------
entering mem at pc:       932
instruction is fine at pc:       932
exitting mem stage at pc:       932

Cycle       1698 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       940
writeback is exiting

Cycle       1699 ----------------------------------------------------

Cycle       1700 ----------------------------------------------------

Cycle       1701 ----------------------------------------------------

Cycle       1702 ----------------------------------------------------

Cycle       1703 ----------------------------------------------------

Cycle       1704 ----------------------------------------------------

Cycle       1705 ----------------------------------------------------

Cycle       1706 ----------------------------------------------------

Cycle       1707 ----------------------------------------------------

Cycle       1708 ----------------------------------------------------

Cycle       1709 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1710 ----------------------------------------------------
decoding is starting at pc:       936
memory responds with insturction at pc:       936
decode is happening pc:       936
execute epochs match at decode pc:       936

Cycle       1711 ----------------------------------------------------
register fetch at pc:       936
execute epochs match at pc:       936
instruction is not poisoned. pc is:       936
instruction is not stalled at pc:       936
req is happening
miss at       940
IF is happening PC       940

Cycle       1712 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       936
execute epochs match at pc:       936
instruction is not poisoned at pc:       936

Cycle       1713 ----------------------------------------------------
entering mem at pc:       936
instruction is fine at pc:       936
exitting mem stage at pc:       936

Cycle       1714 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       944
writeback is exiting

Cycle       1715 ----------------------------------------------------

Cycle       1716 ----------------------------------------------------

Cycle       1717 ----------------------------------------------------

Cycle       1718 ----------------------------------------------------

Cycle       1719 ----------------------------------------------------

Cycle       1720 ----------------------------------------------------

Cycle       1721 ----------------------------------------------------

Cycle       1722 ----------------------------------------------------

Cycle       1723 ----------------------------------------------------

Cycle       1724 ----------------------------------------------------

Cycle       1725 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1726 ----------------------------------------------------
decoding is starting at pc:       940
memory responds with insturction at pc:       940
decode is happening pc:       940
execute epochs match at decode pc:       940

Cycle       1727 ----------------------------------------------------
register fetch at pc:       940
execute epochs match at pc:       940
instruction is not poisoned. pc is:       940
instruction is not stalled at pc:       940
req is happening
miss at       944
IF is happening PC       944

Cycle       1728 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       940
execute epochs match at pc:       940
instruction is not poisoned at pc:       940

Cycle       1729 ----------------------------------------------------
entering mem at pc:       940
instruction is fine at pc:       940
exitting mem stage at pc:       940

Cycle       1730 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       948
writeback is exiting

Cycle       1731 ----------------------------------------------------

Cycle       1732 ----------------------------------------------------

Cycle       1733 ----------------------------------------------------

Cycle       1734 ----------------------------------------------------

Cycle       1735 ----------------------------------------------------

Cycle       1736 ----------------------------------------------------

Cycle       1737 ----------------------------------------------------

Cycle       1738 ----------------------------------------------------

Cycle       1739 ----------------------------------------------------

Cycle       1740 ----------------------------------------------------

Cycle       1741 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1742 ----------------------------------------------------
decoding is starting at pc:       944
memory responds with insturction at pc:       944
decode is happening pc:       944
execute epochs match at decode pc:       944

Cycle       1743 ----------------------------------------------------
register fetch at pc:       944
execute epochs match at pc:       944
instruction is not poisoned. pc is:       944
instruction is not stalled at pc:       944
req is happening
miss at       948
IF is happening PC       948

Cycle       1744 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       944
execute epochs match at pc:       944
instruction is not poisoned at pc:       944

Cycle       1745 ----------------------------------------------------
entering mem at pc:       944
instruction is fine at pc:       944
exitting mem stage at pc:       944

Cycle       1746 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       952
writeback is exiting

Cycle       1747 ----------------------------------------------------

Cycle       1748 ----------------------------------------------------

Cycle       1749 ----------------------------------------------------

Cycle       1750 ----------------------------------------------------

Cycle       1751 ----------------------------------------------------

Cycle       1752 ----------------------------------------------------

Cycle       1753 ----------------------------------------------------

Cycle       1754 ----------------------------------------------------

Cycle       1755 ----------------------------------------------------

Cycle       1756 ----------------------------------------------------

Cycle       1757 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1758 ----------------------------------------------------
decoding is starting at pc:       948
memory responds with insturction at pc:       948
decode is happening pc:       948
execute epochs match at decode pc:       948

Cycle       1759 ----------------------------------------------------
register fetch at pc:       948
execute epochs match at pc:       948
instruction is not poisoned. pc is:       948
instruction is not stalled at pc:       948
req is happening
miss at       952
IF is happening PC       952

Cycle       1760 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       948
execute epochs match at pc:       948
instruction is not poisoned at pc:       948

Cycle       1761 ----------------------------------------------------
entering mem at pc:       948
instruction is fine at pc:       948
exitting mem stage at pc:       948

Cycle       1762 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       956
writeback is exiting

Cycle       1763 ----------------------------------------------------

Cycle       1764 ----------------------------------------------------

Cycle       1765 ----------------------------------------------------

Cycle       1766 ----------------------------------------------------

Cycle       1767 ----------------------------------------------------

Cycle       1768 ----------------------------------------------------

Cycle       1769 ----------------------------------------------------

Cycle       1770 ----------------------------------------------------

Cycle       1771 ----------------------------------------------------

Cycle       1772 ----------------------------------------------------

Cycle       1773 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1774 ----------------------------------------------------
decoding is starting at pc:       952
memory responds with insturction at pc:       952
decode is happening pc:       952
execute epochs match at decode pc:       952

Cycle       1775 ----------------------------------------------------
register fetch at pc:       952
execute epochs match at pc:       952
instruction is not poisoned. pc is:       952
instruction is not stalled at pc:       952
req is happening
miss at       956
IF is happening PC       956

Cycle       1776 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x380, ddr3Req.address = 0xe, ddr3Req.byteen = 0x0
execute stage is firing at pc:       952
execute epochs match at pc:       952
instruction is not poisoned at pc:       952

Cycle       1777 ----------------------------------------------------
entering mem at pc:       952
instruction is fine at pc:       952
exitting mem stage at pc:       952

Cycle       1778 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       960
writeback is exiting

Cycle       1779 ----------------------------------------------------

Cycle       1780 ----------------------------------------------------

Cycle       1781 ----------------------------------------------------

Cycle       1782 ----------------------------------------------------

Cycle       1783 ----------------------------------------------------

Cycle       1784 ----------------------------------------------------

Cycle       1785 ----------------------------------------------------

Cycle       1786 ----------------------------------------------------

Cycle       1787 ----------------------------------------------------

Cycle       1788 ----------------------------------------------------

Cycle       1789 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0xd666b3000306b7010556137806907300d666b3000206b70106561301051613c02025f3c00025730040006f00000e1300000013000000130000001300000013

Cycle       1790 ----------------------------------------------------
decoding is starting at pc:       956
memory responds with insturction at pc:       956
decode is happening pc:       956
execute epochs match at decode pc:       956

Cycle       1791 ----------------------------------------------------
register fetch at pc:       956
execute epochs match at pc:       956
instruction is not poisoned. pc is:       956
instruction is not stalled at pc:       956
req is happening
miss at       960
IF is happening PC       960

Cycle       1792 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x3c0, ddr3Req.address = 0xf, ddr3Req.byteen = 0x0
execute stage is firing at pc:       956
execute epochs match at pc:       956
instruction is not poisoned at pc:       956

Cycle       1793 ----------------------------------------------------
entering mem at pc:       956
instruction is fine at pc:       956
exitting mem stage at pc:       956

Cycle       1794 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       964
writeback is exiting

Cycle       1795 ----------------------------------------------------

Cycle       1796 ----------------------------------------------------

Cycle       1797 ----------------------------------------------------

Cycle       1798 ----------------------------------------------------

Cycle       1799 ----------------------------------------------------

Cycle       1800 ----------------------------------------------------

Cycle       1801 ----------------------------------------------------

Cycle       1802 ----------------------------------------------------

Cycle       1803 ----------------------------------------------------

Cycle       1804 ----------------------------------------------------

Cycle       1805 ----------------------------------------------------
mkWideMemFromDDR3::resp : data = 0x7806107300a606130001063778019073003661b3000301b70105d61378019073003661b3000201b701065613010596137806107300a606130001063778069073

Cycle       1806 ----------------------------------------------------
decoding is starting at pc:       960
memory responds with insturction at pc:       960
decode is happening pc:       960
execute epochs match at decode pc:       960

Cycle       1807 ----------------------------------------------------
register fetch at pc:       960
execute epochs match at pc:       960
instruction is not poisoned. pc is:       960
instruction is not stalled at pc:       960
req is happening
miss at       964
IF is happening PC       964

Cycle       1808 ----------------------------------------------------
mkWideMemFromDDR3::req : wideMemReq.addr = 0x3c0, ddr3Req.address = 0xf, ddr3Req.byteen = 0x0
execute stage is firing at pc:       960
execute epochs match at pc:       960
instruction is not poisoned at pc:       960

Cycle       1809 ----------------------------------------------------
entering mem at pc:       960
instruction is fine at pc:       960
exitting mem stage at pc:       960

Cycle       1810 ----------------------------------------------------
entering writeback
write back stage and not poison at pc       968
writeback is exiting

Cycle       1811 ----------------------------------------------------

Cycle       1812 ----------------------------------------------------

Cycle       1813 ----------------------------------------------------

Cycle       1814 ----------------------------------------------------

Cycle       1815 ----------------------------------------------------

Cycle       1816 ----------------------------------------------------

Cycle       1817 ----------------------------------------------------

Cycle       1818 ----------------------------------------------------
simulator calling $finish
