Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 14 22:29:14 2024
| Host         : SRZbook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     121         
LUTAR-1    Warning           LUT drives async reset alert    43          
SYNTH-10   Warning           Wide multiplier                 6           
TIMING-18  Warning           Missing input or output delay   32          
TIMING-20  Warning           Non-clocked latch               34          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2016)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (304)
5. checking no_input_delay (3)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2016)
---------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/FSM_sequential_game_state_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/FSM_sequential_game_state_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/FSM_sequential_game_state_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/enter_reg_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: PS2_Interface_unit/enter_reg__0/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: clkdiv_25MHz_unit/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: health_unit/time_reg_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hecatia_unit/hecatia_x_reg_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hecatia_unit/hecatia_x_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[10]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[11]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[12]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[13]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[15]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[16]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[17]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[18]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (304)
--------------------------------------------------
 There are 304 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.580        0.000                      0                  773        0.112        0.000                      0                  773        4.600        0.000                       0                   964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.580        0.000                      0                  656        0.112        0.000                      0                  656        4.600        0.000                       0                   964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.656        0.000                      0                  117        0.710        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 player_unit/player_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            judge_collision_unit/collision_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.484ns  (logic 6.081ns (64.119%)  route 3.403ns (35.881%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 14.096 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.269     4.284    player_unit/clk_IBUF_BUFG
    SLICE_X78Y116        FDRE                                         r  player_unit/player_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.259     4.543 r  player_unit/player_y_reg_reg[4]/Q
                         net (fo=32, routed)          0.846     5.389    player_unit/Q[4]
    SLICE_X91Y99         LUT2 (Prop_lut2_I0_O)        0.043     5.432 r  player_unit/collision3_i_9/O
                         net (fo=1, routed)           0.000     5.432    player_unit/collision3_i_9_n_0
    SLICE_X91Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.691 r  player_unit/collision3_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.692    player_unit/collision3_i_2_n_0
    SLICE_X91Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.858 r  player_unit/collision3_i_1/O[1]
                         net (fo=4, routed)           0.553     6.411    judge_collision_unit/O[1]
    DSP48_X5Y36          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      2.959     9.370 r  judge_collision_unit/collision3__0/PCOUT[47]
                         net (fo=1, routed)           0.000     9.370    judge_collision_unit/collision3__0_n_106
    DSP48_X5Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.447 r  judge_collision_unit/collision3__1/P[0]
                         net (fo=2, routed)           0.602    11.049    judge_collision_unit/collision3__1_n_105
    SLICE_X92Y97         LUT2 (Prop_lut2_I0_O)        0.043    11.092 r  judge_collision_unit/collision_i_127/O
                         net (fo=1, routed)           0.000    11.092    judge_collision_unit/collision_i_127_n_0
    SLICE_X92Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.348 r  judge_collision_unit/collision_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.348    judge_collision_unit/collision_reg_i_99_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.402 r  judge_collision_unit/collision_reg_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.402    judge_collision_unit/collision_reg_i_115_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.567 r  judge_collision_unit/collision_reg_i_90/O[1]
                         net (fo=1, routed)           0.402    11.969    judge_collision_unit/collision_reg_i_90_n_6
    SLICE_X92Y95         LUT2 (Prop_lut2_I1_O)        0.125    12.094 r  judge_collision_unit/collision_i_49/O
                         net (fo=1, routed)           0.000    12.094    judge_collision_unit/collision_i_49_n_0
    SLICE_X92Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.350 r  judge_collision_unit/collision_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.350    judge_collision_unit/collision_reg_i_22_n_0
    SLICE_X92Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.515 f  judge_collision_unit/collision_reg_i_51/O[1]
                         net (fo=1, routed)           0.459    12.974    judge_collision_unit/collision2[29]
    SLICE_X93Y96         LUT4 (Prop_lut4_I0_O)        0.125    13.099 f  judge_collision_unit/collision_i_23/O
                         net (fo=1, routed)           0.263    13.362    judge_collision_unit/collision_i_23_n_0
    SLICE_X93Y94         LUT5 (Prop_lut5_I4_O)        0.043    13.405 f  judge_collision_unit/collision_i_7/O
                         net (fo=1, routed)           0.099    13.504    judge_collision_unit/collision_i_7_n_0
    SLICE_X93Y94         LUT6 (Prop_lut6_I4_O)        0.043    13.547 f  judge_collision_unit/collision_i_2/O
                         net (fo=1, routed)           0.178    13.725    judge_collision_unit/collision_i_2_n_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I0_O)        0.043    13.768 r  judge_collision_unit/collision_i_1/O
                         net (fo=1, routed)           0.000    13.768    judge_collision_unit/collision_i_1_n_0
    SLICE_X93Y93         FDCE                                         r  judge_collision_unit/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.321    14.096    judge_collision_unit/clk_IBUF_BUFG
    SLICE_X93Y93         FDCE                                         r  judge_collision_unit/collision_reg/C
                         clock pessimism              0.253    14.349    
                         clock uncertainty           -0.035    14.314    
    SLICE_X93Y93         FDCE (Setup_fdce_C_D)        0.034    14.348    judge_collision_unit/collision_reg
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 1.321ns (14.321%)  route 7.903ns (85.679%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.274     4.289    moon_unit/clk_IBUF_BUFG
    SLICE_X80Y113        FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.223     4.512 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.516     5.029    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X80Y113        LUT6 (Prop_lut6_I2_O)        0.043     5.072 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.489     5.560    moon_unit/moon_unit_i_90_n_0
    SLICE_X77Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.603 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.389     5.992    moon_unit/moon_unit_i_137_n_0
    SLICE_X78Y111        LUT5 (Prop_lut5_I3_O)        0.043     6.035 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     6.035    moon_unit/moon_unit_i_113_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.281 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.281    moon_unit/moon_unit_i_85_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.335 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.335    moon_unit/moon_unit_i_41_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.389 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          0.488     6.878    moon_unit/cover_on20_in
    SLICE_X80Y108        LUT5 (Prop_lut5_I4_O)        0.043     6.921 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.219     8.140    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X72Y88         LUT6 (Prop_lut6_I0_O)        0.043     8.183 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89/O
                         net (fo=1, routed)           0.367     8.549    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.043     8.592 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31/O
                         net (fo=1, routed)           0.455     9.048    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31_n_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.051     9.099 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.533     9.632    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10_n_0
    SLICE_X76Y91         LUT6 (Prop_lut6_I5_O)        0.134     9.766 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.682    10.448    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X74Y101        LUT6 (Prop_lut6_I1_O)        0.043    10.491 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.576    11.067    moon_unit/moon_rgb[1]
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.043    11.110 f  moon_unit/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.232    11.342    moon_unit/rgb_out[11]_i_21_n_0
    SLICE_X73Y111        LUT6 (Prop_lut6_I4_O)        0.043    11.385 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.232    11.616    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X73Y112        LUT6 (Prop_lut6_I1_O)        0.043    11.659 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.462    12.121    vgac_unit/rgb_out[0]_i_2
    SLICE_X75Y117        LUT2 (Prop_lut2_I1_O)        0.043    12.164 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.587    12.752    player_unit/rgb_out_reg[11]_2
    SLICE_X78Y124        LUT6 (Prop_lut6_I5_O)        0.043    12.795 r  player_unit/rgb_out[1]_i_2/O
                         net (fo=1, routed)           0.676    13.471    FSM_unit/rgb_out_reg[1]
    SLICE_X75Y111        LUT6 (Prop_lut6_I2_O)        0.043    13.514 r  FSM_unit/rgb_out[1]_i_1/O
                         net (fo=1, routed)           0.000    13.514    rgb_next[1]
    SLICE_X75Y111        FDRE                                         r  rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.095    13.870    clk_IBUF_BUFG
    SLICE_X75Y111        FDRE                                         r  rgb_out_reg[1]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X75Y111        FDRE (Setup_fdre_C_D)        0.034    14.195    rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.514    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 1.321ns (14.286%)  route 7.926ns (85.714%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.274     4.289    moon_unit/clk_IBUF_BUFG
    SLICE_X80Y113        FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.223     4.512 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.516     5.029    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X80Y113        LUT6 (Prop_lut6_I2_O)        0.043     5.072 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.489     5.560    moon_unit/moon_unit_i_90_n_0
    SLICE_X77Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.603 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.389     5.992    moon_unit/moon_unit_i_137_n_0
    SLICE_X78Y111        LUT5 (Prop_lut5_I3_O)        0.043     6.035 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     6.035    moon_unit/moon_unit_i_113_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.281 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.281    moon_unit/moon_unit_i_85_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.335 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.335    moon_unit/moon_unit_i_41_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.389 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          0.488     6.878    moon_unit/cover_on20_in
    SLICE_X80Y108        LUT5 (Prop_lut5_I4_O)        0.043     6.921 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.219     8.140    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X72Y88         LUT6 (Prop_lut6_I0_O)        0.043     8.183 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89/O
                         net (fo=1, routed)           0.367     8.549    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.043     8.592 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31/O
                         net (fo=1, routed)           0.455     9.048    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31_n_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.051     9.099 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.533     9.632    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10_n_0
    SLICE_X76Y91         LUT6 (Prop_lut6_I5_O)        0.134     9.766 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.682    10.448    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X74Y101        LUT6 (Prop_lut6_I1_O)        0.043    10.491 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.576    11.067    moon_unit/moon_rgb[1]
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.043    11.110 f  moon_unit/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.232    11.342    moon_unit/rgb_out[11]_i_21_n_0
    SLICE_X73Y111        LUT6 (Prop_lut6_I4_O)        0.043    11.385 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.232    11.616    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X73Y112        LUT6 (Prop_lut6_I1_O)        0.043    11.659 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.462    12.121    vgac_unit/rgb_out[0]_i_2
    SLICE_X75Y117        LUT2 (Prop_lut2_I1_O)        0.043    12.164 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.565    12.729    player_unit/rgb_out_reg[11]_2
    SLICE_X78Y124        LUT6 (Prop_lut6_I5_O)        0.043    12.772 r  player_unit/rgb_out[8]_i_2/O
                         net (fo=1, routed)           0.721    13.493    FSM_unit/rgb_out_reg[8]
    SLICE_X66Y112        LUT6 (Prop_lut6_I2_O)        0.043    13.536 r  FSM_unit/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000    13.536    rgb_next[8]
    SLICE_X66Y112        FDRE                                         r  rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.093    13.868    clk_IBUF_BUFG
    SLICE_X66Y112        FDRE                                         r  rgb_out_reg[8]/C
                         clock pessimism              0.326    14.194    
                         clock uncertainty           -0.035    14.159    
    SLICE_X66Y112        FDRE (Setup_fdre_C_D)        0.064    14.223    rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 1.321ns (14.396%)  route 7.855ns (85.604%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.274     4.289    moon_unit/clk_IBUF_BUFG
    SLICE_X80Y113        FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.223     4.512 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.516     5.029    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X80Y113        LUT6 (Prop_lut6_I2_O)        0.043     5.072 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.489     5.560    moon_unit/moon_unit_i_90_n_0
    SLICE_X77Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.603 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.389     5.992    moon_unit/moon_unit_i_137_n_0
    SLICE_X78Y111        LUT5 (Prop_lut5_I3_O)        0.043     6.035 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     6.035    moon_unit/moon_unit_i_113_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.281 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.281    moon_unit/moon_unit_i_85_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.335 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.335    moon_unit/moon_unit_i_41_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.389 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          0.488     6.878    moon_unit/cover_on20_in
    SLICE_X80Y108        LUT5 (Prop_lut5_I4_O)        0.043     6.921 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.219     8.140    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X72Y88         LUT6 (Prop_lut6_I0_O)        0.043     8.183 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89/O
                         net (fo=1, routed)           0.367     8.549    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.043     8.592 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31/O
                         net (fo=1, routed)           0.455     9.048    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31_n_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.051     9.099 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.533     9.632    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10_n_0
    SLICE_X76Y91         LUT6 (Prop_lut6_I5_O)        0.134     9.766 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.682    10.448    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X74Y101        LUT6 (Prop_lut6_I1_O)        0.043    10.491 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.576    11.067    moon_unit/moon_rgb[1]
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.043    11.110 f  moon_unit/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.232    11.342    moon_unit/rgb_out[11]_i_21_n_0
    SLICE_X73Y111        LUT6 (Prop_lut6_I4_O)        0.043    11.385 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.232    11.616    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X73Y112        LUT6 (Prop_lut6_I1_O)        0.043    11.659 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.462    12.121    vgac_unit/rgb_out[0]_i_2
    SLICE_X75Y117        LUT2 (Prop_lut2_I1_O)        0.043    12.164 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.597    12.762    player_unit/rgb_out_reg[11]_2
    SLICE_X80Y124        LUT6 (Prop_lut6_I5_O)        0.043    12.805 r  player_unit/rgb_out[0]_i_2/O
                         net (fo=1, routed)           0.618    13.423    FSM_unit/rgb_out_reg[0]
    SLICE_X75Y111        LUT6 (Prop_lut6_I2_O)        0.043    13.466 r  FSM_unit/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000    13.466    rgb_next[0]
    SLICE_X75Y111        FDRE                                         r  rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.095    13.870    clk_IBUF_BUFG
    SLICE_X75Y111        FDRE                                         r  rgb_out_reg[0]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X75Y111        FDRE (Setup_fdre_C_D)        0.033    14.194    rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 1.321ns (14.466%)  route 7.811ns (85.534%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 13.867 - 10.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.274     4.289    moon_unit/clk_IBUF_BUFG
    SLICE_X80Y113        FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.223     4.512 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.516     5.029    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X80Y113        LUT6 (Prop_lut6_I2_O)        0.043     5.072 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.489     5.560    moon_unit/moon_unit_i_90_n_0
    SLICE_X77Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.603 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.389     5.992    moon_unit/moon_unit_i_137_n_0
    SLICE_X78Y111        LUT5 (Prop_lut5_I3_O)        0.043     6.035 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     6.035    moon_unit/moon_unit_i_113_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.281 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.281    moon_unit/moon_unit_i_85_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.335 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.335    moon_unit/moon_unit_i_41_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.389 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          0.488     6.878    moon_unit/cover_on20_in
    SLICE_X80Y108        LUT5 (Prop_lut5_I4_O)        0.043     6.921 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.219     8.140    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X72Y88         LUT6 (Prop_lut6_I0_O)        0.043     8.183 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89/O
                         net (fo=1, routed)           0.367     8.549    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.043     8.592 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31/O
                         net (fo=1, routed)           0.455     9.048    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31_n_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.051     9.099 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.533     9.632    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10_n_0
    SLICE_X76Y91         LUT6 (Prop_lut6_I5_O)        0.134     9.766 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.682    10.448    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X74Y101        LUT6 (Prop_lut6_I1_O)        0.043    10.491 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.576    11.067    moon_unit/moon_rgb[1]
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.043    11.110 f  moon_unit/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.232    11.342    moon_unit/rgb_out[11]_i_21_n_0
    SLICE_X73Y111        LUT6 (Prop_lut6_I4_O)        0.043    11.385 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.232    11.616    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X73Y112        LUT6 (Prop_lut6_I1_O)        0.043    11.659 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.462    12.121    vgac_unit/rgb_out[0]_i_2
    SLICE_X75Y117        LUT2 (Prop_lut2_I1_O)        0.043    12.164 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.523    12.687    player_unit/rgb_out_reg[11]_2
    SLICE_X75Y123        LUT6 (Prop_lut6_I5_O)        0.043    12.730 r  player_unit/rgb_out[7]_i_2/O
                         net (fo=1, routed)           0.648    13.378    FSM_unit/rgb_out_reg[7]
    SLICE_X65Y113        LUT6 (Prop_lut6_I2_O)        0.043    13.421 r  FSM_unit/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000    13.421    rgb_next[7]
    SLICE_X65Y113        FDRE                                         r  rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.092    13.867    clk_IBUF_BUFG
    SLICE_X65Y113        FDRE                                         r  rgb_out_reg[7]/C
                         clock pessimism              0.326    14.193    
                         clock uncertainty           -0.035    14.158    
    SLICE_X65Y113        FDRE (Setup_fdre_C_D)        0.034    14.192    rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 1.321ns (14.475%)  route 7.805ns (85.525%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.274     4.289    moon_unit/clk_IBUF_BUFG
    SLICE_X80Y113        FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.223     4.512 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.516     5.029    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X80Y113        LUT6 (Prop_lut6_I2_O)        0.043     5.072 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.489     5.560    moon_unit/moon_unit_i_90_n_0
    SLICE_X77Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.603 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.389     5.992    moon_unit/moon_unit_i_137_n_0
    SLICE_X78Y111        LUT5 (Prop_lut5_I3_O)        0.043     6.035 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     6.035    moon_unit/moon_unit_i_113_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.281 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.281    moon_unit/moon_unit_i_85_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.335 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.335    moon_unit/moon_unit_i_41_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.389 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          0.488     6.878    moon_unit/cover_on20_in
    SLICE_X80Y108        LUT5 (Prop_lut5_I4_O)        0.043     6.921 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.219     8.140    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X72Y88         LUT6 (Prop_lut6_I0_O)        0.043     8.183 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89/O
                         net (fo=1, routed)           0.367     8.549    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.043     8.592 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31/O
                         net (fo=1, routed)           0.455     9.048    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31_n_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.051     9.099 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.533     9.632    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10_n_0
    SLICE_X76Y91         LUT6 (Prop_lut6_I5_O)        0.134     9.766 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.682    10.448    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X74Y101        LUT6 (Prop_lut6_I1_O)        0.043    10.491 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.576    11.067    moon_unit/moon_rgb[1]
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.043    11.110 f  moon_unit/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.232    11.342    moon_unit/rgb_out[11]_i_21_n_0
    SLICE_X73Y111        LUT6 (Prop_lut6_I4_O)        0.043    11.385 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.232    11.616    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X73Y112        LUT6 (Prop_lut6_I1_O)        0.043    11.659 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.462    12.121    vgac_unit/rgb_out[0]_i_2
    SLICE_X75Y117        LUT2 (Prop_lut2_I1_O)        0.043    12.164 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.517    12.681    player_unit/rgb_out_reg[11]_2
    SLICE_X75Y124        LUT6 (Prop_lut6_I5_O)        0.043    12.724 r  player_unit/rgb_out[3]_i_2/O
                         net (fo=1, routed)           0.648    13.372    FSM_unit/rgb_out_reg[3]
    SLICE_X64Y114        LUT6 (Prop_lut6_I2_O)        0.043    13.415 r  FSM_unit/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000    13.415    rgb_next[3]
    SLICE_X64Y114        FDRE                                         r  rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.091    13.866    clk_IBUF_BUFG
    SLICE_X64Y114        FDRE                                         r  rgb_out_reg[3]/C
                         clock pessimism              0.326    14.192    
                         clock uncertainty           -0.035    14.157    
    SLICE_X64Y114        FDRE (Setup_fdre_C_D)        0.066    14.223    rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -13.415    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 1.321ns (14.478%)  route 7.803ns (85.522%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.274     4.289    moon_unit/clk_IBUF_BUFG
    SLICE_X80Y113        FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.223     4.512 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.516     5.029    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X80Y113        LUT6 (Prop_lut6_I2_O)        0.043     5.072 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.489     5.560    moon_unit/moon_unit_i_90_n_0
    SLICE_X77Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.603 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.389     5.992    moon_unit/moon_unit_i_137_n_0
    SLICE_X78Y111        LUT5 (Prop_lut5_I3_O)        0.043     6.035 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     6.035    moon_unit/moon_unit_i_113_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.281 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.281    moon_unit/moon_unit_i_85_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.335 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.335    moon_unit/moon_unit_i_41_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.389 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          0.488     6.878    moon_unit/cover_on20_in
    SLICE_X80Y108        LUT5 (Prop_lut5_I4_O)        0.043     6.921 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.219     8.140    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X72Y88         LUT6 (Prop_lut6_I0_O)        0.043     8.183 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89/O
                         net (fo=1, routed)           0.367     8.549    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.043     8.592 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31/O
                         net (fo=1, routed)           0.455     9.048    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31_n_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.051     9.099 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.533     9.632    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10_n_0
    SLICE_X76Y91         LUT6 (Prop_lut6_I5_O)        0.134     9.766 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.682    10.448    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X74Y101        LUT6 (Prop_lut6_I1_O)        0.043    10.491 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.576    11.067    moon_unit/moon_rgb[1]
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.043    11.110 f  moon_unit/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.232    11.342    moon_unit/rgb_out[11]_i_21_n_0
    SLICE_X73Y111        LUT6 (Prop_lut6_I4_O)        0.043    11.385 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.232    11.616    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X73Y112        LUT6 (Prop_lut6_I1_O)        0.043    11.659 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.462    12.121    vgac_unit/rgb_out[0]_i_2
    SLICE_X75Y117        LUT2 (Prop_lut2_I1_O)        0.043    12.164 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.542    12.706    player_unit/rgb_out_reg[11]_2
    SLICE_X76Y124        LUT6 (Prop_lut6_I5_O)        0.043    12.749 r  player_unit/rgb_out[6]_i_2/O
                         net (fo=1, routed)           0.621    13.371    FSM_unit/rgb_out_reg[6]
    SLICE_X64Y114        LUT6 (Prop_lut6_I2_O)        0.043    13.414 r  FSM_unit/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    13.414    rgb_next[6]
    SLICE_X64Y114        FDRE                                         r  rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.091    13.866    clk_IBUF_BUFG
    SLICE_X64Y114        FDRE                                         r  rgb_out_reg[6]/C
                         clock pessimism              0.326    14.192    
                         clock uncertainty           -0.035    14.157    
    SLICE_X64Y114        FDRE (Setup_fdre_C_D)        0.066    14.223    rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 1.321ns (14.485%)  route 7.799ns (85.515%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.274     4.289    moon_unit/clk_IBUF_BUFG
    SLICE_X80Y113        FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.223     4.512 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.516     5.029    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X80Y113        LUT6 (Prop_lut6_I2_O)        0.043     5.072 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.489     5.560    moon_unit/moon_unit_i_90_n_0
    SLICE_X77Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.603 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.389     5.992    moon_unit/moon_unit_i_137_n_0
    SLICE_X78Y111        LUT5 (Prop_lut5_I3_O)        0.043     6.035 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     6.035    moon_unit/moon_unit_i_113_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.281 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.281    moon_unit/moon_unit_i_85_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.335 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.335    moon_unit/moon_unit_i_41_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.389 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          0.488     6.878    moon_unit/cover_on20_in
    SLICE_X80Y108        LUT5 (Prop_lut5_I4_O)        0.043     6.921 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.219     8.140    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X72Y88         LUT6 (Prop_lut6_I0_O)        0.043     8.183 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89/O
                         net (fo=1, routed)           0.367     8.549    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.043     8.592 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31/O
                         net (fo=1, routed)           0.455     9.048    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31_n_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.051     9.099 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.533     9.632    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10_n_0
    SLICE_X76Y91         LUT6 (Prop_lut6_I5_O)        0.134     9.766 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.682    10.448    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X74Y101        LUT6 (Prop_lut6_I1_O)        0.043    10.491 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.576    11.067    moon_unit/moon_rgb[1]
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.043    11.110 f  moon_unit/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.232    11.342    moon_unit/rgb_out[11]_i_21_n_0
    SLICE_X73Y111        LUT6 (Prop_lut6_I4_O)        0.043    11.385 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.232    11.616    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X73Y112        LUT6 (Prop_lut6_I1_O)        0.043    11.659 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.462    12.121    vgac_unit/rgb_out[0]_i_2
    SLICE_X75Y117        LUT2 (Prop_lut2_I1_O)        0.043    12.164 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.518    12.682    player_unit/rgb_out_reg[11]_2
    SLICE_X75Y123        LUT6 (Prop_lut6_I5_O)        0.043    12.725 r  player_unit/rgb_out[10]_i_2/O
                         net (fo=1, routed)           0.641    13.366    FSM_unit/rgb_out_reg[10]
    SLICE_X64Y114        LUT6 (Prop_lut6_I2_O)        0.043    13.409 r  FSM_unit/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    13.409    rgb_next[10]
    SLICE_X64Y114        FDRE                                         r  rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.091    13.866    clk_IBUF_BUFG
    SLICE_X64Y114        FDRE                                         r  rgb_out_reg[10]/C
                         clock pessimism              0.326    14.192    
                         clock uncertainty           -0.035    14.157    
    SLICE_X64Y114        FDRE (Setup_fdre_C_D)        0.064    14.221    rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.321ns (14.522%)  route 7.775ns (85.478%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.274     4.289    moon_unit/clk_IBUF_BUFG
    SLICE_X80Y113        FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.223     4.512 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.516     5.029    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X80Y113        LUT6 (Prop_lut6_I2_O)        0.043     5.072 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.489     5.560    moon_unit/moon_unit_i_90_n_0
    SLICE_X77Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.603 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.389     5.992    moon_unit/moon_unit_i_137_n_0
    SLICE_X78Y111        LUT5 (Prop_lut5_I3_O)        0.043     6.035 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     6.035    moon_unit/moon_unit_i_113_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.281 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.281    moon_unit/moon_unit_i_85_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.335 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.335    moon_unit/moon_unit_i_41_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.389 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          0.488     6.878    moon_unit/cover_on20_in
    SLICE_X80Y108        LUT5 (Prop_lut5_I4_O)        0.043     6.921 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.219     8.140    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X72Y88         LUT6 (Prop_lut6_I0_O)        0.043     8.183 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89/O
                         net (fo=1, routed)           0.367     8.549    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.043     8.592 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31/O
                         net (fo=1, routed)           0.455     9.048    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31_n_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.051     9.099 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.533     9.632    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10_n_0
    SLICE_X76Y91         LUT6 (Prop_lut6_I5_O)        0.134     9.766 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.682    10.448    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X74Y101        LUT6 (Prop_lut6_I1_O)        0.043    10.491 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.576    11.067    moon_unit/moon_rgb[1]
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.043    11.110 f  moon_unit/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.232    11.342    moon_unit/rgb_out[11]_i_21_n_0
    SLICE_X73Y111        LUT6 (Prop_lut6_I4_O)        0.043    11.385 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.232    11.616    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X73Y112        LUT6 (Prop_lut6_I1_O)        0.043    11.659 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.462    12.121    vgac_unit/rgb_out[0]_i_2
    SLICE_X75Y117        LUT2 (Prop_lut2_I1_O)        0.043    12.164 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.499    12.664    player_unit/rgb_out_reg[11]_2
    SLICE_X78Y123        LUT6 (Prop_lut6_I5_O)        0.043    12.707 r  player_unit/rgb_out[2]_i_2/O
                         net (fo=1, routed)           0.636    13.343    FSM_unit/rgb_out_reg[2]
    SLICE_X72Y111        LUT6 (Prop_lut6_I2_O)        0.043    13.386 r  FSM_unit/rgb_out[2]_i_1/O
                         net (fo=1, routed)           0.000    13.386    rgb_next[2]
    SLICE_X72Y111        FDRE                                         r  rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.095    13.870    clk_IBUF_BUFG
    SLICE_X72Y111        FDRE                                         r  rgb_out_reg[2]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X72Y111        FDRE (Setup_fdre_C_D)        0.064    14.225    rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -13.386    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.067ns  (logic 1.321ns (14.570%)  route 7.746ns (85.430%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.274     4.289    moon_unit/clk_IBUF_BUFG
    SLICE_X80Y113        FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.223     4.512 f  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=19, routed)          0.516     5.029    moon_unit/moon_x_reg_reg[8]_0[1]
    SLICE_X80Y113        LUT6 (Prop_lut6_I2_O)        0.043     5.072 f  moon_unit/moon_unit_i_90/O
                         net (fo=14, routed)          0.489     5.560    moon_unit/moon_unit_i_90_n_0
    SLICE_X77Y111        LUT3 (Prop_lut3_I2_O)        0.043     5.603 r  moon_unit/moon_unit_i_137/O
                         net (fo=2, routed)           0.389     5.992    moon_unit/moon_unit_i_137_n_0
    SLICE_X78Y111        LUT5 (Prop_lut5_I3_O)        0.043     6.035 r  moon_unit/moon_unit_i_113/O
                         net (fo=1, routed)           0.000     6.035    moon_unit/moon_unit_i_113_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.281 r  moon_unit/moon_unit_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.281    moon_unit/moon_unit_i_85_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.335 r  moon_unit/moon_unit_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.335    moon_unit/moon_unit_i_41_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.389 r  moon_unit/moon_unit_i_19/CO[3]
                         net (fo=15, routed)          0.488     6.878    moon_unit/cover_on20_in
    SLICE_X80Y108        LUT5 (Prop_lut5_I4_O)        0.043     6.921 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.219     8.140    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X72Y88         LUT6 (Prop_lut6_I0_O)        0.043     8.183 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89/O
                         net (fo=1, routed)           0.367     8.549    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_89_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I4_O)        0.043     8.592 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31/O
                         net (fo=1, routed)           0.455     9.048    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_31_n_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.051     9.099 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.533     9.632    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_10_n_0
    SLICE_X76Y91         LUT6 (Prop_lut6_I5_O)        0.134     9.766 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.682    10.448    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X74Y101        LUT6 (Prop_lut6_I1_O)        0.043    10.491 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.576    11.067    moon_unit/moon_rgb[1]
    SLICE_X73Y111        LUT4 (Prop_lut4_I3_O)        0.043    11.110 f  moon_unit/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.232    11.342    moon_unit/rgb_out[11]_i_21_n_0
    SLICE_X73Y111        LUT6 (Prop_lut6_I4_O)        0.043    11.385 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.232    11.616    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X73Y112        LUT6 (Prop_lut6_I1_O)        0.043    11.659 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.462    12.121    vgac_unit/rgb_out[0]_i_2
    SLICE_X75Y117        LUT2 (Prop_lut2_I1_O)        0.043    12.164 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.516    12.680    player_unit/rgb_out_reg[11]_2
    SLICE_X75Y124        LUT6 (Prop_lut6_I5_O)        0.043    12.723 r  player_unit/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.590    13.313    FSM_unit/rgb_out_reg[11]_0
    SLICE_X64Y114        LUT6 (Prop_lut6_I2_O)        0.043    13.356 r  FSM_unit/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000    13.356    rgb_next[11]
    SLICE_X64Y114        FDRE                                         r  rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.091    13.866    clk_IBUF_BUFG
    SLICE_X64Y114        FDRE                                         r  rgb_out_reg[11]/C
                         clock pessimism              0.326    14.192    
                         clock uncertainty           -0.035    14.157    
    SLICE_X64Y114        FDRE (Setup_fdre_C_D)        0.065    14.222    rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                  0.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 music_unit/cnt2_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/pre_set_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.157ns (40.431%)  route 0.231ns (59.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.582     1.828    music_unit/clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  music_unit/cnt2_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.091     1.919 f  music_unit/cnt2_reg_rep[10]/Q
                         net (fo=19, routed)          0.231     2.150    music_unit/cnt2[10]
    SLICE_X54Y72         LUT6 (Prop_lut6_I5_O)        0.066     2.216 r  music_unit/pre_set[15]_i_1/O
                         net (fo=1, routed)           0.000     2.216    music_unit/pre_set[15]_i_1_n_0
    SLICE_X54Y72         FDRE                                         r  music_unit/pre_set_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.799     2.284    music_unit/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  music_unit/pre_set_reg[15]/C
                         clock pessimism             -0.267     2.017    
    SLICE_X54Y72         FDRE (Hold_fdre_C_D)         0.087     2.104    music_unit/pre_set_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/data_expand_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_expand_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.876%)  route 0.115ns (44.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.543     1.789    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X76Y132        FDCE                                         r  PS2_Interface_unit/data_expand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y132        FDCE (Prop_fdce_C_Q)         0.118     1.907 r  PS2_Interface_unit/data_expand_reg/Q
                         net (fo=2, routed)           0.115     2.022    PS2_Interface_unit/data_expand_reg_n_0
    SLICE_X76Y132        LUT6 (Prop_lut6_I5_O)        0.028     2.050 r  PS2_Interface_unit/data_expand_i_1/O
                         net (fo=1, routed)           0.000     2.050    PS2_Interface_unit/data_expand_i_1_n_0
    SLICE_X76Y132        FDCE                                         r  PS2_Interface_unit/data_expand_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.740     2.225    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X76Y132        FDCE                                         r  PS2_Interface_unit/data_expand_reg/C
                         clock pessimism             -0.436     1.789    
    SLICE_X76Y132        FDCE (Hold_fdce_C_D)         0.087     1.876    PS2_Interface_unit/data_expand_reg
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/data_expand_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.580%)  route 0.115ns (49.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.543     1.789    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X76Y132        FDCE                                         r  PS2_Interface_unit/data_expand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y132        FDCE (Prop_fdce_C_Q)         0.118     1.907 r  PS2_Interface_unit/data_expand_reg/Q
                         net (fo=2, routed)           0.115     2.022    PS2_Interface_unit/data_expand_reg_n_0
    SLICE_X77Y132        FDCE                                         r  PS2_Interface_unit/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.740     2.225    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X77Y132        FDCE                                         r  PS2_Interface_unit/data_reg[9]/C
                         clock pessimism             -0.425     1.800    
    SLICE_X77Y132        FDCE (Hold_fdce_C_D)         0.044     1.844    PS2_Interface_unit/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 hecatia_unit/time_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.842%)  route 0.124ns (49.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.539     1.785    hecatia_unit/clk_IBUF_BUFG
    SLICE_X59Y138        FDCE                                         r  hecatia_unit/time_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y138        FDCE (Prop_fdce_C_Q)         0.100     1.885 f  hecatia_unit/time_reg_reg[18]/Q
                         net (fo=25, routed)          0.124     2.009    hecatia_unit/time_reg[18]
    SLICE_X59Y136        LUT6 (Prop_lut6_I1_O)        0.028     2.037 r  hecatia_unit/time_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.037    hecatia_unit/time_next[12]
    SLICE_X59Y136        FDCE                                         r  hecatia_unit/time_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.735     2.220    hecatia_unit/clk_IBUF_BUFG
    SLICE_X59Y136        FDCE                                         r  hecatia_unit/time_reg_reg[12]/C
                         clock pessimism             -0.424     1.796    
    SLICE_X59Y136        FDCE (Hold_fdce_C_D)         0.061     1.857    hecatia_unit/time_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 hecatia_unit/time_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.494%)  route 0.147ns (53.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.539     1.785    hecatia_unit/clk_IBUF_BUFG
    SLICE_X59Y138        FDCE                                         r  hecatia_unit/time_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y138        FDCE (Prop_fdce_C_Q)         0.100     1.885 f  hecatia_unit/time_reg_reg[20]/Q
                         net (fo=25, routed)          0.147     2.032    hecatia_unit/time_reg[20]
    SLICE_X60Y138        LUT6 (Prop_lut6_I2_O)        0.028     2.060 r  hecatia_unit/time_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.060    hecatia_unit/time_next[22]
    SLICE_X60Y138        FDCE                                         r  hecatia_unit/time_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.739     2.224    hecatia_unit/clk_IBUF_BUFG
    SLICE_X60Y138        FDCE                                         r  hecatia_unit/time_reg_reg[22]/C
                         clock pessimism             -0.407     1.817    
    SLICE_X60Y138        FDCE (Hold_fdce_C_D)         0.060     1.877    hecatia_unit/time_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/temp_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (50.067%)  route 0.118ns (49.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.544     1.790    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X76Y133        FDCE                                         r  PS2_Interface_unit/temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y133        FDCE (Prop_fdce_C_Q)         0.118     1.908 r  PS2_Interface_unit/temp_data_reg[1]/Q
                         net (fo=2, routed)           0.118     2.025    PS2_Interface_unit/temp_data[1]
    SLICE_X77Y132        FDCE                                         r  PS2_Interface_unit/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.740     2.225    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X77Y132        FDCE                                         r  PS2_Interface_unit/data_reg[1]/C
                         clock pessimism             -0.424     1.801    
    SLICE_X77Y132        FDCE (Hold_fdce_C_D)         0.036     1.837    PS2_Interface_unit/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.100ns (24.031%)  route 0.316ns (75.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.587     1.833    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y78         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.100     1.933 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          0.316     2.249    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X56Y77         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.799     2.284    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y77         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.267     2.017    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.040     2.057    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/temp_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.264%)  route 0.142ns (58.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.541     1.787    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X75Y130        FDCE                                         r  PS2_Interface_unit/temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y130        FDCE (Prop_fdce_C_Q)         0.100     1.887 r  PS2_Interface_unit/temp_data_reg[7]/Q
                         net (fo=2, routed)           0.142     2.029    PS2_Interface_unit/temp_data[7]
    SLICE_X77Y130        FDCE                                         r  PS2_Interface_unit/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.738     2.223    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X77Y130        FDCE                                         r  PS2_Interface_unit/data_reg[7]/C
                         clock pessimism             -0.424     1.799    
    SLICE_X77Y130        FDCE (Hold_fdce_C_D)         0.038     1.837    PS2_Interface_unit/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 hecatia_unit/time_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.857%)  route 0.139ns (52.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.540     1.786    hecatia_unit/clk_IBUF_BUFG
    SLICE_X60Y138        FDCE                                         r  hecatia_unit/time_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y138        FDCE (Prop_fdce_C_Q)         0.100     1.886 f  hecatia_unit/time_reg_reg[21]/Q
                         net (fo=25, routed)          0.139     2.025    hecatia_unit/time_reg[21]
    SLICE_X60Y137        LUT6 (Prop_lut6_I3_O)        0.028     2.053 r  hecatia_unit/time_reg[16]_i_1__0/O
                         net (fo=1, routed)           0.000     2.053    hecatia_unit/time_next[16]
    SLICE_X60Y137        FDCE                                         r  hecatia_unit/time_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.737     2.222    hecatia_unit/clk_IBUF_BUFG
    SLICE_X60Y137        FDCE                                         r  hecatia_unit/time_reg_reg[16]/C
                         clock pessimism             -0.424     1.798    
    SLICE_X60Y137        FDCE (Hold_fdce_C_D)         0.060     1.858    hecatia_unit/time_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 music_unit/cnt2_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/pre_set_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.851%)  route 0.139ns (52.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.582     1.828    music_unit/clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  music_unit/cnt2_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.100     1.928 r  music_unit/cnt2_reg_rep[8]/Q
                         net (fo=21, routed)          0.139     2.067    music_unit/cnt2[8]
    SLICE_X57Y72         LUT4 (Prop_lut4_I1_O)        0.028     2.095 r  music_unit/pre_set[2]_i_1/O
                         net (fo=1, routed)           0.000     2.095    music_unit/pre_set[2]_i_1_n_0
    SLICE_X57Y72         FDRE                                         r  music_unit/pre_set_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.799     2.284    music_unit/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  music_unit/pre_set_reg[2]/C
                         clock pessimism             -0.445     1.839    
    SLICE_X57Y72         FDRE (Hold_fdre_C_D)         0.060     1.899    music_unit/pre_set_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y26   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y27   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X5Y25   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X5Y26   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y24   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y25   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y28   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y29   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y31   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y32   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X78Y127  FSM_unit/num_bomb_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X78Y127  FSM_unit/num_bomb_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X79Y122  FSM_unit/timeout_reg_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X79Y122  FSM_unit/timeout_reg_reg[13]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X76Y123  FSM_unit/timeout_reg_reg[20]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X76Y123  FSM_unit/timeout_reg_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X76Y125  FSM_unit/timeout_reg_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X76Y125  FSM_unit/timeout_reg_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X75Y119  FSM_unit/timeout_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X75Y119  FSM_unit/timeout_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X75Y111  rgb_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X75Y111  rgb_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X64Y114  rgb_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X64Y114  rgb_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X64Y114  rgb_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X64Y114  rgb_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X75Y111  rgb_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X75Y111  rgb_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X72Y111  rgb_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X72Y111  rgb_out_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.266ns (8.843%)  route 2.742ns (91.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.260     4.275    FSM_unit/clk_IBUF_BUFG
    SLICE_X81Y124        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDCE (Prop_fdce_C_Q)         0.223     4.498 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.739     5.237    FSM_unit/enter_reg
    SLICE_X82Y124        LUT6 (Prop_lut6_I2_O)        0.043     5.280 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         2.003     7.283    hecatia_unit/time_reg_reg[0]_0
    SLICE_X59Y134        FDCE                                         f  hecatia_unit/time_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.085    13.860    hecatia_unit/clk_IBUF_BUFG
    SLICE_X59Y134        FDCE                                         r  hecatia_unit/time_reg_reg[1]/C
                         clock pessimism              0.326    14.186    
                         clock uncertainty           -0.035    14.151    
    SLICE_X59Y134        FDCE (Recov_fdce_C_CLR)     -0.212    13.939    hecatia_unit/time_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.266ns (8.843%)  route 2.742ns (91.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.260     4.275    FSM_unit/clk_IBUF_BUFG
    SLICE_X81Y124        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDCE (Prop_fdce_C_Q)         0.223     4.498 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.739     5.237    FSM_unit/enter_reg
    SLICE_X82Y124        LUT6 (Prop_lut6_I2_O)        0.043     5.280 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         2.003     7.283    hecatia_unit/time_reg_reg[0]_0
    SLICE_X59Y134        FDCE                                         f  hecatia_unit/time_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.085    13.860    hecatia_unit/clk_IBUF_BUFG
    SLICE_X59Y134        FDCE                                         r  hecatia_unit/time_reg_reg[3]/C
                         clock pessimism              0.326    14.186    
                         clock uncertainty           -0.035    14.151    
    SLICE_X59Y134        FDCE (Recov_fdce_C_CLR)     -0.212    13.939    hecatia_unit/time_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.266ns (8.843%)  route 2.742ns (91.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.260     4.275    FSM_unit/clk_IBUF_BUFG
    SLICE_X81Y124        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDCE (Prop_fdce_C_Q)         0.223     4.498 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.739     5.237    FSM_unit/enter_reg
    SLICE_X82Y124        LUT6 (Prop_lut6_I2_O)        0.043     5.280 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         2.003     7.283    hecatia_unit/time_reg_reg[0]_0
    SLICE_X59Y134        FDCE                                         f  hecatia_unit/time_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.085    13.860    hecatia_unit/clk_IBUF_BUFG
    SLICE_X59Y134        FDCE                                         r  hecatia_unit/time_reg_reg[4]/C
                         clock pessimism              0.326    14.186    
                         clock uncertainty           -0.035    14.151    
    SLICE_X59Y134        FDCE (Recov_fdce_C_CLR)     -0.212    13.939    hecatia_unit/time_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.266ns (9.088%)  route 2.661ns (90.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.862 - 10.000 ) 
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.260     4.275    FSM_unit/clk_IBUF_BUFG
    SLICE_X81Y124        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDCE (Prop_fdce_C_Q)         0.223     4.498 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.739     5.237    FSM_unit/enter_reg
    SLICE_X82Y124        LUT6 (Prop_lut6_I2_O)        0.043     5.280 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.922     7.202    hecatia_unit/time_reg_reg[0]_0
    SLICE_X60Y134        FDCE                                         f  hecatia_unit/time_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.087    13.862    hecatia_unit/clk_IBUF_BUFG
    SLICE_X60Y134        FDCE                                         r  hecatia_unit/time_reg_reg[0]/C
                         clock pessimism              0.326    14.188    
                         clock uncertainty           -0.035    14.153    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.212    13.941    hecatia_unit/time_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  6.739    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.266ns (9.088%)  route 2.661ns (90.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.862 - 10.000 ) 
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.260     4.275    FSM_unit/clk_IBUF_BUFG
    SLICE_X81Y124        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDCE (Prop_fdce_C_Q)         0.223     4.498 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.739     5.237    FSM_unit/enter_reg
    SLICE_X82Y124        LUT6 (Prop_lut6_I2_O)        0.043     5.280 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.922     7.202    hecatia_unit/time_reg_reg[0]_0
    SLICE_X60Y134        FDCE                                         f  hecatia_unit/time_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.087    13.862    hecatia_unit/clk_IBUF_BUFG
    SLICE_X60Y134        FDCE                                         r  hecatia_unit/time_reg_reg[2]/C
                         clock pessimism              0.326    14.188    
                         clock uncertainty           -0.035    14.153    
    SLICE_X60Y134        FDCE (Recov_fdce_C_CLR)     -0.212    13.941    hecatia_unit/time_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  6.739    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.266ns (9.401%)  route 2.564ns (90.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 13.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.260     4.275    FSM_unit/clk_IBUF_BUFG
    SLICE_X81Y124        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDCE (Prop_fdce_C_Q)         0.223     4.498 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.739     5.237    FSM_unit/enter_reg
    SLICE_X82Y124        LUT6 (Prop_lut6_I2_O)        0.043     5.280 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.825     7.105    hecatia_unit/time_reg_reg[0]_0
    SLICE_X59Y135        FDCE                                         f  hecatia_unit/time_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.086    13.861    hecatia_unit/clk_IBUF_BUFG
    SLICE_X59Y135        FDCE                                         r  hecatia_unit/time_reg_reg[5]/C
                         clock pessimism              0.326    14.187    
                         clock uncertainty           -0.035    14.152    
    SLICE_X59Y135        FDCE (Recov_fdce_C_CLR)     -0.212    13.940    hecatia_unit/time_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.266ns (9.401%)  route 2.564ns (90.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 13.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.260     4.275    FSM_unit/clk_IBUF_BUFG
    SLICE_X81Y124        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDCE (Prop_fdce_C_Q)         0.223     4.498 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.739     5.237    FSM_unit/enter_reg
    SLICE_X82Y124        LUT6 (Prop_lut6_I2_O)        0.043     5.280 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.825     7.105    hecatia_unit/time_reg_reg[0]_0
    SLICE_X59Y135        FDCE                                         f  hecatia_unit/time_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.086    13.861    hecatia_unit/clk_IBUF_BUFG
    SLICE_X59Y135        FDCE                                         r  hecatia_unit/time_reg_reg[6]/C
                         clock pessimism              0.326    14.187    
                         clock uncertainty           -0.035    14.152    
    SLICE_X59Y135        FDCE (Recov_fdce_C_CLR)     -0.212    13.940    hecatia_unit/time_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.266ns (9.401%)  route 2.564ns (90.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 13.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.260     4.275    FSM_unit/clk_IBUF_BUFG
    SLICE_X81Y124        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDCE (Prop_fdce_C_Q)         0.223     4.498 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.739     5.237    FSM_unit/enter_reg
    SLICE_X82Y124        LUT6 (Prop_lut6_I2_O)        0.043     5.280 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.825     7.105    hecatia_unit/time_reg_reg[0]_0
    SLICE_X59Y135        FDCE                                         f  hecatia_unit/time_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.086    13.861    hecatia_unit/clk_IBUF_BUFG
    SLICE_X59Y135        FDCE                                         r  hecatia_unit/time_reg_reg[7]/C
                         clock pessimism              0.326    14.187    
                         clock uncertainty           -0.035    14.152    
    SLICE_X59Y135        FDCE (Recov_fdce_C_CLR)     -0.212    13.940    hecatia_unit/time_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.266ns (9.401%)  route 2.564ns (90.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 13.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.260     4.275    FSM_unit/clk_IBUF_BUFG
    SLICE_X81Y124        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDCE (Prop_fdce_C_Q)         0.223     4.498 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.739     5.237    FSM_unit/enter_reg
    SLICE_X82Y124        LUT6 (Prop_lut6_I2_O)        0.043     5.280 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.825     7.105    hecatia_unit/time_reg_reg[0]_0
    SLICE_X59Y135        FDCE                                         f  hecatia_unit/time_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.086    13.861    hecatia_unit/clk_IBUF_BUFG
    SLICE_X59Y135        FDCE                                         r  hecatia_unit/time_reg_reg[8]/C
                         clock pessimism              0.326    14.187    
                         clock uncertainty           -0.035    14.152    
    SLICE_X59Y135        FDCE (Recov_fdce_C_CLR)     -0.212    13.940    hecatia_unit/time_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.266ns (9.705%)  route 2.475ns (90.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.862 - 10.000 ) 
    Source Clock Delay      (SCD):    4.275ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.260     4.275    FSM_unit/clk_IBUF_BUFG
    SLICE_X81Y124        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDCE (Prop_fdce_C_Q)         0.223     4.498 r  FSM_unit/enter_reg_reg/Q
                         net (fo=6, routed)           0.739     5.237    FSM_unit/enter_reg
    SLICE_X82Y124        LUT6 (Prop_lut6_I2_O)        0.043     5.280 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.736     7.016    hecatia_unit/time_reg_reg[0]_0
    SLICE_X59Y136        FDCE                                         f  hecatia_unit/time_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.087    13.862    hecatia_unit/clk_IBUF_BUFG
    SLICE_X59Y136        FDCE                                         r  hecatia_unit/time_reg_reg[10]/C
                         clock pessimism              0.326    14.188    
                         clock uncertainty           -0.035    14.153    
    SLICE_X59Y136        FDCE (Recov_fdce_C_CLR)     -0.212    13.941    hecatia_unit/time_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  6.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.128ns (19.725%)  route 0.521ns (80.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.562     1.808    FSM_unit/clk_IBUF_BUFG
    SLICE_X79Y125        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDCE (Prop_fdce_C_Q)         0.100     1.908 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=53, routed)          0.230     2.137    FSM_unit/game_state__0[2]
    SLICE_X82Y124        LUT6 (Prop_lut6_I0_O)        0.028     2.165 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         0.291     2.457    PS2_Interface_unit/data_reg[0]_0
    SLICE_X77Y130        FDCE                                         f  PS2_Interface_unit/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.738     2.223    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X77Y130        FDCE                                         r  PS2_Interface_unit/data_reg[5]/C
                         clock pessimism             -0.407     1.816    
    SLICE_X77Y130        FDCE (Remov_fdce_C_CLR)     -0.069     1.747    PS2_Interface_unit/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.128ns (19.725%)  route 0.521ns (80.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.562     1.808    FSM_unit/clk_IBUF_BUFG
    SLICE_X79Y125        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDCE (Prop_fdce_C_Q)         0.100     1.908 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=53, routed)          0.230     2.137    FSM_unit/game_state__0[2]
    SLICE_X82Y124        LUT6 (Prop_lut6_I0_O)        0.028     2.165 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         0.291     2.457    PS2_Interface_unit/data_reg[0]_0
    SLICE_X77Y130        FDCE                                         f  PS2_Interface_unit/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.738     2.223    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X77Y130        FDCE                                         r  PS2_Interface_unit/data_reg[7]/C
                         clock pessimism             -0.407     1.816    
    SLICE_X77Y130        FDCE (Remov_fdce_C_CLR)     -0.069     1.747    PS2_Interface_unit/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            health_unit/life_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.128ns (19.025%)  route 0.545ns (80.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.562     1.808    FSM_unit/clk_IBUF_BUFG
    SLICE_X79Y125        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDCE (Prop_fdce_C_Q)         0.100     1.908 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=53, routed)          0.230     2.137    FSM_unit/game_state__0[2]
    SLICE_X82Y124        LUT6 (Prop_lut6_I0_O)        0.028     2.165 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         0.315     2.481    health_unit/life_reg_reg[0]_0
    SLICE_X76Y120        FDCE                                         f  health_unit/life_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.737     2.222    health_unit/clk_IBUF_BUFG
    SLICE_X76Y120        FDCE                                         r  health_unit/life_reg_reg[0]/C
                         clock pessimism             -0.407     1.815    
    SLICE_X76Y120        FDCE (Remov_fdce_C_CLR)     -0.050     1.765    health_unit/life_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            health_unit/life_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.128ns (19.025%)  route 0.545ns (80.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.562     1.808    FSM_unit/clk_IBUF_BUFG
    SLICE_X79Y125        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDCE (Prop_fdce_C_Q)         0.100     1.908 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=53, routed)          0.230     2.137    FSM_unit/game_state__0[2]
    SLICE_X82Y124        LUT6 (Prop_lut6_I0_O)        0.028     2.165 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         0.315     2.481    health_unit/life_reg_reg[0]_0
    SLICE_X76Y120        FDCE                                         f  health_unit/life_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.737     2.222    health_unit/clk_IBUF_BUFG
    SLICE_X76Y120        FDCE                                         r  health_unit/life_reg_reg[1]/C
                         clock pessimism             -0.407     1.815    
    SLICE_X76Y120        FDCE (Remov_fdce_C_CLR)     -0.050     1.765    health_unit/life_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            health_unit/life_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.128ns (19.025%)  route 0.545ns (80.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.562     1.808    FSM_unit/clk_IBUF_BUFG
    SLICE_X79Y125        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDCE (Prop_fdce_C_Q)         0.100     1.908 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=53, routed)          0.230     2.137    FSM_unit/game_state__0[2]
    SLICE_X82Y124        LUT6 (Prop_lut6_I0_O)        0.028     2.165 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         0.315     2.481    health_unit/life_reg_reg[0]_0
    SLICE_X76Y120        FDCE                                         f  health_unit/life_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.737     2.222    health_unit/clk_IBUF_BUFG
    SLICE_X76Y120        FDCE                                         r  health_unit/life_reg_reg[3]/C
                         clock pessimism             -0.407     1.815    
    SLICE_X76Y120        FDCE (Remov_fdce_C_CLR)     -0.050     1.765    health_unit/life_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            health_unit/life_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.128ns (19.025%)  route 0.545ns (80.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.562     1.808    FSM_unit/clk_IBUF_BUFG
    SLICE_X79Y125        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDCE (Prop_fdce_C_Q)         0.100     1.908 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=53, routed)          0.230     2.137    FSM_unit/game_state__0[2]
    SLICE_X82Y124        LUT6 (Prop_lut6_I0_O)        0.028     2.165 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         0.315     2.481    health_unit/life_reg_reg[0]_0
    SLICE_X76Y120        FDCE                                         f  health_unit/life_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.737     2.222    health_unit/clk_IBUF_BUFG
    SLICE_X76Y120        FDCE                                         r  health_unit/life_reg_reg[4]/C
                         clock pessimism             -0.407     1.815    
    SLICE_X76Y120        FDCE (Remov_fdce_C_CLR)     -0.050     1.765    health_unit/life_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.128ns (18.265%)  route 0.573ns (81.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.562     1.808    FSM_unit/clk_IBUF_BUFG
    SLICE_X79Y125        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDCE (Prop_fdce_C_Q)         0.100     1.908 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=53, routed)          0.230     2.137    FSM_unit/game_state__0[2]
    SLICE_X82Y124        LUT6 (Prop_lut6_I0_O)        0.028     2.165 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         0.343     2.509    PS2_Interface_unit/data_reg[0]_0
    SLICE_X76Y131        FDCE                                         f  PS2_Interface_unit/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.739     2.224    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X76Y131        FDCE                                         r  PS2_Interface_unit/data_reg[4]/C
                         clock pessimism             -0.407     1.817    
    SLICE_X76Y131        FDCE (Remov_fdce_C_CLR)     -0.050     1.767    PS2_Interface_unit/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            health_unit/life_reg_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.128ns (18.098%)  route 0.579ns (81.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.562     1.808    FSM_unit/clk_IBUF_BUFG
    SLICE_X79Y125        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDCE (Prop_fdce_C_Q)         0.100     1.908 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=53, routed)          0.230     2.137    FSM_unit/game_state__0[2]
    SLICE_X82Y124        LUT6 (Prop_lut6_I0_O)        0.028     2.165 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         0.350     2.515    health_unit/life_reg_reg[0]_0
    SLICE_X76Y122        FDPE                                         f  health_unit/life_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.735     2.220    health_unit/clk_IBUF_BUFG
    SLICE_X76Y122        FDPE                                         r  health_unit/life_reg_reg[2]/C
                         clock pessimism             -0.407     1.813    
    SLICE_X76Y122        FDPE (Remov_fdpe_C_PRE)     -0.052     1.761    health_unit/life_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            health_unit/life_reg_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.128ns (18.098%)  route 0.579ns (81.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.562     1.808    FSM_unit/clk_IBUF_BUFG
    SLICE_X79Y125        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDCE (Prop_fdce_C_Q)         0.100     1.908 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=53, routed)          0.230     2.137    FSM_unit/game_state__0[2]
    SLICE_X82Y124        LUT6 (Prop_lut6_I0_O)        0.028     2.165 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         0.350     2.515    health_unit/life_reg_reg[0]_0
    SLICE_X76Y122        FDPE                                         f  health_unit/life_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.735     2.220    health_unit/clk_IBUF_BUFG
    SLICE_X76Y122        FDPE                                         r  health_unit/life_reg_reg[5]/C
                         clock pessimism             -0.407     1.813    
    SLICE_X76Y122        FDPE (Remov_fdpe_C_PRE)     -0.052     1.761    health_unit/life_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            health_unit/life_reg_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.128ns (18.098%)  route 0.579ns (81.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.562     1.808    FSM_unit/clk_IBUF_BUFG
    SLICE_X79Y125        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDCE (Prop_fdce_C_Q)         0.100     1.908 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=53, routed)          0.230     2.137    FSM_unit/game_state__0[2]
    SLICE_X82Y124        LUT6 (Prop_lut6_I0_O)        0.028     2.165 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         0.350     2.515    health_unit/life_reg_reg[0]_0
    SLICE_X76Y122        FDPE                                         f  health_unit/life_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.735     2.220    health_unit/clk_IBUF_BUFG
    SLICE_X76Y122        FDPE                                         r  health_unit/life_reg_reg[6]/C
                         clock pessimism             -0.407     1.813    
    SLICE_X76Y122        FDPE (Remov_fdpe_C_PRE)     -0.052     1.761    health_unit/life_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.754    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           250 Endpoints
Min Delay           250 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.520ns  (logic 4.131ns (43.395%)  route 5.389ns (56.605%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  SW_IBUF_inst/O
                         net (fo=1, routed)           1.748     2.518    music_unit/SW_IBUF
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.043     2.561 r  music_unit/buzzer_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.641     6.202    buzzer_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         3.318     9.520 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     9.520    buzzer
    AF25                                                              r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/hs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.587ns  (logic 3.542ns (46.686%)  route 4.045ns (53.314%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y124        FDRE                         0.000     0.000 r  vgac_unit/hs_reg/C
    SLICE_X90Y124        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vgac_unit/hs_reg/Q
                         net (fo=1, routed)           4.045     4.304    hsync_OBUF
    M22                  OBUF (Prop_obuf_I_O)         3.283     7.587 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.587    hsync
    M22                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 3.537ns (47.542%)  route 3.902ns (52.458%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        FDRE                         0.000     0.000 r  vgac_unit/vs_reg/C
    SLICE_X82Y126        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vgac_unit/vs_reg/Q
                         net (fo=1, routed)           3.902     4.161    vsync_OBUF
    M21                  OBUF (Prop_obuf_I_O)         3.278     7.439 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.439    vsync
    M21                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delay_next_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.452ns  (logic 0.983ns (18.028%)  route 4.469ns (81.972%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.507     3.252    FSM_unit/rstn_IBUF
    SLICE_X82Y124        LUT6 (Prop_lut6_I5_O)        0.043     3.295 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.292     4.587    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X75Y114        LUT2 (Prop_lut2_I0_O)        0.049     4.636 r  FSM_unit/delay_next[5]_C_i_4/O
                         net (fo=6, routed)           0.449     5.085    moon_unit/delay_next_reg[5]_C_0
    SLICE_X72Y114        LUT3 (Prop_lut3_I0_O)        0.146     5.231 r  moon_unit/delay_next[1]_C_i_1/O
                         net (fo=1, routed)           0.221     5.452    moon_unit/delay_next0_out[1]
    SLICE_X73Y114        FDCE                                         r  moon_unit/delay_next_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delay_next_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.333ns  (logic 0.981ns (18.392%)  route 4.352ns (81.608%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.507     3.252    FSM_unit/rstn_IBUF
    SLICE_X82Y124        LUT6 (Prop_lut6_I5_O)        0.043     3.295 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.292     4.587    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X75Y114        LUT2 (Prop_lut2_I0_O)        0.049     4.636 r  FSM_unit/delay_next[5]_C_i_4/O
                         net (fo=6, routed)           0.553     5.189    moon_unit/delay_next_reg[5]_C_0
    SLICE_X73Y114        LUT5 (Prop_lut5_I0_O)        0.144     5.333 r  moon_unit/delay_next[3]_C_i_1/O
                         net (fo=1, routed)           0.000     5.333    moon_unit/delay_next0_out[3]
    SLICE_X73Y114        FDCE                                         r  moon_unit/delay_next_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delay_next_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.325ns  (logic 0.973ns (18.269%)  route 4.352ns (81.731%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.507     3.252    FSM_unit/rstn_IBUF
    SLICE_X82Y124        LUT6 (Prop_lut6_I5_O)        0.043     3.295 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.292     4.587    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X75Y114        LUT2 (Prop_lut2_I0_O)        0.049     4.636 r  FSM_unit/delay_next[5]_C_i_4/O
                         net (fo=6, routed)           0.553     5.189    moon_unit/delay_next_reg[5]_C_0
    SLICE_X73Y114        LUT4 (Prop_lut4_I0_O)        0.136     5.325 r  moon_unit/delay_next[2]_C_i_1/O
                         net (fo=1, routed)           0.000     5.325    moon_unit/delay_next0_out[2]
    SLICE_X73Y114        FDCE                                         r  moon_unit/delay_next_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delay_next_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.308ns  (logic 0.973ns (18.327%)  route 4.335ns (81.673%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.507     3.252    FSM_unit/rstn_IBUF
    SLICE_X82Y124        LUT6 (Prop_lut6_I5_O)        0.043     3.295 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.292     4.587    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X75Y114        LUT2 (Prop_lut2_I0_O)        0.049     4.636 r  FSM_unit/delay_next[5]_C_i_4/O
                         net (fo=6, routed)           0.536     5.172    moon_unit/delay_next_reg[5]_C_0
    SLICE_X72Y113        LUT6 (Prop_lut6_I0_O)        0.136     5.308 r  moon_unit/delay_next[4]_C_i_1/O
                         net (fo=1, routed)           0.000     5.308    moon_unit/delay_next0_out[4]
    SLICE_X72Y113        FDCE                                         r  moon_unit/delay_next_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delay_next_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.308ns  (logic 0.973ns (18.327%)  route 4.335ns (81.673%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.507     3.252    FSM_unit/rstn_IBUF
    SLICE_X82Y124        LUT6 (Prop_lut6_I5_O)        0.043     3.295 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.292     4.587    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X75Y114        LUT2 (Prop_lut2_I0_O)        0.049     4.636 r  FSM_unit/delay_next[5]_C_i_4/O
                         net (fo=6, routed)           0.536     5.172    moon_unit/delay_next_reg[5]_C_0
    SLICE_X72Y113        LUT4 (Prop_lut4_I0_O)        0.136     5.308 r  moon_unit/delay_next[5]_C_i_2/O
                         net (fo=1, routed)           0.000     5.308    moon_unit/delay_next0_out[5]
    SLICE_X72Y113        FDCE                                         r  moon_unit/delay_next_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delta_y_reg_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.254ns  (logic 0.831ns (15.814%)  route 4.423ns (84.186%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.507     3.252    FSM_unit/rstn_IBUF
    SLICE_X82Y124        LUT6 (Prop_lut6_I5_O)        0.043     3.295 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.292     4.587    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X75Y114        LUT2 (Prop_lut2_I0_O)        0.043     4.630 f  FSM_unit/delta_y_reg_LDC_i_1/O
                         net (fo=2, routed)           0.624     5.254    moon_unit/delta_y_reg_P_0
    SLICE_X81Y113        FDPE                                         f  moon_unit/delta_y_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delay_next_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.209ns  (logic 0.973ns (18.676%)  route 4.236ns (81.324%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.507     3.252    FSM_unit/rstn_IBUF
    SLICE_X82Y124        LUT6 (Prop_lut6_I5_O)        0.043     3.295 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=198, routed)         1.292     4.587    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X75Y114        LUT2 (Prop_lut2_I0_O)        0.049     4.636 r  FSM_unit/delay_next[5]_C_i_4/O
                         net (fo=6, routed)           0.437     5.073    FSM_unit/FSM_sequential_game_state_reg[2]_0
    SLICE_X73Y114        LUT2 (Prop_lut2_I0_O)        0.136     5.209 r  FSM_unit/delay_next[0]_C_i_1/O
                         net (fo=1, routed)           0.000     5.209    moon_unit/delay_next_reg[0]_C_0[0]
    SLICE_X73Y114        FDCE                                         r  moon_unit/delay_next_reg[0]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgac_unit/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.157ns (67.587%)  route 0.075ns (32.413%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[7]/C
    SLICE_X87Y126        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  vgac_unit/v_count_reg[7]/Q
                         net (fo=8, routed)           0.075     0.166    vgac_unit/v_count_reg_n_0_[7]
    SLICE_X87Y126        LUT6 (Prop_lut6_I4_O)        0.066     0.232 r  vgac_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.232    vgac_unit/v_count[8]_i_1_n_0
    SLICE_X87Y126        FDCE                                         r  vgac_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.917%)  route 0.105ns (45.083%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[3]/C
    SLICE_X87Y125        FDCE (Prop_fdce_C_Q)         0.100     0.100 f  vgac_unit/v_count_reg[3]/Q
                         net (fo=12, routed)          0.105     0.205    vgac_unit/v_count_reg_n_0_[3]
    SLICE_X86Y125        LUT6 (Prop_lut6_I0_O)        0.028     0.233 r  vgac_unit/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.233    vgac_unit/v_count[2]_i_1_n_0
    SLICE_X86Y125        FDCE                                         r  vgac_unit/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.146ns (57.327%)  route 0.109ns (42.673%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125        FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[2]/C
    SLICE_X86Y125        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  vgac_unit/v_count_reg[2]/Q
                         net (fo=13, routed)          0.109     0.227    vgac_unit/v_count_reg_n_0_[2]
    SLICE_X87Y125        LUT6 (Prop_lut6_I0_O)        0.028     0.255 r  vgac_unit/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.255    vgac_unit/v_count[3]_i_1_n_0
    SLICE_X87Y125        FDCE                                         r  vgac_unit/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.216%)  route 0.132ns (50.784%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y124        FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[0]/C
    SLICE_X91Y124        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vgac_unit/h_count_reg[0]/Q
                         net (fo=10, routed)          0.132     0.232    vgac_unit/h_count_reg[0]
    SLICE_X91Y124        LUT6 (Prop_lut6_I2_O)        0.028     0.260 r  vgac_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    vgac_unit/p_0_in_0[5]
    SLICE_X91Y124        FDRE                                         r  vgac_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delta_x_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delta_x_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y113        FDCE                         0.000     0.000 r  moon_unit/delta_x_reg_C/C
    SLICE_X73Y113        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/delta_x_reg_C/Q
                         net (fo=2, routed)           0.136     0.236    moon_unit/delta_x_reg_C_n_0
    SLICE_X73Y113        LUT3 (Prop_lut3_I2_O)        0.028     0.264 r  moon_unit/delta_x_C_i_1/O
                         net (fo=1, routed)           0.000     0.264    moon_unit/delta_x_C_i_1_n_0
    SLICE_X73Y113        FDCE                                         r  moon_unit/delta_x_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/hs_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.146ns (53.234%)  route 0.128ns (46.766%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[9]/C
    SLICE_X90Y126        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vgac_unit/h_count_reg[9]/Q
                         net (fo=5, routed)           0.128     0.246    vgac_unit/h_count_reg[9]
    SLICE_X90Y124        LUT5 (Prop_lut5_I3_O)        0.028     0.274 r  vgac_unit/hs_i_1/O
                         net (fo=1, routed)           0.000     0.274    vgac_unit/h_sync
    SLICE_X90Y124        FDRE                                         r  vgac_unit/hs_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.157ns (55.647%)  route 0.125ns (44.353%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y124        FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[1]/C
    SLICE_X91Y124        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vgac_unit/h_count_reg[1]/Q
                         net (fo=9, routed)           0.125     0.216    vgac_unit/h_count_reg[1]
    SLICE_X91Y124        LUT4 (Prop_lut4_I2_O)        0.066     0.282 r  vgac_unit/col_addr[3]_i_1/O
                         net (fo=4, routed)           0.000     0.282    vgac_unit/h_count_reg[6]_0[3]
    SLICE_X91Y124        FDRE                                         r  vgac_unit/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.128ns (45.199%)  route 0.155ns (54.801%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[6]/C
    SLICE_X87Y126        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vgac_unit/v_count_reg[6]/Q
                         net (fo=10, routed)          0.155     0.255    vgac_unit/v_count_reg_n_0_[6]
    SLICE_X87Y126        LUT4 (Prop_lut4_I3_O)        0.028     0.283 r  vgac_unit/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.283    vgac_unit/v_count[6]_i_1_n_0
    SLICE_X87Y126        FDCE                                         r  vgac_unit/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.129ns (45.392%)  route 0.155ns (54.608%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[6]/C
    SLICE_X87Y126        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vgac_unit/v_count_reg[6]/Q
                         net (fo=10, routed)          0.155     0.255    vgac_unit/v_count_reg_n_0_[6]
    SLICE_X87Y126        LUT5 (Prop_lut5_I3_O)        0.029     0.284 r  vgac_unit/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.284    vgac_unit/v_count[7]_i_1_n_0
    SLICE_X87Y126        FDCE                                         r  vgac_unit/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delta_y_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delta_y_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.146ns (49.650%)  route 0.148ns (50.350%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDCE                         0.000     0.000 r  moon_unit/delta_y_reg_C/C
    SLICE_X76Y112        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  moon_unit/delta_y_reg_C/Q
                         net (fo=2, routed)           0.148     0.266    moon_unit/delta_y_reg_C_n_0
    SLICE_X76Y112        LUT3 (Prop_lut3_I2_O)        0.028     0.294 r  moon_unit/delta_y_C_i_1/O
                         net (fo=1, routed)           0.000     0.294    moon_unit/delta_y_C_i_1_n_0
    SLICE_X76Y112        FDCE                                         r  moon_unit/delta_y_reg_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           216 Endpoints
Min Delay           216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_unit/c0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.327ns  (logic 3.715ns (35.972%)  route 6.612ns (64.028%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.217     4.232    disp_unit/c0/clk_IBUF_BUFG
    SLICE_X70Y119        FDRE                                         r  disp_unit/c0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDRE (Prop_fdre_C_Q)         0.259     4.491 r  disp_unit/c0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.987     5.478    FSM_unit/s_logisimBus21[1]
    SLICE_X74Y126        LUT4 (Prop_lut4_I1_O)        0.043     5.521 r  FSM_unit/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.724     6.245    FSM_unit/disp_unit/s_logisimBus12[3]
    SLICE_X66Y122        LUT4 (Prop_lut4_I3_O)        0.053     6.298 r  FSM_unit/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.901    11.199    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.360    14.559 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.559    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/c0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.071ns  (logic 3.602ns (35.761%)  route 6.470ns (64.239%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.217     4.232    disp_unit/c0/clk_IBUF_BUFG
    SLICE_X70Y119        FDRE                                         r  disp_unit/c0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDRE (Prop_fdre_C_Q)         0.259     4.491 r  disp_unit/c0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.987     5.478    FSM_unit/s_logisimBus21[1]
    SLICE_X74Y126        LUT4 (Prop_lut4_I1_O)        0.043     5.521 f  FSM_unit/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.606     6.127    FSM_unit/disp_unit/s_logisimBus12[3]
    SLICE_X66Y122        LUT4 (Prop_lut4_I1_O)        0.043     6.170 r  FSM_unit/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.877    11.047    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.257    14.303 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.303    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/c0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.025ns  (logic 3.727ns (37.177%)  route 6.298ns (62.823%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.217     4.232    disp_unit/c0/clk_IBUF_BUFG
    SLICE_X70Y119        FDRE                                         r  disp_unit/c0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDRE (Prop_fdre_C_Q)         0.259     4.491 r  disp_unit/c0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.987     5.478    FSM_unit/s_logisimBus21[1]
    SLICE_X74Y126        LUT4 (Prop_lut4_I1_O)        0.043     5.521 r  FSM_unit/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.724     6.245    FSM_unit/disp_unit/s_logisimBus12[3]
    SLICE_X66Y122        LUT4 (Prop_lut4_I0_O)        0.051     6.296 r  FSM_unit/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.587    10.883    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.374    14.257 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.257    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/c0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 3.600ns (36.049%)  route 6.386ns (63.951%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.217     4.232    disp_unit/c0/clk_IBUF_BUFG
    SLICE_X70Y119        FDRE                                         r  disp_unit/c0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDRE (Prop_fdre_C_Q)         0.259     4.491 r  disp_unit/c0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.987     5.478    FSM_unit/s_logisimBus21[1]
    SLICE_X74Y126        LUT4 (Prop_lut4_I1_O)        0.043     5.521 r  FSM_unit/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.724     6.245    FSM_unit/disp_unit/s_logisimBus12[3]
    SLICE_X66Y122        LUT4 (Prop_lut4_I0_O)        0.043     6.288 r  FSM_unit/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.676    10.964    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.255    14.218 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.218    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music_unit/pre_set_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 4.149ns (43.225%)  route 5.450ns (56.775%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.386     4.401    music_unit/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  music_unit/pre_set_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.259     4.660 r  music_unit/pre_set_reg[10]/Q
                         net (fo=68, routed)          1.496     6.156    music_unit/pre_set[10]
    SLICE_X59Y69         LUT4 (Prop_lut4_I3_O)        0.043     6.199 r  music_unit/buzzer_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     6.199    music_unit/buzzer_OBUF_inst_i_13_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.458 r  music_unit/buzzer_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.458    music_unit/buzzer_OBUF_inst_i_3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.597 r  music_unit/buzzer_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.313     6.910    music_unit/beep
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.131     7.041 r  music_unit/buzzer_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.641    10.682    buzzer_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         3.318    14.000 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    14.000    buzzer
    AF25                                                              r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/c0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.511ns  (logic 3.722ns (39.141%)  route 5.788ns (60.859%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.217     4.232    disp_unit/c0/clk_IBUF_BUFG
    SLICE_X70Y119        FDRE                                         r  disp_unit/c0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDRE (Prop_fdre_C_Q)         0.259     4.491 r  disp_unit/c0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.987     5.478    FSM_unit/s_logisimBus21[1]
    SLICE_X74Y126        LUT4 (Prop_lut4_I1_O)        0.043     5.521 r  FSM_unit/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.606     6.127    FSM_unit/disp_unit/s_logisimBus12[3]
    SLICE_X66Y122        LUT4 (Prop_lut4_I3_O)        0.049     6.176 r  FSM_unit/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.196    10.371    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.371    13.743 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.743    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/c0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.390ns  (logic 3.624ns (38.596%)  route 5.766ns (61.404%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.217     4.232    disp_unit/c0/clk_IBUF_BUFG
    SLICE_X70Y119        FDRE                                         r  disp_unit/c0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDRE (Prop_fdre_C_Q)         0.259     4.491 r  disp_unit/c0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.987     5.478    FSM_unit/s_logisimBus21[1]
    SLICE_X74Y126        LUT4 (Prop_lut4_I1_O)        0.043     5.521 r  FSM_unit/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.616     6.137    FSM_unit/disp_unit/s_logisimBus12[3]
    SLICE_X66Y122        LUT4 (Prop_lut4_I1_O)        0.043     6.180 r  FSM_unit/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.163    10.343    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279    13.622 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.622    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/c0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 3.633ns (39.250%)  route 5.623ns (60.750%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.217     4.232    disp_unit/c0/clk_IBUF_BUFG
    SLICE_X70Y119        FDRE                                         r  disp_unit/c0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDRE (Prop_fdre_C_Q)         0.259     4.491 r  disp_unit/c0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.987     5.478    FSM_unit/s_logisimBus21[1]
    SLICE_X74Y126        LUT4 (Prop_lut4_I1_O)        0.043     5.521 r  FSM_unit/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.724     6.245    FSM_unit/disp_unit/s_logisimBus12[3]
    SLICE_X66Y122        LUT4 (Prop_lut4_I3_O)        0.043     6.288 r  FSM_unit/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.913    10.201    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    13.489 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.489    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.060ns  (logic 3.575ns (39.457%)  route 5.485ns (60.543%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.259     4.274    FSM_unit/clk_IBUF_BUFG
    SLICE_X79Y125        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDCE (Prop_fdce_C_Q)         0.223     4.497 f  FSM_unit/FSM_sequential_game_state_reg[1]/Q
                         net (fo=72, routed)          1.456     5.953    FSM_unit/game_state__0[1]
    SLICE_X76Y124        LUT3 (Prop_lut3_I2_O)        0.043     5.996 r  FSM_unit/game_state_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.029    10.025    game_state_out_OBUF[2]
    AB26                 OBUF (Prop_obuf_I_O)         3.309    13.334 r  game_state_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.334    game_state_out[2]
    AB26                                                              r  game_state_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.009ns  (logic 3.646ns (40.476%)  route 5.362ns (59.524%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.259     4.274    FSM_unit/clk_IBUF_BUFG
    SLICE_X79Y125        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDCE (Prop_fdce_C_Q)         0.223     4.497 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=53, routed)          0.785     5.282    FSM_unit/game_state__0[2]
    SLICE_X80Y122        LUT3 (Prop_lut3_I1_O)        0.051     5.333 r  FSM_unit/game_state_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.578     9.911    game_state_out_OBUF[1]
    Y25                  OBUF (Prop_obuf_I_O)         3.372    13.283 r  game_state_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.283    game_state_out[1]
    Y25                                                               r  game_state_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player_unit/player_x_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.128ns (62.369%)  route 0.077ns (37.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.569     1.815    player_unit/clk_IBUF_BUFG
    SLICE_X80Y118        FDRE                                         r  player_unit/player_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.100     1.915 r  player_unit/player_x_reg_reg[7]/Q
                         net (fo=45, routed)          0.077     1.992    player_unit/player_x[7]
    SLICE_X81Y118        LUT6 (Prop_lut6_I1_O)        0.028     2.020 r  player_unit/player_x_next[7]_i_1/O
                         net (fo=1, routed)           0.000     2.020    player_unit/player_x_next[7]_i_1_n_0
    SLICE_X81Y118        FDPE                                         r  player_unit/player_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delay_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/delay_next_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.961%)  route 0.114ns (47.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.543     1.789    moon_unit/clk_IBUF_BUFG
    SLICE_X71Y114        FDRE                                         r  moon_unit/delay_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  moon_unit/delay_reg_reg[2]/Q
                         net (fo=4, routed)           0.114     2.002    moon_unit/delay_reg[2]
    SLICE_X72Y113        LUT6 (Prop_lut6_I1_O)        0.028     2.030 r  moon_unit/delay_next[4]_C_i_1/O
                         net (fo=1, routed)           0.000     2.030    moon_unit/delay_next0_out[4]
    SLICE_X72Y113        FDCE                                         r  moon_unit/delay_next_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.138%)  route 0.118ns (47.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.569     1.815    player_unit/clk_IBUF_BUFG
    SLICE_X80Y118        FDRE                                         r  player_unit/player_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.100     1.915 r  player_unit/player_x_reg_reg[6]/Q
                         net (fo=48, routed)          0.118     2.032    player_unit/player_x[6]
    SLICE_X81Y118        LUT6 (Prop_lut6_I1_O)        0.028     2.060 r  player_unit/player_x_next[6]_i_1/O
                         net (fo=1, routed)           0.000     2.060    player_unit/player_x_next[6]_i_1_n_0
    SLICE_X81Y118        FDPE                                         r  player_unit/player_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 health_unit/life_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            health_unit/life_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.146ns (49.839%)  route 0.147ns (50.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.540     1.786    health_unit/clk_IBUF_BUFG
    SLICE_X76Y120        FDCE                                         r  health_unit/life_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y120        FDCE (Prop_fdce_C_Q)         0.118     1.904 r  health_unit/life_reg_reg[4]/Q
                         net (fo=4, routed)           0.147     2.051    health_unit/life_reg[4]
    SLICE_X75Y120        LUT6 (Prop_lut6_I5_O)        0.028     2.079 r  health_unit/life_next[4]_i_1/O
                         net (fo=1, routed)           0.000     2.079    health_unit/life_next[4]_i_1_n_0
    SLICE_X75Y120        FDCE                                         r  health_unit/life_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_x_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.178ns (59.860%)  route 0.119ns (40.140%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.545     1.791    moon_unit/clk_IBUF_BUFG
    SLICE_X75Y115        FDRE                                         r  moon_unit/moon_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.100     1.891 r  moon_unit/moon_x_reg_reg[8]/Q
                         net (fo=28, routed)          0.119     2.010    moon_unit/moon_x_reg_reg[8]_0[8]
    SLICE_X74Y115        LUT2 (Prop_lut2_I1_O)        0.028     2.038 r  moon_unit/moon_x_next[9]_i_5/O
                         net (fo=1, routed)           0.000     2.038    moon_unit/moon_x_next[9]_i_5_n_0
    SLICE_X74Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.088 r  moon_unit/moon_x_next_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.088    moon_unit/moon_x_next_reg[9]_i_1_n_7
    SLICE_X74Y115        FDCE                                         r  moon_unit/moon_x_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 health_unit/life_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            health_unit/life_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.146ns (47.824%)  route 0.159ns (52.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.538     1.784    health_unit/clk_IBUF_BUFG
    SLICE_X76Y122        FDPE                                         r  health_unit/life_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y122        FDPE (Prop_fdpe_C_Q)         0.118     1.902 r  health_unit/life_reg_reg[5]/Q
                         net (fo=3, routed)           0.159     2.061    health_unit/life_reg[5]
    SLICE_X75Y122        LUT4 (Prop_lut4_I0_O)        0.028     2.089 r  health_unit/life_next[5]_i_1/O
                         net (fo=1, routed)           0.000     2.089    health_unit/life_next[5]_i_1_n_0
    SLICE_X75Y122        FDPE                                         r  health_unit/life_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_x_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.128ns (46.636%)  route 0.146ns (53.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.569     1.815    player_unit/clk_IBUF_BUFG
    SLICE_X80Y118        FDRE                                         r  player_unit/player_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.100     1.915 r  player_unit/player_x_reg_reg[5]/Q
                         net (fo=48, routed)          0.146     2.061    player_unit/player_x[5]
    SLICE_X81Y118        LUT6 (Prop_lut6_I3_O)        0.028     2.089 r  player_unit/player_x_next[5]_i_1/O
                         net (fo=1, routed)           0.000     2.089    player_unit/player_x_next[5]_i_1_n_0
    SLICE_X81Y118        FDCE                                         r  player_unit/player_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 health_unit/life_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            health_unit/life_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.148ns (48.164%)  route 0.159ns (51.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.538     1.784    health_unit/clk_IBUF_BUFG
    SLICE_X76Y122        FDPE                                         r  health_unit/life_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y122        FDPE (Prop_fdpe_C_Q)         0.118     1.902 r  health_unit/life_reg_reg[5]/Q
                         net (fo=3, routed)           0.159     2.061    health_unit/life_reg[5]
    SLICE_X75Y122        LUT5 (Prop_lut5_I2_O)        0.030     2.091 r  health_unit/life_next[6]_i_1/O
                         net (fo=1, routed)           0.000     2.091    health_unit/life_next[6]_i_1_n_0
    SLICE_X75Y122        FDPE                                         r  health_unit/life_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delay_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/delay_next_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.128ns (42.284%)  route 0.175ns (57.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.543     1.789    moon_unit/clk_IBUF_BUFG
    SLICE_X71Y114        FDRE                                         r  moon_unit/delay_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  moon_unit/delay_reg_reg[2]/Q
                         net (fo=4, routed)           0.175     2.063    moon_unit/delay_reg[2]
    SLICE_X73Y114        LUT4 (Prop_lut4_I3_O)        0.028     2.091 r  moon_unit/delay_next[2]_C_i_1/O
                         net (fo=1, routed)           0.000     2.091    moon_unit/delay_next0_out[2]
    SLICE_X73Y114        FDCE                                         r  moon_unit/delay_next_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delay_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/delay_next_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.130ns (42.663%)  route 0.175ns (57.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.543     1.789    moon_unit/clk_IBUF_BUFG
    SLICE_X71Y114        FDRE                                         r  moon_unit/delay_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  moon_unit/delay_reg_reg[2]/Q
                         net (fo=4, routed)           0.175     2.063    moon_unit/delay_reg[2]
    SLICE_X73Y114        LUT5 (Prop_lut5_I3_O)        0.030     2.093 r  moon_unit/delay_next[3]_C_i_1/O
                         net (fo=1, routed)           0.000     2.093    moon_unit/delay_next0_out[3]
    SLICE_X73Y114        FDCE                                         r  moon_unit/delay_next_reg[3]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4226 Endpoints
Min Delay          4226 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.549ns  (logic 2.912ns (14.896%)  route 16.637ns (85.104%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y49          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        16.105    18.965    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addra[14]
    SLICE_X48Y157        LUT5 (Prop_lut5_I3_O)        0.052    19.017 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27/O
                         net (fo=1, routed)           0.533    19.549    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/ena_array[28]
    RAMB36_X2Y32         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.101     3.876    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X2Y32         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.218ns  (logic 2.903ns (15.105%)  route 16.315ns (84.895%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y49          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        16.105    18.965    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addra[14]
    SLICE_X48Y157        LUT5 (Prop_lut5_I3_O)        0.043    19.008 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__56/O
                         net (fo=1, routed)           0.211    19.218    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/ena_array[20]
    RAMB36_X2Y31         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.104     3.879    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clka
    RAMB36_X2Y31         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.931ns  (logic 2.903ns (15.335%)  route 16.028ns (84.665%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y49          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        15.595    18.455    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[14]
    SLICE_X23Y157        LUT5 (Prop_lut5_I3_O)        0.043    18.498 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__57/O
                         net (fo=1, routed)           0.433    18.931    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/ena_array[22]
    RAMB36_X1Y32         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.154     3.929    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X1Y32         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.715ns  (logic 2.912ns (15.560%)  route 15.803ns (84.440%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y49          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        15.595    18.455    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addra[14]
    SLICE_X23Y157        LUT5 (Prop_lut5_I3_O)        0.052    18.507 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29/O
                         net (fo=1, routed)           0.208    18.715    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/ena_array[30]
    RAMB36_X1Y31         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.157     3.932    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X1Y31         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.605ns  (logic 2.912ns (15.651%)  route 15.693ns (84.349%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y49          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        15.266    18.126    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/addra[14]
    SLICE_X23Y167        LUT5 (Prop_lut5_I3_O)        0.052    18.178 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25/O
                         net (fo=1, routed)           0.428    18.605    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/ena_array[25]
    RAMB36_X1Y34         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.144     3.919    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y34         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.493ns  (logic 2.903ns (15.698%)  route 15.590ns (84.302%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y49          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        15.266    18.126    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[14]
    SLICE_X23Y167        LUT5 (Prop_lut5_I3_O)        0.043    18.169 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46/O
                         net (fo=1, routed)           0.324    18.493    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/ena_array[17]
    RAMB36_X1Y33         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.150     3.925    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X1Y33         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.142ns  (logic 2.903ns (16.002%)  route 15.239ns (83.998%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y49          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        14.935    17.795    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addra[14]
    SLICE_X23Y177        LUT5 (Prop_lut5_I3_O)        0.043    17.838 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30/O
                         net (fo=1, routed)           0.303    18.142    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/ena_array[31]
    RAMB36_X1Y35         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.149     3.924    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.912ns  (logic 2.903ns (16.207%)  route 15.009ns (83.793%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y49          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        14.706    17.566    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addra[14]
    SLICE_X23Y182        LUT5 (Prop_lut5_I3_O)        0.043    17.609 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40/O
                         net (fo=1, routed)           0.303    17.912    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/ena_array[21]
    RAMB36_X1Y36         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.153     3.928    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.910ns  (logic 2.903ns (16.209%)  route 15.007ns (83.791%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y49          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 r  cover_unit/addr/P[17]
                         net (fo=172, routed)        14.164    17.024    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[14]
    SLICE_X24Y203        LUT5 (Prop_lut5_I3_O)        0.043    17.067 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__63/O
                         net (fo=1, routed)           0.843    17.910    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/ena_array[39]
    RAMB36_X1Y44         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.274     4.049    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X1Y44         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.680ns  (logic 2.903ns (16.420%)  route 14.777ns (83.580%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y49          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 r  cover_unit/addr/P[17]
                         net (fo=172, routed)        14.474    17.334    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/addra[14]
    SLICE_X23Y192        LUT5 (Prop_lut5_I3_O)        0.043    17.377 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__64/O
                         net (fo=1, routed)           0.303    17.680    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/ena_array[47]
    RAMB36_X1Y38         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.159     3.934    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 moon_unit/moon_x_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/moon_x_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.118ns (60.659%)  route 0.077ns (39.341%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDCE                         0.000     0.000 r  moon_unit/moon_x_next_reg[8]/C
    SLICE_X74Y115        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  moon_unit/moon_x_next_reg[8]/Q
                         net (fo=1, routed)           0.077     0.195    moon_unit/moon_x_next[8]
    SLICE_X75Y115        FDRE                                         r  moon_unit/moon_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.742     2.227    moon_unit/clk_IBUF_BUFG
    SLICE_X75Y115        FDRE                                         r  moon_unit/moon_x_reg_reg[8]/C

Slack:                    inf
  Source:                 moon_unit/moon_y_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/moon_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDCE                         0.000     0.000 r  moon_unit/moon_y_next_reg[9]/C
    SLICE_X83Y112        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/moon_y_next_reg[9]/Q
                         net (fo=1, routed)           0.096     0.196    moon_unit/moon_y_next[9]
    SLICE_X82Y111        FDRE                                         r  moon_unit/moon_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.773     2.258    moon_unit/clk_IBUF_BUFG
    SLICE_X82Y111        FDRE                                         r  moon_unit/moon_y_reg_reg[9]/C

Slack:                    inf
  Source:                 moon_unit/delay_next_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.663%)  route 0.101ns (50.337%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y114        FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[0]_C/C
    SLICE_X73Y114        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/delay_next_reg[0]_C/Q
                         net (fo=1, routed)           0.101     0.201    moon_unit/delay_next_reg[0]_C_n_0
    SLICE_X71Y114        FDRE                                         r  moon_unit/delay_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.741     2.226    moon_unit/clk_IBUF_BUFG
    SLICE_X71Y114        FDRE                                         r  moon_unit/delay_reg_reg[0]/C

Slack:                    inf
  Source:                 hecatia_unit/hecatia_x_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/hecatia_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.107ns (51.627%)  route 0.100ns (48.373%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDRE                         0.000     0.000 r  hecatia_unit/hecatia_x_next_reg[7]/C
    SLICE_X70Y121        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  hecatia_unit/hecatia_x_next_reg[7]/Q
                         net (fo=1, routed)           0.100     0.207    hecatia_unit/hecatia_x_next[7]
    SLICE_X72Y121        FDRE                                         r  hecatia_unit/hecatia_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.735     2.220    hecatia_unit/clk_IBUF_BUFG
    SLICE_X72Y121        FDRE                                         r  hecatia_unit/hecatia_x_reg_reg[7]/C

Slack:                    inf
  Source:                 laser_unit/laser_x_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            laser_unit/laser_x_reg_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.322%)  route 0.111ns (52.678%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDCE                         0.000     0.000 r  laser_unit/laser_x_next_reg[3]/C
    SLICE_X84Y119        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  laser_unit/laser_x_next_reg[3]/Q
                         net (fo=4, routed)           0.111     0.211    laser_unit/laser_x_next_reg[8]_0[3]
    SLICE_X85Y120        FDPE                                         r  laser_unit/laser_x_reg_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.765     2.250    laser_unit/clk_IBUF_BUFG
    SLICE_X85Y120        FDPE                                         r  laser_unit/laser_x_reg_reg[3]_P/C

Slack:                    inf
  Source:                 moon_unit/delay_next_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y113        FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[4]_C/C
    SLICE_X72Y113        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  moon_unit/delay_next_reg[4]_C/Q
                         net (fo=1, routed)           0.095     0.213    moon_unit/delay_next_reg[4]_C_n_0
    SLICE_X72Y112        FDRE                                         r  moon_unit/delay_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.743     2.228    moon_unit/clk_IBUF_BUFG
    SLICE_X72Y112        FDRE                                         r  moon_unit/delay_reg_reg[4]/C

Slack:                    inf
  Source:                 moon_unit/delay_next_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y113        FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[5]_C/C
    SLICE_X72Y113        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  moon_unit/delay_next_reg[5]_C/Q
                         net (fo=1, routed)           0.095     0.213    moon_unit/delay_next_reg[5]_C_n_0
    SLICE_X72Y112        FDRE                                         r  moon_unit/delay_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.743     2.228    moon_unit/clk_IBUF_BUFG
    SLICE_X72Y112        FDRE                                         r  moon_unit/delay_reg_reg[5]/C

Slack:                    inf
  Source:                 health_unit/life_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            health_unit/life_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.091ns (42.723%)  route 0.122ns (57.277%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y120        FDCE                         0.000     0.000 r  health_unit/life_next_reg[3]/C
    SLICE_X75Y120        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  health_unit/life_next_reg[3]/Q
                         net (fo=1, routed)           0.122     0.213    health_unit/life_next_reg_n_0_[3]
    SLICE_X76Y120        FDCE                                         r  health_unit/life_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.737     2.222    health_unit/clk_IBUF_BUFG
    SLICE_X76Y120        FDCE                                         r  health_unit/life_reg_reg[3]/C

Slack:                    inf
  Source:                 health_unit/life_next_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            health_unit/life_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.091ns (42.723%)  route 0.122ns (57.277%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y122        FDPE                         0.000     0.000 r  health_unit/life_next_reg[6]/C
    SLICE_X75Y122        FDPE (Prop_fdpe_C_Q)         0.091     0.091 r  health_unit/life_next_reg[6]/Q
                         net (fo=1, routed)           0.122     0.213    health_unit/life_next_reg_n_0_[6]
    SLICE_X76Y122        FDPE                                         r  health_unit/life_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.735     2.220    health_unit/clk_IBUF_BUFG
    SLICE_X76Y122        FDPE                                         r  health_unit/life_reg_reg[6]/C

Slack:                    inf
  Source:                 laser_unit/laser_x_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            laser_unit/laser_x_reg_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.324%)  route 0.103ns (46.676%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE                         0.000     0.000 r  laser_unit/laser_x_next_reg[4]/C
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  laser_unit/laser_x_next_reg[4]/Q
                         net (fo=4, routed)           0.103     0.221    laser_unit/laser_x_next_reg[8]_0[4]
    SLICE_X79Y121        FDCE                                         r  laser_unit/laser_x_reg_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.762     2.247    laser_unit/clk_IBUF_BUFG
    SLICE_X79Y121        FDCE                                         r  laser_unit/laser_x_reg_reg[4]_C/C





