Analysis & Synthesis report for logical_RTL
Fri Nov 03 14:21:31 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state
 11. State Machine - |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state
 12. State Machine - |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state
 13. State Machine - |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: Clock_Process:generate_100M_clock|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: pwm_deal_frominvdsp:INV_U
 22. Parameter Settings for User Entity Instance: pwm_deal_frominvdsp:INV_V
 23. Parameter Settings for User Entity Instance: pwm_deal_frominvdsp:INV_W
 24. Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:REC_A
 25. Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:REC_B
 26. Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:REC_C
 27. Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:CHG
 28. Parameter Settings for User Entity Instance: fan_pwm_process:fan_pwmdo
 29. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 30. altpll Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "IMC_Bus:IMC_Signal_Process"
 32. Port Connectivity Checks: "fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate"
 33. Port Connectivity Checks: "rec_spi_process:rec_spi_signal"
 34. Port Connectivity Checks: "inv_spi_process:inv_spi_signal"
 35. Port Connectivity Checks: "Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process"
 36. Port Connectivity Checks: "Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process"
 37. Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess"
 38. Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess"
 39. Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce"
 40. Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce"
 41. Port Connectivity Checks: "Clock_Process:generate_100M_clock"
 42. SignalTap II Logic Analyzer Settings
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 45. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 46. Elapsed Time Per Partition
 47. Connections to In-System Debugging Instance "auto_signaltap_0"
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 03 14:21:31 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; logical_RTL                                 ;
; Top-level Entity Name              ; logical_RTL                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,386                                       ;
;     Total combinational functions  ; 1,632                                       ;
;     Dedicated logic registers      ; 1,715                                       ;
; Total registers                    ; 1715                                        ;
; Total pins                         ; 87                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 147,456                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M04SCE144I7G     ;                    ;
; Top-level entity name                                                      ; logical_RTL        ; logical_RTL        ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; rec_spi_process.v                                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/rec_spi_process.v                                                            ;             ;
; inv_spi_process.v                                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/inv_spi_process.v                                                            ;             ;
; IMC_Bus.v                                                          ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/IMC_Bus.v                                                                    ;             ;
; series_module/tx_module.v                                          ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/tx_module.v                                                    ;             ;
; series_module/tx_control_module.v                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/tx_control_module.v                                            ;             ;
; series_module/tx_bps_module.v                                      ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/tx_bps_module.v                                                ;             ;
; series_module/rx_module.v                                          ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/rx_module.v                                                    ;             ;
; series_module/rx_detect_module.v                                   ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/rx_detect_module.v                                             ;             ;
; series_module/rx_control_module.v                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/rx_control_module.v                                            ;             ;
; series_module/rx_bps_module.v                                      ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/rx_bps_module.v                                                ;             ;
; Clock_Process.v                                                    ; yes             ; User Wizard-Generated File                   ; G:/verlog/logical_RTL/Clock_Process.v                                                              ;             ;
; SPI_Slaver.v                                                       ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/SPI_Slaver.v                                                                 ;             ;
; logical_RTL.v                                                      ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/logical_RTL.v                                                                ;             ;
; PWM_DeadTime_Produce.v                                             ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/PWM_DeadTime_Produce.v                                                       ;             ;
; INV_PWM_Process.v                                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/INV_PWM_Process.v                                                            ;             ;
; REC_PWM_Process.v                                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/REC_PWM_Process.v                                                            ;             ;
; fan_pwm_process.v                                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/fan_pwm_process.v                                                            ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                        ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;             ;
; db/clock_process_altpll.v                                          ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/clock_process_altpll.v                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_gm14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/altsyncram_gm14.tdf                                                       ;             ;
; db/decode_97a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/decode_97a.tdf                                                            ;             ;
; db/mux_q1b.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/mux_q1b.tdf                                                               ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_n7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/mux_n7c.tdf                                                               ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/decode_3af.tdf                                                            ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_nph.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cntr_nph.tdf                                                              ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cmpr_grb.tdf                                                              ;             ;
; db/cntr_1mi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cntr_1mi.tdf                                                              ;             ;
; db/cntr_arh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cntr_arh.tdf                                                              ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cmpr_hrb.tdf                                                              ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cntr_odi.tdf                                                              ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cmpr_drb.tdf                                                              ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sldc55d48de/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/verlog/logical_RTL/db/ip/sldc55d48de/alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab.v                       ; alt_sld_fab ;
; db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; alt_sld_fab ;
; db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; alt_sld_fab ;
; db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; alt_sld_fab ;
; db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,386                                                                                                          ;
;                                             ;                                                                                                                ;
; Total combinational functions               ; 1632                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                                ;
;     -- 4 input functions                    ; 731                                                                                                            ;
;     -- 3 input functions                    ; 250                                                                                                            ;
;     -- <=2 input functions                  ; 651                                                                                                            ;
;                                             ;                                                                                                                ;
; Logic elements by mode                      ;                                                                                                                ;
;     -- normal mode                          ; 1166                                                                                                           ;
;     -- arithmetic mode                      ; 466                                                                                                            ;
;                                             ;                                                                                                                ;
; Total registers                             ; 1715                                                                                                           ;
;     -- Dedicated logic registers            ; 1715                                                                                                           ;
;     -- I/O registers                        ; 0                                                                                                              ;
;                                             ;                                                                                                                ;
; I/O pins                                    ; 87                                                                                                             ;
; Total memory bits                           ; 147456                                                                                                         ;
;                                             ;                                                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                              ;
;                                             ;                                                                                                                ;
; Total PLLs                                  ; 1                                                                                                              ;
;     -- PLLs                                 ; 1                                                                                                              ;
;                                             ;                                                                                                                ;
; Maximum fan-out node                        ; Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 826                                                                                                            ;
; Total fan-out                               ; 11362                                                                                                          ;
; Average fan-out                             ; 3.20                                                                                                           ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |logical_RTL                                                                                                                            ; 1632 (1)            ; 1715 (0)                  ; 147456      ; 0          ; 0            ; 0       ; 0         ; 87   ; 0            ; 0          ; |logical_RTL                                                                                                                                                                                                                                                                                                                                            ; logical_RTL                       ; work         ;
;    |Clock_Process:generate_100M_clock|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Clock_Process:generate_100M_clock                                                                                                                                                                                                                                                                                                          ; Clock_Process                     ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Clock_Process:generate_100M_clock|altpll:altpll_component                                                                                                                                                                                                                                                                                  ; altpll                            ; work         ;
;          |Clock_Process_altpll:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated                                                                                                                                                                                                                                              ; Clock_Process_altpll              ; work         ;
;    |IMC_Bus:IMC_Signal_Process|                                                                                                         ; 414 (170)           ; 349 (245)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process                                                                                                                                                                                                                                                                                                                 ; IMC_Bus                           ; work         ;
;       |PWM_DeadTimeProduce:Tx_Dispatch|                                                                                                 ; 23 (23)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch                                                                                                                                                                                                                                                                                 ; PWM_DeadTimeProduce               ; work         ;
;       |rx_module:rx_process|                                                                                                            ; 134 (0)             ; 60 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process                                                                                                                                                                                                                                                                                            ; rx_module                         ; work         ;
;          |detect_module:U1|                                                                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1                                                                                                                                                                                                                                                                           ; detect_module                     ; work         ;
;          |rx_bps_module:U2|                                                                                                             ; 23 (23)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2                                                                                                                                                                                                                                                                           ; rx_bps_module                     ; work         ;
;          |rx_control_module:U3|                                                                                                         ; 109 (109)           ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3                                                                                                                                                                                                                                                                       ; rx_control_module                 ; work         ;
;       |tx_module:tx_process|                                                                                                            ; 87 (0)              ; 28 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process                                                                                                                                                                                                                                                                                            ; tx_module                         ; work         ;
;          |tx_bps_module:U1|                                                                                                             ; 24 (24)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1                                                                                                                                                                                                                                                                           ; tx_bps_module                     ; work         ;
;          |tx_control_module:U2|                                                                                                         ; 63 (63)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2                                                                                                                                                                                                                                                                       ; tx_control_module                 ; work         ;
;    |Pwm_Process_From_RECDSP:CHG|                                                                                                        ; 50 (16)             ; 36 (4)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:CHG                                                                                                                                                                                                                                                                                                                ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                           ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                           ; PWM_DeadTimeProduce               ; work         ;
;    |Pwm_Process_From_RECDSP:REC_A|                                                                                                      ; 50 (16)             ; 36 (4)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A                                                                                                                                                                                                                                                                                                              ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;    |Pwm_Process_From_RECDSP:REC_B|                                                                                                      ; 50 (16)             ; 36 (4)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B                                                                                                                                                                                                                                                                                                              ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;    |Pwm_Process_From_RECDSP:REC_C|                                                                                                      ; 50 (16)             ; 36 (4)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C                                                                                                                                                                                                                                                                                                              ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;    |fan_pwm_process:fan_pwmdo|                                                                                                          ; 48 (26)             ; 26 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|fan_pwm_process:fan_pwmdo                                                                                                                                                                                                                                                                                                                  ; fan_pwm_process                   ; work         ;
;       |PWM_DeadTimeProduce:fan_pwm_generate|                                                                                            ; 22 (22)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;    |inv_spi_process:inv_spi_signal|                                                                                                     ; 73 (25)             ; 90 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|inv_spi_process:inv_spi_signal                                                                                                                                                                                                                                                                                                             ; inv_spi_process                   ; work         ;
;       |spi:Inv_SPI_Process|                                                                                                             ; 48 (48)             ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process                                                                                                                                                                                                                                                                                         ; spi                               ; work         ;
;    |pwm_deal_frominvdsp:INV_U|                                                                                                          ; 87 (36)             ; 57 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U                                                                                                                                                                                                                                                                                                                  ; pwm_deal_frominvdsp               ; work         ;
;       |PWM_DeadTimeProduce:InvOn_PwmProcess|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:NegedgeDeadTimeProduce|                                                                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:PosedgeDeadTimeProduce|                                                                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;    |pwm_deal_frominvdsp:INV_V|                                                                                                          ; 87 (36)             ; 57 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V                                                                                                                                                                                                                                                                                                                  ; pwm_deal_frominvdsp               ; work         ;
;       |PWM_DeadTimeProduce:InvOn_PwmProcess|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:NegedgeDeadTimeProduce|                                                                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:PosedgeDeadTimeProduce|                                                                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;    |pwm_deal_frominvdsp:INV_W|                                                                                                          ; 87 (36)             ; 57 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W                                                                                                                                                                                                                                                                                                                  ; pwm_deal_frominvdsp               ; work         ;
;       |PWM_DeadTimeProduce:InvOn_PwmProcess|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:NegedgeDeadTimeProduce|                                                                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:PosedgeDeadTimeProduce|                                                                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;    |rec_spi_process:rec_spi_signal|                                                                                                     ; 63 (16)             ; 87 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|rec_spi_process:rec_spi_signal                                                                                                                                                                                                                                                                                                             ; rec_spi_process                   ; work         ;
;       |spi:Rec_SPI_Process|                                                                                                             ; 47 (47)             ; 54 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process                                                                                                                                                                                                                                                                                         ; spi                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 445 (2)             ; 757 (18)                  ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 443 (0)             ; 739 (0)                   ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 443 (90)            ; 739 (329)                 ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 31 (0)              ; 88 (88)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_n7c:auto_generated|                                                                                              ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_n7c:auto_generated                                                                                                                              ; mux_n7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_gm14:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated                                                                                                                                                 ; altsyncram_gm14                   ; work         ;
;                   |decode_97a:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|decode_97a:decode2                                                                                                                              ; decode_97a                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 104 (104)           ; 79 (79)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 48 (1)              ; 99 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 36 (0)              ; 81 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 54 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 18 (0)              ; 9 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:1:trigger_match|                                                                      ; 18 (0)              ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (11)             ; 13 (3)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 107 (10)            ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_nph:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nph:auto_generated                                                             ; cntr_nph                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_1mi:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_1mi:auto_generated                                                                                      ; cntr_1mi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_arh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_arh:auto_generated                                                                            ; cntr_arh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 29 (29)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 29 (29)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state                                                                                                                                                                                                      ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; txd_state.1111 ; txd_state.1110 ; txd_state.1101 ; txd_state.1100 ; txd_state.1011 ; txd_state.1010 ; txd_state.1001 ; txd_state.1000 ; txd_state.0111 ; txd_state.0110 ; txd_state.0101 ; txd_state.0100 ; txd_state.0011 ; txd_state.0010 ; txd_state.0001 ; txd_state.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; txd_state.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; txd_state.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; txd_state.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; txd_state.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; txd_state.0100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state                                                                                                                                                                                                      ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; rxd_state.1111 ; rxd_state.1110 ; rxd_state.1101 ; rxd_state.1100 ; rxd_state.1011 ; rxd_state.1010 ; rxd_state.1001 ; rxd_state.1000 ; rxd_state.0111 ; rxd_state.0110 ; rxd_state.0101 ; rxd_state.0100 ; rxd_state.0011 ; rxd_state.0010 ; rxd_state.0001 ; rxd_state.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; rxd_state.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; rxd_state.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; rxd_state.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; rxd_state.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; rxd_state.0100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state                                                                                                                                                                                                      ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; txd_state.1111 ; txd_state.1110 ; txd_state.1101 ; txd_state.1100 ; txd_state.1011 ; txd_state.1010 ; txd_state.1001 ; txd_state.1000 ; txd_state.0111 ; txd_state.0110 ; txd_state.0101 ; txd_state.0100 ; txd_state.0011 ; txd_state.0010 ; txd_state.0001 ; txd_state.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; txd_state.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; txd_state.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; txd_state.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; txd_state.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; txd_state.0100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state                                                                                                                                                                                                      ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; rxd_state.1111 ; rxd_state.1110 ; rxd_state.1101 ; rxd_state.1100 ; rxd_state.1011 ; rxd_state.1010 ; rxd_state.1001 ; rxd_state.1000 ; rxd_state.0111 ; rxd_state.0110 ; rxd_state.0101 ; rxd_state.0100 ; rxd_state.0011 ; rxd_state.0010 ; rxd_state.0001 ; rxd_state.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; rxd_state.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; rxd_state.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; rxd_state.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; rxd_state.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; rxd_state.0100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fan_pwm_process:fan_pwmdo|fan_pwm_cmp[0,15]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; fan_pwm_process:fan_pwmdo|fan_pwm_cmp[9,10]                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; fan_pwm_process:fan_pwmdo|fan_pwm_cmp[1..3]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[15]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[14]                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[12,13]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[9..11]                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[6..8]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[5]                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[0..4]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|isTxCount                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; rec_spi_process:rec_spi_signal|rec_txd_data[10..12]                                                                                                                                                                                                                                                                                        ; Merged with rec_spi_process:rec_spi_signal|rec_txd_data[13]                                                                                                                                                                                                                                                                                            ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[7]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[7]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[6]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[6]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[3]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[3]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[14]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[14]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[12]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[12]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[11]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[11]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[10]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[10]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[9]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[9]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[8]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[8]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[5]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[5]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[4]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[4]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[2]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[2]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[0]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[0]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[7]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[7]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[6]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[6]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[3]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[3]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[14]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[14]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[12]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[12]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[11]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[11]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[10]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[10]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[9]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[9]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[8]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[8]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[5]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[5]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[4]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[4]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[2]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[2]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[0]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[0]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[7]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[7]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[6]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[6]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[3]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[3]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[14]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[14]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[12]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[12]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[11]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[11]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[10]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[10]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[9]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[9]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[8]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[8]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[5]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[5]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[4]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[4]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[2]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[2]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[0]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[0]                                                                                                                                                                                                                                                           ;
; rec_spi_process:rec_spi_signal|rec_txd_data[13]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state~4                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state~5                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state~6                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state~7                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state~4                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state~5                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state~6                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state~7                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state~4                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state~5                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state~6                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state~7                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state~4                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state~5                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state~6                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state~7                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 92                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12]                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13]                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][0]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][15]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][0]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][15]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][0]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][15]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][0]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][15]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][0]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][15]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[0]                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[1]                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[1]                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[2]                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[2]                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[3]                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[3]                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[4]                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[4]                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][1]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][16]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][2]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][17]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][3]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][18]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][4]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][19]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][5]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][20]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][6]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][21]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][7]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][22]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][8]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][23]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][9]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][24]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][10]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][25]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][11]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][26]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][12]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][27]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][13]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][28]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][1]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][16]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][2]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][17]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][3]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][18]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][4]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][19]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][5]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][20]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][6]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][21]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][7]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][22]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][8]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][23]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][9]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][24]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][10]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][25]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][11]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][26]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][12]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][27]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][13]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][28]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][1]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][16]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][2]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][17]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][3]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][18]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][4]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][19]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][5]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][20]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][6]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][21]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][7]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][22]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][8]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][23]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][9]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][24]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][10]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][25]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][11]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][26]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][12]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][27]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][13]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][28]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][1]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][16]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][2]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][17]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][3]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][18]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][4]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][19]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][5]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][20]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][6]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][21]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][7]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][22]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][8]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][23]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][9]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][24]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][10]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][25]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][11]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][26]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][12]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][27]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][13]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][28]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][1]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][16]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][2]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][17]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][3]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][18]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][4]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][19]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][5]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][20]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][6]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][21]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][7]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][22]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][8]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][23]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][9]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][24]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][10]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][25]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][11]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][26]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][12]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][27]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][13]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][28]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 116                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1715  ;
; Number of registers using Synchronous Clear  ; 388   ;
; Number of registers using Synchronous Load   ; 78    ;
; Number of registers using Asynchronous Clear ; 1048  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 764   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|rTx                                                                                                                                                                                                                                                        ; 7       ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|sck_r1                                                                                                                                                                                                                                                                       ; 3       ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|sck_r0                                                                                                                                                                                                                                                                       ; 4       ;
; IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|Tx_Start                                                                                                                                                                                                                                                   ; 1       ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|sck_r1                                                                                                                                                                                                                                                                       ; 3       ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|sck_r0                                                                                                                                                                                                                                                                       ; 4       ;
; IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1|H2L_F1                                                                                                                                                                                                                                                         ; 2       ;
; IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1|H2L_F2                                                                                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[10]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[6]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[8]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[15]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |logical_RTL|inv_spi_process:inv_spi_signal|inv_txd_data[7]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |logical_RTL|inv_spi_process:inv_spi_signal|inv_txd_data[5]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[11]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[5]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[13]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[5]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[9]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[7]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[0]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[0]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[4]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[3]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|bus_idle_count[6]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[26]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[24]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[3]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[17]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[19]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[18]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[28]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[28]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[18]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[18]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[11]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |logical_RTL|rec_spi_process:rec_spi_signal|rec_txd_data[14]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |logical_RTL|rec_spi_process:rec_spi_signal|rec_txd_data[0]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |logical_RTL|rec_spi_process:rec_spi_signal|rec_txd_data[7]                                                                                                                                                                                                                                                                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logical_RTL|fan_pwm_process:fan_pwmdo|fan_pwm_cmp[6]                                                                                                                                                                                                                                                                                                                 ;
; 226:1              ; 4 bits    ; 600 LEs       ; 44 LEs               ; 556 LEs                ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[3]                                                                                                                                                                                                                                                                                ;
; 226:1              ; 4 bits    ; 600 LEs       ; 48 LEs               ; 552 LEs                ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[4]                                                                                                                                                                                                                                                                                ;
; 228:1              ; 2 bits    ; 304 LEs       ; 24 LEs               ; 280 LEs                ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[2]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[0]                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Process:generate_100M_clock|altpll:altpll_component ;
+-------------------------------+---------------------------------+--------------------------------------+
; Parameter Name                ; Value                           ; Type                                 ;
+-------------------------------+---------------------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                              ;
; PLL_TYPE                      ; AUTO                            ; Untyped                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock_Process ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                              ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 50000                           ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                              ;
; LOCK_HIGH                     ; 1                               ; Untyped                              ;
; LOCK_LOW                      ; 1                               ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                              ;
; SKIP_VCO                      ; OFF                             ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                              ;
; BANDWIDTH                     ; 0                               ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                              ;
; DOWN_SPREAD                   ; 0                               ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                               ; Signed Integer                       ;
; CLK1_MULTIPLY_BY              ; 25                              ; Signed Integer                       ;
; CLK0_MULTIPLY_BY              ; 5                               ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 20                              ; Signed Integer                       ;
; CLK1_DIVIDE_BY                ; 1                               ; Signed Integer                       ;
; CLK0_DIVIDE_BY                ; 1                               ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                              ; Signed Integer                       ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer                       ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                              ;
; DPA_DIVIDER                   ; 0                               ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                              ;
; VCO_MIN                       ; 0                               ; Untyped                              ;
; VCO_MAX                       ; 0                               ; Untyped                              ;
; VCO_CENTER                    ; 0                               ; Untyped                              ;
; PFD_MIN                       ; 0                               ; Untyped                              ;
; PFD_MAX                       ; 0                               ; Untyped                              ;
; M_INITIAL                     ; 0                               ; Untyped                              ;
; M                             ; 0                               ; Untyped                              ;
; N                             ; 1                               ; Untyped                              ;
; M2                            ; 1                               ; Untyped                              ;
; N2                            ; 1                               ; Untyped                              ;
; SS                            ; 1                               ; Untyped                              ;
; C0_HIGH                       ; 0                               ; Untyped                              ;
; C1_HIGH                       ; 0                               ; Untyped                              ;
; C2_HIGH                       ; 0                               ; Untyped                              ;
; C3_HIGH                       ; 0                               ; Untyped                              ;
; C4_HIGH                       ; 0                               ; Untyped                              ;
; C5_HIGH                       ; 0                               ; Untyped                              ;
; C6_HIGH                       ; 0                               ; Untyped                              ;
; C7_HIGH                       ; 0                               ; Untyped                              ;
; C8_HIGH                       ; 0                               ; Untyped                              ;
; C9_HIGH                       ; 0                               ; Untyped                              ;
; C0_LOW                        ; 0                               ; Untyped                              ;
; C1_LOW                        ; 0                               ; Untyped                              ;
; C2_LOW                        ; 0                               ; Untyped                              ;
; C3_LOW                        ; 0                               ; Untyped                              ;
; C4_LOW                        ; 0                               ; Untyped                              ;
; C5_LOW                        ; 0                               ; Untyped                              ;
; C6_LOW                        ; 0                               ; Untyped                              ;
; C7_LOW                        ; 0                               ; Untyped                              ;
; C8_LOW                        ; 0                               ; Untyped                              ;
; C9_LOW                        ; 0                               ; Untyped                              ;
; C0_INITIAL                    ; 0                               ; Untyped                              ;
; C1_INITIAL                    ; 0                               ; Untyped                              ;
; C2_INITIAL                    ; 0                               ; Untyped                              ;
; C3_INITIAL                    ; 0                               ; Untyped                              ;
; C4_INITIAL                    ; 0                               ; Untyped                              ;
; C5_INITIAL                    ; 0                               ; Untyped                              ;
; C6_INITIAL                    ; 0                               ; Untyped                              ;
; C7_INITIAL                    ; 0                               ; Untyped                              ;
; C8_INITIAL                    ; 0                               ; Untyped                              ;
; C9_INITIAL                    ; 0                               ; Untyped                              ;
; C0_MODE                       ; BYPASS                          ; Untyped                              ;
; C1_MODE                       ; BYPASS                          ; Untyped                              ;
; C2_MODE                       ; BYPASS                          ; Untyped                              ;
; C3_MODE                       ; BYPASS                          ; Untyped                              ;
; C4_MODE                       ; BYPASS                          ; Untyped                              ;
; C5_MODE                       ; BYPASS                          ; Untyped                              ;
; C6_MODE                       ; BYPASS                          ; Untyped                              ;
; C7_MODE                       ; BYPASS                          ; Untyped                              ;
; C8_MODE                       ; BYPASS                          ; Untyped                              ;
; C9_MODE                       ; BYPASS                          ; Untyped                              ;
; C0_PH                         ; 0                               ; Untyped                              ;
; C1_PH                         ; 0                               ; Untyped                              ;
; C2_PH                         ; 0                               ; Untyped                              ;
; C3_PH                         ; 0                               ; Untyped                              ;
; C4_PH                         ; 0                               ; Untyped                              ;
; C5_PH                         ; 0                               ; Untyped                              ;
; C6_PH                         ; 0                               ; Untyped                              ;
; C7_PH                         ; 0                               ; Untyped                              ;
; C8_PH                         ; 0                               ; Untyped                              ;
; C9_PH                         ; 0                               ; Untyped                              ;
; L0_HIGH                       ; 1                               ; Untyped                              ;
; L1_HIGH                       ; 1                               ; Untyped                              ;
; G0_HIGH                       ; 1                               ; Untyped                              ;
; G1_HIGH                       ; 1                               ; Untyped                              ;
; G2_HIGH                       ; 1                               ; Untyped                              ;
; G3_HIGH                       ; 1                               ; Untyped                              ;
; E0_HIGH                       ; 1                               ; Untyped                              ;
; E1_HIGH                       ; 1                               ; Untyped                              ;
; E2_HIGH                       ; 1                               ; Untyped                              ;
; E3_HIGH                       ; 1                               ; Untyped                              ;
; L0_LOW                        ; 1                               ; Untyped                              ;
; L1_LOW                        ; 1                               ; Untyped                              ;
; G0_LOW                        ; 1                               ; Untyped                              ;
; G1_LOW                        ; 1                               ; Untyped                              ;
; G2_LOW                        ; 1                               ; Untyped                              ;
; G3_LOW                        ; 1                               ; Untyped                              ;
; E0_LOW                        ; 1                               ; Untyped                              ;
; E1_LOW                        ; 1                               ; Untyped                              ;
; E2_LOW                        ; 1                               ; Untyped                              ;
; E3_LOW                        ; 1                               ; Untyped                              ;
; L0_INITIAL                    ; 1                               ; Untyped                              ;
; L1_INITIAL                    ; 1                               ; Untyped                              ;
; G0_INITIAL                    ; 1                               ; Untyped                              ;
; G1_INITIAL                    ; 1                               ; Untyped                              ;
; G2_INITIAL                    ; 1                               ; Untyped                              ;
; G3_INITIAL                    ; 1                               ; Untyped                              ;
; E0_INITIAL                    ; 1                               ; Untyped                              ;
; E1_INITIAL                    ; 1                               ; Untyped                              ;
; E2_INITIAL                    ; 1                               ; Untyped                              ;
; E3_INITIAL                    ; 1                               ; Untyped                              ;
; L0_MODE                       ; BYPASS                          ; Untyped                              ;
; L1_MODE                       ; BYPASS                          ; Untyped                              ;
; G0_MODE                       ; BYPASS                          ; Untyped                              ;
; G1_MODE                       ; BYPASS                          ; Untyped                              ;
; G2_MODE                       ; BYPASS                          ; Untyped                              ;
; G3_MODE                       ; BYPASS                          ; Untyped                              ;
; E0_MODE                       ; BYPASS                          ; Untyped                              ;
; E1_MODE                       ; BYPASS                          ; Untyped                              ;
; E2_MODE                       ; BYPASS                          ; Untyped                              ;
; E3_MODE                       ; BYPASS                          ; Untyped                              ;
; L0_PH                         ; 0                               ; Untyped                              ;
; L1_PH                         ; 0                               ; Untyped                              ;
; G0_PH                         ; 0                               ; Untyped                              ;
; G1_PH                         ; 0                               ; Untyped                              ;
; G2_PH                         ; 0                               ; Untyped                              ;
; G3_PH                         ; 0                               ; Untyped                              ;
; E0_PH                         ; 0                               ; Untyped                              ;
; E1_PH                         ; 0                               ; Untyped                              ;
; E2_PH                         ; 0                               ; Untyped                              ;
; E3_PH                         ; 0                               ; Untyped                              ;
; M_PH                          ; 0                               ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; CLK0_COUNTER                  ; G0                              ; Untyped                              ;
; CLK1_COUNTER                  ; G0                              ; Untyped                              ;
; CLK2_COUNTER                  ; G0                              ; Untyped                              ;
; CLK3_COUNTER                  ; G0                              ; Untyped                              ;
; CLK4_COUNTER                  ; G0                              ; Untyped                              ;
; CLK5_COUNTER                  ; G0                              ; Untyped                              ;
; CLK6_COUNTER                  ; E0                              ; Untyped                              ;
; CLK7_COUNTER                  ; E1                              ; Untyped                              ;
; CLK8_COUNTER                  ; E2                              ; Untyped                              ;
; CLK9_COUNTER                  ; E3                              ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                              ;
; M_TIME_DELAY                  ; 0                               ; Untyped                              ;
; N_TIME_DELAY                  ; 0                               ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                              ;
; VCO_POST_SCALE                ; 0                               ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                              ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped                              ;
; PORT_CLK2                     ; PORT_USED                       ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                              ;
; PORT_ARESET                   ; PORT_USED                       ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                              ;
; CBXI_PARAMETER                ; Clock_Process_altpll            ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                              ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                              ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                       ;
+-------------------------------+---------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_deal_frominvdsp:INV_U ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; PWM_DEAD_TIME  ; 0000000011001000 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_deal_frominvdsp:INV_V ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; PWM_DEAD_TIME  ; 0000000011001000 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_deal_frominvdsp:INV_W ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; PWM_DEAD_TIME  ; 0000000011001000 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:REC_A ;
+-------------------+------------------+-------------------------------------+
; Parameter Name    ; Value            ; Type                                ;
+-------------------+------------------+-------------------------------------+
; RECPWM_Delay_TIME ; 0000011111010000 ; Unsigned Binary                     ;
+-------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:REC_B ;
+-------------------+------------------+-------------------------------------+
; Parameter Name    ; Value            ; Type                                ;
+-------------------+------------------+-------------------------------------+
; RECPWM_Delay_TIME ; 0000011111010000 ; Unsigned Binary                     ;
+-------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:REC_C ;
+-------------------+------------------+-------------------------------------+
; Parameter Name    ; Value            ; Type                                ;
+-------------------+------------------+-------------------------------------+
; RECPWM_Delay_TIME ; 0000011111010000 ; Unsigned Binary                     ;
+-------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:CHG ;
+-------------------+------------------+-----------------------------------+
; Parameter Name    ; Value            ; Type                              ;
+-------------------+------------------+-----------------------------------+
; RECPWM_Delay_TIME ; 0000011111010000 ; Unsigned Binary                   ;
+-------------------+------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fan_pwm_process:fan_pwmdo ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; fan_pwm_period ; 0100111000100000 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                       ;
+-------------------------------------------------+------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                              ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 9                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 9                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                              ; Untyped        ;
; sld_segment_size                                ; 16384                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 2                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,basic,1,                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 5                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                               ; String         ;
; sld_inversion_mask_length                       ; 82                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 9                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                              ;
+-------------------------------+-----------------------------------------------------------+
; Name                          ; Value                                                     ;
+-------------------------------+-----------------------------------------------------------+
; Number of entity instances    ; 1                                                         ;
; Entity Instance               ; Clock_Process:generate_100M_clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                    ;
;     -- PLL_TYPE               ; AUTO                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 50000                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                         ;
+-------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMC_Bus:IMC_Signal_Process"                                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; From_IMC_Bus[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; From_IMC_Bus[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; From_IMC_Bus[15..9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; From_IMC_Bus[27]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; From_IMC_Bus[5]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; To_IMC_Bus[31..26]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; To_IMC_Bus[24..23]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; To_IMC_Bus[15..9]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; To_IMC_Bus[21]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; To_IMC_Bus[5]        ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate" ;
+-----------------------+-------+----------+-------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                         ;
+-----------------------+-------+----------+-------------------------------------------------+
; PWM_DEAD_TIME[11..9]  ; Input ; Info     ; Stuck at VCC                                    ;
; PWM_DEAD_TIME[13..12] ; Input ; Info     ; Stuck at GND                                    ;
; PWM_DEAD_TIME[8..6]   ; Input ; Info     ; Stuck at GND                                    ;
; PWM_DEAD_TIME[4..0]   ; Input ; Info     ; Stuck at GND                                    ;
; PWM_DEAD_TIME[15]     ; Input ; Info     ; Stuck at GND                                    ;
; PWM_DEAD_TIME[14]     ; Input ; Info     ; Stuck at VCC                                    ;
; PWM_DEAD_TIME[5]      ; Input ; Info     ; Stuck at VCC                                    ;
+-----------------------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rec_spi_process:rec_spi_signal"                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; rec_data_in1[15..11]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rec_data_in2[15..13]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rec_data_in2[3..1]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rec_data_out1[13..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rec_data_out1[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; rec_data_out1[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rec_data_out2[14..9]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; rec_data_out2[5..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; rec_data_out2[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rec_data_out2[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rec_data_out2[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inv_spi_process:inv_spi_signal"                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; inv_data_out1[15..13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; inv_data_out2[13..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; inv_data_out2[5..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; inv_data_out2[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; inv_data_out2[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inv_data_out2[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inv_data_out2[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inv_data_out3[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inv_data_out3[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; inv_data_out4[15..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inv_data_out4[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; inv_data_in1[15..7]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inv_data_in2[15..12]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inv_data_in2[10..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inv_data_in3[15..14]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inv_data_in3[12..6]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process" ;
+-----------------------+-------+----------+-----------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                             ;
+-----------------------+-------+----------+-----------------------------------------------------+
; PWM_DEAD_TIME[10..6]  ; Input ; Info     ; Stuck at VCC                                        ;
; PWM_DEAD_TIME[15..11] ; Input ; Info     ; Stuck at GND                                        ;
; PWM_DEAD_TIME[3..0]   ; Input ; Info     ; Stuck at GND                                        ;
; PWM_DEAD_TIME[5]      ; Input ; Info     ; Stuck at GND                                        ;
; PWM_DEAD_TIME[4]      ; Input ; Info     ; Stuck at VCC                                        ;
+-----------------------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process" ;
+-----------------------+-------+----------+-----------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                             ;
+-----------------------+-------+----------+-----------------------------------------------------+
; PWM_DEAD_TIME[10..6]  ; Input ; Info     ; Stuck at VCC                                        ;
; PWM_DEAD_TIME[15..11] ; Input ; Info     ; Stuck at GND                                        ;
; PWM_DEAD_TIME[3..0]   ; Input ; Info     ; Stuck at GND                                        ;
; PWM_DEAD_TIME[5]      ; Input ; Info     ; Stuck at GND                                        ;
; PWM_DEAD_TIME[4]      ; Input ; Info     ; Stuck at VCC                                        ;
+-----------------------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess" ;
+----------------------+-------+----------+--------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                          ;
+----------------------+-------+----------+--------------------------------------------------+
; PWM_DEAD_TIME[7..6]  ; Input ; Info     ; Stuck at VCC                                     ;
; PWM_DEAD_TIME[15..8] ; Input ; Info     ; Stuck at GND                                     ;
; PWM_DEAD_TIME[5..4]  ; Input ; Info     ; Stuck at GND                                     ;
; PWM_DEAD_TIME[2..0]  ; Input ; Info     ; Stuck at GND                                     ;
; PWM_DEAD_TIME[3]     ; Input ; Info     ; Stuck at VCC                                     ;
+----------------------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess" ;
+----------------------+-------+----------+----------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                            ;
+----------------------+-------+----------+----------------------------------------------------+
; PWM_DEAD_TIME[7..6]  ; Input ; Info     ; Stuck at VCC                                       ;
; PWM_DEAD_TIME[15..8] ; Input ; Info     ; Stuck at GND                                       ;
; PWM_DEAD_TIME[5..4]  ; Input ; Info     ; Stuck at GND                                       ;
; PWM_DEAD_TIME[2..0]  ; Input ; Info     ; Stuck at GND                                       ;
; PWM_DEAD_TIME[3]     ; Input ; Info     ; Stuck at VCC                                       ;
+----------------------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce" ;
+----------------------+-------+----------+--------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                ;
+----------------------+-------+----------+--------------------------------------------------------+
; PWM_DEAD_TIME[7..6]  ; Input ; Info     ; Stuck at VCC                                           ;
; PWM_DEAD_TIME[15..8] ; Input ; Info     ; Stuck at GND                                           ;
; PWM_DEAD_TIME[5..4]  ; Input ; Info     ; Stuck at GND                                           ;
; PWM_DEAD_TIME[2..0]  ; Input ; Info     ; Stuck at GND                                           ;
; PWM_DEAD_TIME[3]     ; Input ; Info     ; Stuck at VCC                                           ;
+----------------------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce" ;
+----------------------+-------+----------+--------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                ;
+----------------------+-------+----------+--------------------------------------------------------+
; PWM_DEAD_TIME[7..6]  ; Input ; Info     ; Stuck at VCC                                           ;
; PWM_DEAD_TIME[15..8] ; Input ; Info     ; Stuck at GND                                           ;
; PWM_DEAD_TIME[5..4]  ; Input ; Info     ; Stuck at GND                                           ;
; PWM_DEAD_TIME[2..0]  ; Input ; Info     ; Stuck at GND                                           ;
; PWM_DEAD_TIME[3]     ; Input ; Info     ; Stuck at VCC                                           ;
+----------------------+-------+----------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock_Process:generate_100M_clock"                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 9                   ; 9                ; 16384        ; 1        ; continuous             ; sequential           ; 2                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 867                         ;
;     CLR               ; 179                         ;
;     CLR SCLR          ; 336                         ;
;     ENA               ; 74                          ;
;     ENA CLR           ; 272                         ;
;     ENA CLR SCLR      ; 4                           ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 1061                        ;
;     arith             ; 364                         ;
;         2 data inputs ; 362                         ;
;         3 data inputs ; 2                           ;
;     normal            ; 697                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 75                          ;
;         4 data inputs ; 495                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.00                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 129                                                    ;
; cycloneiii_ff         ; 757                                                    ;
;     CLR               ; 65                                                     ;
;     CLR SLD           ; 8                                                      ;
;     ENA               ; 153                                                    ;
;     ENA CLR           ; 146                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 15                                                     ;
;     SLD               ; 9                                                      ;
;     plain             ; 325                                                    ;
; cycloneiii_lcell_comb ; 445                                                    ;
;     arith             ; 94                                                     ;
;         2 data inputs ; 93                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 351                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 24                                                     ;
;         3 data inputs ; 137                                                    ;
;         4 data inputs ; 179                                                    ;
; cycloneiii_ram_block  ; 18                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.10                                                   ;
; Average LUT depth     ; 1.85                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 127                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 119                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 57                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.85                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:02     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                 ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                     ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK                                   ; N/A                                                                                                                                                            ;
; Inv_Pwm_U1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X1 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X1 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X2 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X2 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U3           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X3 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U3           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X3 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U4           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X4 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U4           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X4 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X1 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X1 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X2 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X2 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V3           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X3 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V3           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X3 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V4           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X4 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V4           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X4 ; N/A                                                                                                                                                            ;
; pulse_limit          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pulse_limit          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 03 14:20:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off logical_RTL -c logical_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rec_spi_process.v
    Info (12023): Found entity 1: rec_spi_process File: G:/verlog/logical_RTL/rec_spi_process.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inv_spi_process.v
    Info (12023): Found entity 1: inv_spi_process File: G:/verlog/logical_RTL/inv_spi_process.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imc_bus.v
    Info (12023): Found entity 1: IMC_Bus File: G:/verlog/logical_RTL/IMC_Bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/tx_module.v
    Info (12023): Found entity 1: tx_module File: G:/verlog/logical_RTL/series_module/tx_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/tx_control_module.v
    Info (12023): Found entity 1: tx_control_module File: G:/verlog/logical_RTL/series_module/tx_control_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/tx_bps_module.v
    Info (12023): Found entity 1: tx_bps_module File: G:/verlog/logical_RTL/series_module/tx_bps_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/rx_module.v
    Info (12023): Found entity 1: rx_module File: G:/verlog/logical_RTL/series_module/rx_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/rx_detect_module.v
    Info (12023): Found entity 1: detect_module File: G:/verlog/logical_RTL/series_module/rx_detect_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/rx_control_module.v
    Info (12023): Found entity 1: rx_control_module File: G:/verlog/logical_RTL/series_module/rx_control_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/rx_bps_module.v
    Info (12023): Found entity 1: rx_bps_module File: G:/verlog/logical_RTL/series_module/rx_bps_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_process.v
    Info (12023): Found entity 1: Clock_Process File: G:/verlog/logical_RTL/Clock_Process.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spi_slaver.v
    Info (12023): Found entity 1: spi File: G:/verlog/logical_RTL/SPI_Slaver.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file logical_rtl.v
    Info (12023): Found entity 1: logical_RTL File: G:/verlog/logical_RTL/logical_RTL.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file pwm_deadtime_produce.v
    Info (12023): Found entity 1: PWM_DeadTimeProduce File: G:/verlog/logical_RTL/PWM_DeadTime_Produce.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file inv_pwm_process.v
    Info (12023): Found entity 1: pwm_deal_frominvdsp File: G:/verlog/logical_RTL/INV_PWM_Process.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rec_pwm_process.v
    Info (12023): Found entity 1: Pwm_Process_From_RECDSP File: G:/verlog/logical_RTL/REC_PWM_Process.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fan_pwm_process.v
    Info (12023): Found entity 1: fan_pwm_process File: G:/verlog/logical_RTL/fan_pwm_process.v Line: 2
Warning (12162): EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Custom", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Custom", but GND is not specified
Info (12127): Elaborating entity "logical_RTL" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at logical_RTL.v(322): object "lbs_status" assigned a value but never read File: G:/verlog/logical_RTL/logical_RTL.v Line: 322
Warning (10036): Verilog HDL or VHDL warning at logical_RTL.v(457): object "rec_runstatus" assigned a value but never read File: G:/verlog/logical_RTL/logical_RTL.v Line: 457
Warning (10034): Output port "LBS_SYNC" at logical_RTL.v(92) has no driver File: G:/verlog/logical_RTL/logical_RTL.v Line: 92
Warning (10034): Output port "Rec_SCITX" at logical_RTL.v(152) has no driver File: G:/verlog/logical_RTL/logical_RTL.v Line: 152
Info (12128): Elaborating entity "Clock_Process" for hierarchy "Clock_Process:generate_100M_clock" File: G:/verlog/logical_RTL/logical_RTL.v Line: 183
Info (12128): Elaborating entity "altpll" for hierarchy "Clock_Process:generate_100M_clock|altpll:altpll_component" File: G:/verlog/logical_RTL/Clock_Process.v Line: 112
Info (12130): Elaborated megafunction instantiation "Clock_Process:generate_100M_clock|altpll:altpll_component" File: G:/verlog/logical_RTL/Clock_Process.v Line: 112
Info (12133): Instantiated megafunction "Clock_Process:generate_100M_clock|altpll:altpll_component" with the following parameter: File: G:/verlog/logical_RTL/Clock_Process.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "20"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "50000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock_Process"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_process_altpll.v
    Info (12023): Found entity 1: Clock_Process_altpll File: G:/verlog/logical_RTL/db/clock_process_altpll.v Line: 31
Info (12128): Elaborating entity "Clock_Process_altpll" for hierarchy "Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated" File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "pwm_deal_frominvdsp" for hierarchy "pwm_deal_frominvdsp:INV_U" File: G:/verlog/logical_RTL/logical_RTL.v Line: 200
Info (12128): Elaborating entity "PWM_DeadTimeProduce" for hierarchy "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce" File: G:/verlog/logical_RTL/INV_PWM_Process.v Line: 30
Info (12128): Elaborating entity "Pwm_Process_From_RECDSP" for hierarchy "Pwm_Process_From_RECDSP:REC_A" File: G:/verlog/logical_RTL/logical_RTL.v Line: 251
Info (12128): Elaborating entity "inv_spi_process" for hierarchy "inv_spi_process:inv_spi_signal" File: G:/verlog/logical_RTL/logical_RTL.v Line: 432
Info (12128): Elaborating entity "spi" for hierarchy "inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process" File: G:/verlog/logical_RTL/inv_spi_process.v Line: 90
Info (12128): Elaborating entity "rec_spi_process" for hierarchy "rec_spi_process:rec_spi_signal" File: G:/verlog/logical_RTL/logical_RTL.v Line: 527
Info (12128): Elaborating entity "fan_pwm_process" for hierarchy "fan_pwm_process:fan_pwmdo" File: G:/verlog/logical_RTL/logical_RTL.v Line: 542
Info (12128): Elaborating entity "IMC_Bus" for hierarchy "IMC_Bus:IMC_Signal_Process" File: G:/verlog/logical_RTL/logical_RTL.v Line: 599
Info (10264): Verilog HDL Case Statement information at IMC_Bus.v(155): all case item expressions in this case statement are onehot File: G:/verlog/logical_RTL/IMC_Bus.v Line: 155
Info (12128): Elaborating entity "rx_module" for hierarchy "IMC_Bus:IMC_Signal_Process|rx_module:rx_process" File: G:/verlog/logical_RTL/IMC_Bus.v Line: 55
Info (12128): Elaborating entity "detect_module" for hierarchy "IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1" File: G:/verlog/logical_RTL/series_module/rx_module.v Line: 33
Info (12128): Elaborating entity "rx_bps_module" for hierarchy "IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2" File: G:/verlog/logical_RTL/series_module/rx_module.v Line: 45
Info (12128): Elaborating entity "rx_control_module" for hierarchy "IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3" File: G:/verlog/logical_RTL/series_module/rx_module.v Line: 71
Info (12128): Elaborating entity "tx_module" for hierarchy "IMC_Bus:IMC_Signal_Process|tx_module:tx_process" File: G:/verlog/logical_RTL/IMC_Bus.v Line: 102
Info (12128): Elaborating entity "tx_bps_module" for hierarchy "IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1" File: G:/verlog/logical_RTL/series_module/tx_module.v Line: 31
Info (12128): Elaborating entity "tx_control_module" for hierarchy "IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2" File: G:/verlog/logical_RTL/series_module/tx_module.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gm14.tdf
    Info (12023): Found entity 1: altsyncram_gm14 File: G:/verlog/logical_RTL/db/altsyncram_gm14.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: G:/verlog/logical_RTL/db/decode_97a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_q1b.tdf
    Info (12023): Found entity 1: mux_q1b File: G:/verlog/logical_RTL/db/mux_q1b.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_n7c.tdf
    Info (12023): Found entity 1: mux_n7c File: G:/verlog/logical_RTL/db/mux_n7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: G:/verlog/logical_RTL/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nph.tdf
    Info (12023): Found entity 1: cntr_nph File: G:/verlog/logical_RTL/db/cntr_nph.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: G:/verlog/logical_RTL/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1mi.tdf
    Info (12023): Found entity 1: cntr_1mi File: G:/verlog/logical_RTL/db/cntr_1mi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf
    Info (12023): Found entity 1: cntr_arh File: G:/verlog/logical_RTL/db/cntr_arh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: G:/verlog/logical_RTL/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: G:/verlog/logical_RTL/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: G:/verlog/logical_RTL/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.11.03.14:21:17 Progress: Loading sldc55d48de/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: G:/verlog/logical_RTL/db/ip/sldc55d48de/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12162): EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Custom", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Custom", but GND is not specified
Warning (12162): EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Custom", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Custom", but GND is not specified
Warning (12162): EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Custom", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Custom", but GND is not specified
Info (13000): Registers with preset signals will power-up high File: G:/verlog/logical_RTL/series_module/tx_control_module.v Line: 49
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LBS_SYNC" is stuck at GND File: G:/verlog/logical_RTL/logical_RTL.v Line: 92
    Warning (13410): Pin "Rec_SCITX" is stuck at GND File: G:/verlog/logical_RTL/logical_RTL.v Line: 152
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 49 of its 51 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: G:/verlog/logical_RTL/db/clock_process_altpll.v Line: 51
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Vout_CrossZero" File: G:/verlog/logical_RTL/logical_RTL.v Line: 65
    Warning (15610): No output dependent on input pin "Rec_SCIRX" File: G:/verlog/logical_RTL/logical_RTL.v Line: 153
Info (21057): Implemented 2542 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 51 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 2431 logic cells
    Info (21064): Implemented 18 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 737 megabytes
    Info: Processing ended: Fri Nov 03 14:21:31 2017
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:01:01


