// Seed: 2721597024
module module_0;
  wire id_1;
  assign module_1.type_0 = 0;
  assign id_2 = 1 <= -1;
  assign module_3.id_1 = 0;
endmodule
module module_1 (
    input wire id_0
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always
  `define pp_4 0
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_3;
  initial
    @(posedge id_1)
      if (id_1 ? -1'b0 : 1'h0) begin : LABEL_0$display
        ;
      end else $display;
  module_0 modCall_1 ();
endmodule
module module_4 (
    output wand id_0,
    input  tri1 id_1,
    output wand id_2
);
  assign id_0 = id_1;
  assign id_0 = -1;
  module_0 modCall_1 ();
  wire id_4;
  id_5(
      .id_0(-1 !== -1), .id_1(id_0), .id_2(), .id_3(id_2)
  );
endmodule
