#include "gbrt.h"
#include "game_extras.h"
#include "ppu.h"
#include "gb_widescreen.h"
#include "gb_custom_view.h"
#include "audio.h"
#include "audio_stats.h"
#include "platform_sdl.h"
#include "sgb.h"
#include "ir.h"
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <time.h>
#include "gbrt_debug.h"

/* ============================================================================
 * Pocket Camera — Webcam Capture
 *
 * Only built when GBRT_ENABLE_GBCAM is set (gb-recompiled CMake option,
 * default OFF). When disabled, gbcam_capture_webcam returns false and the
 * MBC 0xFC handler below falls back to the built-in gradient test pattern.
 * ========================================================================== */
#ifdef GBRT_HAVE_GBCAM
#include "gbcam.h"
/* Camera sensor registers (written by the game via 0xA001-0xA005) */
static uint8_t gbcam_regs[6] = {0};

static bool gbcam_capture_webcam(GBContext* ctx) {
    if (!ctx->eram) return false;
    return gbcam_capture_to_sram(ctx->eram, ctx->eram_size, gbcam_regs);
}
#else
static bool gbcam_capture_webcam(GBContext* ctx) {
    (void)ctx;
    return false;  /* no camera build: MBC handler falls through to test pattern */
}
#endif
/* End of Pocket Camera webcam capture */


/* ============================================================================
 * Definitions
 * ========================================================================== */

#define WRAM_BANK_SIZE 0x1000
#define VRAM_SIZE      0x2000
#define OAM_SIZE       0xA0
#define IO_SIZE        0x80
#define HRAM_SIZE      0x7F

/* ============================================================================
 * Globals
 * ========================================================================== */

bool gbrt_trace_enabled = false;
bool gbrt_log_lcd_transitions = false;
bool gbrt_interp_fallback_logging = true;
uint64_t gbrt_instruction_count = 0;
uint64_t gbrt_instruction_limit = 0;
void (*gbrt_instruction_limit_callback)(void) = NULL;

/* ---- interp_fallbacks.log bookkeeping ----------------------------------- */
/* Open-addressed set of (bank, addr) sites already written to the log. Used to
 * flush once per distinct site rather than once per interpreter entry: harvest
 * dedups by site, so per-site durability is all the manifest needs, while the
 * per-entry fflush cost a large multiple of the interpretation it recorded. */
#define GBRT_INTERP_SITE_SLOTS 8192u
static uint32_t gbrt_interp_sites[GBRT_INTERP_SITE_SLOTS];
static FILE* gbrt_interp_log_file = NULL;
static bool gbrt_interp_log_atexit_registered = false;

static void gbrt_flush_interp_log(void) {
    if (gbrt_interp_log_file) fflush(gbrt_interp_log_file);
}

void gbrt_register_interp_log(void* file) {
    gbrt_interp_log_file = (FILE*)file;
    if (!gbrt_interp_log_atexit_registered) {
        atexit(gbrt_flush_interp_log);
        gbrt_interp_log_atexit_registered = true;
    }
}

bool gbrt_note_interp_log_site(uint8_t bank, uint16_t addr) {
    uint32_t key = ((uint32_t)bank << 16) | addr | 0x80000000u; /* 0 == empty */
    uint32_t h = (key * 2654435761u) % GBRT_INTERP_SITE_SLOTS;
    for (uint32_t probe = 0; probe < GBRT_INTERP_SITE_SLOTS; probe++) {
        uint32_t slot = (h + probe) % GBRT_INTERP_SITE_SLOTS;
        if (gbrt_interp_sites[slot] == key) return false;
        if (gbrt_interp_sites[slot] == 0) {
            gbrt_interp_sites[slot] = key;
            return true;
        }
    }
    return true; /* table full (never, for a 64-bank ROM): flush and move on */
}

static char* gbrt_trace_filename = NULL;
static bool gbrt_ppu_trace_config_loaded = false;
static char* gbrt_ppu_trace_filename = NULL;
static uint64_t gbrt_ppu_trace_start_frame = 0;
static uint64_t gbrt_ppu_trace_end_frame = 0;

static inline void gb_sync(GBContext* ctx);
static bool gb_context_try_load_battery_ram(GBContext* ctx);
static bool gb_context_try_load_rtc(GBContext* ctx);
static uint64_t gb_context_compute_rom_hash(const GBContext* ctx);
static bool gbrt_write_exact(FILE* file, const void* data, size_t size);
static bool gbrt_read_exact(FILE* file, void* data, size_t size);

typedef struct {
    uint32_t magic;
    uint32_t version;
    uint64_t saved_unix_time;
    uint64_t cycle_remainder;
    uint8_t s, m, h, dl, dh;
    uint8_t latched_s, latched_m, latched_h, latched_dl, latched_dh;
    uint8_t latch_state;
} GBRTCPersistedState;

#define GBRTC_PERSIST_MAGIC 0x47525443u /* 'GRTC' */
#define GBRTC_PERSIST_VERSION 1u

typedef struct {
    uint32_t magic;
    uint32_t version;
    uint64_t rom_hash;
    uint32_t rom_size;
    uint32_t eram_size;
    uint32_t wram_size;
    uint32_t vram_size;
    uint32_t oam_size;
    uint32_t hram_size;
    uint32_t io_size;
    uint32_t ppu_size;
    uint32_t apu_size;
} GBSavestateFileHeader;

typedef struct {
    uint16_t af;
    uint16_t bc;
    uint16_t de;
    uint16_t hl;
    uint16_t sp;
    uint16_t pc;
    uint8_t f_z;
    uint8_t f_n;
    uint8_t f_h;
    uint8_t f_c;
    uint8_t ime;
    uint8_t ime_pending;
    uint8_t halted;
    uint8_t stopped;
    uint8_t stop_mode_active;
    uint8_t halt_bug;
    uint8_t single_step_mode;
    uint8_t cgb_double_speed;
    GBConfig config;
    char save_id[64];
    uint16_t rom_bank;
    uint8_t ram_bank;
    uint8_t wram_bank;
    uint8_t vram_bank;
    uint8_t mbc_type;
    uint8_t ram_enabled;
    uint8_t mbc_mode;
    uint8_t rom_bank_upper;
    uint8_t rtc_mode;
    uint8_t rtc_reg;
    uint8_t last_joypad;
    uint8_t used_dispatch_fallback;
    uint8_t dispatch_fallback_bank;
    uint8_t has_unimplemented_interpreter_opcode;
    uint8_t last_unimplemented_opcode;
    uint8_t last_unimplemented_bank;
    uint8_t frame_first_fallback_bank;
    uint8_t frame_last_fallback_bank;
    uint16_t dispatch_fallback_addr;
    uint16_t frame_first_fallback_addr;
    uint16_t frame_last_fallback_addr;
    uint16_t div_counter;
    uint8_t tima_reload_pending;
    struct {
        uint8_t active;
        uint8_t pending;
        uint8_t source_high;
        uint8_t progress;
        uint16_t cycles_remaining;
        uint8_t startup_delay;
    } dma;
    struct {
        uint16_t source;
        uint16_t dest;
        uint8_t blocks_remaining;
        uint8_t active;
        uint8_t hblank_mode;
    } hdma;
    struct {
        uint8_t active;
        uint8_t fast_clock;
        uint32_t cycles_remaining;
    } serial_transfer;
    struct {
        uint8_t s, m, h, dl, dh;
        uint8_t latched_s, latched_m, latched_h, latched_dl, latched_dh;
        uint8_t latch_state;
        uint64_t last_time;
        bool active;
    } rtc;
    uint32_t cycles;
    uint32_t frame_cycles;
    uint32_t last_sync_cycles;
    uint32_t run_cycle_budget;
    uint32_t run_cycle_budget_start;
    uint8_t frame_done;
    uint8_t lcd_off_active;
    uint32_t lcd_off_start_cycles;
    uint32_t lcd_off_start_frame_cycles;
    uint32_t frame_lcd_off_cycles;
    uint32_t frame_lcd_transition_count;
    uint32_t frame_lcd_off_span_count;
    uint32_t last_lcd_off_span_cycles;
    uint64_t total_lcd_off_cycles;
    uint64_t total_lcd_transition_count;
    uint64_t total_lcd_off_span_count;
    uint32_t frame_dispatch_fallbacks;
    uint64_t total_dispatch_fallbacks;
    uint64_t total_interpreter_entries;
    uint64_t total_interpreter_instructions;
    uint64_t total_interpreter_cycles;
    uint64_t frame_interpreter_instructions;
    uint64_t frame_interpreter_cycles;
    uint16_t last_unimplemented_addr;
    GBInterpreterHotspot interpreter_hotspots[GBRT_INTERPRETER_HOTSPOT_CAPACITY];
    uint64_t completed_frames;
} GBSavestateCoreState;

#define GBSAVESTATE_MAGIC 0x56534247u /* 'GBSV' */
#define GBSAVESTATE_VERSION 1u
#define GBSAVESTATE_WRAM_EXT_MAGIC 0x58575247u /* 'GRWX', optional trailer */

static int gbrt_compare_hotspots_desc(const GBInterpreterHotspot* lhs,
                                      const GBInterpreterHotspot* rhs) {
    if (lhs->valid != rhs->valid) {
        return lhs->valid ? -1 : 1;
    }
    if (!lhs->valid && !rhs->valid) {
        return 0;
    }
    if (lhs->cycles != rhs->cycles) {
        return (lhs->cycles > rhs->cycles) ? -1 : 1;
    }
    if (lhs->entries != rhs->entries) {
        return (lhs->entries > rhs->entries) ? -1 : 1;
    }
    if (lhs->instructions != rhs->instructions) {
        return (lhs->instructions > rhs->instructions) ? -1 : 1;
    }
    if (lhs->bank != rhs->bank) {
        return (lhs->bank < rhs->bank) ? -1 : 1;
    }
    if (lhs->addr != rhs->addr) {
        return (lhs->addr < rhs->addr) ? -1 : 1;
    }
    return 0;
}

static void gbrt_sort_interpreter_hotspots(GBContext* ctx) {
    if (!ctx) {
        return;
    }

    for (size_t i = 1; i < GBRT_INTERPRETER_HOTSPOT_CAPACITY; i++) {
        GBInterpreterHotspot candidate = ctx->interpreter_hotspots[i];
        size_t j = i;
        while (j > 0 &&
               gbrt_compare_hotspots_desc(&candidate, &ctx->interpreter_hotspots[j - 1]) < 0) {
            ctx->interpreter_hotspots[j] = ctx->interpreter_hotspots[j - 1];
            j--;
        }
        ctx->interpreter_hotspots[j] = candidate;
    }
}

static size_t gbrt_find_or_allocate_interpreter_hotspot(GBContext* ctx,
                                                        uint8_t bank,
                                                        uint16_t addr) {
    size_t replacement = 0;

    for (size_t i = 0; i < GBRT_INTERPRETER_HOTSPOT_CAPACITY; i++) {
        GBInterpreterHotspot* hotspot = &ctx->interpreter_hotspots[i];
        if (hotspot->valid && hotspot->bank == bank && hotspot->addr == addr) {
            return i;
        }
        if (!hotspot->valid) {
            hotspot->valid = 1;
            hotspot->bank = bank;
            hotspot->addr = addr;
            hotspot->entries = 0;
            hotspot->instructions = 0;
            hotspot->cycles = 0;
            hotspot->last_frame = 0;
            return i;
        }
        if (gbrt_compare_hotspots_desc(hotspot, &ctx->interpreter_hotspots[replacement]) > 0) {
            replacement = i;
        }
    }

    memset(&ctx->interpreter_hotspots[replacement], 0, sizeof(ctx->interpreter_hotspots[replacement]));
    ctx->interpreter_hotspots[replacement].valid = 1;
    ctx->interpreter_hotspots[replacement].bank = bank;
    ctx->interpreter_hotspots[replacement].addr = addr;
    return replacement;
}

static void gbrt_load_ppu_trace_config(void) {
    if (gbrt_ppu_trace_config_loaded) {
        return;
    }

    gbrt_ppu_trace_config_loaded = true;

    const char* trace_path = getenv("GBRT_PPU_TRACE");
    if (trace_path && trace_path[0] != '\0') {
        gbrt_ppu_trace_filename = strdup(trace_path);
    }

    const char* frame_spec = getenv("GBRT_PPU_TRACE_FRAMES");
    if (!frame_spec || frame_spec[0] == '\0') {
        return;
    }

    char* spec_copy = strdup(frame_spec);
    if (!spec_copy) {
        return;
    }

    char* dash = strchr(spec_copy, '-');
    if (dash) {
        *dash = '\0';
        gbrt_ppu_trace_start_frame = strtoull(spec_copy, NULL, 10);
        gbrt_ppu_trace_end_frame = strtoull(dash + 1, NULL, 10);
    } else {
        gbrt_ppu_trace_start_frame = strtoull(spec_copy, NULL, 10);
        gbrt_ppu_trace_end_frame = gbrt_ppu_trace_start_frame;
    }

    free(spec_copy);
}

static bool gbrt_ppu_trace_enabled_for_frame(const GBContext* ctx, uint64_t frame_index) {
    if (!ctx || !ctx->ppu_trace_file || !gbrt_ppu_trace_filename) {
        return false;
    }

    if (gbrt_ppu_trace_start_frame == 0 && gbrt_ppu_trace_end_frame == 0) {
        return true;
    }

    return frame_index >= gbrt_ppu_trace_start_frame && frame_index <= gbrt_ppu_trace_end_frame;
}

static void gbrt_log_oam_write(GBContext* ctx,
                               uint16_t addr,
                               uint8_t value,
                               uint8_t accepted,
                               const char* reason) {
    uint64_t frame_index = ctx ? (ctx->completed_frames + 1) : 0;
    if (!gbrt_ppu_trace_enabled_for_frame(ctx, frame_index)) {
        return;
    }

    fprintf((FILE*)ctx->ppu_trace_file,
            "[OAM-WRITE] frame=%llu cyc=%u pc=%04X bank=%u ly=%u mode=%u addr=%04X val=%02X accepted=%u reason=%s\n",
            (unsigned long long)frame_index,
            ctx->frame_cycles,
            ctx->pc,
            (ctx->pc < 0x4000) ? 0u : (unsigned)ctx->rom_bank,
            ctx->io[0x44],
            ctx->io[0x41] & 0x03,
            addr,
            value,
            accepted,
            reason ? reason : "-");
}

static void gbrt_log_dma_start(GBContext* ctx, uint8_t source_high) {
    uint64_t frame_index = ctx ? (ctx->completed_frames + 1) : 0;
    if (!gbrt_ppu_trace_enabled_for_frame(ctx, frame_index)) {
        return;
    }

    fprintf((FILE*)ctx->ppu_trace_file,
            "[DMA-START] frame=%llu cyc=%u pc=%04X bank=%u ly=%u mode=%u src=%02X00\n",
            (unsigned long long)frame_index,
            ctx->frame_cycles,
            ctx->pc,
            (ctx->pc < 0x4000) ? 0u : (unsigned)ctx->rom_bank,
            ctx->io[0x44],
            ctx->io[0x41] & 0x03,
            source_high);
}

static void gbrt_log_vram_write(GBContext* ctx,
                                uint16_t addr,
                                uint8_t value,
                                uint8_t accepted,
                                const char* reason) {
    uint64_t frame_index = ctx ? (ctx->completed_frames + 1) : 0;
    if (!gbrt_ppu_trace_enabled_for_frame(ctx, frame_index)) {
        return;
    }

    fprintf((FILE*)ctx->ppu_trace_file,
            "[VRAM-WRITE] frame=%llu cyc=%u pc=%04X bank=%u rom=%u ly=%u mode=%u addr=%04X val=%02X accepted=%u reason=%s\n",
            (unsigned long long)frame_index,
            ctx->frame_cycles,
            ctx->pc,
            (ctx->pc < 0x4000) ? 0u : (unsigned)ctx->rom_bank,
            (unsigned)ctx->rom_bank,
            ctx->io[0x44],
            ctx->io[0x41] & 0x03,
            addr,
            value,
            accepted,
            reason ? reason : "-");
}


/* ============================================================================
 * Context Management
 * ========================================================================== */

static bool gb_cart_type_has_battery(uint8_t type) {
    switch (type) {
        case 0x03: /* MBC1+RAM+BATTERY */
        case 0x06: /* MBC2+BATTERY */
        case 0x09: /* ROM+RAM+BATTERY */
        case 0x0D: /* MMM01+RAM+BATTERY */
        case 0x0F: /* MBC3+TIMER+BATTERY */
        case 0x10: /* MBC3+TIMER+RAM+BATTERY */
        case 0x13: /* MBC3+RAM+BATTERY */
        case 0x1B: /* MBC5+RAM+BATTERY */
        case 0x1E: /* MBC5+RUMBLE+RAM+BATTERY */
        case 0x22: /* MBC7+SENSOR+RUMBLE+RAM+BATTERY */
        case 0xFC: /* POCKET CAMERA */
        case 0xFF: /* HuC1+RAM+BATTERY */
            return true;
    }
    return false;
}

static bool gb_cart_type_has_rtc(uint8_t type) {
    switch (type) {
        case 0x0F: /* MBC3+TIMER+BATTERY */
        case 0x10: /* MBC3+TIMER+RAM+BATTERY */
            return true;
    }
    return false;
}

static void gb_context_get_rom_title(const GBContext* ctx, char title[17]) {
    memset(title, 0, 17);
    if (!ctx || !ctx->rom || ctx->rom_size <= 0x143) {
        strcpy(title, "UNKNOWN_GAME");
        return;
    }

    memcpy(title, &ctx->rom[0x134], 16);
    for (int i = 0; i < 16; i++) {
        if (title[i] == 0 || title[i] < 32 || title[i] > 126) {
            title[i] = 0;
        }
    }
    if (title[0] == 0) {
        strcpy(title, "UNKNOWN_GAME");
    }
}

static void gb_context_get_save_id(const GBContext* ctx, char save_id[64]) {
    if (!save_id) {
        return;
    }

    memset(save_id, 0, 64);
    if (ctx && ctx->save_id[0]) {
        snprintf(save_id, 64, "%s", ctx->save_id);
        return;
    }

    char title[17];
    gb_context_get_rom_title(ctx, title);
    snprintf(save_id, 64, "%s", title);
}

static bool gb_save_id_differs_from_legacy_title(const GBContext* ctx, const char* save_id) {
    char legacy_title[17];
    gb_context_get_rom_title(ctx, legacy_title);
    return strcmp(save_id, legacy_title) != 0;
}

/* Injectable wall clock for the MBC3 RTC — the lone core non-determinism
 * (Axis 7). Default is the host time(NULL); a seeded override (env
 * GBRT_RTC_EPOCH = unix seconds >= 0, or gbrt_set_rtc_epoch) makes the
 * elapsed-time advance on RTC carts reproducible for oracle/replay runs.
 * Explicit setter wins over env; env is read once and cached. See gbrt.log. */
static int64_t g_rtc_epoch_override = -1; /* < 0 => use host clock */
static bool    g_rtc_epoch_resolved = false;

void gbrt_set_rtc_epoch(int64_t unix_seconds) {
    g_rtc_epoch_override = unix_seconds;
    g_rtc_epoch_resolved = true; /* explicit injection wins over env */
}

static time_t gbrt_wall_clock_now(void) {
    if (!g_rtc_epoch_resolved) {
        const char* e = getenv("GBRT_RTC_EPOCH");
        if (e && *e) {
            char* end = NULL;
            long long v = strtoll(e, &end, 10);
            if (end != e && v >= 0) {
                g_rtc_epoch_override = (int64_t)v;
            }
        }
        g_rtc_epoch_resolved = true;
    }
    if (g_rtc_epoch_override >= 0) {
        return (time_t)g_rtc_epoch_override;
    }
    return time(NULL);
}

static void gb_rtc_refresh_latch(GBContext* ctx) {
    if (!ctx) {
        return;
    }

    ctx->rtc.latched_s = ctx->rtc.s;
    ctx->rtc.latched_m = ctx->rtc.m;
    ctx->rtc.latched_h = ctx->rtc.h;
    ctx->rtc.latched_dl = ctx->rtc.dl;
    ctx->rtc.latched_dh = ctx->rtc.dh;
}

static void gb_rtc_advance_seconds(GBContext* ctx, uint64_t elapsed_seconds) {
    if (!ctx || elapsed_seconds == 0) {
        return;
    }

    uint64_t total = (uint64_t)ctx->rtc.s + elapsed_seconds;
    ctx->rtc.s = (uint8_t)(total % 60u);
    total = (uint64_t)ctx->rtc.m + (total / 60u);
    ctx->rtc.m = (uint8_t)(total % 60u);
    total = (uint64_t)ctx->rtc.h + (total / 60u);
    ctx->rtc.h = (uint8_t)(total % 24u);

    uint64_t days = (uint64_t)(ctx->rtc.dl | ((ctx->rtc.dh & 0x01u) << 8)) + (total / 24u);
    uint8_t dh = (uint8_t)(ctx->rtc.dh & 0x40u);
    if ((ctx->rtc.dh & 0x80u) || days > 0x1FFu) {
        dh |= 0x80u;
    }
    days &= 0x1FFu;
    ctx->rtc.dl = (uint8_t)(days & 0xFFu);
    ctx->rtc.dh = (uint8_t)(dh | ((days >> 8) & 0x01u));
    ctx->rtc.active = (ctx->rtc.dh & 0x40u) == 0;
    gb_rtc_refresh_latch(ctx);
}

static bool gb_context_try_load_battery_ram(GBContext* ctx) {
    if (!ctx || !ctx->rom || ctx->rom_size <= 0x149 || !ctx->eram || !ctx->eram_size) {
        return false;
    }
    if (!ctx->callbacks.load_battery_ram) {
        return false;
    }
    if (!gb_cart_type_has_battery(ctx->rom[0x147])) {
        return false;
    }

    char save_id[64];
    gb_context_get_save_id(ctx, save_id);
    if (ctx->callbacks.load_battery_ram(ctx, save_id, ctx->eram, ctx->eram_size)) {
        printf("[GBRT] Loaded battery RAM for '%s'\n", save_id);
        return true;
    }

    if (ctx->save_id[0] && gb_save_id_differs_from_legacy_title(ctx, save_id)) {
        char legacy_title[17];
        gb_context_get_rom_title(ctx, legacy_title);
        if (ctx->callbacks.load_battery_ram(ctx, legacy_title, ctx->eram, ctx->eram_size)) {
            printf("[GBRT] Loaded battery RAM for '%s' via legacy title fallback\n", legacy_title);
            return true;
        }
    }

    return false;
}

static bool gb_context_try_load_rtc(GBContext* ctx) {
    if (!ctx || !ctx->rom || ctx->rom_size <= 0x149 || !ctx->callbacks.load_rtc_data) {
        return false;
    }
    if (!gb_cart_type_has_rtc(ctx->rom[0x147])) {
        return false;
    }

    GBRTCPersistedState persisted;
    memset(&persisted, 0, sizeof(persisted));

    char save_id[64];
    gb_context_get_save_id(ctx, save_id);
    const char* loaded_id = save_id;
    bool loaded = ctx->callbacks.load_rtc_data(ctx, save_id, &persisted, sizeof(persisted));
    if (!loaded && ctx->save_id[0] && gb_save_id_differs_from_legacy_title(ctx, save_id)) {
        char legacy_title[17];
        gb_context_get_rom_title(ctx, legacy_title);
        loaded = ctx->callbacks.load_rtc_data(ctx, legacy_title, &persisted, sizeof(persisted));
        if (loaded) {
            loaded_id = legacy_title;
        }
    }

    if (!loaded || persisted.magic != GBRTC_PERSIST_MAGIC || persisted.version != GBRTC_PERSIST_VERSION) {
        return false;
    }

    ctx->rtc.s = persisted.s;
    ctx->rtc.m = persisted.m;
    ctx->rtc.h = persisted.h;
    ctx->rtc.dl = persisted.dl;
    ctx->rtc.dh = persisted.dh;
    ctx->rtc.latched_s = persisted.latched_s;
    ctx->rtc.latched_m = persisted.latched_m;
    ctx->rtc.latched_h = persisted.latched_h;
    ctx->rtc.latched_dl = persisted.latched_dl;
    ctx->rtc.latched_dh = persisted.latched_dh;
    ctx->rtc.latch_state = persisted.latch_state;
    ctx->rtc.last_time = persisted.cycle_remainder % 4194304u;
    ctx->rtc.active = (ctx->rtc.dh & 0x40u) == 0;

    time_t now = gbrt_wall_clock_now();
    if (ctx->rtc.active && persisted.saved_unix_time > 0 && now != (time_t)-1 && now > 0) {
        uint64_t now_u64 = (uint64_t)now;
        if (now_u64 > persisted.saved_unix_time) {
            gb_rtc_advance_seconds(ctx, now_u64 - persisted.saved_unix_time);
        }
    }

    if (loaded_id != save_id) {
        printf("[GBRT] Loaded RTC data for '%s' via legacy title fallback\n", loaded_id);
    } else {
        printf("[GBRT] Loaded RTC data for '%s'\n", loaded_id);
    }
    return true;
}

static bool gb_context_save_rtc(GBContext* ctx) {
    if (!ctx || !ctx->rom || ctx->rom_size <= 0x149 || !ctx->callbacks.save_rtc_data) {
        return false;
    }
    if (!gb_cart_type_has_rtc(ctx->rom[0x147])) {
        return false;
    }

    GBRTCPersistedState persisted;
    memset(&persisted, 0, sizeof(persisted));
    persisted.magic = GBRTC_PERSIST_MAGIC;
    persisted.version = GBRTC_PERSIST_VERSION;
    time_t now = gbrt_wall_clock_now();
    persisted.saved_unix_time = (now == (time_t)-1 || now < 0) ? 0u : (uint64_t)now;
    persisted.cycle_remainder = ctx->rtc.last_time;
    persisted.s = ctx->rtc.s;
    persisted.m = ctx->rtc.m;
    persisted.h = ctx->rtc.h;
    persisted.dl = ctx->rtc.dl;
    persisted.dh = ctx->rtc.dh;
    persisted.latched_s = ctx->rtc.latched_s;
    persisted.latched_m = ctx->rtc.latched_m;
    persisted.latched_h = ctx->rtc.latched_h;
    persisted.latched_dl = ctx->rtc.latched_dl;
    persisted.latched_dh = ctx->rtc.latched_dh;
    persisted.latch_state = ctx->rtc.latch_state;

    char save_id[64];
    gb_context_get_save_id(ctx, save_id);
    bool result = ctx->callbacks.save_rtc_data(ctx, save_id, &persisted, sizeof(persisted));
    if (result) {
        printf("[GBRT] Saved RTC data for '%s'\n", save_id);
    } else {
        printf("[GBRT] Failed to save RTC data for '%s'\n", save_id);
    }
    return result;
}

static GBConfig gb_default_config(void) {
    GBConfig config;
    memset(&config, 0, sizeof(config));
    config.model = GB_MODEL_DMG;
    config.enable_audio = true;
    config.enable_serial = true;
    config.speed_percent = 100;
    return config;
}

static bool gb_is_cgb_hardware(const GBContext* ctx) {
    return ctx && ctx->config.model == GB_MODEL_CGB;
}

static bool gb_is_cgb_mode(const GBContext* ctx) {
    return gb_is_cgb_hardware(ctx) && !ctx->config.cgb_compatibility_mode;
}

static bool gb_is_cgb_compat_mode(const GBContext* ctx) {
    return gb_is_cgb_hardware(ctx) && ctx->config.cgb_compatibility_mode;
}

static bool gb_cartridge_uses_nintendo_license(const GBContext* ctx) {
    if (!ctx || !ctx->rom || ctx->rom_size <= 0x145) {
        return false;
    }

    if (ctx->rom[0x14B] == 0x01) {
        return true;
    }

    return ctx->rom[0x14B] == 0x33 &&
           ctx->rom[0x144] == '0' &&
           ctx->rom[0x145] == '1';
}

static uint8_t gb_compute_title_checksum(const GBContext* ctx) {
    uint8_t checksum = 0;

    if (!ctx || !ctx->rom || ctx->rom_size <= 0x143) {
        return 0;
    }

    for (size_t i = 0; i < 16; i++) {
        checksum = (uint8_t)(checksum + ctx->rom[0x134 + i]);
    }

    return checksum;
}

static uint8_t gb_compute_cgb_compat_b(const GBContext* ctx) {
    if (!gb_cartridge_uses_nintendo_license(ctx)) {
        return 0;
    }

    return gb_compute_title_checksum(ctx);
}

static uint64_t gb_context_compute_rom_hash(const GBContext* ctx) {
    if (!ctx || !ctx->rom || ctx->rom_size == 0) {
        return 0;
    }

    uint64_t hash = 1469598103934665603ull;
    for (size_t i = 0; i < ctx->rom_size; i++) {
        hash ^= (uint64_t)ctx->rom[i];
        hash *= 1099511628211ull;
    }
    return hash;
}

static bool gbrt_write_exact(FILE* file, const void* data, size_t size) {
    return size == 0 || (file && data && fwrite(data, 1, size, file) == size);
}

static bool gbrt_read_exact(FILE* file, void* data, size_t size) {
    return size == 0 || (file && data && fread(data, 1, size, file) == size);
}

static void gbrt_capture_core_state(const GBContext* ctx, GBSavestateCoreState* state) {
    if (!ctx || !state) {
        return;
    }

    memset(state, 0, sizeof(*state));
    state->af = ctx->af;
    state->bc = ctx->bc;
    state->de = ctx->de;
    state->hl = ctx->hl;
    state->sp = ctx->sp;
    state->pc = ctx->pc;
    state->f_z = ctx->f_z;
    state->f_n = ctx->f_n;
    state->f_h = ctx->f_h;
    state->f_c = ctx->f_c;
    state->ime = ctx->ime;
    state->ime_pending = ctx->ime_pending;
    state->halted = ctx->halted;
    state->stopped = ctx->stopped;
    state->stop_mode_active = ctx->stop_mode_active;
    state->halt_bug = ctx->halt_bug;
    state->single_step_mode = ctx->single_step_mode;
    state->cgb_double_speed = ctx->cgb_double_speed;
    state->config = ctx->config;
    memcpy(state->save_id, ctx->save_id, sizeof(state->save_id));
    state->rom_bank = ctx->rom_bank;
    state->ram_bank = ctx->ram_bank;
    state->wram_bank = ctx->wram_bank;
    state->vram_bank = ctx->vram_bank;
    state->mbc_type = ctx->mbc_type;
    state->ram_enabled = ctx->ram_enabled;
    state->mbc_mode = ctx->mbc_mode;
    state->rom_bank_upper = ctx->rom_bank_upper;
    state->rtc_mode = ctx->rtc_mode;
    state->rtc_reg = ctx->rtc_reg;
    state->last_joypad = ctx->last_joypad;
    state->used_dispatch_fallback = ctx->used_dispatch_fallback;
    state->dispatch_fallback_bank = ctx->dispatch_fallback_bank;
    state->has_unimplemented_interpreter_opcode = ctx->has_unimplemented_interpreter_opcode;
    state->last_unimplemented_opcode = ctx->last_unimplemented_opcode;
    state->last_unimplemented_bank = ctx->last_unimplemented_bank;
    state->frame_first_fallback_bank = ctx->frame_first_fallback_bank;
    state->frame_last_fallback_bank = ctx->frame_last_fallback_bank;
    state->dispatch_fallback_addr = ctx->dispatch_fallback_addr;
    state->frame_first_fallback_addr = ctx->frame_first_fallback_addr;
    state->frame_last_fallback_addr = ctx->frame_last_fallback_addr;
    state->div_counter = ctx->div_counter;
    state->tima_reload_pending = ctx->tima_reload_pending;
    memcpy(&state->dma, &ctx->dma, sizeof(state->dma));
    memcpy(&state->hdma, &ctx->hdma, sizeof(state->hdma));
    memcpy(&state->serial_transfer, &ctx->serial_transfer, sizeof(state->serial_transfer));
    memcpy(&state->rtc, &ctx->rtc, sizeof(state->rtc));
    state->cycles = ctx->cycles;
    state->frame_cycles = ctx->frame_cycles;
    state->last_sync_cycles = ctx->last_sync_cycles;
    state->run_cycle_budget = ctx->run_cycle_budget;
    state->run_cycle_budget_start = ctx->run_cycle_budget_start;
    state->frame_done = ctx->frame_done;
    state->lcd_off_active = ctx->lcd_off_active;
    state->lcd_off_start_cycles = ctx->lcd_off_start_cycles;
    state->lcd_off_start_frame_cycles = ctx->lcd_off_start_frame_cycles;
    state->frame_lcd_off_cycles = ctx->frame_lcd_off_cycles;
    state->frame_lcd_transition_count = ctx->frame_lcd_transition_count;
    state->frame_lcd_off_span_count = ctx->frame_lcd_off_span_count;
    state->last_lcd_off_span_cycles = ctx->last_lcd_off_span_cycles;
    state->total_lcd_off_cycles = ctx->total_lcd_off_cycles;
    state->total_lcd_transition_count = ctx->total_lcd_transition_count;
    state->total_lcd_off_span_count = ctx->total_lcd_off_span_count;
    state->frame_dispatch_fallbacks = ctx->frame_dispatch_fallbacks;
    state->total_dispatch_fallbacks = ctx->total_dispatch_fallbacks;
    state->total_interpreter_entries = ctx->total_interpreter_entries;
    state->total_interpreter_instructions = ctx->total_interpreter_instructions;
    state->total_interpreter_cycles = ctx->total_interpreter_cycles;
    state->frame_interpreter_instructions = ctx->frame_interpreter_instructions;
    state->frame_interpreter_cycles = ctx->frame_interpreter_cycles;
    state->last_unimplemented_addr = ctx->last_unimplemented_addr;
    memcpy(state->interpreter_hotspots,
           ctx->interpreter_hotspots,
           sizeof(state->interpreter_hotspots));
    state->completed_frames = ctx->completed_frames;
}

static void gbrt_restore_core_state(GBContext* ctx, const GBSavestateCoreState* state) {
    if (!ctx || !state) {
        return;
    }

    ctx->af = state->af;
    ctx->bc = state->bc;
    ctx->de = state->de;
    ctx->hl = state->hl;
    ctx->sp = state->sp;
    ctx->pc = state->pc;
    ctx->f_z = state->f_z;
    ctx->f_n = state->f_n;
    ctx->f_h = state->f_h;
    ctx->f_c = state->f_c;
    ctx->ime = state->ime;
    ctx->ime_pending = state->ime_pending;
    ctx->halted = state->halted;
    ctx->stopped = state->stopped;
    ctx->stop_mode_active = state->stop_mode_active;
    ctx->halt_bug = state->halt_bug;
    ctx->single_step_mode = state->single_step_mode;
    ctx->cgb_double_speed = state->cgb_double_speed;
    ctx->config = state->config;
    memcpy(ctx->save_id, state->save_id, sizeof(ctx->save_id));
    ctx->rom_bank = state->rom_bank;
    ctx->ram_bank = state->ram_bank;
    ctx->wram_bank = state->wram_bank;
    ctx->vram_bank = state->vram_bank;
    ctx->mbc_type = state->mbc_type;
    ctx->ram_enabled = state->ram_enabled;
    ctx->mbc_mode = state->mbc_mode;
    ctx->rom_bank_upper = state->rom_bank_upper;
    ctx->rtc_mode = state->rtc_mode;
    ctx->rtc_reg = state->rtc_reg;
    ctx->last_joypad = state->last_joypad;
    ctx->used_dispatch_fallback = state->used_dispatch_fallback;
    ctx->dispatch_fallback_bank = state->dispatch_fallback_bank;
    ctx->has_unimplemented_interpreter_opcode = state->has_unimplemented_interpreter_opcode;
    ctx->last_unimplemented_opcode = state->last_unimplemented_opcode;
    ctx->last_unimplemented_bank = state->last_unimplemented_bank;
    ctx->frame_first_fallback_bank = state->frame_first_fallback_bank;
    ctx->frame_last_fallback_bank = state->frame_last_fallback_bank;
    ctx->dispatch_fallback_addr = state->dispatch_fallback_addr;
    ctx->frame_first_fallback_addr = state->frame_first_fallback_addr;
    ctx->frame_last_fallback_addr = state->frame_last_fallback_addr;
    ctx->div_counter = state->div_counter;
    ctx->tima_reload_pending = state->tima_reload_pending;
    memcpy(&ctx->dma, &state->dma, sizeof(ctx->dma));
    memcpy(&ctx->hdma, &state->hdma, sizeof(ctx->hdma));
    memcpy(&ctx->serial_transfer, &state->serial_transfer, sizeof(ctx->serial_transfer));
    memcpy(&ctx->rtc, &state->rtc, sizeof(ctx->rtc));
    ctx->cycles = state->cycles;
    ctx->frame_cycles = state->frame_cycles;
    ctx->last_sync_cycles = state->last_sync_cycles;
    ctx->run_cycle_budget = state->run_cycle_budget;
    ctx->run_cycle_budget_start = state->run_cycle_budget_start;
    ctx->frame_done = state->frame_done;
    ctx->lcd_off_active = state->lcd_off_active;
    ctx->lcd_off_start_cycles = state->lcd_off_start_cycles;
    ctx->lcd_off_start_frame_cycles = state->lcd_off_start_frame_cycles;
    ctx->frame_lcd_off_cycles = state->frame_lcd_off_cycles;
    ctx->frame_lcd_transition_count = state->frame_lcd_transition_count;
    ctx->frame_lcd_off_span_count = state->frame_lcd_off_span_count;
    ctx->last_lcd_off_span_cycles = state->last_lcd_off_span_cycles;
    ctx->total_lcd_off_cycles = state->total_lcd_off_cycles;
    ctx->total_lcd_transition_count = state->total_lcd_transition_count;
    ctx->total_lcd_off_span_count = state->total_lcd_off_span_count;
    ctx->frame_dispatch_fallbacks = state->frame_dispatch_fallbacks;
    ctx->total_dispatch_fallbacks = state->total_dispatch_fallbacks;
    ctx->total_interpreter_entries = state->total_interpreter_entries;
    ctx->total_interpreter_instructions = state->total_interpreter_instructions;
    ctx->total_interpreter_cycles = state->total_interpreter_cycles;
    ctx->frame_interpreter_instructions = state->frame_interpreter_instructions;
    ctx->frame_interpreter_cycles = state->frame_interpreter_cycles;
    ctx->last_unimplemented_addr = state->last_unimplemented_addr;
    memcpy(ctx->interpreter_hotspots,
           state->interpreter_hotspots,
           sizeof(ctx->interpreter_hotspots));
    ctx->completed_frames = state->completed_frames;
}

/* [[imm_override]] runtime chokepoint (see gbrt.h). Emitted by the generator
 * only at config-reviewed ALU-immediate sites; identity without a hook. */
GBImmOverrideHook gbrt_imm_override_hook = NULL;

uint8_t gbrt_imm_override8(GBContext* ctx, uint8_t bank, uint16_t pc, uint8_t orig) {
    return gbrt_imm_override_hook ? gbrt_imm_override_hook(ctx, bank, pc, orig) : orig;
}

GBFrameHoldHook gb_frame_hold_hook = NULL;
uint32_t gb_frame_hold_limit = 2u * 70224u;

bool gb_frame_hold_at_vblank(GBContext* ctx) {
    if (ctx->frame_hold.active) return true;
    if (ctx->frame_hold.released) {
        ctx->frame_hold.released = 0;
        return false;
    }
    if (!gb_frame_hold_hook) return false;
    if (!gb_frame_hold_hook(ctx)) {
        ctx->frame_hold.suspended = 0;   /* a frame finished on its own */
        return false;
    }
    /* A frame that outran the limit was not a lag frame but a longer job such
     * as a screen load; let those run at their own pace. */
    if (ctx->frame_hold.suspended) return false;
    ctx->frame_hold.active = 1;
    ctx->frame_hold.cycles = 0;
    ctx->frame_hold.holds++;
    return true;
}

GBStepHook gb_step_hook = NULL;

GBContext* gb_context_create(const GBConfig* config) {
    gbrt_load_ppu_trace_config();

    GBContext* ctx = (GBContext*)calloc(1, sizeof(GBContext));
    if (!ctx) return NULL;

    ctx->config = config ? *config : gb_default_config();
    if (!gb_is_cgb_hardware(ctx)) {
        ctx->config.cgb_compatibility_mode = false;
    }
    ctx->cgb_compat_palette_override = -1;  /* -1 = AUTO (use title-hash LUT) */
    
    ctx->wram = (uint8_t*)calloc(1, WRAM_BANK_SIZE * 8);
    ctx->vram = (uint8_t*)calloc(1, VRAM_SIZE * 2);
    ctx->oam = (uint8_t*)calloc(1, OAM_SIZE);
    ctx->hram = (uint8_t*)calloc(1, HRAM_SIZE);
    ctx->io = (uint8_t*)calloc(1, IO_SIZE + 1);
    
    if (!ctx->wram || !ctx->vram || !ctx->oam || !ctx->hram || !ctx->io) {
        gb_context_destroy(ctx);
        return NULL;
    }
    
    GBPPU* ppu = (GBPPU*)calloc(1, sizeof(GBPPU));
    if (ppu) {
        ppu_init(ppu);
        ctx->ppu = ppu;
    }
    
    ctx->apu = gb_audio_create();
    ctx->sgb = gb_sgb_create();
    ctx->ir = gb_ir_create();
    audio_stats_init();
    gb_context_reset(ctx, true);

    if (gbrt_trace_filename) {
        ctx->trace_file = fopen(gbrt_trace_filename, "w");
        if (ctx->trace_file) {
            ctx->trace_entries_enabled = true;
            fprintf(stderr, "[GBRT] Tracing entry points to %s\n", gbrt_trace_filename);
        }
    }

    if (gbrt_ppu_trace_filename) {
        ctx->ppu_trace_file = fopen(gbrt_ppu_trace_filename, "w");
        if (ctx->ppu_trace_file) {
            fprintf(stderr,
                    "[GBRT] Tracing PPU state to %s (frames %llu-%llu)\n",
                    gbrt_ppu_trace_filename,
                    (unsigned long long)gbrt_ppu_trace_start_frame,
                    (unsigned long long)gbrt_ppu_trace_end_frame);
        }
    }

    return ctx;
}

void gb_context_destroy(GBContext* ctx) {
    if (!ctx) return;
    
    /* Save battery RAM before destroying — always save if ERAM exists,
     * regardless of ram_enabled (the MBC gate is for access control,
     * not for whether the data should persist on disk). */
    if (ctx->eram && ctx->eram_size && ctx->callbacks.save_battery_ram) {
        gb_context_save_ram(ctx);
    }
    
    if (ctx->trace_file) fclose((FILE*)ctx->trace_file);
    if (ctx->ppu_trace_file) fclose((FILE*)ctx->ppu_trace_file);
    free(ctx->wram);
    free(ctx->vram);
    free(ctx->oam);
    free(ctx->hram);
    free(ctx->io);
    free(ctx->wram_ext);

    if (ctx->eram) free(ctx->eram);
    
    if (ctx->ppu) free(ctx->ppu);
    if (ctx->apu) gb_audio_destroy(ctx->apu);
    if (ctx->sgb) gb_sgb_destroy(ctx->sgb);
    if (ctx->ir) gb_ir_destroy(ctx->ir);
    if (ctx->rom) free(ctx->rom);
    if (ctx->boot_rom) free(ctx->boot_rom);
    free(ctx);
}

bool gb_context_set_wram_extension(GBContext* ctx, uint8_t bank, uint16_t mapped, uint32_t size) {
    if (!ctx || bank < 1 || bank > 7 || mapped > 0x1E00 || mapped > size) return false;
    uint8_t* data = (uint8_t*)calloc(1, size ? size : 1);
    if (!data) return false;
    free(ctx->wram_ext);
    ctx->wram_ext = data;
    ctx->wram_ext_size = size;
    ctx->wram_ext_mapped = mapped;
    ctx->wram_ext_bank = bank;
    ctx->wram_ext_cart_mapped = 0;
    ctx->wram_ext_cart_offset = 0;
    ctx->wram_ext_bank2 = 0;
    ctx->wram_ext_mapped2 = 0;
    ctx->wram_ext_offset2 = 0;
    return true;
}

bool gb_context_map_wram_extension(GBContext* ctx, uint16_t mapped, uint16_t cart_mapped,
                                   uint32_t cart_offset) {
    if (!ctx || !ctx->wram_ext || mapped > 0x1E00 || mapped > ctx->wram_ext_size ||
        cart_mapped > 0x2000 || cart_offset > ctx->wram_ext_size ||
        cart_mapped > ctx->wram_ext_size - cart_offset)
        return false;
    ctx->wram_ext_mapped = mapped;
    ctx->wram_ext_cart_mapped = cart_mapped;
    ctx->wram_ext_cart_offset = cart_offset;
    return true;
}

bool gb_context_map_wram_extension_bank(GBContext* ctx, uint8_t bank, uint16_t mapped,
                                        uint32_t offset) {
    if (!ctx || !ctx->wram_ext || bank < 1 || bank > 7 || bank == ctx->wram_ext_bank ||
        mapped > 0x1E00 || offset > ctx->wram_ext_size || mapped > ctx->wram_ext_size - offset)
        return false;
    ctx->wram_ext_bank2 = mapped ? bank : 0;
    ctx->wram_ext_mapped2 = mapped;
    ctx->wram_ext_offset2 = mapped ? offset : 0;
    return true;
}

/* The extension byte behind 0xE000+ in the current bank, or NULL for the echo. */
static inline uint8_t* gb_wram_ext_at(GBContext* ctx, uint16_t addr) {
    uint16_t offset = (uint16_t)(addr - 0xE000);
    if (!ctx->wram_ext) return NULL;
    if (ctx->wram_bank == ctx->wram_ext_bank)
        return offset < ctx->wram_ext_mapped ? ctx->wram_ext + offset : NULL;
    return ctx->wram_bank == ctx->wram_ext_bank2 && offset < ctx->wram_ext_mapped2
               ? ctx->wram_ext + ctx->wram_ext_offset2 + offset : NULL;
}

/* The extension byte behind 0xA000+ in the current bank, or NULL for cartridge RAM. */
static inline uint8_t* gb_wram_ext_cart_at(GBContext* ctx, uint16_t addr) {
    uint16_t offset = (uint16_t)(addr - 0xA000);
    return ctx->wram_ext && ctx->wram_bank == ctx->wram_ext_bank && offset < ctx->wram_ext_cart_mapped
               ? ctx->wram_ext + ctx->wram_ext_cart_offset + offset : NULL;
}

void gb_context_reset(GBContext* ctx, bool skip_bootrom) {
    if (!ctx) {
        return;
    }

    if (ctx->apu) {
        gb_audio_reset(ctx->apu);
    }

    if (!gb_is_cgb_hardware(ctx)) {
        ctx->config.cgb_compatibility_mode = false;
    }

    /* Reset DMA state */
    ctx->dma.active = 0;
    ctx->dma.pending = 0;
    ctx->dma.source_high = 0;
    ctx->dma.progress = 0;
    ctx->dma.cycles_remaining = 0;
    ctx->dma.startup_delay = 0;
    memset(&ctx->hdma, 0, sizeof(ctx->hdma));
    ctx->serial_cycles_remaining = -1;
    
    /* Reset HALT bug state */
    ctx->halt_bug = 0;
    
    /* Reset interrupt state */
    ctx->ime = 0;
    ctx->ime_pending = 0;
    ctx->halted = 0;
    ctx->stopped = 0;
    ctx->stop_mode_active = 0;
    ctx->single_step_mode = 0;
    ctx->cgb_double_speed = 0;
    memset(&ctx->serial_transfer, 0, sizeof(ctx->serial_transfer));
    memset(&ctx->frame_hold, 0, sizeof(ctx->frame_hold));
    ctx->last_joypad = 0xFF;
    ctx->used_dispatch_fallback = 0;
    ctx->dispatch_fallback_bank = 0;
    ctx->dispatch_fallback_addr = 0;
    ctx->completed_frames = 0;
    ctx->frame_dispatch_fallbacks = 0;
    ctx->total_dispatch_fallbacks = 0;
    ctx->frame_first_fallback_bank = 0;
    ctx->frame_first_fallback_addr = 0;
    ctx->frame_last_fallback_bank = 0;
    ctx->frame_last_fallback_addr = 0;
    ctx->total_interpreter_entries = 0;
    ctx->total_interpreter_instructions = 0;
    ctx->total_interpreter_cycles = 0;
    ctx->frame_interpreter_instructions = 0;
    ctx->frame_interpreter_cycles = 0;
    ctx->has_unimplemented_interpreter_opcode = 0;
    ctx->last_unimplemented_opcode = 0;
    ctx->last_unimplemented_bank = 0;
    ctx->last_unimplemented_addr = 0;
    memset(ctx->interpreter_hotspots, 0, sizeof(ctx->interpreter_hotspots));
    ctx->lcd_off_active = 0;
    ctx->lcd_off_start_cycles = 0;
    ctx->lcd_off_start_frame_cycles = 0;
    ctx->frame_lcd_off_cycles = 0;
    ctx->frame_lcd_transition_count = 0;
    ctx->frame_lcd_off_span_count = 0;
    ctx->last_lcd_off_span_cycles = 0;
    ctx->total_lcd_off_cycles = 0;
    ctx->total_lcd_transition_count = 0;
    ctx->total_lcd_off_span_count = 0;
    
    /* Reset RTC state */
    ctx->rtc.s = 0;
    ctx->rtc.m = 0;
    ctx->rtc.h = 0;
    ctx->rtc.dl = 0;
    ctx->rtc.dh = 0;
    ctx->rtc.latched_s = 0;
    ctx->rtc.latched_m = 0;
    ctx->rtc.latched_h = 0;
    ctx->rtc.latched_dl = 0;
    ctx->rtc.latched_dh = 0;
    ctx->rtc.latch_state = 0;
    ctx->rtc.last_time = 0;
    ctx->rtc.active = true;  /* RTC oscillator active by default */
    
    /* Reset MBC state */
    ctx->rtc_mode = 0;
    ctx->rtc_reg = 0;
    ctx->ram_enabled = 0;
    ctx->mbc_mode = 0;
    ctx->rom_bank_upper = 0;
    ctx->rom_bank = 1;
    ctx->ram_bank = 0;
    ctx->wram_bank = 1;
    ctx->vram_bank = 0;

    memset(ctx->io, 0, IO_SIZE + 1);
    
    if (skip_bootrom) {
        ctx->boot_rom_active = 0;
        ctx->pc = 0x0100;
        ctx->sp = 0xFFFE;

        if (gb_is_cgb_mode(ctx)) {
            ctx->af = 0x1180;
            /* Register B = 0x00 on CGB, 0x01 on GBA-running-CGB-cart.
             * A few CGB carts read this to detect GBA — Pokemon
             * Crystal blocks the mobile adapter on GBA, DKC GBC
             * refuses to boot, etc. PPU/MBC behavior is otherwise
             * identical to CGB. */
            ctx->bc = ctx->gba_mode ? 0x0100 : 0x0000;
            ctx->de = 0xFF56;
            ctx->hl = 0x000D;
            ctx->div_counter = 0x0000;
        } else if (gb_is_cgb_compat_mode(ctx)) {
            uint8_t compat_b = gb_compute_cgb_compat_b(ctx);
            ctx->af = 0x1180;
            ctx->bc = compat_b;
            ctx->de = 0x0008;
            ctx->hl = (compat_b == 0x43 || compat_b == 0x58) ? 0x991A : 0x007C;
            ctx->div_counter = 0x0000;
        } else {
            ctx->af = 0x01B0;
            ctx->bc = 0x0013;
            ctx->de = 0x00D8;
            ctx->hl = 0x014D;
            ctx->div_counter = 0xABCC; /* Post-bootrom DIV internal counter value */
        }
        gb_unpack_flags(ctx);

        ctx->io[0x00] = 0xCF; /* JOYP */
        ctx->io[0x01] = 0x00; /* SB */
        ctx->io[0x02] = gb_is_cgb_hardware(ctx) ? 0x7F : 0x7E; /* SC */
        ctx->io[0x04] = (uint8_t)(ctx->div_counter >> 8); /* DIV */
        ctx->io[0x05] = 0x00; /* TIMA */
        ctx->io[0x06] = 0x00; /* TMA */
        ctx->io[0x07] = 0xF8; /* TAC */
        ctx->io[0x0F] = 0xE1; /* IF */
        ctx->io[0x10] = 0x80; /* NR10 */
        ctx->io[0x11] = 0xBF; /* NR11 */
        ctx->io[0x12] = 0xF3; /* NR12 */
        ctx->io[0x13] = 0xFF; /* NR13 */
        ctx->io[0x14] = 0xBF; /* NR14 */
        ctx->io[0x16] = 0x3F; /* NR21 */
        ctx->io[0x17] = 0x00; /* NR22 */
        ctx->io[0x18] = 0xFF; /* NR23 */
        ctx->io[0x19] = 0xBF; /* NR24 */
        ctx->io[0x1A] = 0x7F; /* NR30 */
        ctx->io[0x1B] = 0xFF; /* NR31 */
        ctx->io[0x1C] = 0x9F; /* NR32 */
        ctx->io[0x1D] = 0xFF; /* NR33 */
        ctx->io[0x1E] = 0xBF; /* NR34 */
        ctx->io[0x20] = 0xFF; /* NR41 */
        ctx->io[0x21] = 0x00; /* NR42 */
        ctx->io[0x22] = 0x00; /* NR43 */
        ctx->io[0x23] = 0xBF; /* NR44 */
        ctx->io[0x24] = 0x77; /* NR50 */
        ctx->io[0x25] = 0xF3; /* NR51 */
        ctx->io[0x26] = 0xF1; /* NR52 */
        ctx->io[0x46] = gb_is_cgb_hardware(ctx) ? 0x00 : 0xFF; /* DMA */
        if (gb_is_cgb_hardware(ctx)) {
            ctx->io[0x4D] = 0x7E; /* KEY1 */
            ctx->io[0x4F] = 0xFE; /* VBK */
            ctx->io[0x51] = 0xFF; /* HDMA1 */
            ctx->io[0x52] = 0xFF; /* HDMA2 */
            ctx->io[0x53] = 0xFF; /* HDMA3 */
            ctx->io[0x54] = 0xFF; /* HDMA4 */
            ctx->io[0x55] = 0xFF; /* HDMA5 */
            ctx->io[0x56] = 0x3E; /* RP */
            ctx->io[0x68] = 0xC0; /* BGPI */
            ctx->io[0x6A] = 0xC0; /* OBPI */
            ctx->io[0x70] = 0xF8; /* SVBK */
        }
        ctx->io[0x80] = 0x00; /* IE */
    } else if (ctx->boot_rom && ctx->boot_rom_size) {
        /* LLE boot: map and execute the real boot ROM (BIOS) from power-on.
         * The boot ROM itself sets SP, programs the I/O, scrolls the logo, and
         * writes 0xFF50 to hand off to the cartridge at 0x0100. Start from a
         * power-on-clean CPU (registers 0) with the BIOS mapped over 0x0000. */
        ctx->boot_rom_active = 1;
        ctx->pc = 0x0000;
        ctx->sp = 0x0000;
        ctx->af = 0x0000;
        ctx->bc = 0x0000;
        ctx->de = 0x0000;
        ctx->hl = 0x0000;
        gb_unpack_flags(ctx);
        /* Power-on internal divider value at boot-ROM entry: the divider has
         * already advanced 8 T-cycles before the CPU begins executing the boot ROM.
         * Directly measured as 0x0008 at cycle 0 vs SameBoy for BOTH models
         * (DMG_B with dmg_boot, CGB_E with cgb_boot). This is the entire source of
         * the old LLE-vs-HLE DIV mismatch (DMG LLE handoff ABC4 vs HLE constant
         * ABCC = exactly this +8); with it, LLE boot DIV matches HLE + SameBoy. */
        ctx->div_counter = 0x0008;
        /* I/O stays at the power-on zero from the memset above; the boot ROM
         * programs it. Boot-logo VRAM is written by the boot ROM itself. */
    } else {
        /* skip_bootrom=false but no boot ROM loaded — fall back to the faithful
         * HLE post-boot state so the context is always valid (production default
         * is HLE regardless). */
        fprintf(stderr, "[GB] reset(skip_bootrom=false) with no boot ROM loaded; using HLE post-boot state\n");
        gb_context_reset(ctx, true);
        return;
    }

    if (ctx->ppu) {
        ppu_reset((GBPPU*)ctx->ppu, ctx);
    }
}

/* Replicate the VRAM tile data the DMG boot ROM leaves behind: the Nintendo
 * logo (cart header 0x104-0x133) expanded into tiles 1-24, plus the fixed ®
 * trademark symbol in tile 25. We skip the bootrom, so without this VRAM bank 0
 * starts blank — but real post-boot hardware has these tiles, and some ROMs
 * rely on them without loading their own (the Mealybug m3_*_sprites tests use
 * tile 0x19 = the ®). Algorithm transcribed from the DMG boot ROM
 * (DoubleBitsAndWriteRow + TrademarkSymbol): each logo byte's two nibbles are
 * each bit-doubled to an 8-pixel row, written to two consecutive rows' low
 * bit-plane (high plane left 0). Games that load their own tiles overwrite this
 * harmlessly. DMG only — the CGB boot logo path differs (color attrs). */
static void gbrt_load_boot_logo_vram(GBContext* ctx) {
    static const uint8_t trademark[8] = {0x3C,0x42,0xB9,0xA5,0xB9,0xA5,0x42,0x3C};
    if (!ctx->rom || ctx->rom_size < 0x134) return;
    uint8_t* vram = ctx->vram;   /* bank 0 */
    int hl = 0x10;               /* VRAM offset of tile 1 (0x8010) */
    for (int i = 0; i < 48; i++) {
        uint8_t b = ctx->rom[0x104 + i];
        for (int half = 0; half < 2; half++) {   /* top nibble, then low nibble */
            uint8_t c = 0;
            for (int k = 0; k < 4; k++) {
                uint8_t bit = (uint8_t)((b >> 7) & 1);
                b = (uint8_t)(b << 1);
                c = (uint8_t)((c << 1) | bit);    /* double the bit */
                c = (uint8_t)((c << 1) | bit);
            }
            vram[hl] = c; hl += 2;   /* low plane of row N   (high plane = 0) */
            vram[hl] = c; hl += 2;   /* low plane of row N+1 (vertical double) */
        }
    }
    for (int i = 0; i < 8; i++) {    /* ® trademark into tile 25 even offsets */
        vram[hl] = trademark[i]; hl += 2;
    }
}

bool gb_context_load_boot_rom(GBContext* ctx, const uint8_t* data, size_t size) {
    if (!ctx || !data || (size != 0x100 && size != 0x900)) {
        return false;  /* 256B DMG/MGB/SGB or 2304B CGB only */
    }
    if (ctx->boot_rom) free(ctx->boot_rom);
    ctx->boot_rom = (uint8_t*)malloc(size);
    if (!ctx->boot_rom) return false;
    memcpy(ctx->boot_rom, data, size);
    ctx->boot_rom_size = size;
    ctx->boot_rom_active = 0;  /* armed on the next non-skip reset */
    return true;
}

bool gb_context_load_rom(GBContext* ctx, const uint8_t* data, size_t size) {
    if (ctx->rom) free(ctx->rom);
    ctx->rom = (uint8_t*)malloc(size);
    if (!ctx->rom) return false;
    memcpy(ctx->rom, data, size);
    ctx->rom_size = size;
    
    /* Decide hardware mode for this cart. The platform sets
     * ctx->hardware_mode_pref before this point (typically from a
     * per-game pref in runtime_prefs.ini). Default AUTO picks the
     * "right" mode per cart class:
     *
     *   • DMG-only carts that support SGB → DMG hardware + SGB engine.
     *   • Dual-mode SGB+CGB carts (Yellow, Gold, Silver, Crystal, etc.)
     *     → CGB hardware, SGB engine off. Real hardware can't run both
     *     simultaneously: in CGB mode the cart's SGB init code path
     *     clobbers registers mid-CHR_TRN/PCT_TRN, so we tell the SGB
     *     engine to ignore the cart entirely and let CheckSGB fail.
     *     Result: clean CGB color path, no SGB border.
     *   • CGB-only carts → CGB hardware (SGB never applied).
     *
     * Explicit DMG/SGB/CGB modes override the AUTO logic. */
    bool cart_supports_sgb = gb_sgb_cart_supports(ctx->rom, ctx->rom_size);
    bool cart_supports_cgb = ctx->config.cartridge_supports_cgb;
    bool cart_requires_cgb = ctx->config.cartridge_requires_cgb;

    /* Nothing chosen yet: let the game ask for a mode (e.g. GBA for carts
     * with GBA-only extras). An explicit choice or the override below wins. */
    if (ctx->hardware_mode_pref == GB_HARDWARE_MODE_AUTO) {
        int game_pref = game_default_hardware_mode();
        if (game_pref > GB_HARDWARE_MODE_AUTO && game_pref <= GB_HARDWARE_MODE_GBA) {
            ctx->hardware_mode_pref = (GBHardwareModePref)game_pref;
        }
    }

    /* Config override: GBRT_HARDWARE_MODE forces the hardware/SGB mode for this
     * cart regardless of the platform's per-game pref. Works headless (benchmark)
     * too, since it's read here in the runtime. Values: auto|dmg|sgb|cgb|gba.
     * Absent/unknown leaves ctx->hardware_mode_pref untouched. Lets the accuracy
     * harness force a faithful DMG run (GBRT_HARDWARE_MODE=dmg) on SGB-enhanced
     * carts so the comparison matches a DMG oracle. */
    {
        const char* hw = getenv("GBRT_HARDWARE_MODE");
        if (hw && *hw) {
            if      (!strcmp(hw, "dmg"))  ctx->hardware_mode_pref = GB_HARDWARE_MODE_DMG;
            else if (!strcmp(hw, "sgb"))  ctx->hardware_mode_pref = GB_HARDWARE_MODE_SGB;
            else if (!strcmp(hw, "cgb"))  ctx->hardware_mode_pref = GB_HARDWARE_MODE_CGB;
            else if (!strcmp(hw, "gba"))  ctx->hardware_mode_pref = GB_HARDWARE_MODE_GBA;
            else if (!strcmp(hw, "auto")) ctx->hardware_mode_pref = GB_HARDWARE_MODE_AUTO;
            fprintf(stderr, "[GBRT] hardware mode forced to '%s' via GBRT_HARDWARE_MODE\n", hw);
        }
    }

    bool want_cgb = false;
    bool want_sgb_engine = false;
    switch (ctx->hardware_mode_pref) {
        case GB_HARDWARE_MODE_DMG:
            want_cgb = false;
            want_sgb_engine = false;
            break;
        case GB_HARDWARE_MODE_SGB:
            want_cgb = false;
            /* Real SGB hardware doesn't consult cart byte 0x146 — it
             * just runs every DMG cart with SGB hooks active. Some
             * mono carts (e.g. original Link's Awakening Rev 2) issue
             * SGB commands at runtime without advertising support in
             * the header. When the user explicitly picks SGB mode,
             * trust them and start the engine regardless of the byte. */
            want_sgb_engine = true;
            break;
        case GB_HARDWARE_MODE_CGB:
        case GB_HARDWARE_MODE_GBA:
            /* Real CGB / GBA hardware runs any DMG cart in compat mode
             * — they don't refuse based on cart byte 0x143. When the
             * user explicitly picks one, trust them and engage the
             * compatibility palette path. GBA only differs from CGB
             * at boot-register init (handled in gb_context_reset);
             * everything else — PPU, MBC, audio — is the same chip. */
            want_cgb = true;
            want_sgb_engine = false;
            break;
        case GB_HARDWARE_MODE_AUTO:
        default:
            if (cart_requires_cgb) {
                want_cgb = true;
                want_sgb_engine = false;
            } else if (cart_supports_sgb) {
                /* Dual-mode and DMG-only-with-SGB carts default to
                 * SGB so the user gets the cart's authored border
                 * and region tints. CGB color is one dropdown flip
                 * away. */
                want_cgb = false;
                want_sgb_engine = true;
            } else if (cart_supports_cgb) {
                want_cgb = true;
                want_sgb_engine = false;
            } else {
                want_cgb = false;
                want_sgb_engine = false;
            }
            break;
    }

    ctx->gba_mode = (ctx->hardware_mode_pref == GB_HARDWARE_MODE_GBA);

    bool need_reset = false;
    if (want_cgb) {
        if (ctx->config.model != GB_MODEL_CGB || ctx->config.cgb_compatibility_mode) {
            ctx->config.model = GB_MODEL_CGB;
            ctx->config.cgb_compatibility_mode = !cart_supports_cgb;
            need_reset = true;
        }
    } else {
        if (ctx->config.model != GB_MODEL_DMG || ctx->config.cgb_compatibility_mode) {
            ctx->config.model = GB_MODEL_DMG;
            ctx->config.cgb_compatibility_mode = false;
            need_reset = true;
        }
    }
    if (need_reset) {
        gb_context_reset(ctx, true);
    }

    bool sgb_active = false;
    if (ctx->sgb) {
        gb_sgb_reset((GBSgbState*)ctx->sgb);
        sgb_active = want_sgb_engine;
        gb_sgb_set_enabled((GBSgbState*)ctx->sgb, sgb_active);
    }
    (void)sgb_active;  /* not used past this point — engine decides downstream */

    /* Parse Header for RAM/Battery info */
    if (size > 0x149) {
        uint8_t type = ctx->rom[0x147];
        uint8_t ram_size_code = ctx->rom[0x149];
        
        bool has_battery = gb_cart_type_has_battery(type);
        
        /* Calculate RAM size */
        size_t ram_bytes = 0;
        
        /* MBC2 has fixed 512x4 bits (256 bytes effective, usually 512 allocated) */
        if (type == 0x05 || type == 0x06) {
            ram_bytes = 512;
            ram_size_code = 0; /* Override */
        } else {
            switch (ram_size_code) {
                case 0x00: ram_bytes = 0; break;
                case 0x01: ram_bytes = 2 * 1024; break; /* 2KB */
                case 0x02: ram_bytes = 8 * 1024; break; /* 8KB */
                case 0x03: ram_bytes = 32 * 1024; break; /* 32KB (4 banks) */
                case 0x04: ram_bytes = 128 * 1024; break; /* 128KB (16 banks) */
                case 0x05: ram_bytes = 64 * 1024; break; /* 64KB (8 banks) */
                default: ram_bytes = 0; break;
            }
        }
        
        /* Allocate RAM */
        if (ctx->eram) free(ctx->eram);
        ctx->eram = NULL;
        ctx->eram_size = 0;
        
        if (ram_bytes > 0) {
            ctx->eram = (uint8_t*)calloc(1, ram_bytes);
            if (ctx->eram) {
                ctx->eram_size = ram_bytes;
                printf("[GBRT] Allocated %zu bytes for External RAM\n", ram_bytes);
                
                /* Load Save Data if Battery Present */
                if (has_battery) {
                    gb_context_try_load_battery_ram(ctx);
                    gb_context_try_load_rtc(ctx);
                }
            }
        }
    }

    /* Post-boot VRAM state (Nintendo logo + ® tile) for DMG carts; some ROMs
     * rely on these boot-left tiles without loading their own. */
    if (!gb_is_cgb_hardware(ctx)) {
        gbrt_load_boot_logo_vram(ctx);
    }

    return true;
}

bool gb_context_save_ram(GBContext* ctx) {
    if (!ctx || !ctx->eram || !ctx->eram_size || !ctx->callbacks.save_battery_ram) {
        return false;
    }
    
    char save_id[64];
    gb_context_get_save_id(ctx, save_id);
    
    bool ram_result = ctx->callbacks.save_battery_ram(ctx, save_id, ctx->eram, ctx->eram_size);
    if (ram_result) {
        printf("[GBRT] Saved battery RAM for '%s'\n", save_id);
    } else {
        printf("[GBRT] Failed to save battery RAM for '%s'\n", save_id);
    }

    bool rtc_result = true;
    if (gb_cart_type_has_rtc(ctx->rom[0x147])) {
        rtc_result = gb_context_save_rtc(ctx);
    }
    return ram_result && rtc_result;
}

bool gb_context_save_state_file(GBContext* ctx, const char* path) {
    if (!ctx || !path || !path[0] || !ctx->rom || ctx->rom_size == 0 ||
        !ctx->wram || !ctx->vram || !ctx->oam || !ctx->hram || !ctx->io) {
        return false;
    }

    FILE* file = fopen(path, "wb");
    if (!file) {
        fprintf(stderr, "[GBRT] Failed to open savestate for writing: %s\n", path);
        return false;
    }

    const size_t apu_state_size = ctx->apu ? gb_audio_state_size() : 0;
    void* apu_state = NULL;
    bool success = true;

    GBSavestateFileHeader header;
    memset(&header, 0, sizeof(header));
    header.magic = GBSAVESTATE_MAGIC;
    header.version = GBSAVESTATE_VERSION;
    header.rom_hash = gb_context_compute_rom_hash(ctx);
    header.rom_size = (uint32_t)ctx->rom_size;
    header.eram_size = (uint32_t)ctx->eram_size;
    header.wram_size = WRAM_BANK_SIZE * 8u;
    header.vram_size = VRAM_SIZE * 2u;
    header.oam_size = OAM_SIZE;
    header.hram_size = HRAM_SIZE;
    header.io_size = IO_SIZE + 1u;
    header.ppu_size = ctx->ppu ? (uint32_t)sizeof(GBPPU) : 0u;
    header.apu_size = (uint32_t)apu_state_size;

    GBSavestateCoreState core_state;
    gbrt_capture_core_state(ctx, &core_state);

    if (apu_state_size > 0) {
        apu_state = malloc(apu_state_size);
        if (!apu_state || !gb_audio_save_state(ctx->apu, apu_state, apu_state_size)) {
            fprintf(stderr, "[GBRT] Failed to serialize APU state for savestate: %s\n", path);
            success = false;
        }
    }

    if (success) success = gbrt_write_exact(file, &header, sizeof(header));
    if (success) success = gbrt_write_exact(file, &core_state, sizeof(core_state));
    if (success) success = gbrt_write_exact(file, ctx->eram, ctx->eram_size);
    if (success) success = gbrt_write_exact(file, ctx->wram, WRAM_BANK_SIZE * 8u);
    if (success) success = gbrt_write_exact(file, ctx->vram, VRAM_SIZE * 2u);
    if (success) success = gbrt_write_exact(file, ctx->oam, OAM_SIZE);
    if (success) success = gbrt_write_exact(file, ctx->hram, HRAM_SIZE);
    if (success) success = gbrt_write_exact(file, ctx->io, IO_SIZE + 1u);
    if (success && header.ppu_size > 0) success = gbrt_write_exact(file, ctx->ppu, sizeof(GBPPU));
    if (success && apu_state_size > 0) success = gbrt_write_exact(file, apu_state, apu_state_size);
    /* Optional trailer, after the fixed parts so version 1 files stay
     * readable both ways: the WRAM extension (gb_context_set_wram_extension). */
    if (success && ctx->wram_ext_size > 0) {
        const uint32_t ext_header[2] = {GBSAVESTATE_WRAM_EXT_MAGIC, ctx->wram_ext_size};
        success = gbrt_write_exact(file, ext_header, sizeof(ext_header)) &&
                  gbrt_write_exact(file, ctx->wram_ext, ctx->wram_ext_size);
    }

    if (!success) {
        fprintf(stderr, "[GBRT] Failed to write savestate: %s\n", path);
    }

    fclose(file);
    if (!success) {
        remove(path);
    } else {
        printf("[GBRT] Saved state to %s\n", path);
    }
    free(apu_state);
    return success;
}

bool gb_context_load_state_file(GBContext* ctx, const char* path) {
    if (!ctx || !path || !path[0] || !ctx->rom || ctx->rom_size == 0 ||
        !ctx->wram || !ctx->vram || !ctx->oam || !ctx->hram || !ctx->io) {
        return false;
    }

    FILE* file = fopen(path, "rb");
    if (!file) {
        fprintf(stderr, "[GBRT] Failed to open savestate for reading: %s\n", path);
        return false;
    }

    bool success = true;
    GBSavestateFileHeader header;
    memset(&header, 0, sizeof(header));

    GBSavestateCoreState core_state;
    memset(&core_state, 0, sizeof(core_state));

    void* eram_data = NULL;
    void* wram_data = NULL;
    void* vram_data = NULL;
    void* oam_data = NULL;
    void* hram_data = NULL;
    void* io_data = NULL;
    void* ppu_data = NULL;
    void* apu_data = NULL;

    if (!gbrt_read_exact(file, &header, sizeof(header))) {
        fprintf(stderr, "[GBRT] Failed to read savestate header: %s\n", path);
        success = false;
    }

    const uint64_t expected_rom_hash = gb_context_compute_rom_hash(ctx);
    const size_t expected_apu_size = ctx->apu ? gb_audio_state_size() : 0;
    if (success && header.magic != GBSAVESTATE_MAGIC) {
        fprintf(stderr, "[GBRT] Savestate has invalid magic: %s\n", path);
        success = false;
    }
    if (success && header.version != GBSAVESTATE_VERSION) {
        fprintf(stderr, "[GBRT] Savestate version mismatch for %s (got %u, expected %u)\n",
                path,
                header.version,
                GBSAVESTATE_VERSION);
        success = false;
    }
    if (success &&
        (header.rom_size != ctx->rom_size || header.rom_hash != expected_rom_hash)) {
        fprintf(stderr, "[GBRT] Savestate ROM mismatch for %s\n", path);
        success = false;
    }
    if (success &&
        (header.eram_size != ctx->eram_size ||
         header.wram_size != WRAM_BANK_SIZE * 8u ||
         header.vram_size != VRAM_SIZE * 2u ||
         header.oam_size != OAM_SIZE ||
         header.hram_size != HRAM_SIZE ||
         header.io_size != IO_SIZE + 1u)) {
        fprintf(stderr, "[GBRT] Savestate memory layout mismatch for %s\n", path);
        success = false;
    }
    if (success && header.ppu_size != (ctx->ppu ? (uint32_t)sizeof(GBPPU) : 0u)) {
        fprintf(stderr, "[GBRT] Savestate PPU layout mismatch for %s\n", path);
        success = false;
    }
    if (success && header.apu_size != expected_apu_size) {
        fprintf(stderr, "[GBRT] Savestate APU layout mismatch for %s\n", path);
        success = false;
    }

    if (success) success = gbrt_read_exact(file, &core_state, sizeof(core_state));
    if (!success) {
        fclose(file);
        return false;
    }

    if (ctx->eram_size > 0) {
        eram_data = malloc(ctx->eram_size);
        success = eram_data != NULL && gbrt_read_exact(file, eram_data, ctx->eram_size);
    }
    if (success) {
        wram_data = malloc(WRAM_BANK_SIZE * 8u);
        success = wram_data != NULL && gbrt_read_exact(file, wram_data, WRAM_BANK_SIZE * 8u);
    }
    if (success) {
        vram_data = malloc(VRAM_SIZE * 2u);
        success = vram_data != NULL && gbrt_read_exact(file, vram_data, VRAM_SIZE * 2u);
    }
    if (success) {
        oam_data = malloc(OAM_SIZE);
        success = oam_data != NULL && gbrt_read_exact(file, oam_data, OAM_SIZE);
    }
    if (success) {
        hram_data = malloc(HRAM_SIZE);
        success = hram_data != NULL && gbrt_read_exact(file, hram_data, HRAM_SIZE);
    }
    if (success) {
        io_data = malloc(IO_SIZE + 1u);
        success = io_data != NULL && gbrt_read_exact(file, io_data, IO_SIZE + 1u);
    }
    if (success && header.ppu_size > 0) {
        ppu_data = malloc(header.ppu_size);
        success = ppu_data != NULL && gbrt_read_exact(file, ppu_data, header.ppu_size);
    }
    if (success && header.apu_size > 0) {
        apu_data = malloc(header.apu_size);
        success = apu_data != NULL && gbrt_read_exact(file, apu_data, header.apu_size);
    }
    /* The optional WRAM extension trailer. A file without one, or from a
     * build with another size, loads what it has and zeroes the rest. */
    uint8_t* ext_data = NULL;
    if (success && ctx->wram_ext_size > 0) {
        uint32_t ext_header[2];
        ext_data = (uint8_t*)calloc(1, ctx->wram_ext_size);
        success = ext_data != NULL;
        if (success && gbrt_read_exact(file, ext_header, sizeof(ext_header)) &&
            ext_header[0] == GBSAVESTATE_WRAM_EXT_MAGIC) {
            const uint32_t n = ext_header[1] < ctx->wram_ext_size ? ext_header[1] : ctx->wram_ext_size;
            success = gbrt_read_exact(file, ext_data, n);
        }
    }

    fclose(file);

    if (!success) {
        fprintf(stderr, "[GBRT] Failed to load savestate data: %s\n", path);
        free(ext_data);
        free(eram_data);
        free(wram_data);
        free(vram_data);
        free(oam_data);
        free(hram_data);
        free(io_data);
        free(ppu_data);
        free(apu_data);
        return false;
    }

    if (ctx->eram_size > 0) memcpy(ctx->eram, eram_data, ctx->eram_size);
    memcpy(ctx->wram, wram_data, WRAM_BANK_SIZE * 8u);
    memcpy(ctx->vram, vram_data, VRAM_SIZE * 2u);
    memcpy(ctx->oam, oam_data, OAM_SIZE);
    memcpy(ctx->hram, hram_data, HRAM_SIZE);
    memcpy(ctx->io, io_data, IO_SIZE + 1u);
    if (header.ppu_size > 0 && ctx->ppu) memcpy(ctx->ppu, ppu_data, header.ppu_size);
    if (header.apu_size > 0 && ctx->apu && !gb_audio_load_state(ctx->apu, apu_data, header.apu_size)) {
        fprintf(stderr, "[GBRT] Failed to restore APU state from savestate: %s\n", path);
        free(ext_data);
        free(eram_data);
        free(wram_data);
        free(vram_data);
        free(oam_data);
        free(hram_data);
        free(io_data);
        free(ppu_data);
        free(apu_data);
        return false;
    }
    if (ext_data) memcpy(ctx->wram_ext, ext_data, ctx->wram_ext_size);
    gbrt_restore_core_state(ctx, &core_state);
    /* Widescreen margins are host presentation state: the whole-struct PPU
     * restore above overwrote them with whatever was saved, so re-apply the
     * live geometry (and reset the sidecar; it repopulates at the next DMA). */
    gb_ws_reapply(ctx);
    if (gb_custom_reset) gb_custom_reset(ctx);
    ctx->frame_hold.active = ctx->frame_hold.released = ctx->frame_hold.suspended = 0;
    if (gb_game_state.file_loaded) gb_game_state.file_loaded(ctx);

    free(ext_data);
    free(eram_data);
    free(wram_data);
    free(vram_data);
    free(oam_data);
    free(hram_data);
    free(io_data);
    free(ppu_data);
    free(apu_data);

    printf("[GBRT] Loaded state from %s\n", path);
    return true;
}

GBGameState gb_game_state;

/* Byte ranges of gb_state_*, in order, each marked if it is the PPU's
 * finished picture. The context and PPU are copied whole and their host
 * fields put back on load. */
#define GBRT_PPU_AT(ctx, field) ((ctx)->ppu ? (uint8_t*)(ctx)->ppu + offsetof(GBPPU, field) : NULL)
#define GBRT_STATE_PARTS(X) \
    X(ctx, sizeof(GBContext), 0) \
    X(ctx->eram, ctx->eram_size, 0) \
    X(ctx->wram, WRAM_BANK_SIZE * 8u, 0) \
    X(ctx->vram, VRAM_SIZE * 2u, 0) \
    X(ctx->oam, OAM_SIZE, 0) \
    X(ctx->hram, HRAM_SIZE, 0) \
    X(ctx->io, IO_SIZE + 1u, 0) \
    X(ctx->wram_ext, ctx->wram_ext_size, 0) \
    X(ctx->ppu, ctx->ppu ? offsetof(GBPPU, framebuffer) : 0, 0) \
    X(GBRT_PPU_AT(ctx, framebuffer), \
      ctx->ppu ? offsetof(GBPPU, bg_palette_ram) - offsetof(GBPPU, framebuffer) : 0, 1) \
    X(GBRT_PPU_AT(ctx, bg_palette_ram), \
      ctx->ppu ? sizeof(GBPPU) - offsetof(GBPPU, bg_palette_ram) : 0, 0) \
    X(ctx->apu, ctx->apu ? gb_audio_state_size() : 0, 0) \
    X(g_gbws_oam_x16, sizeof(g_gbws_oam_x16), 0) \
    X(g_gbws_shadow_x16, sizeof(g_gbws_shadow_x16), 0) \
    X(&g_gbws_obj_true_raw16, sizeof(g_gbws_obj_true_raw16), 0) \
    X(&g_gbws_obj_rel8, sizeof(g_gbws_obj_rel8), 0) \
    X(&g_gbws_obj_ctx_valid, sizeof(g_gbws_obj_ctx_valid), 0) \
    X(&g_gbws_shadow_oam_page, sizeof(g_gbws_shadow_oam_page), 0)

size_t gb_state_size(const GBContext* ctx) {
    size_t size = 0;
#define GBRT_STATE_SIZE(ptr, n, is_picture) size += (n);
    GBRT_STATE_PARTS(GBRT_STATE_SIZE)
#undef GBRT_STATE_SIZE
    return size + gb_game_state.size;
}

static void gbrt_state_save(const GBContext* ctx, void* out, bool picture) {
    uint8_t* p = (uint8_t*)out;
#define GBRT_STATE_SAVE(ptr, n, is_picture) \
    if ((n) && (picture || !(is_picture))) memcpy(p, (ptr), (n)); \
    p += (n);
    GBRT_STATE_PARTS(GBRT_STATE_SAVE)
#undef GBRT_STATE_SAVE
    if (gb_game_state.size) gb_game_state.save(ctx, p);
}

void gb_state_save(const GBContext* ctx, void* out) {
    gbrt_state_save(ctx, out, true);
}

void gb_state_save_no_picture(const GBContext* ctx, void* out) {
    gbrt_state_save(ctx, out, false);
}

static void gbrt_state_load(GBContext* ctx, const void* in, bool picture) {
    const GBContext host = *ctx;
    GBPPU* ppu = (GBPPU*)ctx->ppu;
    const int extra_left = ppu ? ppu->view_extra_left : 0;
    const int extra_right = ppu ? ppu->view_extra_right : 0;
    const int stride = ppu ? ppu->view_stride : 0;
    const uint8_t* p = (const uint8_t*)in;
    /* The context comes first, so later parts are sized by the host's
     * (unchanged) eram_size and component pointers restored just below. */
    memcpy(ctx, p, sizeof(GBContext));
    p += sizeof(GBContext);
    ctx->config = host.config;
    memcpy(ctx->save_id, host.save_id, sizeof(ctx->save_id));
    ctx->hardware_mode_pref = host.hardware_mode_pref;
    ctx->cgb_compat_palette_override = host.cgb_compat_palette_override;
    ctx->single_step_mode = host.single_step_mode;
    ctx->rom = host.rom;
    ctx->rom_size = host.rom_size;
    ctx->eram = host.eram;
    ctx->eram_size = host.eram_size;
    ctx->wram = host.wram;
    ctx->vram = host.vram;
    ctx->oam = host.oam;
    ctx->hram = host.hram;
    ctx->io = host.io;
    ctx->wram_ext = host.wram_ext;
    ctx->wram_ext_size = host.wram_ext_size;
    ctx->wram_ext_mapped = host.wram_ext_mapped;
    ctx->wram_ext_bank = host.wram_ext_bank;
    ctx->wram_ext_cart_mapped = host.wram_ext_cart_mapped;
    ctx->wram_ext_cart_offset = host.wram_ext_cart_offset;
    ctx->wram_ext_bank2 = host.wram_ext_bank2;
    ctx->wram_ext_mapped2 = host.wram_ext_mapped2;
    ctx->wram_ext_offset2 = host.wram_ext_offset2;
    ctx->boot_rom = host.boot_rom;
    ctx->boot_rom_size = host.boot_rom_size;
    ctx->ppu = host.ppu;
    ctx->apu = host.apu;
    ctx->timer = host.timer;
    ctx->serial = host.serial;
    ctx->joypad = host.joypad;
    ctx->sgb = host.sgb;
    ctx->ir = host.ir;
    ctx->platform = host.platform;
    ctx->callbacks = host.callbacks;
    ctx->trace_file = host.trace_file;
    ctx->trace_entries_enabled = host.trace_entries_enabled;
    ctx->ppu_trace_file = host.ppu_trace_file;
#define GBRT_STATE_LOAD(ptr, n, is_picture) \
    if ((void*)(ptr) != (void*)ctx) { \
        if ((n) && (picture || !(is_picture))) memcpy((void*)(ptr), p, (n)); \
        p += (n); \
    }
    GBRT_STATE_PARTS(GBRT_STATE_LOAD)
#undef GBRT_STATE_LOAD
    if (ppu) {
        ppu->view_extra_left = extra_left;
        ppu->view_extra_right = extra_right;
        ppu->view_stride = stride;
    }
    if (gb_game_state.size) gb_game_state.load(ctx, p);
}

void gb_state_load(GBContext* ctx, const void* in) {
    gbrt_state_load(ctx, in, true);
}

void gb_state_load_no_picture(GBContext* ctx, const void* in) {
    gbrt_state_load(ctx, in, false);
}

static uint8_t gb_direct_read_dma_source(GBContext* ctx, uint16_t addr) {
    if (addr < 0x4000) {
        return (addr < ctx->rom_size) ? ctx->rom[addr] : 0xFF;
    }

    if (addr < 0x8000) {
        uint32_t rom_addr = ((uint32_t)ctx->rom_bank * 0x4000u) + (uint32_t)(addr - 0x4000);
        return (rom_addr < ctx->rom_size) ? ctx->rom[rom_addr] : 0xFF;
    }

    if (addr >= 0xA000 && addr < 0xC000) {
        if (!ctx->eram || !ctx->ram_enabled) {
            return 0xFF;
        }
        uint32_t eram_addr = ((uint32_t)ctx->ram_bank * 0x2000u) + (uint32_t)(addr - 0xA000);
        return (eram_addr < ctx->eram_size) ? ctx->eram[eram_addr] : 0xFF;
    }

    if (addr >= 0xC000 && addr < 0xD000) {
        return ctx->wram[addr - 0xC000];
    }

    if (addr >= 0xD000 && addr < 0xE000) {
        return ctx->wram[(ctx->wram_bank * WRAM_BANK_SIZE) + (addr - 0xD000)];
    }

    return 0xFF;
}

static void gb_hdma_refresh_registers(GBContext* ctx);

static void gb_hdma_copy_block(GBContext* ctx) {
    if (!ctx || !gb_is_cgb_mode(ctx) || !ctx->hdma.blocks_remaining) {
        return;
    }

    for (uint16_t offset = 0; offset < 0x10; offset++) {
        uint16_t src = (uint16_t)(ctx->hdma.source + offset);
        uint16_t dest = (uint16_t)(ctx->hdma.dest + offset);
        if (dest >= 0x8000 && dest < 0xA000) {
            ctx->vram[(ctx->vram_bank * VRAM_SIZE) + (dest - 0x8000)] =
                gb_direct_read_dma_source(ctx, src);
        }
    }

    ctx->hdma.source = (uint16_t)(ctx->hdma.source + 0x10);
    ctx->hdma.dest = (uint16_t)(ctx->hdma.dest + 0x10);

    if (ctx->hdma.blocks_remaining > 0) {
        ctx->hdma.blocks_remaining--;
    }

    if (ctx->hdma.blocks_remaining == 0 || ctx->hdma.dest >= 0xA000) {
        ctx->hdma.active = 0;
        ctx->hdma.hblank_mode = 0;
        ctx->hdma.blocks_remaining = 0;
    } else if (ctx->hdma.hblank_mode) {
        ctx->hdma.active = 0;
    }

    gb_hdma_refresh_registers(ctx);
}

void gbrt_hdma_hblank(GBContext* ctx) {
    if (!ctx || !gb_is_cgb_mode(ctx)) {
        return;
    }
    if (!ctx->hdma.hblank_mode || ctx->hdma.active || ctx->halted || ctx->stop_mode_active) {
        return;
    }

    ctx->hdma.active = 1;
    gb_hdma_copy_block(ctx);
    ctx->stopped = 1;
}

static uint8_t gb_hdma_status_read(const GBContext* ctx) {
    if (!ctx || !gb_is_cgb_mode(ctx)) {
        return 0xFF;
    }

    if (!ctx->hdma.active && !ctx->hdma.hblank_mode && ctx->hdma.blocks_remaining == 0) {
        return 0xFF;
    }

    return (uint8_t)(((ctx->hdma.active || ctx->hdma.hblank_mode) ? 0x00 : 0x80) |
                     ((ctx->hdma.blocks_remaining - 1) & 0x7F));
}

static void gb_hdma_refresh_registers(GBContext* ctx) {
    ctx->io[0x51] = (uint8_t)(ctx->hdma.source >> 8);
    ctx->io[0x52] = (uint8_t)(ctx->hdma.source & 0xF0);
    ctx->io[0x53] = (uint8_t)(((ctx->hdma.dest - 0x8000) >> 8) & 0x1F);
    ctx->io[0x54] = (uint8_t)(ctx->hdma.dest & 0xF0);
    ctx->io[0x55] = gb_hdma_status_read(ctx);
}

static void gb_hdma_start(GBContext* ctx, uint8_t value) {
    if (!ctx || !gb_is_cgb_mode(ctx)) {
        return;
    }

    if (ctx->hdma.hblank_mode && (value & 0x80) == 0) {
        ctx->hdma.active = 0;
        ctx->hdma.hblank_mode = 0;
        gb_hdma_refresh_registers(ctx);
        return;
    }

    ctx->hdma.blocks_remaining = (uint8_t)((value & 0x7F) + 1);
    ctx->hdma.source = (uint16_t)(((uint16_t)ctx->io[0x51] << 8) | (ctx->io[0x52] & 0xF0));
    ctx->hdma.dest = (uint16_t)(0x8000 | (((uint16_t)ctx->io[0x53] & 0x1F) << 8) | (ctx->io[0x54] & 0xF0));
    ctx->hdma.hblank_mode = (value & 0x80) != 0;
    ctx->hdma.active = 1;

    if (!ctx->hdma.hblank_mode) {
        while (ctx->hdma.active || ctx->hdma.blocks_remaining > 0) {
            gb_hdma_copy_block(ctx);
        }
    } else {
        ctx->hdma.active = 0;
    }

    gb_hdma_refresh_registers(ctx);
}

/* ============================================================================
 * Memory Access
 * ========================================================================== */

uint8_t gb_read8(GBContext* ctx, uint16_t addr) {
    if (gb_custom_read_tap) gb_custom_read_tap(ctx, addr);
    /* During OAM DMA, CPU can only access HRAM (0xFF80-0xFFFE) and I/O registers
     * (0xFF00-0xFF7F, 0xFFFF). All other memory returns 0xFF. */
    if (ctx->dma.active && !(addr >= 0xFF00)) {
        return 0xFF;  /* Bus conflict - return undefined */
    }

    /* Boot ROM (BIOS) mapped over the low address space while executing.
     * DMG/MGB/SGB (256B): 0x0000-0x00FF. CGB (2304B): 0x0000-0x00FF and
     * 0x0200-0x08FF (0x0100-0x01FF exposes the cartridge header). */
    if (ctx->boot_rom_active && ctx->boot_rom) {
        if (addr < 0x0100) {
            return ctx->boot_rom[addr];
        }
        if (ctx->boot_rom_size > 0x100 && addr >= 0x0200 && addr < ctx->boot_rom_size) {
            return ctx->boot_rom[addr];
        }
    }

    /* ROM Bank 0 (0x0000-0x3FFF) */
    if (addr < 0x4000) {
        /* MBC1 Mode 1: Upper bits affect bank 0 region too */
        if (ctx->mbc_type >= 0x01 && ctx->mbc_type <= 0x03 && ctx->mbc_mode == 1) {
            uint32_t bank0 = (uint32_t)ctx->rom_bank_upper << 5;
            uint32_t rom_addr = (bank0 * 0x4000) + addr;
            if (rom_addr < ctx->rom_size) {
                return ctx->rom[rom_addr];
            }
            return 0xFF;
        }
        return ctx->rom[addr];
    }
    
    /* ROM Bank N (0x4000-0x7FFF) */
    if (addr < 0x8000) {
        uint32_t rom_addr = ((uint32_t)ctx->rom_bank * 0x4000) + (addr - 0x4000);
        if (rom_addr < ctx->rom_size) {
            return gb_custom_read_override ? gb_custom_read_override(ctx, addr, ctx->rom[rom_addr]) : ctx->rom[rom_addr];
        }
        return 0xFF;
    }
    
    /* VRAM (0x8000-0x9FFF) */
    if (addr < 0xA000) {
        gb_sync(ctx);
        if ((ctx->io[0x41] & 3) == 3) return 0xFF;
        return ctx->vram[(ctx->vram_bank * VRAM_SIZE) + (addr - 0x8000)];
    }
    
    /* External RAM / RTC (0xA000-0xBFFF) */
    if (addr < 0xC000) {
        const uint8_t* ext = gb_wram_ext_cart_at(ctx, addr);
        if (ext) return gb_custom_read_override ? gb_custom_read_override(ctx, addr, *ext) : *ext;
        /* Pocket Camera register mode (RAM bank >= 0x10) — accessible without RAM enable */
        if (ctx->mbc_type == 0xFC && ctx->ram_bank >= 0x10) {
            uint16_t reg_addr = addr - 0xA000;
            if (reg_addr == 0x00) {
                /* Register 0: Capture status. Bit 0 = 1 while capturing.
                 * We always return 0 (capture complete / idle). */
                return 0x00;
            }
            /* Registers 0x01-0x35: camera parameters (write-only, read returns 0) */
            if (reg_addr >= 0x01 && reg_addr <= 0x35) return 0x00;
            /* 0xA036-0xBFFF in register mode: return 0x00 */
            return 0x00;
        }

        /* Pocket Camera: SRAM is always accessible (no RAM enable gate) */
        if (!ctx->ram_enabled && ctx->mbc_type != 0xFC) return 0xFF;

        /* MBC3 RTC mode */
        if (ctx->rtc_mode) {
            switch (ctx->rtc_reg) {
                case 0x08: return ctx->rtc.latched_s;
                case 0x09: return ctx->rtc.latched_m;
                case 0x0A: return ctx->rtc.latched_h;
                case 0x0B: return ctx->rtc.latched_dl;
                case 0x0C: return ctx->rtc.latched_dh;
                default: return 0xFF;
            }
        }
        
        /* MBC2: 512x4 bit internal RAM (upper 4 bits always high) */
        if (ctx->mbc_type >= 0x05 && ctx->mbc_type <= 0x06) {
            /* MBC2 RAM is only 512 bytes, echoed throughout 0xA000-0xBFFF */
            if (ctx->eram) {
                return ctx->eram[(addr - 0xA000) & 0x1FF] | 0xF0;
            }
            return 0xFF;
        }
        
        /* Standard external RAM */
        if (ctx->eram) {
            uint32_t eram_addr = ((uint32_t)ctx->ram_bank * 0x2000) + (addr - 0xA000);
            if (eram_addr < ctx->eram_size) {
                uint8_t value = ctx->eram[eram_addr];
                return gb_custom_read_override ? gb_custom_read_override(ctx, addr, value) : value;
            }
        }
        return 0xFF;
    }
    if (addr < 0xD000) {
        uint8_t value=ctx->wram[addr - 0xC000];
        return gb_custom_read_override ? gb_custom_read_override(ctx, addr, value) : value;
    }
    if (addr < 0xE000) {
        uint8_t value = ctx->wram[(ctx->wram_bank * WRAM_BANK_SIZE) + (addr - 0xD000)];
        return gb_custom_read_override ? gb_custom_read_override(ctx, addr, value) : value;
    }
    if (addr < 0xFE00) {
        const uint8_t* ext = gb_wram_ext_at(ctx, addr);
        if (ext) return gb_custom_read_override ? gb_custom_read_override(ctx, addr, *ext) : *ext;
        return gb_read8(ctx, addr - 0x2000);
    }
    if (addr < 0xFEA0) {
        gb_sync(ctx);
        uint8_t stat = ctx->io[0x41] & 3;
        if (stat == 2 || stat == 3) return 0xFF;
        return ctx->oam[addr - 0xFE00];
    }
    if (addr < 0xFF00) return 0xFF;
    if (addr < 0xFF80) {
        if (addr == 0xFF00) {
            const GBJoypadState* joypad = (const GBJoypadState*)ctx->joypad;
            uint8_t joyp = ctx->io[0x00];
            uint8_t dpad = joypad ? joypad->dpad : g_joypad_dpad;
            uint8_t buttons = joypad ? joypad->buttons : g_joypad_buttons;
            uint8_t res = 0xC0 | (joyp & 0x30) | 0x0F;
            if (!(joyp & 0x10)) res &= dpad;
            if (!(joyp & 0x20)) res &= buttons;
            return gb_sgb_modify_joyp_read(ctx, res);
        }
        if (addr == 0xFF04) return (uint8_t)(ctx->div_counter >> 8);
        if (addr == 0xFF4D) {
            if (!gb_is_cgb_mode(ctx)) return 0xFF;
            return (uint8_t)((ctx->io[0x4D] & 0x01) | (ctx->cgb_double_speed ? 0xFE : 0x7E));
        }
        if (addr == 0xFF4F) {
            if (!gb_is_cgb_mode(ctx)) return 0xFF;
            return (uint8_t)(ctx->vram_bank | 0xFE);
        }
        if (addr >= 0xFF51 && addr <= 0xFF54) {
            if (!gb_is_cgb_mode(ctx)) return 0xFF;
            return ctx->io[addr - 0xFF00];
        }
        if (addr == 0xFF55) {
            if (!gb_is_cgb_hardware(ctx)) return 0xFF; /* HDMA5 unmapped on DMG */
            return gb_hdma_status_read(ctx);
        }
        if (addr == 0xFF56) {
            if (!gb_is_cgb_mode(ctx)) return 0xFF;
            return ctx->ir ? gb_ir_read_rp((GBIRState*)ctx->ir) : 0x3E;
        }
        if (addr == 0xFF6C) {
            if (!gb_is_cgb_mode(ctx)) return 0xFF;
            return (uint8_t)(0xFE | (((GBPPU*)ctx->ppu)->opri & 0x01));
        }
        if (addr == 0xFF72 || addr == 0xFF73) {
            if (!gb_is_cgb_hardware(ctx)) return 0xFF;
            return ctx->io[addr - 0xFF00];
        }
        if (addr == 0xFF74) {
            if (!gb_is_cgb_mode(ctx)) return 0xFF;
            return ctx->io[0x74];
        }
        if (addr == 0xFF75) {
            if (!gb_is_cgb_hardware(ctx)) return 0xFF;
            return (uint8_t)(ctx->io[0x75] | 0x8F);
        }
        if (addr == 0xFF76) {
            if (!gb_is_cgb_hardware(ctx)) return 0xFF;
            return gb_audio_read_pcm12(ctx->apu);
        }
        if (addr == 0xFF77) {
            if (!gb_is_cgb_hardware(ctx)) return 0xFF;
            return gb_audio_read_pcm34(ctx->apu);
        }
        if (addr == 0xFF70) {
            if (!gb_is_cgb_mode(ctx)) return 0xFF;
            return ctx->io[0x70];
        }
        if (addr >= 0xFF40 && addr <= 0xFF4B) {
            gb_sync(ctx);
            GBPPU* p = (GBPPU*)ctx->ppu;
            /* Read-before-increment race (Gekkio "read wins"): a read whose read
             * M-cycle (last 4 T) coincides with the LY edge samples the pre-edge
             * value on hardware. PPU-scoped, so the timer is untouched. This is
             * what the SameBoy oracle pins at the boot LY==0x90 wait loop.
             * The window is one CPU read M-cycle. change_cycle and ctx->cycles are
             * in SYSTEM-cycle units (gb_tick advances ctx->cycles by cpu_cycles/2
             * in CGB double-speed), so a CPU M-cycle spans 2 system cycles under
             * double-speed and 4 otherwise. */
            uint32_t race_win = ctx->cgb_double_speed ? 2u : 4u;
            if (addr == 0xFF44 && p->ly_change_cycle + race_win > ctx->cycles) {
                return p->ly_prev;
            }
            if (addr == 0xFF41 && p->stat_change_cycle + race_win > ctx->cycles) {
                return (uint8_t)(p->stat_prev | 0x80);
            }
            return ppu_read_register(p, addr);
        }
        if (addr >= 0xFF68 && addr <= 0xFF6B) {
            if (!gb_is_cgb_hardware(ctx)) return 0xFF; /* CGB palette regs unmapped on DMG */
            gb_sync(ctx);
            return ppu_read_register((GBPPU*)ctx->ppu, addr);
        }
        if (addr >= 0xFF10 && addr <= 0xFF3F) return gb_audio_read(ctx, addr);
        /* Unused-bit masking for the remaining (non-PPU/non-audio/non-special)
         * HWIO: unused bits and fully-unmapped IO read back as 1.
         * Source: mooneye unused_hwio-GS + Pan Docs §I/O Registers. See gbrt.log. */
        switch (addr) {
            case 0xFF02: return (uint8_t)(ctx->io[0x02] | 0x7E); /* SC:  bits 1-6 unused */
            case 0xFF07: return (uint8_t)(ctx->io[0x07] | 0xF8); /* TAC: bits 3-7 unused */
            case 0xFF0F: return (uint8_t)(ctx->io[0x0F] | 0xE0); /* IF:  bits 5-7 read 1 */
            default: break;
        }
        /* Fully-unmapped IO → 0xFF. CGB-mapped registers are special-cased
         * above, so any FF4C-FF7F address reaching here is unmapped on this
         * model (DMG: the whole range; CGB: the genuine holes). */
        if (addr == 0xFF03 || (addr >= 0xFF08 && addr <= 0xFF0E) ||
            (addr >= 0xFF4C && addr <= 0xFF7F)) {
            return 0xFF;
        }
        return ctx->io[addr - 0xFF00];
    }
    if (addr < 0xFFFF) {
        uint8_t value = ctx->hram[addr - 0xFF80];
        return gb_custom_read_override ? gb_custom_read_override(ctx, addr, value) : value;
    }
    if (addr == 0xFFFF) return ctx->io[0x80];
    return 0xFF;
}

void gb_write8(GBContext* ctx, uint16_t addr, uint8_t value) {
    /* During OAM DMA, CPU can only write to HRAM (0xFF80-0xFFFE) and I/O registers
     * (0xFF00-0xFF7F, 0xFFFF). All other memory writes are ignored. */
    if (ctx->dma.active && !(addr >= 0xFF00)) {
        return;  /* Bus conflict - write ignored */
    }

    /* 0xFF50: BOOT — writing a non-zero value unmaps the boot ROM (BIOS) and
     * hands off to the cartridge. One-way latch on real hardware. */
    if (addr == 0xFF50) {
        if (value & 0x01) {
            ctx->boot_rom_active = 0;
        }
        ctx->io[0x50] = value | 0xFE;
        return;
    }

    /* MBC Write Handling */
    if (addr < 0x8000) {
        /* ================================================================
         * MBC1 (Cartridge types 0x01, 0x02, 0x03)
         * ================================================================ */
        if (ctx->mbc_type >= 0x01 && ctx->mbc_type <= 0x03) {
            if (addr < 0x2000) {
                /* 0x0000-0x1FFF: RAM Enable */
                ctx->ram_enabled = ((value & 0x0F) == 0x0A);
            } else if (addr < 0x4000) {
                /* 0x2000-0x3FFF: ROM Bank Number (lower 5 bits) */
                uint8_t bank = value & 0x1F;
                if (bank == 0) bank = 1;  /* Bank 0 is not selectable */
                ctx->rom_bank = (ctx->rom_bank & 0x60) | bank;
            } else if (addr < 0x6000) {
                /* 0x4000-0x5FFF: RAM Bank / Upper ROM Bank bits */
                ctx->rom_bank_upper = value & 0x03;
                if (ctx->mbc_mode == 0) {
                    /* Mode 0: Upper 2 bits go to ROM bank */
                    ctx->rom_bank = (ctx->rom_bank & 0x1F) | (ctx->rom_bank_upper << 5);
                } else {
                    /* Mode 1: Used as RAM bank */
                    ctx->ram_bank = ctx->rom_bank_upper;
                }
            } else {
                /* 0x6000-0x7FFF: Banking Mode Select */
                ctx->mbc_mode = value & 0x01;
                if (ctx->mbc_mode == 0) {
                    /* Mode 0: RAM bank fixed to 0, upper bits go to ROM */
                    ctx->ram_bank = 0;
                    ctx->rom_bank = (ctx->rom_bank & 0x1F) | (ctx->rom_bank_upper << 5);
                } else {
                    /* Mode 1: RAM bank from upper bits, ROM bank fixed lower region */
                    ctx->ram_bank = ctx->rom_bank_upper;
                }
            }
            /* MBC1 quirk: Banks 0x00, 0x20, 0x40, 0x60 map to 0x01, 0x21, 0x41, 0x61 */
            if ((ctx->rom_bank & 0x1F) == 0) {
                ctx->rom_bank = (ctx->rom_bank & 0x60) | 0x01;
            }
        }
        /* ================================================================
         * MBC2 (Cartridge types 0x05, 0x06)
         * ================================================================ */
        else if (ctx->mbc_type >= 0x05 && ctx->mbc_type <= 0x06) {
            if (addr < 0x4000) {
                /* MBC2: Bit 8 of addr determines RAM enable vs ROM bank */
                if (addr & 0x0100) {
                    /* 0x2100-0x3FFF: ROM Bank Number (lower 4 bits) */
                    ctx->rom_bank = value & 0x0F;
                    if (ctx->rom_bank == 0) ctx->rom_bank = 1;
                } else {
                    /* 0x0000-0x1FFF: RAM Enable (if bit 8 is 0) */
                    ctx->ram_enabled = ((value & 0x0F) == 0x0A);
                }
            }
            /* 0x4000-0x7FFF: Unused for MBC2 */
        }
        /* ================================================================
         * MBC3 (Cartridge types 0x0F, 0x10, 0x11, 0x12, 0x13)
         * ================================================================ */
        else if (ctx->mbc_type >= 0x0F && ctx->mbc_type <= 0x13) {
            if (addr < 0x2000) {
                /* RAM/RTC Enable */
                ctx->ram_enabled = ((value & 0x0F) == 0x0A);
            } else if (addr < 0x4000) {
                /* ROM Bank Number (1-127) */
                ctx->rom_bank = value & 0x7F;
                if (ctx->rom_bank == 0) ctx->rom_bank = 1;
            } else if (addr < 0x6000) {
                /* RAM Bank Number or RTC Register Select */
                if (value <= 0x03) {
                    ctx->rtc_mode = 0;
                    ctx->ram_bank = value;
                } else if (value >= 0x08 && value <= 0x0C) {
                    ctx->rtc_mode = 1;
                    ctx->rtc_reg = value;
                }
            } else {
                /* Latch Clock Data */
                if (ctx->rtc.latch_state == 0 && value == 0) {
                    ctx->rtc.latch_state = 1;
                } else if (ctx->rtc.latch_state == 1 && value == 1) {
                    ctx->rtc.latch_state = 0;
                    /* Latch current time */
                    ctx->rtc.latched_s = ctx->rtc.s;
                    ctx->rtc.latched_m = ctx->rtc.m;
                    ctx->rtc.latched_h = ctx->rtc.h;
                    ctx->rtc.latched_dl = ctx->rtc.dl;
                    ctx->rtc.latched_dh = ctx->rtc.dh;
                } else {
                    ctx->rtc.latch_state = 0;
                }
            }
        }
        /* ================================================================
         * MBC5 (Cartridge types 0x19, 0x1A, 0x1B, 0x1C, 0x1D, 0x1E)
         * ================================================================ */
        else if (ctx->mbc_type >= 0x19 && ctx->mbc_type <= 0x1E) {
            if (addr < 0x2000) {
                /* RAM Enable */
                ctx->ram_enabled = ((value & 0x0F) == 0x0A);
            } else if (addr < 0x3000) {
                /* ROM Bank Number (lower 8 bits) */
                ctx->rom_bank = (ctx->rom_bank & 0x100) | value;
                /* MBC5 allows bank 0 - no fixup needed */
            } else if (addr < 0x4000) {
                /* ROM Bank Number (9th bit) */
                ctx->rom_bank = (ctx->rom_bank & 0xFF) | ((value & 0x01) << 8);
            } else if (addr < 0x6000) {
                /* RAM Bank Number (0-15) */
                ctx->ram_bank = value & 0x0F;
            }
            /* 0x6000-0x7FFF: Unused for MBC5 */
        }
        /* ================================================================
         * Pocket Camera (Cartridge type 0xFC)
         * MBC-like with 6-bit ROM bank, 4-bit RAM bank, camera registers
         * ================================================================ */
        else if (ctx->mbc_type == 0xFC) {
            if (addr < 0x2000) {
                /* RAM Enable */
                ctx->ram_enabled = ((value & 0x0F) == 0x0A);
            } else if (addr < 0x4000) {
                /* ROM Bank Number (6-bit, 0-63) */
                ctx->rom_bank = value & 0x3F;
                if (ctx->rom_bank == 0) ctx->rom_bank = 1;
            } else if (addr < 0x6000) {
                /* RAM Bank / Camera Register Select */
                ctx->ram_bank = value & 0x1F;
            }
            /* 0x6000-0x7FFF: Unused for Pocket Camera */
        }
        /* ================================================================
         * No MBC / ROM Only (type 0x00) or Unknown
         * ================================================================ */
        else {
            /* Simple fallback: just ROM bank register */
            if (addr >= 0x2000 && addr < 0x4000) {
                ctx->rom_bank = value & 0x1F;
                if (ctx->rom_bank == 0) ctx->rom_bank = 1;
            }
        }
        return;
    }
    if (addr < 0xA000) {
        gb_sync(ctx);
        /* VRAM is not CPU-accessible during mode 3. */
        if ((ctx->io[0x41] & 3) == 3) {
            gbrt_log_vram_write(ctx, addr, value, 0, "mode-blocked");
            return;
        }

        ctx->vram[(ctx->vram_bank * VRAM_SIZE) + (addr - 0x8000)] = value;
        gbrt_log_vram_write(ctx, addr, value, 1, "cpu");
        return;
    }
    if (addr < 0xC000) {
        uint8_t* ext = gb_wram_ext_cart_at(ctx, addr);
        if (ext) {
            *ext = value;
            return;
        }
        /* Pocket Camera register writes (RAM bank >= 0x10) — accessible without RAM enable */
        if (ctx->mbc_type == 0xFC && ctx->ram_bank >= 0x10) {
            uint16_t reg_addr = addr - 0xA000;
            if (reg_addr == 0x00 && (value & 0x01)) {
                /* Capture trigger: bit 0 starts capture.
                 * Try to grab a real webcam frame via V4L2. If that fails,
                 * fill with a test pattern so the game still works. */
                if (!gbcam_capture_webcam(ctx)) {
                    /* Fallback: gradient test pattern */
                    if (ctx->eram && ctx->eram_size >= 0x2000) {
                        for (uint32_t i = 0x0100; i < 0x1200 && i < ctx->eram_size; i++) {
                            ctx->eram[i] = (uint8_t)(i & 0xFF);
                        }
                    }
                }
            }
            /* Store camera sensor register writes (only when camera build
             * is enabled — gbcam_regs is only defined under GBRT_HAVE_GBCAM). */
#ifdef GBRT_HAVE_GBCAM
            if (reg_addr >= 0x01 && reg_addr <= 0x05) {
                gbcam_regs[reg_addr] = value;
            }
#endif
            return;
        }

        /* External RAM / RTC Write — Pocket Camera SRAM always accessible */
        if (!ctx->ram_enabled && ctx->mbc_type != 0xFC) return;

        /* MBC3 RTC mode */
        if (ctx->rtc_mode) {
            /* RTC Register Write */
            switch (ctx->rtc_reg) {
                case 0x08: ctx->rtc.s = value % 60; break;
                case 0x09: ctx->rtc.m = value % 60; break;
                case 0x0A: ctx->rtc.h = value % 24; break;
                case 0x0B: ctx->rtc.dl = value; break;
                case 0x0C: 
                    ctx->rtc.dh = value; 
                    ctx->rtc.active = !(value & 0x40); /* Bit 6 is Halt */
                    break;
            }
            return;
        }
        
        /* MBC2: 512x4 bit internal RAM (only lower 4 bits stored) */
        if (ctx->mbc_type >= 0x05 && ctx->mbc_type <= 0x06) {
            if (ctx->eram) {
                ctx->eram[(addr - 0xA000) & 0x1FF] = value & 0x0F;
            }
            return;
        }
        
        /* Standard external RAM */
        if (ctx->eram) {
            uint32_t eram_addr = ((uint32_t)ctx->ram_bank * 0x2000) + (addr - 0xA000);
            if (eram_addr < ctx->eram_size) {
                ctx->eram[eram_addr] = value;
                ctx->eram_dirty = 1;
            }
        }
        return;
    }
    if (addr < 0xD000) {
        ctx->wram[addr - 0xC000] = value;
        /* Widescreen (opt-in): sidecar tracking + WRAM write watch, after the
         * store so the hook can read a consistent RAM state. One predictable
         * branch when the view is off. */
        if (g_gbws_active) gb_ws_wram_write_tap(ctx, addr, value);
        return;
    }
    if (addr < 0xE000) {
        ctx->wram[(ctx->wram_bank * WRAM_BANK_SIZE) + (addr - 0xD000)] = value;
        if (g_gbws_active) gb_ws_wram_write_tap(ctx, addr, value);
        return;
    }
    if (addr < 0xFE00) {
        uint8_t* ext = gb_wram_ext_at(ctx, addr);
        if (ext) *ext = value;
        else gb_write8(ctx, addr - 0x2000, value);
        return;
    }
    if (addr < 0xFEA0) {
        gb_sync(ctx);
        /* OAM is not CPU-accessible during modes 2 and 3. */
        uint8_t stat = ctx->io[0x41] & 3;
        if (stat == 2 || stat == 3) {
            gbrt_log_oam_write(ctx, addr, value, 0, "mode-blocked");
            return;
        }

        ctx->oam[addr - 0xFE00] = value;
        gbrt_log_oam_write(ctx, addr, value, 1, "cpu");
        /* Direct OAM poke bypasses DMA: vanilla sidecar placement for the slot. */
        if (g_gbws_oam_sidecar && (addr & 3) == 1) {
            gb_ws_sidecar_direct_oam((addr - 0xFE00) >> 2, value);
        }
        return;
    }
    if (addr < 0xFF00) return;
    if (addr < 0xFF80) {
        if (addr == 0xFF00) {
            /* SGB watches every JOYP write for its packet protocol. The
             * regular DMG semantics still apply: only bits 4-5 are writable
             * (the low nibble is the input mux output). */
            ctx->io[0x00] = (uint8_t)((ctx->io[0x00] & 0x0F) | (value & 0x30) | 0xC0);
            gb_sgb_on_joyp_write(ctx, value);
            return;
        }
        if (addr == 0xFF46) {
            gb_sync(ctx);
            /* OAM DMA: start transfer and expose the written source page. */
            if (ctx->ppu) {
                ((GBPPU*)ctx->ppu)->dma = value;
            }
            ctx->io[0x46] = value;
            gbrt_log_dma_start(ctx, value);
            ctx->dma.source_high = value;
            ctx->dma.progress = 0;
            ctx->dma.cycles_remaining = 640;
            ctx->dma.startup_delay = 8;  /* 2 M-cycles before bus blocking starts */
            ctx->dma.pending = 1;
            ctx->dma.active = 0;  /* not yet blocking the bus */
            /* Widescreen sidecar: pair the render-side X16 array with the OAM
             * this DMA delivers. Foreign-page DMA -> raw source X bytes. */
            if (g_gbws_oam_sidecar && !gb_ws_sidecar_dma_match(value)) {
                for (int ws_i = 0; ws_i < 40; ws_i++) {
                    g_gbws_oam_x16[ws_i] = gb_direct_read_dma_source(
                        ctx, (uint16_t)(((uint16_t)value << 8) + ws_i * 4 + 1));
                }
            }
            return;
        }
        if (addr == 0xFF02) {
            uint8_t sc = (uint8_t)(0x7C | (value & 0x83));
            if (!gb_is_cgb_hardware(ctx)) {
                sc |= 0x02;
            }
            ctx->io[0x02] = sc;

            ctx->serial_transfer.active = 0;
            ctx->serial_transfer.fast_clock = 0;
            ctx->serial_transfer.cycles_remaining = 0;
            ctx->serial_transfer.deferred = 0;
            ctx->serial_transfer.slave_armed = 0;

            if ((sc & 0x80) && ctx->config.enable_serial) {
                /* Env-gated serial capture (GBRT_SERIAL_LOG=path): record the outgoing
                 * byte at transfer start. Test ROMs (blargg/mooneye) print results +
                 * pass/fail signatures here; zero impact when the env var is unset. */
                {
                    static FILE* g_serlog = (FILE*)-1;
                    if (g_serlog == (FILE*)-1) {
                        const char* p = getenv("GBRT_SERIAL_LOG");
                        g_serlog = p ? fopen(p, "wb") : NULL;
                    }
                    if (g_serlog) { fputc(ctx->io[0x01], g_serlog); fflush(g_serlog); }
                }
                if (sc & 0x01) {
                    /* Internal clock — master. Tick a countdown until the
                     * 8 bits would have shifted out, then notify the link
                     * layer (if any) via on_serial_byte. */
                    ctx->serial_transfer.active = 1;
                    ctx->serial_transfer.fast_clock =
                        (uint8_t)((gb_is_cgb_mode(ctx) && (sc & 0x02)) ? 1 : 0);
                    ctx->serial_transfer.cycles_remaining =
                        ctx->serial_transfer.fast_clock ? 128u : 4096u;
                } else {
                    /* External clock — slave. The peer drives the clock so
                     * we don't tick anything here; the link layer pulls the
                     * outgoing byte and completes the transfer once a peer
                     * sync1 arrives. */
                    ctx->serial_transfer.slave_armed = 1;
                    ctx->serial_transfer.slave_outgoing = ctx->io[0x01];
                }
            }
            return;
        }
        if (addr == 0xFF4D) {
            if (gb_is_cgb_mode(ctx)) {
                ctx->io[0x4D] = value & 0x01;
            }
            return;
        }
        if (addr == 0xFF4F) {
            if (gb_is_cgb_mode(ctx)) {
                ctx->vram_bank = value & 0x01;
                ctx->io[0x4F] = (uint8_t)(0xFE | ctx->vram_bank);
            }
            return;
        }
        if (addr == 0xFF51) {
            if (gb_is_cgb_mode(ctx)) {
                ctx->io[0x51] = value;
                ctx->hdma.source = (uint16_t)(((uint16_t)value << 8) | (ctx->hdma.source & 0x00F0));
            }
            return;
        }
        if (addr == 0xFF52) {
            if (gb_is_cgb_mode(ctx)) {
                ctx->io[0x52] = value & 0xF0;
                ctx->hdma.source = (uint16_t)((ctx->hdma.source & 0xFF00) | (value & 0xF0));
            }
            return;
        }
        if (addr == 0xFF53) {
            if (gb_is_cgb_mode(ctx)) {
                ctx->io[0x53] = value & 0x1F;
                ctx->hdma.dest = (uint16_t)(0x8000 | (((uint16_t)value & 0x1F) << 8) | (ctx->hdma.dest & 0x00F0));
            }
            return;
        }
        if (addr == 0xFF54) {
            if (gb_is_cgb_mode(ctx)) {
                ctx->io[0x54] = value & 0xF0;
                ctx->hdma.dest = (uint16_t)(0x8000 | (ctx->hdma.dest & 0x1F00) | (value & 0xF0));
            }
            return;
        }
        if (addr == 0xFF55) {
            gb_sync(ctx);
            gb_hdma_start(ctx, value);
            return;
        }
        if (addr == 0xFF56) {
            if (gb_is_cgb_mode(ctx)) {
                ctx->io[0x56] = (value & 0xC1) | 0x3E;
                if (ctx->ir) {
                    gb_ir_write_rp((GBIRState*)ctx->ir, value);
                }
            }
            return;
        }
        if (addr == 0xFF6C) {
            if (gb_is_cgb_mode(ctx) && ctx->ppu) {
                ((GBPPU*)ctx->ppu)->opri = value & 0x01;
                ctx->io[0x6C] = (uint8_t)(0xFE | (((GBPPU*)ctx->ppu)->opri & 0x01));
            }
            return;
        }
        if (addr == 0xFF72 || addr == 0xFF73) {
            if (gb_is_cgb_hardware(ctx)) {
                ctx->io[addr - 0xFF00] = value;
            }
            return;
        }
        if (addr == 0xFF74) {
            if (gb_is_cgb_mode(ctx)) {
                ctx->io[0x74] = value;
            }
            return;
        }
        if (addr == 0xFF75) {
            if (gb_is_cgb_hardware(ctx)) {
                ctx->io[0x75] = (uint8_t)(value & 0x70);
            }
            return;
        }
        if (addr == 0xFF76 || addr == 0xFF77) {
            return;
        }
        if (addr == 0xFF70) {
            if (gb_is_cgb_mode(ctx)) {
                ctx->wram_bank = value & 0x07;
                if (ctx->wram_bank == 0) ctx->wram_bank = 1;
                ctx->io[0x70] = (uint8_t)(0xF8 | ctx->wram_bank);
            }
            return;
        }
        if ((addr >= 0xFF40 && addr <= 0xFF4B) || (addr >= 0xFF68 && addr <= 0xFF6B)) {
            /* Catch the PPU up to the current cycle BEFORE applying the write, so
             * dots already drawn this scanline keep the OLD register value and the
             * change only affects subsequent dots (mid-mode-3 effects / Mealybug). */
            gb_sync(ctx);
            ppu_write_register((GBPPU*)ctx->ppu, ctx, addr, value);
            return;
        }
        if (addr >= 0xFF10 && addr <= 0xFF3F) { gb_audio_write(ctx, addr, value); return; }
        if (addr == 0xFF04) { 
            uint16_t old_div = ctx->div_counter;
            ctx->div_counter = 0; 
            ctx->io[0x04] = 0; /* Update register view immediately */
            if (ctx->apu) gb_audio_div_reset(ctx->apu, old_div, ctx->cgb_double_speed != 0);
            
            /* DIV Reset Glitch: 
             * If the selected bit for TIMA is 1 in old_div and becomes 0 (it does, since div is 0),
             * this counts as a falling edge and increments TIMA.
             */
             uint8_t tac = ctx->io[0x07];
             if (tac & 0x04) { /* Timer Enabled */
                uint16_t mask;
                switch (tac & 0x03) {
                    case 0: mask = 1 << 9; break; /* 1024 cycles */
                    case 1: mask = 1 << 3; break; /* 16 cycles */
                    case 2: mask = 1 << 5; break; /* 64 cycles */
                    case 3: mask = 1 << 7; break; /* 256 cycles */
                    default: mask = 0; break;
                }
                if (old_div & mask) {
                    /* Glitch triggered: Increment TIMA */
                    if (ctx->io[0x05] == 0xFF) { 
                        ctx->io[0x05] = ctx->io[0x06]; 
                        ctx->io[0x0F] |= 0x04; 
                    } else {
                        ctx->io[0x05]++;
                    }
                }
             }
            return; 
        }
        if ((addr >= 0xFF40 && addr <= 0xFF4B) || (addr >= 0xFF68 && addr <= 0xFF6B)) {
            gb_sync(ctx);
        }
        ctx->io[addr - 0xFF00] = value;
        return;
    }
    if (addr < 0xFFFF) { 
        // if (addr >= 0xFF80 && addr <= 0xFF8F) {
        //      DBG_GENERAL("Writing to HRAM[%04X]: %02X", addr, value);
        // }
        ctx->hram[addr - 0xFF80] = value; return;
    }
    if (addr == 0xFFFF) { ctx->io[0x80] = value; return; }
}

uint16_t gb_read16(GBContext* ctx, uint16_t addr) {
    return (uint16_t)gb_read8(ctx, addr) | ((uint16_t)gb_read8(ctx, addr + 1) << 8);
}

void gb_write16(GBContext* ctx, uint16_t addr, uint16_t value) {
    gb_write8(ctx, addr, value & 0xFF);
    gb_write8(ctx, addr + 1, value >> 8);
}

void gb_push16(GBContext* ctx, uint16_t value) {
    ctx->sp -= 2;
    gb_write16(ctx, ctx->sp, value);
}

uint16_t gb_pop16(GBContext* ctx) {
    uint16_t val = gb_read16(ctx, ctx->sp);
    ctx->sp += 2;
    return val;
}

/* ============================================================================
 * ALU
 * ========================================================================== */

void gb_add8(GBContext* ctx, uint8_t value) {
    uint32_t res = (uint32_t)ctx->a + value;
    ctx->f_z = (res & 0xFF) == 0;
    ctx->f_n = 0;
    ctx->f_h = ((ctx->a & 0x0F) + (value & 0x0F)) > 0x0F;
    ctx->f_c = res > 0xFF;
    ctx->a = (uint8_t)res;
}
void gb_adc8(GBContext* ctx, uint8_t value) {
    uint8_t carry = ctx->f_c ? 1 : 0;
    uint32_t res = (uint32_t)ctx->a + value + carry;
    ctx->f_z = (res & 0xFF) == 0;
    ctx->f_n = 0;
    ctx->f_h = ((ctx->a & 0x0F) + (value & 0x0F) + carry) > 0x0F;
    ctx->f_c = res > 0xFF;
    ctx->a = (uint8_t)res;
}
void gb_sub8(GBContext* ctx, uint8_t value) {
    ctx->f_z = ctx->a == value;
    ctx->f_n = 1;
    ctx->f_h = (ctx->a & 0x0F) < (value & 0x0F);
    ctx->f_c = ctx->a < value;
    ctx->a -= value;
}
void gb_sbc8(GBContext* ctx, uint8_t value) {
    uint8_t carry = ctx->f_c ? 1 : 0;
    int res = (int)ctx->a - (int)value - carry;
    ctx->f_z = (res & 0xFF) == 0;
    ctx->f_n = 1;
    ctx->f_h = ((int)(ctx->a & 0x0F) - (int)(value & 0x0F) - (int)carry) < 0;
    ctx->f_c = res < 0;
    ctx->a = (uint8_t)res;
}
void gb_and8(GBContext* ctx, uint8_t value) { ctx->a &= value; ctx->f_z = ctx->a == 0; ctx->f_n = 0; ctx->f_h = 1; ctx->f_c = 0; }
void gb_or8(GBContext* ctx, uint8_t value) { ctx->a |= value; ctx->f_z = ctx->a == 0; ctx->f_n = 0; ctx->f_h = 0; ctx->f_c = 0; }
void gb_xor8(GBContext* ctx, uint8_t value) { ctx->a ^= value; ctx->f_z = ctx->a == 0; ctx->f_n = 0; ctx->f_h = 0; ctx->f_c = 0; }
void gb_cp8(GBContext* ctx, uint8_t value) {
    ctx->f_z = ctx->a == value;
    ctx->f_n = 1;
    ctx->f_h = (ctx->a & 0x0F) < (value & 0x0F);
    ctx->f_c = ctx->a < value;
}
uint8_t gb_inc8(GBContext* ctx, uint8_t val) {
    ctx->f_h = (val & 0x0F) == 0x0F;
    val++;
    ctx->f_z = val == 0;
    ctx->f_n = 0;
    return val;
}
uint8_t gb_dec8(GBContext* ctx, uint8_t val) {
    ctx->f_h = (val & 0x0F) == 0;
    val--;
    ctx->f_z = val == 0;
    ctx->f_n = 1;
    return val;
}
void gb_add16(GBContext* ctx, uint16_t val) {
    uint32_t res = (uint32_t)ctx->hl + val;
    ctx->f_n = 0;
    ctx->f_h = ((ctx->hl & 0x0FFF) + (val & 0x0FFF)) > 0x0FFF;
    ctx->f_c = res > 0xFFFF;
    ctx->hl = (uint16_t)res;
}
void gb_add_sp(GBContext* ctx, int8_t off) {
    ctx->f_z = 0; ctx->f_n = 0;
    ctx->f_h = ((ctx->sp & 0x0F) + (off & 0x0F)) > 0x0F;
    ctx->f_c = ((ctx->sp & 0xFF) + (off & 0xFF)) > 0xFF;
    ctx->sp += off;
}
void gb_ld_hl_sp_n(GBContext* ctx, int8_t off) {
    ctx->f_z = 0; ctx->f_n = 0;
    ctx->f_h = ((ctx->sp & 0x0F) + (off & 0x0F)) > 0x0F;
    ctx->f_c = ((ctx->sp & 0xFF) + (off & 0xFF)) > 0xFF;
    ctx->hl = ctx->sp + off;
}

uint8_t gb_rlc(GBContext* ctx, uint8_t v) { ctx->f_c = v >> 7; v = (v << 1) | ctx->f_c; ctx->f_z = v == 0; ctx->f_n = 0; ctx->f_h = 0; return v; }
uint8_t gb_rrc(GBContext* ctx, uint8_t v) { ctx->f_c = v & 1; v = (v >> 1) | (ctx->f_c << 7); ctx->f_z = v == 0; ctx->f_n = 0; ctx->f_h = 0; return v; }
uint8_t gb_rl(GBContext* ctx, uint8_t v) { uint8_t c = ctx->f_c; ctx->f_c = v >> 7; v = (v << 1) | c; ctx->f_z = v == 0; ctx->f_n = 0; ctx->f_h = 0; return v; }
uint8_t gb_rr(GBContext* ctx, uint8_t v) { uint8_t c = ctx->f_c; ctx->f_c = v & 1; v = (v >> 1) | (c << 7); ctx->f_z = v == 0; ctx->f_n = 0; ctx->f_h = 0; return v; }
uint8_t gb_sla(GBContext* ctx, uint8_t v) { ctx->f_c = v >> 7; v <<= 1; ctx->f_z = v == 0; ctx->f_n = 0; ctx->f_h = 0; return v; }
uint8_t gb_sra(GBContext* ctx, uint8_t v) { ctx->f_c = v & 1; v = (uint8_t)((int8_t)v >> 1); ctx->f_z = v == 0; ctx->f_n = 0; ctx->f_h = 0; return v; }
uint8_t gb_swap(GBContext* ctx, uint8_t v) { v = (uint8_t)((v << 4) | (v >> 4)); ctx->f_z = v == 0; ctx->f_n = 0; ctx->f_h = 0; ctx->f_c = 0; return v; }
uint8_t gb_srl(GBContext* ctx, uint8_t v) { ctx->f_c = v & 1; v >>= 1; ctx->f_z = v == 0; ctx->f_n = 0; ctx->f_h = 0; return v; }
void gb_bit(GBContext* ctx, uint8_t bit, uint8_t v) { ctx->f_z = !(v & (1 << bit)); ctx->f_n = 0; ctx->f_h = 1; }

void gb_rlca(GBContext* ctx) { ctx->a = gb_rlc(ctx, ctx->a); ctx->f_z = 0; }
void gb_rrca(GBContext* ctx) { ctx->a = gb_rrc(ctx, ctx->a); ctx->f_z = 0; }
void gb_rla(GBContext* ctx) { ctx->a = gb_rl(ctx, ctx->a); ctx->f_z = 0; }
void gb_rra(GBContext* ctx) { ctx->a = gb_rr(ctx, ctx->a); ctx->f_z = 0; }

void gb_daa(GBContext* ctx) {
   int a = ctx->a;
   if (!ctx->f_n) {
       if (ctx->f_h || (a & 0xF) > 9) a += 0x06;
       if (ctx->f_c || a > 0x9F) a += 0x60;
   } else {
       if (ctx->f_h) a = (a - 6) & 0xFF;
       if (ctx->f_c) a -= 0x60;
   }
   
   ctx->f_h = 0;
   if ((a & 0x100) == 0x100) ctx->f_c = 1;
   
   a &= 0xFF;
   ctx->f_z = (a == 0);
   ctx->a = (uint8_t)a;
}

/* ============================================================================
 * Control Flow helpers
 * ========================================================================== */

void gb_ret(GBContext* ctx) { ctx->pc = gb_pop16(ctx); }

void gb_ret_timed(GBContext* ctx, uint32_t cycles) {
    /* The opcode fetch (and conditional decision) precede the stack reads.
     * Shantae's HRAM DMA wait ends four cycles before DMA releases WRAM:
     * popping before the fetch incorrectly reads FF FF as the return PC.
     * Match SameBoy's ret/cycle_read ordering, without adding instruction time.
     * EI delay advances once per instruction, not once per bus phase. */
    uint8_t ime_pending = ctx->ime_pending;
    ctx->ime_pending = 0;
    gb_tick(ctx, cycles - 12);
    uint16_t target = gb_read8(ctx, ctx->sp++);
    gb_tick(ctx, 4);
    target |= (uint16_t)gb_read8(ctx, ctx->sp++) << 8;
    ctx->pc = target;
    ctx->ime_pending = ime_pending;
    gb_tick(ctx, 8);
}
void gbrt_jump_hl(GBContext* ctx) { ctx->pc = ctx->hl; }
void gb_rst(GBContext* ctx, uint8_t vec) { gb_push16(ctx, ctx->pc); ctx->pc = vec; }

/* Final-register dump for headless test-ROM grading. Gated on GBRT_REGS_LOG;
 * writes the CPU regs once at process exit so the harness can read mooneye's
 * result without a debugger: a passing mooneye test leaves the Fibonacci magic
 * in B C D E H L = 03 05 08 0D 15 22 (then spins on LD B,B / a halt-loop, so the
 * registers are still intact at the frame limit). No-op when the env is unset. */
void gbrt_dump_final_regs(GBContext* ctx) {
    const char* path = getenv("GBRT_REGS_LOG");
    if (!path || !*path || !ctx) {
        return;
    }
    gb_pack_flags(ctx);
    FILE* f = fopen(path, "w");
    if (!f) {
        return;
    }
    fprintf(f,
            "A=%02X F=%02X B=%02X C=%02X D=%02X E=%02X H=%02X L=%02X SP=%04X PC=%04X\n",
            ctx->a, ctx->f, ctx->b, ctx->c, ctx->d, ctx->e, ctx->h, ctx->l,
            ctx->sp, ctx->pc);
    fclose(f);
}

static bool gbrt_condition_true(const GBContext* ctx, uint8_t condition) {
    switch (condition) {
        case 0: return !ctx->f_z;      /* NZ */
        case 1: return ctx->f_z != 0;  /* Z */
        case 2: return !ctx->f_c;      /* NC */
        case 3: return ctx->f_c != 0;  /* C */
        default: return false;
    }
}

uint8_t gbrt_try_execute_highmem_stub(GBContext* ctx, uint16_t addr) {
    if (!ctx) {
        return 0;
    }

    if (ctx->dma.active) {
        return 0;
    }

    if (addr < 0xFF00 || addr >= 0xFF80) {
        return 0;
    }

    uint8_t opcode = gb_read8(ctx, addr);
    switch (opcode) {
        case 0x00: /* NOP */
            ctx->pc = (uint16_t)(addr + 1);
            gb_tick(ctx, 4);
            return 1;

        case 0x18: { /* JR e */
            int8_t offset = (int8_t)gb_read8(ctx, (uint16_t)(addr + 1));
            ctx->pc = (uint16_t)(addr + 2 + offset);
            gb_tick(ctx, 12);
            return 1;
        }

        case 0x20: /* JR NZ,e */
        case 0x28: /* JR Z,e */
        case 0x30: /* JR NC,e */
        case 0x38: { /* JR C,e */
            static const uint8_t conditions[] = {0, 1, 2, 3};
            uint8_t condition = conditions[(opcode - 0x20) >> 3];
            int8_t offset = (int8_t)gb_read8(ctx, (uint16_t)(addr + 1));
            if (gbrt_condition_true(ctx, condition)) {
                ctx->pc = (uint16_t)(addr + 2 + offset);
                gb_tick(ctx, 12);
            } else {
                ctx->pc = (uint16_t)(addr + 2);
                gb_tick(ctx, 8);
            }
            return 1;
        }

        case 0xC0: /* RET NZ */
        case 0xC8: /* RET Z */
        case 0xD0: /* RET NC */
        case 0xD8: { /* RET C */
            static const uint8_t conditions[] = {0, 1, 2, 3};
            uint8_t condition = conditions[(opcode - 0xC0) >> 3];
            if (gbrt_condition_true(ctx, condition)) {
                gb_ret(ctx);
                gb_tick(ctx, 20);
            } else {
                ctx->pc = (uint16_t)(addr + 1);
                gb_tick(ctx, 8);
            }
            return 1;
        }

        case 0xC2: /* JP NZ,nn */
        case 0xCA: /* JP Z,nn */
        case 0xD2: /* JP NC,nn */
        case 0xDA: { /* JP C,nn */
            static const uint8_t conditions[] = {0, 1, 2, 3};
            uint8_t condition = conditions[(opcode - 0xC2) >> 3];
            uint16_t target = (uint16_t)(gb_read8(ctx, (uint16_t)(addr + 1)) |
                                         (gb_read8(ctx, (uint16_t)(addr + 2)) << 8));
            if (gbrt_condition_true(ctx, condition)) {
                ctx->pc = target;
                gb_tick(ctx, 16);
            } else {
                ctx->pc = (uint16_t)(addr + 3);
                gb_tick(ctx, 12);
            }
            return 1;
        }

        case 0xC3: { /* JP nn */
            uint16_t target = (uint16_t)(gb_read8(ctx, (uint16_t)(addr + 1)) |
                                         (gb_read8(ctx, (uint16_t)(addr + 2)) << 8));
            ctx->pc = target;
            gb_tick(ctx, 16);
            return 1;
        }

        case 0xC4: /* CALL NZ,nn */
        case 0xCC: /* CALL Z,nn */
        case 0xD4: /* CALL NC,nn */
        case 0xDC: { /* CALL C,nn */
            static const uint8_t conditions[] = {0, 1, 2, 3};
            uint8_t condition = conditions[(opcode - 0xC4) >> 3];
            uint16_t target = (uint16_t)(gb_read8(ctx, (uint16_t)(addr + 1)) |
                                         (gb_read8(ctx, (uint16_t)(addr + 2)) << 8));
            if (gbrt_condition_true(ctx, condition)) {
                gb_push16(ctx, (uint16_t)(addr + 3));
                ctx->pc = target;
                gb_tick(ctx, 24);
            } else {
                ctx->pc = (uint16_t)(addr + 3);
                gb_tick(ctx, 12);
            }
            return 1;
        }

        case 0xC7: /* RST 00 */
        case 0xCF: /* RST 08 */
        case 0xD7: /* RST 10 */
        case 0xDF: /* RST 18 */
        case 0xE7: /* RST 20 */
        case 0xEF: /* RST 28 */
        case 0xF7: /* RST 30 */
        case 0xFF: /* RST 38 */
            gb_push16(ctx, (uint16_t)(addr + 1));
            ctx->pc = (uint16_t)(opcode & 0x38);
            gb_tick(ctx, 16);
            return 1;

        case 0xC9: /* RET */
            gb_ret(ctx);
            gb_tick(ctx, 16);
            return 1;

        case 0xCD: { /* CALL nn */
            uint16_t target = (uint16_t)(gb_read8(ctx, (uint16_t)(addr + 1)) |
                                         (gb_read8(ctx, (uint16_t)(addr + 2)) << 8));
            gb_push16(ctx, (uint16_t)(addr + 3));
            ctx->pc = target;
            gb_tick(ctx, 24);
            return 1;
        }

        case 0xD9: /* RETI */
            ctx->ime = 1;
            gb_ret(ctx);
            gb_tick(ctx, 16);
            return 1;

        case 0xE9: /* JP HL */
            gbrt_jump_hl(ctx);
            gb_tick(ctx, 4);
            return 1;

        case 0xF3: /* DI */
            ctx->ime = 0;
            ctx->pc = (uint16_t)(addr + 1);
            gb_tick(ctx, 4);
            return 1;

        case 0xFB: /* EI */
            ctx->ime = 1;
            ctx->pc = (uint16_t)(addr + 1);
            gb_tick(ctx, 4);
            return 1;

        default:
            return 0;
    }
}

static uint8_t gbrt_match_hram_bytes(GBContext* ctx,
                                     uint16_t addr,
                                     const uint8_t* pattern,
                                     size_t pattern_len) {
    if (!ctx || !pattern || pattern_len == 0) {
        return 0;
    }

    if (addr < 0xFF80 || addr > 0xFFFE) {
        return 0;
    }

    uint32_t end_addr = (uint32_t)addr + (uint32_t)pattern_len - 1u;
    if (end_addr > 0xFFFEu) {
        return 0;
    }

    for (size_t i = 0; i < pattern_len; ++i) {
        if (gb_read8(ctx, (uint16_t)(addr + (uint16_t)i)) != pattern[i]) {
            return 0;
        }
    }
    return 1;
}

static uint8_t gbrt_execute_oam_dma_wait_loop(GBContext* ctx,
                                              uint16_t addr,
                                              uint8_t start_dma,
                                              uint8_t initialize_counter) {
    uint32_t cycles = 0;
    ctx->pc = addr;

    if (start_dma) {
        gb_write8(ctx, 0xFF46, ctx->a);
        ctx->pc = (uint16_t)(addr + 2);
        cycles += 12;
    }

    if (initialize_counter) {
        ctx->a = 0x28;
        ctx->pc = (uint16_t)(ctx->pc + 2);
        cycles += 8;
    }

    while (1) {
        ctx->a = gb_dec8(ctx, ctx->a);
        ctx->pc = (uint16_t)(ctx->pc + 1);
        cycles += 4;

        if (!ctx->f_z) {
            ctx->pc = (uint16_t)(ctx->pc - 1);
            cycles += 12;
            continue;
        }

        ctx->pc = (uint16_t)(ctx->pc + 2);
        cycles += 8;
        break;
    }

    gb_tick(ctx, cycles);
    if (ctx->stopped) {
        return 1;
    }

    gb_ret(ctx);
    gb_tick(ctx, 16);
    return 1;
}

uint8_t gbrt_try_execute_hram_stub(GBContext* ctx, uint16_t addr) {
    static const uint8_t dma_wait_full[] = {0xE0, 0x46, 0x3E, 0x28, 0x3D, 0x20, 0xFD, 0xC9};
    static const uint8_t dma_wait_delay[] = {0x3E, 0x28, 0x3D, 0x20, 0xFD, 0xC9};
    static const uint8_t dma_wait_loop[] = {0x3D, 0x20, 0xFD, 0xC9};

    if (!ctx) {
        return 0;
    }

    /*
     * Some games build the standard OAM DMA wait helper dynamically in HRAM
     * and call different entrypoints into the same tiny loop. We cannot return
     * early after starting DMA because the RET must happen only after enough
     * cycles have elapsed for HRAM stack access to become valid again.
     */
    if (gbrt_match_hram_bytes(ctx, addr, dma_wait_full, sizeof(dma_wait_full))) {
        return gbrt_execute_oam_dma_wait_loop(ctx, addr, 1, 1);
    }
    if (gbrt_match_hram_bytes(ctx, addr, dma_wait_delay, sizeof(dma_wait_delay))) {
        return gbrt_execute_oam_dma_wait_loop(ctx, addr, 0, 1);
    }
    if (gbrt_match_hram_bytes(ctx, addr, dma_wait_loop, sizeof(dma_wait_loop))) {
        return gbrt_execute_oam_dma_wait_loop(ctx, addr, 0, 0);
    }

    return 0;
}

uint8_t gbrt_try_execute_ram_stub(GBContext* ctx, uint16_t addr) {
    if (!ctx) {
        return 0;
    }

    if (ctx->dma.active) {
        /* During OAM DMA, only HRAM is accessible and helper routines rely on
         * real instruction timing before touching the stack again. Avoid
         * shortcutting control flow while DMA is in flight.
         */
        return 0;
    }

    /* Only handle copied helper code from writable memory areas. */
    bool in_wram = (addr >= 0xC000 && addr < 0xFE00);
    bool in_hram = (addr >= 0xFF80 && addr <= 0xFFFE);
    if (!in_wram && !in_hram) {
        return 0;
    }

    uint8_t opcode = gb_read8(ctx, addr);
    switch (opcode) {
        case 0x00: /* NOP */
            ctx->pc = (uint16_t)(addr + 1);
            gb_tick(ctx, 4);
            return 1;

        case 0x04: ctx->b = gb_inc8(ctx, ctx->b); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;
        case 0x05: ctx->b = gb_dec8(ctx, ctx->b); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;
        case 0x0C: ctx->c = gb_inc8(ctx, ctx->c); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;
        case 0x0D: ctx->c = gb_dec8(ctx, ctx->c); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;
        case 0x14: ctx->d = gb_inc8(ctx, ctx->d); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;
        case 0x15: ctx->d = gb_dec8(ctx, ctx->d); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;
        case 0x1C: ctx->e = gb_inc8(ctx, ctx->e); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;
        case 0x1D: ctx->e = gb_dec8(ctx, ctx->e); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;
        case 0x24: ctx->h = gb_inc8(ctx, ctx->h); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;
        case 0x25: ctx->h = gb_dec8(ctx, ctx->h); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;
        case 0x2C: ctx->l = gb_inc8(ctx, ctx->l); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;
        case 0x2D: ctx->l = gb_dec8(ctx, ctx->l); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;
        case 0x3C: ctx->a = gb_inc8(ctx, ctx->a); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;
        case 0x3D: ctx->a = gb_dec8(ctx, ctx->a); ctx->pc = (uint16_t)(addr + 1); gb_tick(ctx, 4); return 1;

        case 0x06: if (addr == 0xFFFF) return 0; ctx->b = gb_read8(ctx, (uint16_t)(addr + 1)); ctx->pc = (uint16_t)(addr + 2); gb_tick(ctx, 8); return 1;
        case 0x0E: if (addr == 0xFFFF) return 0; ctx->c = gb_read8(ctx, (uint16_t)(addr + 1)); ctx->pc = (uint16_t)(addr + 2); gb_tick(ctx, 8); return 1;
        case 0x16: if (addr == 0xFFFF) return 0; ctx->d = gb_read8(ctx, (uint16_t)(addr + 1)); ctx->pc = (uint16_t)(addr + 2); gb_tick(ctx, 8); return 1;
        case 0x1E: if (addr == 0xFFFF) return 0; ctx->e = gb_read8(ctx, (uint16_t)(addr + 1)); ctx->pc = (uint16_t)(addr + 2); gb_tick(ctx, 8); return 1;
        case 0x26: if (addr == 0xFFFF) return 0; ctx->h = gb_read8(ctx, (uint16_t)(addr + 1)); ctx->pc = (uint16_t)(addr + 2); gb_tick(ctx, 8); return 1;
        case 0x2E: if (addr == 0xFFFF) return 0; ctx->l = gb_read8(ctx, (uint16_t)(addr + 1)); ctx->pc = (uint16_t)(addr + 2); gb_tick(ctx, 8); return 1;
        case 0x3E: if (addr == 0xFFFF) return 0; ctx->a = gb_read8(ctx, (uint16_t)(addr + 1)); ctx->pc = (uint16_t)(addr + 2); gb_tick(ctx, 8); return 1;

        case 0x18: { /* JR e */
            if (addr == 0xFFFF) {
                return 0;
            }
            int8_t offset = (int8_t)gb_read8(ctx, (uint16_t)(addr + 1));
            ctx->pc = (uint16_t)(addr + 2 + offset);
            gb_tick(ctx, 12);
            return 1;
        }

        case 0x20: /* JR NZ,e */
        case 0x28: /* JR Z,e */
        case 0x30: /* JR NC,e */
        case 0x38: { /* JR C,e */
            if (addr == 0xFFFF) {
                return 0;
            }
            int8_t offset = (int8_t)gb_read8(ctx, (uint16_t)(addr + 1));
            bool taken = gbrt_condition_true(ctx, (uint8_t)((opcode >> 3) & 0x03));
            ctx->pc = taken ? (uint16_t)(addr + 2 + offset) : (uint16_t)(addr + 2);
            gb_tick(ctx, taken ? 12 : 8);
            return 1;
        }

        case 0x22: /* LD (HL+),A */
            gb_write8(ctx, ctx->hl, ctx->a);
            ctx->hl++;
            ctx->pc = (uint16_t)(addr + 1);
            gb_tick(ctx, 8);
            return 1;

        case 0x2A: /* LD A,(HL+) */
            ctx->a = gb_read8(ctx, ctx->hl);
            ctx->hl++;
            ctx->pc = (uint16_t)(addr + 1);
            gb_tick(ctx, 8);
            return 1;

        case 0x32: /* LD (HL-),A */
            gb_write8(ctx, ctx->hl, ctx->a);
            ctx->hl--;
            ctx->pc = (uint16_t)(addr + 1);
            gb_tick(ctx, 8);
            return 1;

        case 0x3A: /* LD A,(HL-) */
            ctx->a = gb_read8(ctx, ctx->hl);
            ctx->hl--;
            ctx->pc = (uint16_t)(addr + 1);
            gb_tick(ctx, 8);
            return 1;

        case 0x77: /* LD (HL),A */
            gb_write8(ctx, ctx->hl, ctx->a);
            ctx->pc = (uint16_t)(addr + 1);
            gb_tick(ctx, 8);
            return 1;

        case 0x7E: /* LD A,(HL) */
            ctx->a = gb_read8(ctx, ctx->hl);
            ctx->pc = (uint16_t)(addr + 1);
            gb_tick(ctx, 8);
            return 1;

        case 0xAF: /* XOR A */
            gb_xor8(ctx, ctx->a);
            ctx->pc = (uint16_t)(addr + 1);
            gb_tick(ctx, 4);
            return 1;

        case 0xC3: { /* JP nn */
            if (addr == 0xFFFF) {
                return 0;
            }
            uint16_t target = gb_read16(ctx, (uint16_t)(addr + 1));
            ctx->pc = target;
            gb_tick(ctx, 16);
            return 1;
        }

        case 0xC9: /* RET */
            gb_ret(ctx);
            gb_tick(ctx, 16);
            return 1;

        case 0xC0: /* RET NZ */
        case 0xC8: /* RET Z */
        case 0xD0: /* RET NC */
        case 0xD8: { /* RET C */
            bool taken = gbrt_condition_true(ctx, (uint8_t)((opcode >> 3) & 0x03));
            if (taken) {
                gb_ret(ctx);
                gb_tick(ctx, 20);
            } else {
                ctx->pc = (uint16_t)(addr + 1);
                gb_tick(ctx, 8);
            }
            return 1;
        }

        case 0xC2: /* JP NZ,nn */
        case 0xCA: /* JP Z,nn */
        case 0xD2: /* JP NC,nn */
        case 0xDA: { /* JP C,nn */
            if (addr >= 0xFFFE) {
                return 0;
            }
            uint16_t target = gb_read16(ctx, (uint16_t)(addr + 1));
            bool taken = gbrt_condition_true(ctx, (uint8_t)((opcode >> 3) & 0x03));
            ctx->pc = taken ? target : (uint16_t)(addr + 3);
            gb_tick(ctx, taken ? 16 : 12);
            return 1;
        }

        case 0xCD: { /* CALL nn */
            if (addr >= 0xFFFD) {
                return 0;
            }
            uint16_t target = gb_read16(ctx, (uint16_t)(addr + 1));
            gb_push16(ctx, (uint16_t)(addr + 3));
            ctx->pc = target;
            gb_tick(ctx, 24);
            return 1;
        }

        case 0xC4: /* CALL NZ,nn */
        case 0xCC: /* CALL Z,nn */
        case 0xD4: /* CALL NC,nn */
        case 0xDC: { /* CALL C,nn */
            if (addr >= 0xFFFD) {
                return 0;
            }
            uint16_t target = gb_read16(ctx, (uint16_t)(addr + 1));
            bool taken = gbrt_condition_true(ctx, (uint8_t)((opcode >> 3) & 0x03));
            if (taken) {
                gb_push16(ctx, (uint16_t)(addr + 3));
                ctx->pc = target;
                gb_tick(ctx, 24);
            } else {
                ctx->pc = (uint16_t)(addr + 3);
                gb_tick(ctx, 12);
            }
            return 1;
        }

        case 0xD9: /* RETI */
            gb_ret(ctx);
            ctx->ime = 1;
            ctx->ime_pending = 0;
            gb_tick(ctx, 16);
            return 1;

        case 0xE0: { /* LDH (n),A */
            if (addr == 0xFFFF) {
                return 0;
            }
            uint8_t offset = gb_read8(ctx, (uint16_t)(addr + 1));
            gb_write8(ctx, (uint16_t)(0xFF00u + offset), ctx->a);
            ctx->pc = (uint16_t)(addr + 2);
            gb_tick(ctx, 12);
            return 1;
        }

        case 0xE2: /* LD (C),A */
            gb_write8(ctx, (uint16_t)(0xFF00u + ctx->c), ctx->a);
            ctx->pc = (uint16_t)(addr + 1);
            gb_tick(ctx, 8);
            return 1;

        case 0xE6: /* AND n */
            if (addr == 0xFFFF) {
                return 0;
            }
            gb_and8(ctx, gb_read8(ctx, (uint16_t)(addr + 1)));
            ctx->pc = (uint16_t)(addr + 2);
            gb_tick(ctx, 8);
            return 1;

        case 0xE9: /* JP HL */
            ctx->pc = ctx->hl;
            gb_tick(ctx, 4);
            return 1;

        case 0xEA: { /* LD (nn),A */
            if (addr >= 0xFFFE) {
                return 0;
            }
            uint16_t target = gb_read16(ctx, (uint16_t)(addr + 1));
            gb_write8(ctx, target, ctx->a);
            ctx->pc = (uint16_t)(addr + 3);
            gb_tick(ctx, 16);
            return 1;
        }

        case 0xEE: /* XOR n */
            if (addr == 0xFFFF) {
                return 0;
            }
            gb_xor8(ctx, gb_read8(ctx, (uint16_t)(addr + 1)));
            ctx->pc = (uint16_t)(addr + 2);
            gb_tick(ctx, 8);
            return 1;

        case 0xF0: { /* LDH A,(n) */
            if (addr == 0xFFFF) {
                return 0;
            }
            uint8_t offset = gb_read8(ctx, (uint16_t)(addr + 1));
            ctx->a = gb_read8(ctx, (uint16_t)(0xFF00u + offset));
            ctx->pc = (uint16_t)(addr + 2);
            gb_tick(ctx, 12);
            return 1;
        }

        case 0xF2: /* LD A,(C) */
            ctx->a = gb_read8(ctx, (uint16_t)(0xFF00u + ctx->c));
            ctx->pc = (uint16_t)(addr + 1);
            gb_tick(ctx, 8);
            return 1;

        case 0xF6: /* OR n */
            if (addr == 0xFFFF) {
                return 0;
            }
            gb_or8(ctx, gb_read8(ctx, (uint16_t)(addr + 1)));
            ctx->pc = (uint16_t)(addr + 2);
            gb_tick(ctx, 8);
            return 1;

        case 0xFA: { /* LD A,(nn) */
            if (addr >= 0xFFFE) {
                return 0;
            }
            uint16_t target = gb_read16(ctx, (uint16_t)(addr + 1));
            ctx->a = gb_read8(ctx, target);
            ctx->pc = (uint16_t)(addr + 3);
            gb_tick(ctx, 16);
            return 1;
        }

        case 0xFE: /* CP n */
            if (addr == 0xFFFF) {
                return 0;
            }
            gb_cp8(ctx, gb_read8(ctx, (uint16_t)(addr + 1)));
            ctx->pc = (uint16_t)(addr + 2);
            gb_tick(ctx, 8);
            return 1;

        default:
            return 0;
    }
}

void gbrt_set_trace_file(const char* filename) {
    if (gbrt_trace_filename) free(gbrt_trace_filename);
    if (filename) gbrt_trace_filename = strdup(filename);
    else gbrt_trace_filename = NULL;
}

void gbrt_log_trace(GBContext* ctx, uint16_t bank, uint16_t addr) {
    if (ctx->trace_entries_enabled && ctx->trace_file) {
        fprintf((FILE*)ctx->trace_file, "%d:%04x\n", (int)bank, (int)addr);
    }
}

void gbrt_log_ppu_scanline(GBContext* ctx,
                           uint8_t ly,
                           uint8_t mode,
                           uint8_t lcdc,
                           uint8_t stat,
                           uint8_t scx,
                           uint8_t scy,
                           uint8_t wx,
                           uint8_t wy,
                           uint8_t bgp,
                           uint8_t obp0,
                           uint8_t obp1,
                           uint8_t window_line,
                           bool window_triggered) {
    uint64_t frame_index = ctx ? (ctx->completed_frames + 1) : 0;
    if (!gbrt_ppu_trace_enabled_for_frame(ctx, frame_index)) {
        return;
    }

    fprintf((FILE*)ctx->ppu_trace_file,
            "[PPU-LINE] frame=%llu cyc=%u ly=%u mode=%u lcdc=%02X stat=%02X scx=%u scy=%u wx=%u wy=%u bgp=%02X obp0=%02X obp1=%02X window_line=%u window_triggered=%u\n",
            (unsigned long long)frame_index,
            ctx->frame_cycles,
            ly,
            mode,
            lcdc,
            stat,
            scx,
            scy,
            wx,
            wy,
            bgp,
            obp0,
            obp1,
            window_line,
            window_triggered ? 1u : 0u);
}

void gbrt_log_ppu_register_write(GBContext* ctx,
                                 uint16_t addr,
                                 uint8_t old_value,
                                 uint8_t new_value,
                                 uint8_t ly,
                                 uint8_t mode) {
    uint64_t frame_index = ctx ? (ctx->completed_frames + 1) : 0;
    if (!gbrt_ppu_trace_enabled_for_frame(ctx, frame_index)) {
        return;
    }

    fprintf((FILE*)ctx->ppu_trace_file,
            "[PPU-WRITE] frame=%llu cyc=%u ly=%u mode=%u addr=%04X old=%02X new=%02X\n",
            (unsigned long long)frame_index,
            ctx->frame_cycles,
            ly,
            mode,
            addr,
            old_value,
            new_value);
}

void gbrt_log_oam_snapshot(GBContext* ctx, const char* reason) {
    uint64_t frame_index = ctx ? (ctx->completed_frames + 1) : 0;
    if (!gbrt_ppu_trace_enabled_for_frame(ctx, frame_index)) {
        return;
    }

    fprintf((FILE*)ctx->ppu_trace_file,
            "[OAM-SNAPSHOT] frame=%llu cyc=%u pc=%04X bank=%u ly=%u mode=%u reason=%s\n",
            (unsigned long long)frame_index,
            ctx->frame_cycles,
            ctx->pc,
            (ctx->pc < 0x4000) ? 0u : (unsigned)ctx->rom_bank,
            ctx->io[0x44],
            ctx->io[0x41] & 0x03,
            reason ? reason : "-");

    for (int i = 0; i < 40; i++) {
        const uint8_t* sprite = ctx->oam + (i * 4);
        fprintf((FILE*)ctx->ppu_trace_file,
                "[OAM] frame=%llu idx=%02d y=%02X x=%02X tile=%02X flags=%02X\n",
                (unsigned long long)frame_index,
                i,
                sprite[0],
                sprite[1],
                sprite[2],
                sprite[3]);
    }
}

void gbrt_log_stat_irq_check(GBContext* ctx,
                             const char* reason,
                             uint8_t ly,
                             uint8_t mode,
                             uint8_t stat,
                             uint8_t source_state_mask,
                             uint8_t source_enable_mask,
                             uint8_t active_source_mask,
                             bool previous_line_state,
                             bool current_line_state) {
    uint64_t frame_index = ctx ? (ctx->completed_frames + 1) : 0;
    if (!gbrt_ppu_trace_enabled_for_frame(ctx, frame_index)) {
        return;
    }

    fprintf((FILE*)ctx->ppu_trace_file,
            "[STAT-CHECK] frame=%llu cyc=%u pc=%04X bank=%u ly=%u mode=%u stat=%02X if=%02X ie=%02X reason=%s state=%X enable=%X active=%X prev=%u line=%u\n",
            (unsigned long long)frame_index,
            ctx->frame_cycles,
            ctx->pc,
            (ctx->pc < 0x4000) ? 0u : (unsigned)ctx->rom_bank,
            ly,
            mode,
            stat,
            ctx->io[0x0F],
            ctx->io[0x80],
            reason ? reason : "-",
            source_state_mask,
            source_enable_mask,
            active_source_mask,
            previous_line_state ? 1u : 0u,
            current_line_state ? 1u : 0u);
}

void gbrt_log_stat_irq_request(GBContext* ctx,
                               const char* reason,
                               uint8_t ly,
                               uint8_t mode,
                               uint8_t stat,
                               uint8_t active_source_mask,
                               uint8_t if_before,
                               uint8_t if_after) {
    uint64_t frame_index = ctx ? (ctx->completed_frames + 1) : 0;
    if (!gbrt_ppu_trace_enabled_for_frame(ctx, frame_index)) {
        return;
    }

    fprintf((FILE*)ctx->ppu_trace_file,
            "[STAT-REQ] frame=%llu cyc=%u pc=%04X bank=%u ly=%u mode=%u stat=%02X reason=%s active=%X if_before=%02X if_after=%02X\n",
            (unsigned long long)frame_index,
            ctx->frame_cycles,
            ctx->pc,
            (ctx->pc < 0x4000) ? 0u : (unsigned)ctx->rom_bank,
            ly,
            mode,
            stat,
            reason ? reason : "-",
            active_source_mask,
            if_before,
            if_after);
}

void gbrt_log_interrupt_service(GBContext* ctx,
                                const char* name,
                                uint16_t vector,
                                uint8_t if_before,
                                uint8_t ie_reg,
                                uint8_t interrupt_bit,
                                uint16_t pc_before,
                                uint16_t sp_before) {
    uint64_t frame_index = ctx ? (ctx->completed_frames + 1) : 0;
    if (!gbrt_ppu_trace_enabled_for_frame(ctx, frame_index)) {
        return;
    }

    fprintf((FILE*)ctx->ppu_trace_file,
            "[IRQ-SVC] frame=%llu cyc=%u pc=%04X bank=%u sp=%04X vec=%04X name=%s bit=%02X if_before=%02X ie=%02X\n",
            (unsigned long long)frame_index,
            ctx->frame_cycles,
            pc_before,
            (pc_before < 0x4000) ? 0u : (unsigned)ctx->rom_bank,
            sp_before,
            vector,
            name ? name : "-",
            interrupt_bit,
            if_before,
            ie_reg);
}

/* gb_dispatch is provided by the generated project's code (the recompiler
 * emits the definition; e.g. main.c). The runtime only calls it here.
 *
 * Multi-body seam (gb_body.h): an executable carrying several recompiled
 * bodies namespaces all but the primary one, so the plain gb_dispatch is the
 * primary body's. gb_body_resolve() registers the selected body's own pair
 * here; with nothing registered (every single-body build) gbrt_dispatch() is
 * a null test away from the direct call it has always been. */

static GBDispatchFn g_gbrt_dispatch;
static GBDispatchFn g_gbrt_dispatch_call;

void gb_set_dispatch(GBDispatchFn dispatch, GBDispatchFn dispatch_call) {
    g_gbrt_dispatch = dispatch;
    g_gbrt_dispatch_call = dispatch_call;
}

void gbrt_dispatch(GBContext* ctx, uint16_t addr) {
    if (g_gbrt_dispatch) {
        g_gbrt_dispatch(ctx, addr);
        return;
    }
    gb_dispatch(ctx, addr);
}

void gbrt_dispatch_call(GBContext* ctx, uint16_t addr) {
    if (g_gbrt_dispatch_call) {
        g_gbrt_dispatch_call(ctx, addr);
        return;
    }
    gb_dispatch_call(ctx, addr);
}

#ifndef _MSC_VER
__attribute__((weak)) void gb_dispatch_call(GBContext* ctx, uint16_t addr) {
    gbrt_log_trace(ctx, (addr < 0x4000) ? 0 : ctx->rom_bank, addr);
    ctx->pc = addr;
}
#endif

void gbrt_note_dispatch_fallback(GBContext* ctx, uint8_t bank, uint16_t addr) {
    if (!ctx) return;
    if (ctx->frame_dispatch_fallbacks == 0) {
        ctx->frame_first_fallback_bank = bank;
        ctx->frame_first_fallback_addr = addr;
    }
    ctx->used_dispatch_fallback = 1;
    ctx->dispatch_fallback_bank = bank;
    ctx->dispatch_fallback_addr = addr;
    ctx->frame_last_fallback_bank = bank;
    ctx->frame_last_fallback_addr = addr;
    ctx->frame_dispatch_fallbacks++;
    ctx->total_dispatch_fallbacks++;
}

void gbrt_note_interpreter_session(GBContext* ctx,
                                   uint8_t bank,
                                   uint16_t addr,
                                   uint32_t instructions,
                                   uint32_t cycles) {
    if (!ctx) {
        return;
    }

    ctx->total_interpreter_entries++;
    ctx->total_interpreter_instructions += instructions;
    ctx->total_interpreter_cycles += cycles;
    ctx->frame_interpreter_instructions += instructions;
    ctx->frame_interpreter_cycles += cycles;

    size_t slot = gbrt_find_or_allocate_interpreter_hotspot(ctx, bank, addr);
    GBInterpreterHotspot* hotspot = &ctx->interpreter_hotspots[slot];
    hotspot->entries++;
    hotspot->instructions += instructions;
    hotspot->cycles += cycles;
    hotspot->last_frame = ctx->completed_frames + 1;

    gbrt_sort_interpreter_hotspots(ctx);
}

void gbrt_note_unimplemented_interpreter_opcode(GBContext* ctx,
                                                uint8_t bank,
                                                uint16_t addr,
                                                uint8_t opcode) {
    if (!ctx) {
        return;
    }

    ctx->has_unimplemented_interpreter_opcode = 1;
    ctx->last_unimplemented_opcode = opcode;
    ctx->last_unimplemented_bank = bank;
    ctx->last_unimplemented_addr = addr;
}

void gbrt_note_lcd_transition(GBContext* ctx, bool lcd_enabled, uint8_t old_lcdc, uint8_t new_lcdc, uint8_t ly, uint8_t mode) {
    if (!ctx) return;

    ctx->frame_lcd_transition_count++;
    ctx->total_lcd_transition_count++;

    if (!lcd_enabled) {
        ctx->lcd_off_active = 1;
        ctx->lcd_off_start_cycles = ctx->cycles;
        ctx->lcd_off_start_frame_cycles = ctx->frame_cycles;

        if (gbrt_log_lcd_transitions) {
            fprintf(stderr,
                    "[LCD] OFF cyc=%u frame_cycles=%u ly=%u mode=%s old=%02X new=%02X transition=%llu\n",
                    ctx->cycles,
                    ctx->frame_cycles,
                    (unsigned)ly,
                    ppu_mode_name(mode),
                    (unsigned)old_lcdc,
                    (unsigned)new_lcdc,
                    (unsigned long long)ctx->total_lcd_transition_count);
        }
        return;
    }

    if (ctx->lcd_off_active) {
        uint32_t span_cycles = ctx->cycles - ctx->lcd_off_start_cycles;
        uint32_t span_frame_cycles = ctx->frame_cycles - ctx->lcd_off_start_frame_cycles;
        ctx->lcd_off_active = 0;
        ctx->last_lcd_off_span_cycles = span_cycles;
        ctx->frame_lcd_off_span_count++;
        ctx->total_lcd_off_span_count++;

        if (gbrt_log_lcd_transitions) {
            fprintf(stderr,
                    "[LCD] ON cyc=%u frame_cycles=%u ly=%u mode=%s old=%02X new=%02X span_cycles=%u span_frame_cycles=%u frame_lcd_off_cycles=%u span_index=%llu\n",
                    ctx->cycles,
                    ctx->frame_cycles,
                    (unsigned)ly,
                    ppu_mode_name(mode),
                    (unsigned)old_lcdc,
                    (unsigned)new_lcdc,
                    span_cycles,
                    span_frame_cycles,
                    ctx->frame_lcd_off_cycles,
                    (unsigned long long)ctx->total_lcd_off_span_count);
        }
    } else if (gbrt_log_lcd_transitions) {
        fprintf(stderr,
                "[LCD] ON cyc=%u frame_cycles=%u ly=%u mode=%s old=%02X new=%02X span_cycles=0 span_frame_cycles=0 frame_lcd_off_cycles=%u span_index=%llu\n",
                ctx->cycles,
                ctx->frame_cycles,
                (unsigned)ly,
                ppu_mode_name(mode),
                (unsigned)old_lcdc,
                (unsigned)new_lcdc,
                ctx->frame_lcd_off_cycles,
                (unsigned long long)ctx->total_lcd_off_span_count);
    }
}

/* ============================================================================
 * Timing & Hardware Sync
 * ========================================================================== */

static inline void gb_sync(GBContext* ctx) {
    uint32_t current = ctx->cycles;
    uint32_t delta = current - ctx->last_sync_cycles;
    if (delta > 0) {
        ctx->last_sync_cycles = current;
        if (ctx->ppu) ppu_tick((GBPPU*)ctx->ppu, ctx, delta);

        /* Serial transfer completion (no link partner) */
        if (ctx->serial_cycles_remaining > 0) {
            ctx->serial_cycles_remaining -= (int)delta;
            if (ctx->serial_cycles_remaining <= 0) {
                ctx->serial_cycles_remaining = -1;
                ctx->io[0x01] = 0xFF;       /* No link partner: received bits are all 1s */
                ctx->io[0x02] &= ~0x80;     /* Clear transfer start bit */
                /* Don't fire serial interrupt — no link cable connected.
                 * Firing it causes an infinite handler loop (handler starts
                 * a new transfer each time) that disrupts music timing. */
            }
        }
    }
}

void gb_add_cycles(GBContext* ctx, uint32_t cycles) {
    ctx->cycles += cycles;
    ctx->frame_cycles += cycles;
    if (ctx->run_cycle_budget > 0 &&
        (ctx->cycles - ctx->run_cycle_budget_start) >= ctx->run_cycle_budget) {
        ctx->stopped = 1;
    }
    if (ctx->lcd_off_active) {
        ctx->frame_lcd_off_cycles += cycles;
        ctx->total_lcd_off_cycles += cycles;
    }
}



static void gb_rtc_tick(GBContext* ctx, uint32_t cycles) {
    if (!ctx->rtc.active) return;
    
    /* Update RTC time */
    ctx->rtc.last_time += cycles;
    while (ctx->rtc.last_time >= 4194304) { /* 1 second at 4.194304 MHz */
        ctx->rtc.last_time -= 4194304;
        
        ctx->rtc.s++;
        if (ctx->rtc.s >= 60) {
            ctx->rtc.s = 0;
            ctx->rtc.m++;
            if (ctx->rtc.m >= 60) {
                ctx->rtc.m = 0;
                ctx->rtc.h++;
                if (ctx->rtc.h >= 24) {
                    ctx->rtc.h = 0;
                    uint16_t d = ctx->rtc.dl | ((ctx->rtc.dh & 1) << 8);
                    d++;
                    ctx->rtc.dl = d & 0xFF;
                    if (d > 0x1FF) {
                        ctx->rtc.dh |= 0x80; /* Overflow */
                        ctx->rtc.dh &= 0xFE; /* Clear 9th bit */
                    } else {
                        ctx->rtc.dh = (ctx->rtc.dh & 0xFE) | ((d >> 8) & 1);
                    }
                }
            }
        }
    }
}

/**
 * Process OAM DMA transfer
 * DMA takes 160 M-cycles (640 T-cycles), copying 1 byte per M-cycle.
 * There is a 2 M-cycle (8 T-cycle) startup delay before bus blocking begins.
 */
static void gb_dma_tick(GBContext* ctx, uint32_t cycles) {
    /* Handle DMA startup delay: DMA was requested but bus blocking hasn't started yet */
    if (ctx->dma.pending && ctx->dma.startup_delay > 0) {
        if (cycles >= ctx->dma.startup_delay) {
            cycles -= ctx->dma.startup_delay;
            ctx->dma.startup_delay = 0;
            ctx->dma.active = 1;  /* Bus blocking now active */
            ctx->dma.pending = 0;
        } else {
            ctx->dma.startup_delay -= (uint8_t)cycles;
            return;
        }
    }

    if (!ctx->dma.active) return;
    
    /* Process DMA cycles */
    while (cycles > 0 && ctx->dma.active) {
        /* Each byte takes 4 T-cycles (1 M-cycle) */
        uint32_t byte_cycles = (cycles >= 4) ? 4 : cycles;
        cycles -= byte_cycles;
        ctx->dma.cycles_remaining -= byte_cycles;
        
        /* Copy one byte every 4 T-cycles */
        if (ctx->dma.progress < 160 && (ctx->dma.cycles_remaining % 4) == 0) {
            uint16_t src_addr = ((uint16_t)ctx->dma.source_high << 8) | ctx->dma.progress;
            /* Directly access ROM/RAM without triggering normal restrictions */
            uint8_t byte;
            if (src_addr < 0x8000) {
                /* ROM */
                if (src_addr < 0x4000) {
                    byte = ctx->rom[src_addr];
                } else {
                    byte = ctx->rom[(ctx->rom_bank * 0x4000) + (src_addr - 0x4000)];
                }
            } else if (src_addr < 0xA000) {
                /* VRAM */
                byte = ctx->vram[src_addr - 0x8000];
            } else if (src_addr < 0xC000) {
                /* External RAM */
                byte = ctx->eram ? ctx->eram[(ctx->ram_bank * 0x2000) + (src_addr - 0xA000)] : 0xFF;
            } else if (src_addr < 0xE000) {
                /* WRAM */
                if (src_addr < 0xD000) {
                    byte = ctx->wram[src_addr - 0xC000];
                } else {
                    byte = ctx->wram[(ctx->wram_bank * 0x1000) + (src_addr - 0xD000)];
                }
            } else {
                byte = 0xFF;
            }
            ctx->oam[ctx->dma.progress] = byte;
            ctx->dma.progress++;
        }
        
        /* Check if DMA is complete */
        if (ctx->dma.progress >= 160 || ctx->dma.cycles_remaining == 0) {
            ctx->dma.active = 0;
        }
    }
}

static void gb_serial_tick(GBContext* ctx, uint32_t cpu_cycles) {
    if (!ctx->serial_transfer.active || ctx->serial_transfer.deferred) {
        return;
    }

    if (cpu_cycles >= ctx->serial_transfer.cycles_remaining) {
        uint8_t outgoing = ctx->io[0x01];
        ctx->serial_transfer.cycles_remaining = 0;

        /* Notify the link layer (if any). It may set serial_transfer.deferred
         * to claim ownership of completion — in which case we leave the
         * transfer in flight (SC bit 7 still set, no IRQ yet) and the link
         * layer will call gb_serial_complete_transfer() once the peer
         * responds with sync2. */
        if (ctx->callbacks.on_serial_byte) {
            ctx->callbacks.on_serial_byte(ctx, outgoing);
        }

        if (!ctx->serial_transfer.deferred) {
            /* No peer claimed it — finish with 0xFF as if the cable is unplugged. */
            gb_serial_complete_transfer(ctx, 0xFF);
        }
        return;
    }

    ctx->serial_transfer.cycles_remaining -= cpu_cycles;
}

void gb_serial_complete_transfer(GBContext* ctx, uint8_t received_byte) {
    if (!ctx) return;
    ctx->io[0x01] = received_byte;
    ctx->io[0x02] &= (uint8_t)~0x80;
    ctx->io[0x0F] |= 0x08; /* SIO interrupt */
    ctx->serial_transfer.active = 0;
    ctx->serial_transfer.deferred = 0;
    ctx->serial_transfer.cycles_remaining = 0;
    ctx->serial_transfer.slave_armed = 0;
}

bool gb_serial_take_slave_byte(GBContext* ctx, uint8_t* outgoing_out) {
    if (!ctx || !ctx->serial_transfer.slave_armed) return false;
    if (outgoing_out) *outgoing_out = ctx->serial_transfer.slave_outgoing;
    return true;
}

static bool gb_stop_should_resume(GBContext* ctx) {
    if (!ctx || !ctx->stop_mode_active) {
        return false;
    }

    if (ctx->io[0x0F] & ctx->io[0x80] & 0x1F) {
        return true;
    }

    return (gb_read8(ctx, 0xFF00) & 0x0F) != 0x0F;
}

/* During a frame hold the global cycle counter stands still, so the PPU,
 * timers, APU and serial port wait; only the CPU and its OAM DMA advance. */
static void gb_frame_hold_tick(GBContext* ctx, uint32_t cpu_cycles, uint32_t system_cycles) {
    gb_dma_tick(ctx, cpu_cycles);
    ctx->frame_hold.cycles += system_cycles;
    bool limit = ctx->frame_hold.cycles >= gb_frame_hold_limit;
    if (ctx->halted || limit || !gb_frame_hold_hook || !gb_frame_hold_hook(ctx)) {
        ctx->frame_hold.active = 0;
        ctx->frame_hold.released = 1;
        ctx->frame_hold.limit_hits += limit;
        ctx->frame_hold.suspended = limit;
    }
    if (ctx->ime && (ctx->io[0x0F] & ctx->io[0x80] & 0x1F)) ctx->stopped = 1;
    if (ctx->ime_pending) { if (--ctx->ime_pending == 0) ctx->ime = 1; }
}

void gb_tick(GBContext* ctx, uint32_t cycles) {
    static uint32_t last_log = 0;
    uint32_t cpu_cycles = cycles;
    uint32_t system_cycles = ctx->cgb_double_speed ? (cycles / 2) : cycles;

    // Check limit
    if (__builtin_expect(gbrt_instruction_limit > 0, 0)) {
        if (++gbrt_instruction_count >= gbrt_instruction_limit) {
            printf("Instruction limit reached (%llu)\n", (unsigned long long)gbrt_instruction_limit);
            if (gbrt_instruction_limit_callback != NULL) {
                gbrt_instruction_limit_callback();
            }
            exit(0);
        }
    }

    if (__builtin_expect(ctx->frame_hold.active, 0)) {
        gb_frame_hold_tick(ctx, cpu_cycles, system_cycles);
        return;
    }

    if (gbrt_trace_enabled && ctx->cycles - last_log >= 10000) {
        last_log = ctx->cycles;
        fprintf(stderr, "[TICK] Cycles: %u, PC: 0x%04X, IME: %d, IF: 0x%02X, IE: 0x%02X\n", 
                ctx->cycles, ctx->pc, ctx->ime, ctx->io[0x0F], ctx->io[0x80]);
    }
    gb_add_cycles(ctx, system_cycles);
    
    /* RTC Tick */
    gb_rtc_tick(ctx, system_cycles);
    
    /* OAM DMA Tick */
    gb_dma_tick(ctx, cpu_cycles);

    /* Serial Tick */
    gb_serial_tick(ctx, cpu_cycles);

    /* Update DIV and TIMA */
    uint16_t old_div = ctx->div_counter;
    ctx->div_counter += (uint16_t)cpu_cycles;
    ctx->io[0x04] = (uint8_t)(ctx->div_counter >> 8);
    if (ctx->apu) gb_audio_div_tick(ctx->apu, old_div, ctx->div_counter, ctx->cgb_double_speed != 0);
    
    uint8_t tac = ctx->io[0x07];
    if (tac & 0x04) { /* Timer Enabled */
        uint16_t mask;
        switch (tac & 0x03) {
            case 0: mask = 1 << 9; break; /* 4096 Hz (1024 cycles) -> bit 9 */
            case 1: mask = 1 << 3; break; /* 262144 Hz (16 cycles) -> bit 3 */
            case 2: mask = 1 << 5; break; /* 65536 Hz (64 cycles) -> bit 5 */
            case 3: mask = 1 << 7; break; /* 16384 Hz (256 cycles) -> bit 7 */
            default: mask = 0; break;
        }
        
        /* Check for falling edges.
           We detect how many times the bit flipped from 1 to 0.
           The bit flips every 'mask' cycles (period is 2*mask).
           We iterate to find all falling edges in the range. 
        */
        uint16_t current = old_div;
        uint32_t cycles_left = cpu_cycles;
        
        /* Optimization: if cycles are small (common case), doing a loop is fine. */
        while (cycles_left > 0) {
            /* Next falling edge is at next multiple of (2*mask) */
            uint16_t next_fall = (current | (mask * 2 - 1)) + 1;
            
            /* Distance to next fall */
            uint32_t dist = (uint16_t)(next_fall - current);
            if (dist == 0) dist = mask * 2; /* Should happen if current is exactly on edge? */
            
            /* Check if we reach the fall */
            if (cycles_left >= dist) {
                /* Hardware behavior: increment TIMA.
                 * If TIMA was 0xFF, it wraps to 0x00. After 4 T-cycles,
                 * TIMA gets reloaded from TMA and timer interrupt fires.
                 * During those 4 cycles, TIMA reads as 0x00.
                 */
                if (ctx->io[0x05] == 0xFF) {
                    ctx->io[0x05] = 0x00;         /* Overflow: TIMA=0 for 4 cycles */
                    ctx->tima_reload_pending = 4;  /* Schedule TMA reload after 4 T-cycles */
                } else {
                    ctx->io[0x05]++;
                }
                current += (uint16_t)dist;
                cycles_left -= dist;
            } else {
                break;
            }
        }
    }
    
    /* Handle pending TIMA reload (4-cycle delay after overflow) */
    if (ctx->tima_reload_pending > 0) {
        if (ctx->tima_reload_pending <= cpu_cycles) {
            ctx->tima_reload_pending = 0;
            ctx->io[0x05] = ctx->io[0x06]; /* Reload TMA */
            ctx->io[0x0F] |= 0x04;         /* Request Timer Interrupt */
        } else {
            ctx->tima_reload_pending -= (uint8_t)cpu_cycles;
        }
    }
    
    /* Catch the PPU up as soon as it reaches a mode boundary (where STAT and
     * VBlank interrupts are raised), so compiled code sees an interrupt at the
     * end of the instruction it became pending in -- not only at the periodic
     * 256-cycle sync or the next return to the dispatcher. */
    bool ppu_event_due = ctx->ppu &&
        (ctx->cycles - ctx->last_sync_cycles) >=
            ppu_cycles_until_event((const GBPPU*)ctx->ppu, ctx->config.model == GB_MODEL_CGB);
    if ((system_cycles > 0 && (ctx->cycles & 0xFF) < system_cycles) || ppu_event_due ||
        (ctx->ime && (ctx->io[0x0F] & ctx->io[0x80] & 0x1F))) {
        gb_sync(ctx);
        if (ctx->frame_done || (ctx->ime && (ctx->io[0x0F] & ctx->io[0x80] & 0x1F))) ctx->stopped = 1;
    }
    if (ctx->apu) gb_audio_step(ctx, system_cycles);
    /* EI enables IME with a mandatory one-instruction delay (Pan Docs; matches
     * SameBoy). EI sets ime_pending=2; its own trailing tick decrements to 1
     * (IME still off while the NEXT instruction's interrupt check runs), and the
     * following instruction's tick decrements to 0 and enables IME. So an
     * interrupt is first serviced only AFTER the instruction that follows EI.
     * Both backends emit one gb_tick per instruction, so this decrements
     * identically in the interpreter and generated code. */
    if (ctx->ime_pending) { if (--ctx->ime_pending == 0) ctx->ime = 1; }
}

void gb_handle_interrupts(GBContext* ctx) {
    if (!ctx->ime) return;
    uint8_t if_reg = ctx->io[0x0F];
    uint8_t ie_reg = ctx->io[0x80];
    uint8_t pending = if_reg & ie_reg & 0x1F;
    if (pending) {
        ctx->ime = 0; ctx->halted = 0; ctx->stop_mode_active = 0;
        uint16_t vec = 0; uint8_t bit = 0;
        const char* name = NULL;
        if (pending & 0x01) { vec = 0x0040; bit = 0x01; }
        else if (pending & 0x02) { vec = 0x0048; bit = 0x02; }
        else if (pending & 0x04) { vec = 0x0050; bit = 0x04; }
        else if (pending & 0x08) { vec = 0x0058; bit = 0x08; }
        else if (pending & 0x10) { vec = 0x0060; bit = 0x10; }
        if (vec) {
            switch (bit) {
                case 0x01: name = "VBLANK"; break;
                case 0x02: name = "STAT"; break;
                case 0x04: name = "TIMER"; break;
                case 0x08: name = "SERIAL"; break;
                case 0x10: name = "JOYPAD"; break;
                default: name = "UNKNOWN"; break;
            }
            gbrt_log_interrupt_service(ctx, name, vec, if_reg, ie_reg, bit, ctx->pc, ctx->sp);
            ctx->io[0x0F] &= ~bit;
            
            /* ISR takes 5 M-cycles (20 T-cycles) as per Pan Docs:
             * - 2 M-cycles: Wait states (NOPs)
             * - 2 M-cycles: Push PC to stack (SP decremented twice, PC written)
             * - 1 M-cycle: Set PC to interrupt vector
             */
            gb_tick(ctx, 8);  /* 2 wait M-cycles */
            gb_push16(ctx, ctx->pc);
            gb_tick(ctx, 8);  /* 2 push M-cycles */
            ctx->pc = vec;
            gb_tick(ctx, 4);  /* 1 jump M-cycle */
            ctx->stopped = 1;
        }
    }
}

/* ============================================================================
 * Execution
 * ========================================================================== */

uint32_t gb_run_frame(GBContext* ctx) {
    gb_reset_frame(ctx);
    return gb_run_cycles(ctx, 0);
}

uint32_t gb_run_cycles(GBContext* ctx, uint32_t max_cycles) {
    uint32_t start = ctx->cycles;
    uint32_t previous_budget = ctx->run_cycle_budget;
    uint32_t previous_budget_start = ctx->run_cycle_budget_start;
    bool bounded_run = (max_cycles > 0 && max_cycles != UINT32_MAX);

    if (bounded_run) {
        ctx->run_cycle_budget = max_cycles;
        ctx->run_cycle_budget_start = start;
    }

    /* Run until frame_done AND the VBlank handler has had a chance to complete.
     * The VBlank ISR (including ReadJoypad) must finish within the same
     * gb_run_frame call so that the joypad state set by poll_events is still
     * valid when ReadJoypad reads P1.  We keep running after frame_done until
     * we've processed the VBlank interrupt AND executed enough cycles for the
     * handler to return (VBlank period is ~4560 T-cycles). */
    bool vblank_serviced = false;
    while (1) {
        if (max_cycles > 0 && (ctx->cycles - start) >= max_cycles) {
            break;
        }


        gb_handle_interrupts(ctx);

        /* Track whether we dispatched VBlank */
        if (ctx->frame_done && !vblank_serviced) {
            /* VBlank IF was set by PPU. Check if it's been cleared
             * (meaning gb_handle_interrupts dispatched it). */
            if (!(ctx->io[0x0F] & 0x01)) {
                vblank_serviced = true;
            }
        }

        /* Exit once frame is done AND VBlank handler has run AND we're past
         * the VBlank handler (IME re-enabled by RETI, or enough cycles). */
        if (ctx->frame_done && vblank_serviced && ctx->ime) {
            break;
        }

        /* Safety: don't run more than ~2 frames worth of cycles.
         * Also handles LCD-off periods: when LCD is disabled, the PPU never
         * sets frame_done, so we must exit based on cycle count alone to keep
         * audio and event timing consistent. */
        if ((ctx->cycles - start) > 70224) {
            if (ctx->frame_done || !ctx->ppu ||
                !(((GBPPU*)ctx->ppu)->lcdc & 0x80)) {
                break;
            }
            /* LCD is on but frame not done yet — allow up to 2x */
            if ((ctx->cycles - start) > 140000) {
                break;
            }
        }

        /* Check for HALT exit condition (even if IME=0) */
        if (ctx->halted) {
             if (ctx->io[0x0F] & ctx->io[0x80] & 0x1F) {
                 ctx->halted = 0;
             }
        }

        ctx->stopped = 0;
        if (ctx->stop_mode_active) {
            if (gb_stop_should_resume(ctx)) {
                ctx->stop_mode_active = 0;
            } else {
                gb_tick(ctx, 4);
                gb_sync(ctx);
                continue;
            }
        }
        if (ctx->halted) gb_tick(ctx, 4);
        else gb_step(ctx);
        gb_sync(ctx);
    }

    if (bounded_run) {
        ctx->run_cycle_budget = previous_budget;
        ctx->run_cycle_budget_start = previous_budget_start;
    }

    return ctx->cycles - start;
}

uint32_t gb_step(GBContext* ctx) {
    if (gbrt_instruction_limit > 0 && ++gbrt_instruction_count >= gbrt_instruction_limit) {
        printf("Instruction limit reached (%llu)\n", (unsigned long long)gbrt_instruction_limit);
        if (gbrt_instruction_limit_callback != NULL) {
            gbrt_instruction_limit_callback();
        }
        exit(0);
    }
    
    /* Handle HALT bug by falling back to interpreter for the next instruction */
    if (ctx->halt_bug && !ctx->config.compiled_halt_bug) {
        gb_interpret(ctx, ctx->pc);
        return 0; /* Cycle counting handled by interpreter */
    }

    if (gb_step_hook && !ctx->halt_bug) gb_step_hook(ctx);
    uint32_t start = ctx->cycles;
    gbrt_dispatch(ctx, ctx->pc);
    return ctx->cycles - start;
}

uint32_t gb_debug_step(GBContext* ctx, GBExecutionMode mode) {
    uint32_t start = ctx->cycles;

    /* Clear any leftover stop signal FIRST (gb_tick also sets ctx->stopped on
     * frame_done, which is unrelated to interrupt dispatch and must not be
     * mistaken for one below). After this, a set ctx->stopped can only come from
     * gb_handle_interrupts dispatching an interrupt on THIS call. */
    ctx->stopped = 0;
    ctx->debug_dispatch_only = 0;

    gb_handle_interrupts(ctx);

    /* If an interrupt was just dispatched, PC now points at the vector and NO
     * instruction has executed yet. Yield here so a single-stepping caller sees
     * the vector as its own step boundary — matching a real CPU / SameBoy, whose
     * execution callback fires at the post-dispatch fetch, not on the dispatch
     * itself. Without this the dispatch and the vector's first instruction would
     * be folded into one step, permanently offsetting an instruction-count-aligned
     * stream by one after every interrupt. debug_dispatch_only tells the co-sim
     * this step executed NO instruction (distinct from ctx->stopped, which a
     * normal frame-completing instruction also sets via gb_tick). */
    if (ctx->stopped) {
        ctx->debug_dispatch_only = 1;
        return ctx->cycles - start;
    }

    /* Match gb_run_frame() scheduling around HALT exit and stopped state. */
    if (ctx->halted && (ctx->io[0x0F] & ctx->io[0x80] & 0x1F)) {
        ctx->halted = 0;
    }

    if (ctx->stop_mode_active) {
        if (gb_stop_should_resume(ctx)) {
            ctx->stop_mode_active = 0;
        } else {
            gb_tick(ctx, 4);
            return ctx->cycles - start;
        }
    }

    if (ctx->halted) {
        gb_tick(ctx, 4);
        return ctx->cycles - start;
    }

    uint8_t saved_single_step = ctx->single_step_mode;
    ctx->single_step_mode = 1;
    ctx->used_dispatch_fallback = 0;

    if (gb_step_hook && !ctx->halt_bug) gb_step_hook(ctx);
    if (mode == GB_EXECUTION_INTERPRETER || (ctx->halt_bug && !ctx->config.compiled_halt_bug)) {
        gb_interpret(ctx, ctx->pc);
    } else {
        gbrt_dispatch(ctx, ctx->pc);
    }

    ctx->single_step_mode = saved_single_step;
    return ctx->cycles - start;
}

void (*gb_before_first_frame)(GBContext* ctx) = NULL;

void gb_reset_frame(GBContext* ctx) {
    if (ctx->frame_done || ctx->frame_cycles > 0) {
        ctx->completed_frames++;
    } else if (ctx->completed_frames == 0 && gb_before_first_frame) {
        gb_before_first_frame(ctx);
    }
    ctx->frame_done = 0;
    ctx->frame_cycles = 0;
    ctx->frame_dispatch_fallbacks = 0;
    ctx->frame_first_fallback_bank = 0;
    ctx->frame_first_fallback_addr = 0;
    ctx->frame_last_fallback_bank = 0;
    ctx->frame_last_fallback_addr = 0;
    ctx->frame_interpreter_instructions = 0;
    ctx->frame_interpreter_cycles = 0;
    ctx->frame_lcd_off_cycles = 0;
    ctx->frame_lcd_transition_count = 0;
    ctx->frame_lcd_off_span_count = 0;
    if (ctx->ppu) ppu_clear_frame_ready((GBPPU*)ctx->ppu);
}

const uint32_t* gb_get_framebuffer(GBContext* ctx) {
    if (ctx->ppu) return ppu_get_framebuffer((GBPPU*)ctx->ppu);
    return NULL;
}

void gb_halt(GBContext* ctx) { ctx->halted = 1; }
void gb_stop(GBContext* ctx) {
    if (!ctx) {
        return;
    }

    if (gb_is_cgb_mode(ctx) && (ctx->io[0x4D] & 0x01)) {
        ctx->io[0x4D] &= (uint8_t)~0x01;
        ctx->cgb_double_speed ^= 1;
        ctx->stopped = 1;
        return;
    }

    ctx->stop_mode_active = 1;
    ctx->stopped = 1;
}
bool gb_frame_complete(GBContext* ctx) { return ctx->frame_done != 0; }

void gb_set_platform_callbacks(GBContext* ctx, const GBPlatformCallbacks* c) {
    if (ctx && c) {
        bool had_load_battery_ram = ctx->callbacks.load_battery_ram != NULL;
        ctx->callbacks = *c;
        if (!had_load_battery_ram && ctx->callbacks.load_battery_ram) {
            gb_context_try_load_battery_ram(ctx);
            gb_context_try_load_rtc(ctx);
        }
    }
}

void gb_context_set_save_id(GBContext* ctx, const char* save_id) {
    if (!ctx) {
        return;
    }

    memset(ctx->save_id, 0, sizeof(ctx->save_id));
    if (!save_id || !save_id[0]) {
        return;
    }

    snprintf(ctx->save_id, sizeof(ctx->save_id), "%s", save_id);
}

void gb_audio_callback(GBContext* ctx, int16_t l, int16_t r) {
    if (ctx && ctx->callbacks.on_audio_sample) {
        ctx->callbacks.on_audio_sample(ctx, l, r);
    }
}
