

================================================================
== Vitis HLS Report for 'compute_linear'
================================================================
* Date:           Wed Jul 31 17:04:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |          Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |read_in_stream_direct_U0     |read_in_stream_direct     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |compute_linear_on_stream_U0  |compute_linear_on_stream  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |entry_proc24_U0              |entry_proc24              |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |write_out_stream_direct_U0   |write_out_stream_direct   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |       29|     -|     451|     248|    -|
|Instance         |       32|   544|   30520|   31229|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       61|   544|   30974|   31520|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       21|    43|      13|      26|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-----+-------+-------+-----+
    |           Instance          |          Module          | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------+--------------------------+---------+-----+-------+-------+-----+
    |compute_linear_on_stream_U0  |compute_linear_on_stream  |       32|  544|  28691|  29640|    0|
    |entry_proc24_U0              |entry_proc24              |        0|    0|      3|     29|    0|
    |read_in_stream_direct_U0     |read_in_stream_direct     |        0|    0|    911|    971|    0|
    |write_out_stream_direct_U0   |write_out_stream_direct   |        0|    0|    915|    589|    0|
    +-----------------------------+--------------------------+---------+-----+-------+-------+-----+
    |Total                        |                          |       32|  544|  30520|  31229|    0|
    +-----------------------------+--------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |dst_c_U             |        0|   99|   0|    -|     4|   64|      256|
    |in_stream_U         |       29|  154|   0|    -|    48|  512|    24576|
    |out_dim_offset_c_U  |        0|   99|   0|    -|     2|   10|       20|
    |out_stream_U        |        0|   99|   0|    -|     2|  512|     1024|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |Total               |       29|  451|   0|    0|    56| 1098|    25876|
    +--------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                 |       and|   0|  0|   2|           1|           1|
    |compute_linear_on_stream_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |entry_proc24_U0_ap_start                      |       and|   0|  0|   2|           1|           1|
    |read_in_stream_direct_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |ap_sync_compute_linear_on_stream_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc24_U0_ap_ready              |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_in_stream_direct_U0_ap_ready     |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                         |          |   0|  0|  16|           8|           8|
    +----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_compute_linear_on_stream_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc24_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_read_in_stream_direct_U0_ap_ready     |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  27|          6|    3|          6|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_compute_linear_on_stream_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc24_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_read_in_stream_direct_U0_ap_ready     |  1|   0|    1|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             |  3|   0|    3|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+------+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+------+------------+-----------------+--------------+
|m_axi_inout2_AWVALID    |  out|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_AWREADY    |   in|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_AWADDR     |  out|    64|       m_axi|           inout2|       pointer|
|m_axi_inout2_AWID       |  out|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_AWLEN      |  out|    32|       m_axi|           inout2|       pointer|
|m_axi_inout2_AWSIZE     |  out|     3|       m_axi|           inout2|       pointer|
|m_axi_inout2_AWBURST    |  out|     2|       m_axi|           inout2|       pointer|
|m_axi_inout2_AWLOCK     |  out|     2|       m_axi|           inout2|       pointer|
|m_axi_inout2_AWCACHE    |  out|     4|       m_axi|           inout2|       pointer|
|m_axi_inout2_AWPROT     |  out|     3|       m_axi|           inout2|       pointer|
|m_axi_inout2_AWQOS      |  out|     4|       m_axi|           inout2|       pointer|
|m_axi_inout2_AWREGION   |  out|     4|       m_axi|           inout2|       pointer|
|m_axi_inout2_AWUSER     |  out|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_WVALID     |  out|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_WREADY     |   in|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_WDATA      |  out|   256|       m_axi|           inout2|       pointer|
|m_axi_inout2_WSTRB      |  out|    32|       m_axi|           inout2|       pointer|
|m_axi_inout2_WLAST      |  out|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_WID        |  out|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_WUSER      |  out|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_ARVALID    |  out|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_ARREADY    |   in|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_ARADDR     |  out|    64|       m_axi|           inout2|       pointer|
|m_axi_inout2_ARID       |  out|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_ARLEN      |  out|    32|       m_axi|           inout2|       pointer|
|m_axi_inout2_ARSIZE     |  out|     3|       m_axi|           inout2|       pointer|
|m_axi_inout2_ARBURST    |  out|     2|       m_axi|           inout2|       pointer|
|m_axi_inout2_ARLOCK     |  out|     2|       m_axi|           inout2|       pointer|
|m_axi_inout2_ARCACHE    |  out|     4|       m_axi|           inout2|       pointer|
|m_axi_inout2_ARPROT     |  out|     3|       m_axi|           inout2|       pointer|
|m_axi_inout2_ARQOS      |  out|     4|       m_axi|           inout2|       pointer|
|m_axi_inout2_ARREGION   |  out|     4|       m_axi|           inout2|       pointer|
|m_axi_inout2_ARUSER     |  out|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_RVALID     |   in|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_RREADY     |  out|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_RDATA      |   in|   256|       m_axi|           inout2|       pointer|
|m_axi_inout2_RLAST      |   in|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_RID        |   in|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_RFIFONUM   |   in|     9|       m_axi|           inout2|       pointer|
|m_axi_inout2_RUSER      |   in|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_RRESP      |   in|     2|       m_axi|           inout2|       pointer|
|m_axi_inout2_BVALID     |   in|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_BREADY     |  out|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_BRESP      |   in|     2|       m_axi|           inout2|       pointer|
|m_axi_inout2_BID        |   in|     1|       m_axi|           inout2|       pointer|
|m_axi_inout2_BUSER      |   in|     1|       m_axi|           inout2|       pointer|
|dst                     |   in|    64|     ap_none|              dst|        scalar|
|dst_ap_vld              |   in|     1|     ap_none|              dst|        scalar|
|m_axi_inout1_AWVALID    |  out|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_AWREADY    |   in|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_AWADDR     |  out|    64|       m_axi|           inout1|       pointer|
|m_axi_inout1_AWID       |  out|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_AWLEN      |  out|    32|       m_axi|           inout1|       pointer|
|m_axi_inout1_AWSIZE     |  out|     3|       m_axi|           inout1|       pointer|
|m_axi_inout1_AWBURST    |  out|     2|       m_axi|           inout1|       pointer|
|m_axi_inout1_AWLOCK     |  out|     2|       m_axi|           inout1|       pointer|
|m_axi_inout1_AWCACHE    |  out|     4|       m_axi|           inout1|       pointer|
|m_axi_inout1_AWPROT     |  out|     3|       m_axi|           inout1|       pointer|
|m_axi_inout1_AWQOS      |  out|     4|       m_axi|           inout1|       pointer|
|m_axi_inout1_AWREGION   |  out|     4|       m_axi|           inout1|       pointer|
|m_axi_inout1_AWUSER     |  out|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_WVALID     |  out|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_WREADY     |   in|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_WDATA      |  out|   256|       m_axi|           inout1|       pointer|
|m_axi_inout1_WSTRB      |  out|    32|       m_axi|           inout1|       pointer|
|m_axi_inout1_WLAST      |  out|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_WID        |  out|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_WUSER      |  out|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_ARVALID    |  out|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_ARREADY    |   in|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_ARADDR     |  out|    64|       m_axi|           inout1|       pointer|
|m_axi_inout1_ARID       |  out|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_ARLEN      |  out|    32|       m_axi|           inout1|       pointer|
|m_axi_inout1_ARSIZE     |  out|     3|       m_axi|           inout1|       pointer|
|m_axi_inout1_ARBURST    |  out|     2|       m_axi|           inout1|       pointer|
|m_axi_inout1_ARLOCK     |  out|     2|       m_axi|           inout1|       pointer|
|m_axi_inout1_ARCACHE    |  out|     4|       m_axi|           inout1|       pointer|
|m_axi_inout1_ARPROT     |  out|     3|       m_axi|           inout1|       pointer|
|m_axi_inout1_ARQOS      |  out|     4|       m_axi|           inout1|       pointer|
|m_axi_inout1_ARREGION   |  out|     4|       m_axi|           inout1|       pointer|
|m_axi_inout1_ARUSER     |  out|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_RVALID     |   in|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_RREADY     |  out|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_RDATA      |   in|   256|       m_axi|           inout1|       pointer|
|m_axi_inout1_RLAST      |   in|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_RID        |   in|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_RFIFONUM   |   in|     9|       m_axi|           inout1|       pointer|
|m_axi_inout1_RUSER      |   in|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_RRESP      |   in|     2|       m_axi|           inout1|       pointer|
|m_axi_inout1_BVALID     |   in|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_BREADY     |  out|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_BRESP      |   in|     2|       m_axi|           inout1|       pointer|
|m_axi_inout1_BID        |   in|     1|       m_axi|           inout1|       pointer|
|m_axi_inout1_BUSER      |   in|     1|       m_axi|           inout1|       pointer|
|src                     |   in|    64|     ap_none|              src|        scalar|
|src_ap_vld              |   in|     1|     ap_none|              src|        scalar|
|weights_address0        |  out|    10|   ap_memory|          weights|         array|
|weights_ce0             |  out|     1|   ap_memory|          weights|         array|
|weights_d0              |  out|  4096|   ap_memory|          weights|         array|
|weights_q0              |   in|  4096|   ap_memory|          weights|         array|
|weights_we0             |  out|     1|   ap_memory|          weights|         array|
|weights_address1        |  out|    10|   ap_memory|          weights|         array|
|weights_ce1             |  out|     1|   ap_memory|          weights|         array|
|weights_d1              |  out|  4096|   ap_memory|          weights|         array|
|weights_q1              |   in|  4096|   ap_memory|          weights|         array|
|weights_we1             |  out|     1|   ap_memory|          weights|         array|
|bias_address0           |  out|     6|   ap_memory|             bias|         array|
|bias_ce0                |  out|     1|   ap_memory|             bias|         array|
|bias_d0                 |  out|   288|   ap_memory|             bias|         array|
|bias_q0                 |   in|   288|   ap_memory|             bias|         array|
|bias_we0                |  out|     1|   ap_memory|             bias|         array|
|bias_address1           |  out|     6|   ap_memory|             bias|         array|
|bias_ce1                |  out|     1|   ap_memory|             bias|         array|
|bias_d1                 |  out|   288|   ap_memory|             bias|         array|
|bias_q1                 |   in|   288|   ap_memory|             bias|         array|
|bias_we1                |  out|     1|   ap_memory|             bias|         array|
|out_dim_offset          |   in|    32|     ap_none|   out_dim_offset|        scalar|
|out_dim_offset_ap_vld   |   in|     1|     ap_none|   out_dim_offset|        scalar|
|in_dim_offset           |   in|    32|     ap_none|    in_dim_offset|        scalar|
|in_dim_offset_ap_vld    |   in|     1|     ap_none|    in_dim_offset|        scalar|
|use_gelu_offset         |   in|     1|     ap_none|  use_gelu_offset|        scalar|
|use_gelu_offset_ap_vld  |   in|     1|     ap_none|  use_gelu_offset|        scalar|
|ap_clk                  |   in|     1|  ap_ctrl_hs|   compute_linear|  return value|
|ap_rst                  |   in|     1|  ap_ctrl_hs|   compute_linear|  return value|
|ap_start                |   in|     1|  ap_ctrl_hs|   compute_linear|  return value|
|ap_done                 |  out|     1|  ap_ctrl_hs|   compute_linear|  return value|
|ap_ready                |  out|     1|  ap_ctrl_hs|   compute_linear|  return value|
|ap_idle                 |  out|     1|  ap_ctrl_hs|   compute_linear|  return value|
|ap_continue             |   in|     1|  ap_ctrl_hs|   compute_linear|  return value|
+------------------------+-----+------+------------+-----------------+--------------+

