<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Sat Feb 06 23:55:05 2021


Command Line:  synthesis -f iq_modulator_impl1_lattice.synproj -gui -msgset D:/Documents/Git_Local/fm_modulator/lattice/promote.xml 

Synthesis options:
The -a option is MachXO3LF.
The -s option is 5.
The -t option is CABGA256.
The -d option is LCMXO3LF-6900C.
Using package CABGA256.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO3LF

### Device  : LCMXO3LF-6900C

### Package : CABGA256

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/Documents/Git_Local/fm_modulator/lattice (searchpath added)
-p C:/lscc/diamond/3.11_x64/ispfpga/xo3c00f/data (searchpath added)
-p D:/Documents/Git_Local/fm_modulator/lattice/impl1 (searchpath added)
-p D:/Documents/Git_Local/fm_modulator/lattice (searchpath added)
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/dds.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/fm_generator_wb_slave.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/iq_gen.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/nco.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/quarter_wave_sine_lookup.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/top.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbaxil.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbbus.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbconsole.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbdechex.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbdeword.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbexec.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbexecaxi.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbgenhex.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbidle.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbints.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbnewline.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/hbpack.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/rxuartlite.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/debug_bus/txuartlite.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/rtl/clock_phase_shifter.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/lattice/efb_inst.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/lattice/dynamic_pll.v
Verilog design file = D:/Documents/Git_Local/fm_modulator/lattice/sys_clk.v
NGD file = iq_modulator_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
-hdl_param: name = synthesis, value = ""
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/dds.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/fm_generator_wb_slave.v. VERI-1482
WARNING - synthesis: d:/documents/git_local/fm_modulator/rtl/fm_generator_wb_slave.v(29): identifier cw_mux_dac_a_mux_sel is used before its declaration. VERI-1875
WARNING - synthesis: d:/documents/git_local/fm_modulator/rtl/fm_generator_wb_slave.v(29): identifier control_mode_dac_a is used before its declaration. VERI-1875
WARNING - synthesis: d:/documents/git_local/fm_modulator/rtl/fm_generator_wb_slave.v(111): identifier cw is used before its declaration. VERI-1875
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/iq_gen.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/nco.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/quarter_wave_sine_lookup.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/top.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/hbaxil.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/hbbus.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/hbconsole.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/hbdechex.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/hbdeword.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/hbexec.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/hbexecaxi.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/hbgenhex.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/hbidle.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/hbints.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/hbnewline.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/hbpack.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/rxuartlite.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/debug_bus/txuartlite.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/rtl/clock_phase_shifter.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/lattice/efb_inst.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/lattice/dynamic_pll.v. VERI-1482
Analyzing Verilog file d:/documents/git_local/fm_modulator/lattice/sys_clk.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/top.v(4): compiling module top. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1032): compiling module PUR. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(494): compiling module GSR. VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/lattice/sys_clk.v(8): compiling module sys_clk. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696): compiling module EHXPLLJ(CLKFB_DIV=6,CLKOP_DIV=7,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE="DISABLED",CLKOS2_ENABLE="DISABLED",CLKOS3_ENABLE="DISABLED",CLKOP_CPHASE=6,CLKOS_TRIM_POL="FALLING"). VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/debug_bus/rxuartlite.v(64): compiling module rxuartlite(CLOCKS_PER_BAUD=10000). VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/debug_bus/txuartlite.v(68): compiling module txuartlite(TIMING_BITS=24,CLOCKS_PER_BAUD=10000). VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/debug_bus/hbbus.v(44): compiling module hbbus. VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/debug_bus/hbdechex.v(45): compiling module hbdechex. VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/debug_bus/hbpack.v(62): compiling module hbpack. VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/debug_bus/hbexec.v(72): compiling module hbexec. VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/debug_bus/hbints.v(46): compiling module hbints. VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/debug_bus/hbidle.v(46): compiling module hbidle. VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/debug_bus/hbdeword.v(44): compiling module hbdeword. VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/debug_bus/hbgenhex.v(64): compiling module hbgenhex. VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/debug_bus/hbnewline.v(43): compiling module hbnewline. VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/fm_generator_wb_slave.v(4): compiling module fm_generator_wb_slave. VERI-1018
WARNING - synthesis: d:/documents/git_local/fm_modulator/rtl/fm_generator_wb_slave.v(27): expression size 32 truncated to fit in target size 17. VERI-1209
WARNING - synthesis: d:/documents/git_local/fm_modulator/rtl/fm_generator_wb_slave.v(28): expression size 32 truncated to fit in target size 17. VERI-1209
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/dds.v(3): compiling module dds. VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/nco.v(3): compiling module nco(OW=12). VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/quarter_wave_sine_lookup.v(4): compiling module quarter_wave_sine_lookup. VERI-1018
WARNING - synthesis: d:/documents/git_local/fm_modulator/rtl/quarter_wave_sine_lookup.v(25): net quarter_wave_table does not have a driver. VDB-1002
WARNING - synthesis: d:/documents/git_local/fm_modulator/rtl/fm_generator_wb_slave.v(96): expression size 32 truncated to fit in target size 17. VERI-1209
WARNING - synthesis: d:/documents/git_local/fm_modulator/rtl/fm_generator_wb_slave.v(97): expression size 32 truncated to fit in target size 17. VERI-1209
WARNING - synthesis: d:/documents/git_local/fm_modulator/rtl/fm_generator_wb_slave.v(115): net control_mode_dac_a[1] does not have a driver. VDB-1002
INFO - synthesis: d:/documents/git_local/fm_modulator/rtl/clock_phase_shifter.v(4): compiling module clock_phase_shifter. VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/lattice/dynamic_pll.v(8): compiling module dynamic_pll. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696): compiling module EHXPLLJ_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: d:/documents/git_local/fm_modulator/lattice/efb_inst.v(8): compiling module efb_inst. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120): compiling module VHI. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1766): compiling module EFB(EFB_TC_PORTMODE="WB",DEV_DENSITY="6900L",SPI_MODE="MASTER",TC_TOP_SEL="OFF",TC_OVERFLOW="DISABLED"). VERI-1018
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Top-level module name = top.
WARNING - synthesis: d:/documents/git_local/fm_modulator/rtl/quarter_wave_sine_lookup.v(25): ram quarter_wave_table_original_ramnet has no write-port on it. VDB-1038
WARNING - synthesis: d:/documents/git_local/fm_modulator/rtl/fm_generator_wb_slave.v(115): net control_mode_dac_a[1] does not have a driver. VDB-1002
WARNING - synthesis: I/O Port i_sw1 's net has no driver and is unused.
######## Missing driver on net \o_dac_a_9__I_0/control_mode_dac_a[1]. Patching with GND.
######## Missing driver on net \o_dac_a_9__I_0/control_mode_dac_a[0]. Patching with GND.
WARNING - synthesis: d:/documents/git_local/fm_modulator/rtl/debug_bus/hbidle.v(76): Register \genbus/addidles/idle_stb_26 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\o_dac_a_9__I_0/startup_timer' with one-hot encoding
State machine has 16 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

 1001 

 1010 

 1011 

 1100 

 1101 

 1110 

 1111 

original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000




WARNING - synthesis: I/O Port i_sw1 's net has no driver and is unused.
WARNING - synthesis: d:/documents/git_local/fm_modulator/rtl/debug_bus/hbints.v(78): Register \genbus/addints/pending_interrupt_56 is stuck at Zero. VDB-5013
Duplicate register/latch removal. \o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_i15 is a one-to-one match with \o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i15.
Duplicate register/latch removal. \o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_i15 is a one-to-one match with \o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_i15.
WARNING - synthesis: Initial value found on instance wb_ack_67 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/baud_counter_i0 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i0 will be ignored.
WARNING - synthesis: Initial value found on instance \txtransport/o_uart_tx_48 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i23 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i22 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i21 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i20 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i19 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i18 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i17 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i16 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i15 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i14 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i13 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i12 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i11 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i10 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i9 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i8 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i7 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i6 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i5 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i4 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i3 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i2 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/chg_counter__i1 will be ignored.
WARNING - synthesis: Initial value found on instance \txtransport/lcl_data_i7 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/baud_counter_i13 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/baud_counter_i10 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/baud_counter_i9 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/baud_counter_i8 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/baud_counter_i3 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/baud_counter_i2 will be ignored.
WARNING - synthesis: Initial value found on instance \rxtransport/baud_counter_i1 will be ignored.
Duplicate register/latch removal. \o_dac_a_9__I_0/carrier/qtr_inst/phase_q__i1 is a one-to-one match with \o_dac_a_9__I_0/carrier/qtr_inst/phase_i_i0_i0.
Duplicate register/latch removal. \o_dac_a_9__I_0/carrier/qtr_inst/phase_q__i10 is a one-to-one match with \o_dac_a_9__I_0/carrier/qtr_inst/phase_i_i0_i9.
Duplicate register/latch removal. \o_dac_a_9__I_0/carrier/qtr_inst/phase_q__i9 is a one-to-one match with \o_dac_a_9__I_0/carrier/qtr_inst/phase_i_i0_i8.
Duplicate register/latch removal. \o_dac_a_9__I_0/carrier/qtr_inst/phase_q__i8 is a one-to-one match with \o_dac_a_9__I_0/carrier/qtr_inst/phase_i_i0_i7.
Duplicate register/latch removal. \o_dac_a_9__I_0/carrier/qtr_inst/phase_q__i7 is a one-to-one match with \o_dac_a_9__I_0/carrier/qtr_inst/phase_i_i0_i6.
Duplicate register/latch removal. \o_dac_a_9__I_0/carrier/qtr_inst/phase_q__i6 is a one-to-one match with \o_dac_a_9__I_0/carrier/qtr_inst/phase_i_i0_i5.
Duplicate register/latch removal. \o_dac_a_9__I_0/carrier/qtr_inst/phase_q__i5 is a one-to-one match with \o_dac_a_9__I_0/carrier/qtr_inst/phase_i_i0_i4.
Duplicate register/latch removal. \o_dac_a_9__I_0/carrier/qtr_inst/phase_q__i4 is a one-to-one match with \o_dac_a_9__I_0/carrier/qtr_inst/phase_i_i0_i3.
Duplicate register/latch removal. \o_dac_a_9__I_0/carrier/qtr_inst/phase_q__i3 is a one-to-one match with \o_dac_a_9__I_0/carrier/qtr_inst/phase_i_i0_i2.
Duplicate register/latch removal. \o_dac_a_9__I_0/carrier/qtr_inst/phase_q__i2 is a one-to-one match with \o_dac_a_9__I_0/carrier/qtr_inst/phase_i_i0_i1.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'i_sw1' has no load.
WARNING - synthesis: input pad net 'i_sw1' has no legal load.
WARNING - synthesis: DRC complete with 2 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file iq_modulator_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 1174 of 7485 (15 % )
CCU2D => 190
EFB => 1
EHXPLLJ => 2
FD1P3AX => 206
FD1P3AY => 13
FD1P3BX => 15
FD1P3DX => 96
FD1P3IX => 190
FD1P3JX => 21
FD1S3AX => 146
FD1S3AY => 7
FD1S3BX => 47
FD1S3DX => 342
FD1S3IX => 85
FD1S3JX => 6
GSR => 1
IB => 3
INV => 1
L6MUX21 => 339
LUT4 => 3324
OB => 28
PFUMX => 752
PUR => 1
SP8KC => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : sys_clk_inst/dac_clk_p_c, loads : 1177
  Net : i_ref_clk_c, loads : 2
  Net : lo_gen/lo_pll_out, loads : 3
Clock Enable Nets
Number of Clock Enables: 39
Top 10 highest fanout Clock Enables:
  Net : genbus/unpackx/dac_clk_p_c_enable_261, loads : 37
  Net : genbus/addidles/dac_clk_p_c_enable_429, loads : 34
  Net : dac_clk_p_c_enable_297, loads : 32
  Net : o_dac_a_9__I_0/dac_clk_p_c_enable_149, loads : 32
  Net : o_dac_a_9__I_0/dac_clk_p_c_enable_105, loads : 32
  Net : o_dac_a_9__I_0/dac_clk_p_c_enable_73, loads : 32
  Net : o_dac_a_9__I_0/dac_clk_p_c_enable_116, loads : 32
  Net : wb_err, loads : 31
  Net : rxtransport/dac_clk_p_c_enable_368, loads : 16
  Net : txtransport/zero_baud_counter, loads : 16
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : i_sw0_c, loads : 508
  Net : o_dac_a_9__I_0/modulation/qtr_inst/index_i_3, loads : 487
  Net : o_dac_a_9__I_0/carrier/qtr_inst/index_i_3, loads : 487
  Net : o_dac_a_9__I_0/carrier/qtr_inst/index_q_3, loads : 482
  Net : o_dac_a_9__I_0/modulation/qtr_inst/index_i_2, loads : 368
  Net : o_dac_a_9__I_0/carrier/qtr_inst/index_q_2, loads : 367
  Net : o_dac_a_9__I_0/carrier/qtr_inst/index_i_2, loads : 364
  Net : o_dac_a_9__I_0/modulation/qtr_inst/index_i_4, loads : 351
  Net : o_dac_a_9__I_0/carrier/qtr_inst/index_q_1, loads : 348
  Net : o_dac_a_9__I_0/modulation/qtr_inst/index_i_1, loads : 345
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets lo_pll_out]              |  200.000 MHz|  338.639 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets dac_clk_p_c]             |  200.000 MHz|   92.090 MHz|    19 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 174.715  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 9.656  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
