
---------- Begin Simulation Statistics ----------
final_tick                               2541828365500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 206712                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   206710                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.30                       # Real time elapsed on the host
host_tick_rate                              582191181                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196224                       # Number of instructions simulated
sim_ops                                       4196224                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011819                       # Number of seconds simulated
sim_ticks                                 11818520500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.657783                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377210                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               844668                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2426                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74496                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            802601                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53191                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277644                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224453                       # Number of indirect misses.
system.cpu.branchPred.lookups                  974303                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63816                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26695                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196224                       # Number of instructions committed
system.cpu.committedOps                       4196224                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.629643                       # CPI: cycles per instruction
system.cpu.discardedOps                        188593                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607143                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451631                       # DTB hits
system.cpu.dtb.data_misses                       7712                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405554                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848858                       # DTB read hits
system.cpu.dtb.read_misses                       6921                       # DTB read misses
system.cpu.dtb.write_accesses                  201589                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602773                       # DTB write hits
system.cpu.dtb.write_misses                       791                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18031                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3372935                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1026305                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658420                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16734410                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177631                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953244                       # ITB accesses
system.cpu.itb.fetch_acv                          847                       # ITB acv
system.cpu.itb.fetch_hits                      946286                       # ITB hits
system.cpu.itb.fetch_misses                      6958                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4212     69.33%     79.19% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.98% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6075                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14418                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2677     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5125                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10908824500     92.27%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9153500      0.08%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17280500      0.15%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               887608500      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11822867000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903250                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946927                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7991504000     67.59%     67.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3831363000     32.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23623241                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85426      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541551     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839414     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592686     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104819      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196224                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6888831                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312792                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22814458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22814458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22814458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22814458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116997.220513                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116997.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116997.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116997.220513                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13052491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13052491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13052491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13052491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66935.851282                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66935.851282                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66935.851282                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66935.851282                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22464961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22464961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117005.005208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117005.005208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12852994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12852994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66942.677083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66942.677083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.266719                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539414301000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.266719                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204170                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204170                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128101                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34844                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86552                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34176                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29017                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29017                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87142                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40851                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11112320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11112320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17814129                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157426                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002808                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052913                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156984     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157426                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820548786                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375820750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462044750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5572992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10044352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5572992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5572992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34844                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471547348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378335004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849882352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471547348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471547348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188688254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188688254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188688254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471547348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378335004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038570606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000130085750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7326                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7326                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406575                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111744                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156943                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121174                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156943                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10396                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2150                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5722                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2010613250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4758369500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13719.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32469.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103866                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80311                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156943                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121174                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.860820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.308112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.633939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34499     42.41%     42.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24096     29.62%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9977     12.26%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4680      5.75%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2323      2.86%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1421      1.75%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          964      1.18%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          581      0.71%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2814      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81355                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.002594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.382433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.821436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1309     17.87%     17.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5533     75.53%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           291      3.97%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            98      1.34%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.51%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            15      0.20%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7326                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.227535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.751340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6540     89.27%     89.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.28%     90.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              462      6.31%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      2.25%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.81%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7326                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9379008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7615936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10044352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11818515500                       # Total gap between requests
system.mem_ctrls.avgGap                      42494.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4940480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7615936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418028635.648599147797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375556991.249454617500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644406886.631875753403                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121174                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2514365250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2244004250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290346675750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28874.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32119.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2396113.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313910100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166820610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559647480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308794320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5166668670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187433280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7635683340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.077768                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    435178250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10988922250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267064560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141921615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486698100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312380460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5109115200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        235899360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7485488175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.369310                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    561547000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10862553500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              997458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11811320500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625836                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625836                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625836                       # number of overall hits
system.cpu.icache.overall_hits::total         1625836                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87143                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87143                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87143                       # number of overall misses
system.cpu.icache.overall_misses::total         87143                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5365419500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5365419500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5365419500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5365419500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712979                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712979                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712979                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712979                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050872                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050872                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050872                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050872                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61570.286770                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61570.286770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61570.286770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61570.286770                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86552                       # number of writebacks
system.cpu.icache.writebacks::total             86552                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87143                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87143                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87143                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87143                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5278277500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5278277500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5278277500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5278277500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050872                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050872                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050872                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050872                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60570.298245                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60570.298245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60570.298245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60570.298245                       # average overall mshr miss latency
system.cpu.icache.replacements                  86552                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625836                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625836                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87143                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87143                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5365419500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5365419500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050872                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050872                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61570.286770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61570.286770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5278277500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5278277500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050872                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050872                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60570.298245                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60570.298245                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.803796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1649014                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86630                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.035138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.803796                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3513100                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3513100                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312479                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312479                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105677                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105677                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105677                       # number of overall misses
system.cpu.dcache.overall_misses::total        105677                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6773970500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6773970500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6773970500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6773970500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418156                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418156                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418156                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418156                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074517                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074517                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074517                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074517                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64100.707817                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64100.707817                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64100.707817                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64100.707817                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34668                       # number of writebacks
system.cpu.dcache.writebacks::total             34668                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36695                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36695                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68982                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68982                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4390673500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4390673500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4390673500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4390673500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048642                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048642                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048642                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048642                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63649.553507                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63649.553507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63649.553507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63649.553507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68841                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781523                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781523                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3289523000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3289523000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66894.214540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66894.214540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39950                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39950                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2664888000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2664888000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66705.581977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66705.581977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3484447500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3484447500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587458                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587458                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61669.454179                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61669.454179                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725785500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725785500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59444.251171                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59444.251171                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64430500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64430500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71589.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71589.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63530500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63530500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70589.444444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70589.444444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541828365500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.448068                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374054                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68841                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.959820                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.448068                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950773                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950773                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2935633639500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 325538                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753280                       # Number of bytes of host memory used
host_op_rate                                   325538                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1570.26                       # Real time elapsed on the host
host_tick_rate                              249353483                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511180414                       # Number of instructions simulated
sim_ops                                     511180414                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391551                       # Number of seconds simulated
sim_ticks                                391550517000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.459944                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20534672                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37706010                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5427                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            658596                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35672365                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             167264                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          981773                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           814509                       # Number of indirect misses.
system.cpu.branchPred.lookups                44328991                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  808746                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        60520                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506242859                       # Number of instructions committed
system.cpu.committedOps                     506242859                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.545789                       # CPI: cycles per instruction
system.cpu.discardedOps                       1659897                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106457092                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109356266                       # DTB hits
system.cpu.dtb.data_misses                       7509                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90944547                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92544181                       # DTB read hits
system.cpu.dtb.read_misses                       5205                       # DTB read misses
system.cpu.dtb.write_accesses                15512545                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16812085                       # DTB write hits
system.cpu.dtb.write_misses                      2304                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           174602143                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          222257433                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94065460                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17224844                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110246694                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.646919                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                84086430                       # ITB accesses
system.cpu.itb.fetch_acv                          483                       # ITB acv
system.cpu.itb.fetch_hits                    82850646                       # ITB hits
system.cpu.itb.fetch_misses                   1235784                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21252     57.33%     58.26% # number of callpals executed
system.cpu.kern.callpal::rdps                    1493      4.03%     62.28% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.29% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.29% # number of callpals executed
system.cpu.kern.callpal::rti                     2174      5.86%     68.15% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.55% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.56% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.43%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37072                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44467                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      368                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8196     34.20%     34.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     139      0.58%     34.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     401      1.67%     36.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15229     63.55%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23965                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8179     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      139      0.82%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      401      2.37%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8180     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16899                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             380189790500     97.10%     97.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               249177500      0.06%     97.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               370275000      0.09%     97.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10743583000      2.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         391552826000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997926                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.537133                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.705153                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1995                      
system.cpu.kern.mode_good::user                  1993                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2505                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1993                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796407                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886273                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32050770500      8.19%      8.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359425486500     91.79%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             76569000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        782544576                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       368                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154084      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220601443     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712730      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62904687     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742918      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191882      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506242859                       # Class of committed instruction
system.cpu.quiesceCycles                       556458                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       672297882                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1090460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2180574                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8452417856                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8452417856                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8452417856                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8452417856                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118114.865024                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118114.865024                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118114.865024                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118114.865024                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           637                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   19                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    33.526316                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4870318912                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4870318912                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4870318912                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4870318912                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68058.284708                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68058.284708                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68058.284708                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68058.284708                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23258877                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23258877                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115715.805970                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115715.805970                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13208877                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13208877                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65715.805970                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65715.805970                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8429158979                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8429158979                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118121.622464                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118121.622464                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4857110035                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4857110035                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68064.882777                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68064.882777                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2072                       # Transaction distribution
system.membus.trans_dist::ReadResp             805882                       # Transaction distribution
system.membus.trans_dist::WriteReq               2857                       # Transaction distribution
system.membus.trans_dist::WriteResp              2857                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311306                       # Transaction distribution
system.membus.trans_dist::WritebackClean       576598                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202210                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               56                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214945                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214945                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         576599                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227213                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1729795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1729795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1325921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1335783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3208700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73804544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73804544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11644                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43641664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43653308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122024892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1095102                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000279                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016714                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1094796     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     306      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1095102                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9127500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5858680674                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1127877                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2373257500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3050131250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36902272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28285120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65187392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36902272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36902272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19923584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19923584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          576598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          441955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1018553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311306                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311306                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94246516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72238750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166485266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94246516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94246516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50883815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50883815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50883815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94246516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72238750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217369081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    884995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    531386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    437096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001371972500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53905                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53905                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2797956                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             833638                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1018553                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     887846                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1018553                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   887846                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50071                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2851                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             69984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             53013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            102856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38854                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11828674000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4842410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29987711500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12213.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30963.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       287                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   718230                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  680397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1018553                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               887846                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  923780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    922                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       454845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.797696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.604804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.272806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       159660     35.10%     35.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148709     32.69%     67.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48500     10.66%     78.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25666      5.64%     84.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15305      3.36%     87.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8472      1.86%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6726      1.48%     90.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4814      1.06%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36993      8.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       454845                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.966385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.167203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.905372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          49916     92.60%     92.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3396      6.30%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           419      0.78%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           60      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           61      0.11%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           12      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53905                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.417624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.393330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.934010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43370     80.46%     80.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1307      2.42%     82.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7638     14.17%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              930      1.73%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              413      0.77%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              131      0.24%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               65      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53905                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61982848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3204544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56639488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65187392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56822144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391550517000                       # Total gap between requests
system.mem_ctrls.avgGap                     205387.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34008704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27974144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56639488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 86856491.112741917372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71444533.426576986909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144654356.311321139336                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       576598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       441955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       887846                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16432424750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13555286750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9412442210750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28498.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30671.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10601435.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1676714760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            891172260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3464456520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2253390480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30908401680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102722892000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63852914880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205769942580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.525912                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164907318250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13074620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213571193750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1571121300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            835044210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3450811980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2366518320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30908401680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107655751230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59699172000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206486820720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.356782                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 154086307000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13074620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 224392840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2273                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2273                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74217                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74217                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1566                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2092                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152980                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1046                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11644                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580292                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1673000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7001000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372719856                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5675000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1462000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              128500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 736                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           368                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     795653.532609                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285844.840228                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          368    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       122000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             368                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    393512473500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85262858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85262858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85262858                       # number of overall hits
system.cpu.icache.overall_hits::total        85262858                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       576599                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         576599                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       576599                       # number of overall misses
system.cpu.icache.overall_misses::total        576599                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35641212000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35641212000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35641212000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35641212000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85839457                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85839457                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85839457                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85839457                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006717                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006717                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006717                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006717                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61812.823123                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61812.823123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61812.823123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61812.823123                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       576598                       # number of writebacks
system.cpu.icache.writebacks::total            576598                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       576599                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       576599                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       576599                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       576599                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35064613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35064613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35064613000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35064613000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006717                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006717                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006717                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006717                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60812.823123                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60812.823123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60812.823123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60812.823123                       # average overall mshr miss latency
system.cpu.icache.replacements                 576598                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85262858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85262858                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       576599                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        576599                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35641212000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35641212000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85839457                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85839457                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006717                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006717                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61812.823123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61812.823123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       576599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       576599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35064613000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35064613000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006717                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006717                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60812.823123                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60812.823123                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999971                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85861670                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            576598                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.910801                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999971                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         172255513                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        172255513                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108308570                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108308570                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108308570                       # number of overall hits
system.cpu.dcache.overall_hits::total       108308570                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       642677                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         642677                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       642677                       # number of overall misses
system.cpu.dcache.overall_misses::total        642677                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39293095500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39293095500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39293095500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39293095500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108951247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108951247                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108951247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108951247                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005899                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005899                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005899                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005899                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61139.725710                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61139.725710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61139.725710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61139.725710                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239946                       # number of writebacks
system.cpu.dcache.writebacks::total            239946                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202599                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202599                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       440078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       440078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4929                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4929                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27363900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27363900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27363900000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27363900000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373890500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373890500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004039                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004039                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004039                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004039                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62179.659060                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62179.659060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62179.659060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62179.659060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75855.244471                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75855.244471                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 441955                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91972922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91972922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       250886                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        250886                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16137260000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16137260000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92223808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92223808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002720                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002720                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64321.086071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64321.086071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25806                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25806                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14433878000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14433878000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373890500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373890500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64127.767905                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64127.767905                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180449.083012                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180449.083012                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16335648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16335648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391791                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391791                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23155835500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23155835500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16727439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16727439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023422                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023422                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59102.520221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59102.520221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176793                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176793                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2857                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2857                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12930022000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12930022000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60140.196653                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60140.196653                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49552                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49552                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1936                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1936                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    144684000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    144684000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037601                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037601                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74733.471074                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74733.471074                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1935                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1935                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    142673500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    142673500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037582                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037582                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73733.074935                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73733.074935                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51016                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51016                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 393805274000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103381241                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            441955                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.918026                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          687                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218549457                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218549457                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2947581947500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               14690999                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753280                       # Number of bytes of host memory used
host_op_rate                                 14690942                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    35.45                       # Real time elapsed on the host
host_tick_rate                              337046315                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520794285                       # Number of instructions simulated
sim_ops                                     520794285                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011948                       # Number of seconds simulated
sim_ticks                                 11948308000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.423451                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  835438                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1038799                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                490                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22614                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1023555                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20146                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          141127                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           120981                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1091564                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26313                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8182                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9613871                       # Number of instructions committed
system.cpu.committedOps                       9613871                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.485639                       # CPI: cycles per instruction
system.cpu.discardedOps                         60473                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627345                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1968872                       # DTB hits
system.cpu.dtb.data_misses                       1831                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841172                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1017111                       # DTB read hits
system.cpu.dtb.read_misses                       1268                       # DTB read misses
system.cpu.dtb.write_accesses                  786173                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951761                       # DTB write hits
system.cpu.dtb.write_misses                       563                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2999380                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4846012                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1068067                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           968124                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8179735                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.402311                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2451645                       # ITB accesses
system.cpu.itb.fetch_acv                          131                       # ITB acv
system.cpu.itb.fetch_hits                     2450780                       # ITB hits
system.cpu.itb.fetch_misses                       865                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.24%      3.24% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3199     87.88%     91.29% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.85%     92.14% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.17% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.20% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.15%     98.35% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3640                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5610                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1603     46.59%     46.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1820     52.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3441                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1601     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.37%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1601     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3220                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11389652500     95.34%     95.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9083000      0.08%     95.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15232500      0.13%     95.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               532441000      4.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11946409000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998752                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.879670                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935774                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.625731                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.769784                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2613602500     21.88%     21.88% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9332806500     78.12%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23896616                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33261      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4584447     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9387      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265263      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941388      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33997      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9613871                       # Class of committed instruction
system.cpu.tickCycles                        15716881                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86984                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        173963                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              31879                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57030                       # Transaction distribution
system.membus.trans_dist::WritebackClean        20879                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9067                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55271                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55271                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20889                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10826                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        62650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        62650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 261454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2672704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2672704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7880128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7880552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10553256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87243                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000940                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030644                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87161     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87243                       # Request fanout histogram
system.membus.reqLayer0.occupancy              388000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           512738500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350199250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          110746750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1336448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4230208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5566656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1336448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1336448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3649920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3649920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           20882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               86979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57030                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57030                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         111852490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         354042430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465894920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    111852490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        111852490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      305475888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            305475888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      305475888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        111852490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        354042430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            771370808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000481639750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4514                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4514                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246246                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              72977                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       86980                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77865                       # Number of write requests accepted
system.mem_ctrls.readBursts                     86980                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77865                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2438                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   438                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4541                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    815048000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  422710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2400210500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9640.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28390.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70263                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62729                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 86980                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77865                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.665896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.722813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.359749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9249     31.92%     31.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7059     24.36%     56.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3187     11.00%     67.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1507      5.20%     72.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          841      2.90%     75.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1185      4.09%     79.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          458      1.58%     81.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          401      1.38%     82.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5092     17.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28979                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.728401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.095648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.342572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              15      0.33%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            360      7.98%      8.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3882     86.00%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           146      3.23%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            39      0.86%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            26      0.58%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            15      0.33%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      0.18%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.07%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.09%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            4      0.09%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4514                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.152193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.121477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1951     43.22%     43.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      0.53%     43.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2461     54.52%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      1.26%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4514                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5410688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  156032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4955200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5566720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4983360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11948311000                       # Total gap between requests
system.mem_ctrls.avgGap                      72482.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1186816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4223872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4955200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 99329210.462267965078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 353512145.820144593716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414719808.026374936104                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        20883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        77865                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    608703750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1791506750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 287966352500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29148.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27104.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3698277.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            114861180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61057755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           320671680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          207594180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     943472400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4568483310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        741006240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6957146745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.270456                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1866951250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    399100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9682256750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             92020320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             48917550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           282951060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          196564320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     943472400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4529787150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        773592480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6867305280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.751277                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1952772000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    399100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9596436000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              304000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11948308000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2737563                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2737563                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2737563                       # number of overall hits
system.cpu.icache.overall_hits::total         2737563                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20888                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20888                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20888                       # number of overall misses
system.cpu.icache.overall_misses::total         20888                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1293779000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1293779000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1293779000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1293779000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2758451                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2758451                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2758451                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2758451                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007572                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007572                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61938.864420                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61938.864420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61938.864420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61938.864420                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        20879                       # number of writebacks
system.cpu.icache.writebacks::total             20879                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        20888                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20888                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20888                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20888                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1272891000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1272891000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1272891000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1272891000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007572                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007572                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007572                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007572                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60938.864420                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60938.864420                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60938.864420                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60938.864420                       # average overall mshr miss latency
system.cpu.icache.replacements                  20879                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2737563                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2737563                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20888                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20888                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1293779000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1293779000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2758451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2758451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61938.864420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61938.864420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20888                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20888                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1272891000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1272891000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60938.864420                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60938.864420                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990661                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2764993                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21400                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            129.205280                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990661                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5537790                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5537790                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1831850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1831850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1831850                       # number of overall hits
system.cpu.dcache.overall_hits::total         1831850                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122544                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122544                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122544                       # number of overall misses
system.cpu.dcache.overall_misses::total        122544                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7060686000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7060686000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7060686000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7060686000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1954394                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1954394                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1954394                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1954394                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062702                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062702                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062702                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57617.557775                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57617.557775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57617.557775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57617.557775                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57030                       # number of writebacks
system.cpu.dcache.writebacks::total             57030                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56778                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56778                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65766                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65766                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65766                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65766                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3864498500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3864498500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3864498500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3864498500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35880000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35880000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033650                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033650                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033650                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033650                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58761.343247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58761.343247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58761.343247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58761.343247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140156.250000                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140156.250000                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66097                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       995735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          995735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    845454000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    845454000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1008440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1008440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66544.982290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66544.982290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    699109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    699109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35880000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35880000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66619.878026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66619.878026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217454.545455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217454.545455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836115                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836115                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6215232000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6215232000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56584.928850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56584.928850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54567                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54567                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55272                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55272                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3165389500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3165389500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57269.313576                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57269.313576                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4490                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4490                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          332                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          332                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23659500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23659500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.068851                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.068851                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71263.554217                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71263.554217                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          332                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          332                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23327500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23327500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.068851                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.068851                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70263.554217                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70263.554217                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4771                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4771                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4771                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4771                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11948308000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7406384                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67121                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.343767                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          844                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3994071                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3994071                       # Number of data accesses

---------- End Simulation Statistics   ----------
