# Digital-Lock-Simulation-in-Verilog
Lock with password key simulation
