#! /usr/bin/env bash
exec /home/daniel/miniconda3/envs/digital/bin/vvp -f "$0" "$@" <<'# EOF'
:ivl_version "13.0 (devel)" "(0_8-6859-gf50cc35d2-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/daniel/miniconda3/envs/digital/lib/ivl/system.vpi";
:vpi_module "/home/daniel/miniconda3/envs/digital/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/daniel/miniconda3/envs/digital/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/daniel/miniconda3/envs/digital/lib/ivl/v2005_math.vpi";
:vpi_module "/home/daniel/miniconda3/envs/digital/lib/ivl/va_math.vpi";
S_0x1cb62f30 .scope module, "tb_mult" "tb_mult" 2 3;
 .timescale -9 -12;
v0x1cb9c860_0 .var "A", 7 0;
v0x1cb9c940_0 .var "B", 7 0;
v0x1cb9ca50_0 .net "P", 15 0, v0x1cb99db0_0;  1 drivers
v0x1cb9cb40_0 .net "busy", 0 0, v0x1cb9b1b0_0;  1 drivers
v0x1cb9cc30_0 .var "clk", 0 0;
v0x1cb9cd20_0 .net "done", 0 0, v0x1cb9b520_0;  1 drivers
v0x1cb9ce10_0 .var "reset", 0 0;
v0x1cb9ceb0_0 .var "start", 0 0;
E_0x1cb6dad0 .event anyedge, v0x1cb9b520_0;
S_0x1cb630c0 .scope module, "dut" "mult_top" 2 14, 3 16 0, S_0x1cb62f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "A";
    .port_info 4 /INPUT 8 "B";
    .port_info 5 /OUTPUT 16 "P";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
v0x1cb9bb00_0 .net "A", 7 0, v0x1cb9c860_0;  1 drivers
v0x1cb9bc10_0 .net "B", 7 0, v0x1cb9c940_0;  1 drivers
v0x1cb9bce0_0 .net "B_bit0", 0 0, L_0x1cb9d040;  1 drivers
v0x1cb9bdb0_0 .net "P", 15 0, v0x1cb99db0_0;  alias, 1 drivers
v0x1cb9be50_0 .net "add", 0 0, v0x1cb9b110_0;  1 drivers
v0x1cb9bf90_0 .net "busy", 0 0, v0x1cb9b1b0_0;  alias, 1 drivers
v0x1cb9c030_0 .net "clear_P", 0 0, v0x1cb9b250_0;  1 drivers
v0x1cb9c120_0 .net "clk", 0 0, v0x1cb9cc30_0;  1 drivers
v0x1cb9c210_0 .net "count_zero", 0 0, L_0x1cb9d130;  1 drivers
v0x1cb9c2b0_0 .net "dec_count", 0 0, v0x1cb9b480_0;  1 drivers
v0x1cb9c3a0_0 .net "done", 0 0, v0x1cb9b520_0;  alias, 1 drivers
v0x1cb9c440_0 .net "load", 0 0, v0x1cb9b5c0_0;  1 drivers
v0x1cb9c530_0 .net "reset", 0 0, v0x1cb9ce10_0;  1 drivers
v0x1cb9c620_0 .net "shift", 0 0, v0x1cb9b7d0_0;  1 drivers
v0x1cb9c710_0 .net "start", 0 0, v0x1cb9ceb0_0;  1 drivers
S_0x1cb63250 .scope module, "datapath" "dp_mult" 3 39, 4 2 0, S_0x1cb630c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "A_in";
    .port_info 3 /INPUT 8 "B_in";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /INPUT 1 "add";
    .port_info 6 /INPUT 1 "shift";
    .port_info 7 /INPUT 1 "clear_P";
    .port_info 8 /INPUT 1 "dec_count";
    .port_info 9 /OUTPUT 16 "P";
    .port_info 10 /OUTPUT 8 "A_reg_out";
    .port_info 11 /OUTPUT 8 "B_reg_out";
    .port_info 12 /OUTPUT 1 "B_bit0";
    .port_info 13 /OUTPUT 1 "count_zero";
L_0x1cb4a5c0 .functor BUFZ 8, v0x1cb4aa80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1cb505a0_0 .net "A_in", 7 0, v0x1cb9c860_0;  alias, 1 drivers
v0x1cb52280_0 .var "A_reg", 15 0;
v0x1cb76a70_0 .net "A_reg_out", 7 0, L_0x1cb9cfa0;  1 drivers
v0x1cb785a0_0 .net "B_bit0", 0 0, L_0x1cb9d040;  alias, 1 drivers
v0x1cb4a980_0 .net "B_in", 7 0, v0x1cb9c940_0;  alias, 1 drivers
v0x1cb4aa80_0 .var "B_reg", 7 0;
v0x1cb99cd0_0 .net "B_reg_out", 7 0, L_0x1cb4a5c0;  1 drivers
v0x1cb99db0_0 .var "P", 15 0;
L_0x7967ff159018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1cb99e90_0 .net/2u *"_ivl_6", 3 0, L_0x7967ff159018;  1 drivers
v0x1cb99f70_0 .net "add", 0 0, v0x1cb9b110_0;  alias, 1 drivers
v0x1cb9a030_0 .net "clear_P", 0 0, v0x1cb9b250_0;  alias, 1 drivers
v0x1cb9a0f0_0 .net "clk", 0 0, v0x1cb9cc30_0;  alias, 1 drivers
v0x1cb9a1b0_0 .var "count", 3 0;
v0x1cb9a290_0 .net "count_zero", 0 0, L_0x1cb9d130;  alias, 1 drivers
v0x1cb9a350_0 .net "dec_count", 0 0, v0x1cb9b480_0;  alias, 1 drivers
v0x1cb9a410_0 .net "load", 0 0, v0x1cb9b5c0_0;  alias, 1 drivers
v0x1cb9a4d0_0 .net "reset", 0 0, v0x1cb9ce10_0;  alias, 1 drivers
v0x1cb9a590_0 .net "shift", 0 0, v0x1cb9b7d0_0;  alias, 1 drivers
E_0x1cb6d950 .event posedge, v0x1cb9a4d0_0, v0x1cb9a0f0_0;
L_0x1cb9cfa0 .part v0x1cb52280_0, 0, 8;
L_0x1cb9d040 .part v0x1cb4aa80_0, 0, 1;
L_0x1cb9d130 .cmp/eq 4, v0x1cb9a1b0_0, L_0x7967ff159018;
S_0x1cb9a890 .scope module, "fsm" "control_mult" 3 59, 5 3 0, S_0x1cb630c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "B_bit0";
    .port_info 4 /INPUT 1 "count_zero";
    .port_info 5 /OUTPUT 1 "load";
    .port_info 6 /OUTPUT 1 "add";
    .port_info 7 /OUTPUT 1 "shift";
    .port_info 8 /OUTPUT 1 "clear_P";
    .port_info 9 /OUTPUT 1 "dec_count";
    .port_info 10 /OUTPUT 1 "busy";
    .port_info 11 /OUTPUT 1 "done";
P_0x1cb9aa40 .param/l "ADD" 1 5 23, C4<011>;
P_0x1cb9aa80 .param/l "CHECK" 1 5 22, C4<010>;
P_0x1cb9aac0 .param/l "DONE_ST" 1 5 25, C4<101>;
P_0x1cb9ab00 .param/l "IDLE" 1 5 20, C4<000>;
P_0x1cb9ab40 .param/l "LOAD" 1 5 21, C4<001>;
P_0x1cb9ab80 .param/l "SHIFT" 1 5 24, C4<100>;
v0x1cb9b050_0 .net "B_bit0", 0 0, L_0x1cb9d040;  alias, 1 drivers
v0x1cb9b110_0 .var "add", 0 0;
v0x1cb9b1b0_0 .var "busy", 0 0;
v0x1cb9b250_0 .var "clear_P", 0 0;
v0x1cb9b2f0_0 .net "clk", 0 0, v0x1cb9cc30_0;  alias, 1 drivers
v0x1cb9b3e0_0 .net "count_zero", 0 0, L_0x1cb9d130;  alias, 1 drivers
v0x1cb9b480_0 .var "dec_count", 0 0;
v0x1cb9b520_0 .var "done", 0 0;
v0x1cb9b5c0_0 .var "load", 0 0;
v0x1cb9b660_0 .var "next_state", 2 0;
v0x1cb9b700_0 .net "reset", 0 0, v0x1cb9ce10_0;  alias, 1 drivers
v0x1cb9b7d0_0 .var "shift", 0 0;
v0x1cb9b8a0_0 .net "start", 0 0, v0x1cb9ceb0_0;  alias, 1 drivers
v0x1cb9b940_0 .var "state", 2 0;
E_0x1cb3f0b0 .event anyedge, v0x1cb9b940_0;
E_0x1cb7ac40 .event anyedge, v0x1cb9b940_0, v0x1cb9b8a0_0, v0x1cb785a0_0, v0x1cb9a290_0;
    .scope S_0x1cb63250;
T_0 ;
    %wait E_0x1cb6d950;
    %load/vec4 v0x1cb9a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1cb52280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1cb4aa80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1cb99db0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1cb9a1b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1cb9a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x1cb505a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1cb52280_0, 0;
    %load/vec4 v0x1cb4a980_0;
    %assign/vec4 v0x1cb4aa80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1cb9a1b0_0, 0;
T_0.2 ;
    %load/vec4 v0x1cb9a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1cb99db0_0, 0;
T_0.4 ;
    %load/vec4 v0x1cb99f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x1cb99db0_0;
    %load/vec4 v0x1cb52280_0;
    %add;
    %assign/vec4 v0x1cb99db0_0, 0;
T_0.6 ;
    %load/vec4 v0x1cb9a590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x1cb52280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x1cb52280_0, 0;
    %load/vec4 v0x1cb4aa80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x1cb4aa80_0, 0;
T_0.8 ;
    %load/vec4 v0x1cb9a350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x1cb9a1b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x1cb9a1b0_0, 0;
T_0.10 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1cb9a890;
T_1 ;
    %wait E_0x1cb6d950;
    %load/vec4 v0x1cb9b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1cb9b940_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1cb9b660_0;
    %assign/vec4 v0x1cb9b940_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1cb9a890;
T_2 ;
    %wait E_0x1cb7ac40;
    %load/vec4 v0x1cb9b940_0;
    %store/vec4 v0x1cb9b660_0, 0, 3;
    %load/vec4 v0x1cb9b940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cb9b660_0, 0, 3;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x1cb9b8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1cb9b660_0, 0, 3;
T_2.8 ;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1cb9b660_0, 0, 3;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x1cb9b050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1cb9b660_0, 0, 3;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1cb9b660_0, 0, 3;
T_2.11 ;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1cb9b660_0, 0, 3;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x1cb9b3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1cb9b660_0, 0, 3;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1cb9b660_0, 0, 3;
T_2.13 ;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cb9b660_0, 0, 3;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1cb9a890;
T_3 ;
    %wait E_0x1cb3f0b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9b110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9b7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9b250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9b480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9b520_0, 0, 1;
    %load/vec4 v0x1cb9b940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9b520_0, 0, 1;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9b520_0, 0, 1;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9b5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9b250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9b1b0_0, 0, 1;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9b1b0_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9b110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9b1b0_0, 0, 1;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9b7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9b480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9b1b0_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9b520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9b1b0_0, 0, 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1cb62f30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9cc30_0, 0, 1;
T_4.0 ;
    %delay 10000, 0;
    %load/vec4 v0x1cb9cc30_0;
    %inv;
    %store/vec4 v0x1cb9cc30_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1cb62f30;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9ce10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cb9c860_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cb9c940_0, 0, 8;
    %vpi_call 2 36 "$dumpfile", "multiplicador.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1cb62f30 {0 0 0};
    %vpi_call 2 39 "$display", "Inicio de pruebas" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9ce10_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 46 "$display", "Test 1: 5 x 3" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x1cb9c860_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x1cb9c940_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9ceb0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9ceb0_0, 0, 1;
T_5.0 ;
    %load/vec4 v0x1cb9cd20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x1cb6dad0;
    %jmp T_5.0;
T_5.1 ;
    %delay 20000, 0;
    %load/vec4 v0x1cb9ca50_0;
    %cmpi/e 15, 0, 16;
    %jmp/0xz  T_5.2, 4;
    %vpi_call 2 56 "$display", "PASS - Resultado: %d", v0x1cb9ca50_0 {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call 2 58 "$display", "FAIL - Esperado: 15, Obtenido: %d", v0x1cb9ca50_0 {0 0 0};
T_5.3 ;
    %delay 100000, 0;
    %vpi_call 2 63 "$display", "Test 2: 12 x 8" {0 0 0};
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x1cb9c860_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x1cb9c940_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9ceb0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9ceb0_0, 0, 1;
T_5.4 ;
    %load/vec4 v0x1cb9cd20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0x1cb6dad0;
    %jmp T_5.4;
T_5.5 ;
    %delay 20000, 0;
    %load/vec4 v0x1cb9ca50_0;
    %cmpi/e 96, 0, 16;
    %jmp/0xz  T_5.6, 4;
    %vpi_call 2 73 "$display", "PASS - Resultado: %d", v0x1cb9ca50_0 {0 0 0};
    %jmp T_5.7;
T_5.6 ;
    %vpi_call 2 75 "$display", "FAIL - Esperado: 96, Obtenido: %d", v0x1cb9ca50_0 {0 0 0};
T_5.7 ;
    %delay 100000, 0;
    %vpi_call 2 80 "$display", "Test 3: 255 x 255" {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1cb9c860_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1cb9c940_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9ceb0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9ceb0_0, 0, 1;
T_5.8 ;
    %load/vec4 v0x1cb9cd20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.9, 6;
    %wait E_0x1cb6dad0;
    %jmp T_5.8;
T_5.9 ;
    %delay 20000, 0;
    %load/vec4 v0x1cb9ca50_0;
    %cmpi/e 65025, 0, 16;
    %jmp/0xz  T_5.10, 4;
    %vpi_call 2 90 "$display", "PASS - Resultado: %d", v0x1cb9ca50_0 {0 0 0};
    %jmp T_5.11;
T_5.10 ;
    %vpi_call 2 92 "$display", "FAIL - Esperado: 65025, Obtenido: %d", v0x1cb9ca50_0 {0 0 0};
T_5.11 ;
    %delay 100000, 0;
    %vpi_call 2 97 "$display", "Test 4: 100 x 0" {0 0 0};
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x1cb9c860_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cb9c940_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9ceb0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9ceb0_0, 0, 1;
T_5.12 ;
    %load/vec4 v0x1cb9cd20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.13, 6;
    %wait E_0x1cb6dad0;
    %jmp T_5.12;
T_5.13 ;
    %delay 20000, 0;
    %load/vec4 v0x1cb9ca50_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_5.14, 4;
    %vpi_call 2 107 "$display", "PASS - Resultado: %d", v0x1cb9ca50_0 {0 0 0};
    %jmp T_5.15;
T_5.14 ;
    %vpi_call 2 109 "$display", "FAIL - Esperado: 0, Obtenido: %d", v0x1cb9ca50_0 {0 0 0};
T_5.15 ;
    %delay 100000, 0;
    %vpi_call 2 114 "$display", "Test 5: 15 x 7" {0 0 0};
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x1cb9c860_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x1cb9c940_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb9ceb0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb9ceb0_0, 0, 1;
T_5.16 ;
    %load/vec4 v0x1cb9cd20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.17, 6;
    %wait E_0x1cb6dad0;
    %jmp T_5.16;
T_5.17 ;
    %delay 20000, 0;
    %load/vec4 v0x1cb9ca50_0;
    %cmpi/e 105, 0, 16;
    %jmp/0xz  T_5.18, 4;
    %vpi_call 2 124 "$display", "PASS - Resultado: %d", v0x1cb9ca50_0 {0 0 0};
    %jmp T_5.19;
T_5.18 ;
    %vpi_call 2 126 "$display", "FAIL - Esperado: 105, Obtenido: %d", v0x1cb9ca50_0 {0 0 0};
T_5.19 ;
    %delay 200000, 0;
    %vpi_call 2 130 "$display", "Fin de pruebas" {0 0 0};
    %vpi_call 2 131 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cb62f30;
T_6 ;
    %vpi_call 2 135 "$monitor", "t=%0t | A=%d B=%d | P=%d | busy=%b done=%b", $time, v0x1cb9c860_0, v0x1cb9c940_0, v0x1cb9ca50_0, v0x1cb9cb40_0, v0x1cb9cd20_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "sim/tb_mult.v";
    "rtl/mult_top.v";
    "rtl/dp_mult.v";
    "rtl/control_mult.v";
# EOF
