<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Curtis A. Nelson | Genetic Logic Lab</title><link>/author/curtis-a.-nelson/</link><atom:link href="/author/curtis-a.-nelson/index.xml" rel="self" type="application/rss+xml"/><description>Curtis A. Nelson</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Thu, 01 Mar 2007 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>Curtis A. Nelson</title><link>/author/curtis-a.-nelson/</link></image><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/nelson-efficient-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2007/</guid><description/></item><item><title>Technology Mapping of Timed Asynchronous Circuits</title><link>/publication/nelson-technology-2004/</link><pubDate>Wed, 01 Dec 2004 00:00:00 +0000</pubDate><guid>/publication/nelson-technology-2004/</guid><description/></item></channel></rss>