
<EDKPROJECT ARCH="virtex2p" EDKVERSION="8.1.02" PART="xc2vp30ff896-7" PROJECTSRC="C:/IGAM/testing_system/system.mhs" TIMESTAMP="Sun Oct 01 02:21:39 2006
">

  <MHSINFO>
    <GLOBALPORTS>
      <GPORT DIR="IO" GPORT_GROUP="L" IOB_STATE="BUF" PRTNAME="fpga_0_onewire_0_ONEWIRE_DQ" PRTNUMBER="50" SIGNAME="fpga_0_onewire_0_ONEWIRE_DQ"/>
      <GPORT DIR="I" GPORT_GROUP="G" PRTNAME="fpga_0_RS232_Uart_1_RX_pin" PRTNUMBER="25" SIGNAME="fpga_0_RS232_Uart_1_RX"/>
      <GPORT DIR="O" GPORT_GROUP="G" PRTNAME="fpga_0_RS232_Uart_1_TX_pin" PRTNUMBER="26" SIGNAME="fpga_0_RS232_Uart_1_TX"/>
      <GPORT DIR="I" GPORT_GROUP="H" PRTNAME="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin" PRTNUMBER="27" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_CLK"/>
      <GPORT DIR="O" GPORT_GROUP="H" PRTNAME="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin" PRTNUMBER="31" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_MPA"/>
      <GPORT DIR="IO" GPORT_GROUP="H" PRTNAME="fpga_0_SysACE_CompactFlash_SysACE_MPD_pin" PRTNUMBER="29" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_MPD"/>
      <GPORT DIR="O" GPORT_GROUP="H" PRTNAME="fpga_0_SysACE_CompactFlash_SysACE_CEN_pin" PRTNUMBER="30" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_CEN"/>
      <GPORT DIR="O" GPORT_GROUP="H" PRTNAME="fpga_0_SysACE_CompactFlash_SysACE_OEN_pin" PRTNUMBER="32" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_OEN"/>
      <GPORT DIR="O" GPORT_GROUP="H" PRTNAME="fpga_0_SysACE_CompactFlash_SysACE_WEN_pin" PRTNUMBER="33" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_WEN"/>
      <GPORT DIR="I" GPORT_GROUP="H" PRTNAME="fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin" PRTNUMBER="28" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_MPIRQ"/>
      <GPORT DIR="IO" GPORT_GROUP="D" PRTNAME="fpga_0_LEDs_4Bit_GPIO_IO_pin" PRTNUMBER="19" SIGNAME="fpga_0_LEDs_4Bit_GPIO_IO"/>
      <GPORT DIR="IO" GPORT_GROUP="C" PRTNAME="fpga_0_DIPSWs_4Bit_GPIO_IO_pin" PRTNUMBER="18" SIGNAME="fpga_0_DIPSWs_4Bit_GPIO_IO"/>
      <GPORT DIR="IO" GPORT_GROUP="F" PRTNAME="fpga_0_PushButtons_5Bit_GPIO_IO_pin" PRTNUMBER="24" SIGNAME="fpga_0_PushButtons_5Bit_GPIO_IO"/>
      <GPORT DIR="O" GPORT_GROUP="GLB" PRTNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clk_pin" PRTNUMBER="0" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clk"/>
      <GPORT DIR="O" GPORT_GROUP="GLB" PRTNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clkn_pin" PRTNUMBER="1" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clkn"/>
      <GPORT DIR="O" GPORT_GROUP="B" PRTNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin" PRTNUMBER="10" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr"/>
      <GPORT DIR="O" GPORT_GROUP="B" PRTNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_BankAddr_pin" PRTNUMBER="11" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_BankAddr"/>
      <GPORT DIR="O" GPORT_GROUP="B" PRTNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CASn_pin" PRTNUMBER="12" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CASn"/>
      <GPORT DIR="O" GPORT_GROUP="B" PRTNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_RASn_pin" PRTNUMBER="16" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_RASn"/>
      <GPORT DIR="O" GPORT_GROUP="B" PRTNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_WEn_pin" PRTNUMBER="17" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_WEn"/>
      <GPORT DIR="O" GPORT_GROUP="B" PRTNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM_pin" PRTNUMBER="15" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM"/>
      <GPORT DIR="IO" GPORT_GROUP="B" PRTNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_pin" PRTNUMBER="8" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS"/>
      <GPORT DIR="IO" GPORT_GROUP="B" PRTNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin" PRTNUMBER="9" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ"/>
      <GPORT DIR="O" GPORT_GROUP="B" PRTNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CKE_pin" PRTNUMBER="13" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CKE"/>
      <GPORT DIR="O" GPORT_GROUP="B" PRTNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CSn_pin" PRTNUMBER="14" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CSn"/>
      <GPORT DIR="IO" GPORT_GROUP="E" PRTNAME="fpga_0_PS2_Ports_IO_ADAPTER_ps2_mouse_clk_pin" PRTNUMBER="22" SIGNAME="fpga_0_PS2_Ports_IO_ADAPTER_ps2_mouse_clk"/>
      <GPORT DIR="IO" GPORT_GROUP="E" PRTNAME="fpga_0_PS2_Ports_IO_ADAPTER_ps2_mouse_data_pin" PRTNUMBER="23" SIGNAME="fpga_0_PS2_Ports_IO_ADAPTER_ps2_mouse_data"/>
      <GPORT DIR="IO" GPORT_GROUP="E" PRTNAME="fpga_0_PS2_Ports_IO_ADAPTER_ps2_keyb_clk_pin" PRTNUMBER="20" SIGNAME="fpga_0_PS2_Ports_IO_ADAPTER_ps2_keyb_clk"/>
      <GPORT DIR="IO" GPORT_GROUP="E" PRTNAME="fpga_0_PS2_Ports_IO_ADAPTER_ps2_keyb_data_pin" PRTNUMBER="21" SIGNAME="fpga_0_PS2_Ports_IO_ADAPTER_ps2_keyb_data"/>
      <GPORT DIR="O" GPORT_GROUP="I" IOB_STATE="BUF" PRTNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_CLK" PRTNUMBER="36" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_CLK"/>
      <GPORT DIR="O" GPORT_GROUP="I" PRTNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_HSYNC_pin" PRTNUMBER="38" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_HSYNC"/>
      <GPORT DIR="O" GPORT_GROUP="I" PRTNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_VSYNC_pin" PRTNUMBER="40" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_VSYNC"/>
      <GPORT DIR="O" GPORT_GROUP="I" PRTNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_BLNK_pin" PRTNUMBER="34" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_BLNK"/>
      <GPORT DIR="O" GPORT_GROUP="J" PRTNAME="fpga_0_net_gnd_pin" PRTNUMBER="48" SIGNAME="net_gnd"/>
      <GPORT DIR="O" GPORT_GROUP="J" PRTNAME="fpga_0_net_gnd_1_pin" PRTNUMBER="42" SIGNAME="net_gnd"/>
      <GPORT DIR="O" GPORT_GROUP="J" PRTNAME="fpga_0_net_gnd_2_pin" PRTNUMBER="43" SIGNAME="net_gnd"/>
      <GPORT DIR="O" GPORT_GROUP="I" PRTNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_B_pin" PRTNUMBER="35" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_B"/>
      <GPORT DIR="O" GPORT_GROUP="J" PRTNAME="fpga_0_net_gnd_3_pin" PRTNUMBER="44" SIGNAME="net_gnd"/>
      <GPORT DIR="O" GPORT_GROUP="J" PRTNAME="fpga_0_net_gnd_4_pin" PRTNUMBER="45" SIGNAME="net_gnd"/>
      <GPORT DIR="O" GPORT_GROUP="I" PRTNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_G_pin" PRTNUMBER="37" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_G"/>
      <GPORT DIR="O" GPORT_GROUP="J" PRTNAME="fpga_0_net_gnd_5_pin" PRTNUMBER="46" SIGNAME="net_gnd"/>
      <GPORT DIR="O" GPORT_GROUP="J" PRTNAME="fpga_0_net_gnd_6_pin" PRTNUMBER="47" SIGNAME="net_gnd"/>
      <GPORT DIR="O" GPORT_GROUP="I" PRTNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_R_pin" PRTNUMBER="39" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_R"/>
      <GPORT DIR="I" GPORT_GROUP="A" PRTNAME="fpga_0_Audio_Codec_Bit_Clk_pin" PRTNUMBER="3" SIGNAME="fpga_0_Audio_Codec_Bit_Clk"/>
      <GPORT DIR="O" GPORT_GROUP="A" PRTNAME="fpga_0_Audio_Codec_AC97Reset_n_pin" PRTNUMBER="5" SIGNAME="fpga_0_Audio_Codec_AC97Reset_n"/>
      <GPORT DIR="I" GPORT_GROUP="A" PRTNAME="fpga_0_Audio_Codec_SData_In_pin" PRTNUMBER="4" SIGNAME="fpga_0_Audio_Codec_SData_In"/>
      <GPORT DIR="O" GPORT_GROUP="A" PRTNAME="fpga_0_Audio_Codec_SData_Out_pin" PRTNUMBER="6" SIGNAME="fpga_0_Audio_Codec_SData_Out"/>
      <GPORT DIR="O" GPORT_GROUP="A" PRTNAME="fpga_0_Audio_Codec_Sync_pin" PRTNUMBER="7" SIGNAME="fpga_0_Audio_Codec_Sync"/>
      <GPORT DIR="I" GPORT_GROUP="K" PRTNAME="fpga_0_DDR_CLK_FB" PRTNUMBER="49" SIGIS="DCMCLK" SIGNAME="ddr_feedback_s"/>
      <GPORT DIR="O" GPORT_GROUP="GLB" PRTNAME="fpga_0_DDR_CLK_FB_OUT" PRTNUMBER="2" SIGNAME="ddr_clk_feedback_out_s"/>
      <GPORT DIR="I" GPORT_GROUP="J" PRTNAME="sys_clk_pin" PRTNUMBER="41" SIGIS="DCMCLK" SIGNAME="dcm_clk_s"/>
      <GPORT DIR="I" GPORT_GROUP="M" PRTNAME="sys_rst_pin" PRTNUMBER="51" SIGNAME="sys_rst_s"/>
    </GLOBALPORTS>
    <MODULES>
      <MODULE HW_VER="2.00.c" INSTANCE="ppc405_0" INTCINDEX="0" MODCLASS="PROCESSOR" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/doc/html/api/index.html" MODTYPE="ppc405" PROCTYPE="POWERPC">
        <SDESC>PowerPC 405 Virtex-II Pro</SDESC>
        <LDESC>A wrapper to instantiate the PowerPC 405 Processor Block primitive</LDESC>
        <MPARM PNAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000"/>
        <MPARM PNAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011"/>
        <MPARM PNAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000"/>
        <MPARM PNAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011"/>
        <MPARM PNAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
        <MPARM PNAME="C_DETERMINISTIC_MULT" VALUE="0"/>
        <MPARM PNAME="C_MMU_ENABLE" VALUE="1"/>
        <MPARM PNAME="C_DCR_RESYNC" VALUE="0"/>
        <BUSINTERFACE BIFNAME="JTAGPPC" BIFRANK="TARGET" BIF_X="0" BIF_Y="0" BUSDOMAIN="XIL" BUSNAME="jtagppc_0_0" ORIENTED="WEST"/>
        <BUSINTERFACE BIFNAME="IPLB" BIFRANK="MASTER" BIF_X="1" BIF_Y="1" BUSDOMAIN="PLB" BUSINDEX="0" BUSNAME="plb" ORIENTED="EAST"/>
        <BUSINTERFACE BIFNAME="DPLB" BIFRANK="MASTER" BIF_X="0" BIF_Y="1" BUSDOMAIN="PLB" BUSINDEX="0" BUSNAME="plb" ORIENTED="WEST"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLBCLK" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="C405RSTCHIPRESETREQ" PRTNUMBER="7" SIGNAME="C405RSTCHIPRESETREQ"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="C405RSTCORERESETREQ" PRTNUMBER="8" SIGNAME="C405RSTCORERESETREQ"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="C405RSTSYSRESETREQ" PRTNUMBER="9" SIGNAME="C405RSTSYSRESETREQ"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RSTC405RESETCHIP" PRTNUMBER="2" SIGNAME="RSTC405RESETCHIP"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RSTC405RESETCORE" PRTNUMBER="3" SIGNAME="RSTC405RESETCORE"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RSTC405RESETSYS" PRTNUMBER="4" SIGNAME="RSTC405RESETSYS"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="EICC405EXTINPUTIRQ" PRTNUMBER="5" SIGIS="INTERRUPT" SIGNAME="EICC405EXTINPUTIRQ"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CPMC405CLOCK" PRTNUMBER="6" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      </MODULE>
      <MODULE HW_VER="2.00.c" INSTANCE="ppc405_1" MODCLASS="PROCESSOR" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/doc/html/api/index.html" MODTYPE="ppc405" PROCTYPE="POWERPC">
        <SDESC>PowerPC 405 Virtex-II Pro</SDESC>
        <LDESC>A wrapper to instantiate the PowerPC 405 Processor Block primitive</LDESC>
        <MPARM PNAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000"/>
        <MPARM PNAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011"/>
        <MPARM PNAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000"/>
        <MPARM PNAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011"/>
        <MPARM PNAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
        <MPARM PNAME="C_DETERMINISTIC_MULT" VALUE="0"/>
        <MPARM PNAME="C_MMU_ENABLE" VALUE="1"/>
        <MPARM PNAME="C_DCR_RESYNC" VALUE="0"/>
        <BUSINTERFACE BIFNAME="JTAGPPC" BIFRANK="TARGET" BIF_X="1" BIF_Y="0" BUSDOMAIN="XIL" BUSNAME="jtagppc_0_1" ORIENTED="EAST"/>
      </MODULE>
      <MODULE HW_VER="2.00.a" INSTANCE="jtagppc_0" MODCLASS="PERIPHERAL" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/doc/jtagppc_cntlr.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" MODTYPE="jtagppc_cntlr">
        <SDESC>PowerPC JTAG Controller</SDESC>
        <LDESC>JTAGPPC wrapper allows the PowerPC to connect to the JTAG chain of the FPGA.</LDESC>
        <MPARM PNAME="C_DEVICE" VALUE="X2VP4"/>
        <BUSINTERFACE BIFNAME="JTAGPPC0" BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSDOMAIN="XIL" BUSNAME="jtagppc_0_0" ORIENTED="EAST"/>
        <BUSINTERFACE BIFNAME="JTAGPPC1" BIFRANK="INITIATOR" BIF_X="0" BIF_Y="0" BUSDOMAIN="XIL" BUSNAME="jtagppc_0_1" ORIENTED="WEST"/>
      </MODULE>
      <MODULE GPORT_GROUP="M" HW_VER="1.00.a" INSTANCE="reset_block" IOCONNECT="TRUE" MODCLASS="IP" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v1_00_a/doc/proc_sys_reset.pdf" MODTYPE="proc_sys_reset">
        <SDESC>Processor System Reset Module</SDESC>
        <LDESC>Reset management module</LDESC>
        <MPARM PNAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <MPARM PNAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <MPARM PNAME="C_AUX_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_NUM_BUS_RST" VALUE="1"/>
        <MPARM PNAME="C_NUM_PERP_RST" VALUE="1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Ext_Reset_In" PRTNUMBER="1" SIGNAME="sys_rst_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Slowest_sync_clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Chip_Reset_Req" PRTNUMBER="3" SIGNAME="C405RSTCHIPRESETREQ"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Core_Reset_Req" PRTNUMBER="4" SIGNAME="C405RSTCORERESETREQ"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="System_Reset_Req" PRTNUMBER="5" SIGNAME="C405RSTSYSRESETREQ"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Rstc405resetchip" PRTNUMBER="7" SIGNAME="RSTC405RESETCHIP"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Rstc405resetcore" PRTNUMBER="8" SIGNAME="RSTC405RESETCORE"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Rstc405resetsys" PRTNUMBER="9" SIGNAME="RSTC405RESETSYS"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Bus_Struct_Reset" PRTNUMBER="10" SIGNAME="sys_bus_reset"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Dcm_locked" PRTNUMBER="6" SIGNAME="dcm_1_lock"/>
      </MODULE>
      <MODULE BUSINDEX="0" BUSTYPE="PLB" HW_VER="1.02.a" INSTANCE="plb" MODCLASS="BUS" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/doc/plb_v34.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/plbarb_v1_01_a/doc/html/api/index.html" MODTYPE="plb_v34">
        <SDESC>Processor Local Bus (PLB) 3.4</SDESC>
        <LDESC>'Xilinx 64-bit Processor Local Bus (PLB) consists of a bus control unit, a watchdog timer, and separate address, write, and read data path units with a a three-cycle only arbitration feature'</LDESC>
        <MPARM PNAME="C_PLB_NUM_MASTERS" VALUE="4"/>
        <MPARM PNAME="C_PLB_NUM_SLAVES" VALUE="4"/>
        <MPARM PNAME="C_PLB_MID_WIDTH" VALUE="2"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DCR_INTFCE" VALUE="0"/>
        <MPARM PNAME="C_BASEADDR" VALUE="0b1111111111"/>
        <MPARM PNAME="C_HIGHADDR" VALUE="0b0000000000"/>
        <MPARM PNAME="C_DCR_AWIDTH" VALUE="10"/>
        <MPARM PNAME="C_DCR_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_IRQ_ACTIVE" VALUE="1"/>
        <MPARM PNAME="C_NUM_OPBCLK_PLB2OPB_REARB" VALUE="5"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SYS_Rst" PRTNUMBER="1" SIGNAME="sys_bus_reset"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      </MODULE>
      <MODULE BUSINDEX="1" BUSTYPE="OPB" HW_VER="1.10.c" INSTANCE="opb" MODCLASS="BUS" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/doc/opb_v20.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/doc/html/api/index.html" MODTYPE="opb_v20">
        <SDESC>On-chip Peripheral Bus (OPB) 2.0</SDESC>
        <LDESC>OPB_V20 On-Chip Peripheral Bus V2.0 with OPB Arbiter (OPB_V20)</LDESC>
        <MPARM PNAME="C_BASEADDR" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="C_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_NUM_MASTERS" VALUE="4"/>
        <MPARM PNAME="C_NUM_SLAVES" VALUE="4"/>
        <MPARM PNAME="C_USE_LUT_OR" VALUE="1"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_DYNAM_PRIORITY" VALUE="0"/>
        <MPARM PNAME="C_PARK" VALUE="0"/>
        <MPARM PNAME="C_PROC_INTRFCE" VALUE="0"/>
        <MPARM PNAME="C_REG_GRANTS" VALUE="1"/>
        <MPARM PNAME="C_DEV_BLK_ID" VALUE="0"/>
        <MPARM PNAME="C_DEV_MIR_ENABLE" VALUE="0"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SYS_Rst" PRTNUMBER="1" SIGNAME="sys_bus_reset"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      </MODULE>
      <MODULE HW_VER="1.01.a" INSTANCE="plb2opb" MODCLASS="BUS_BRIDGE" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/doc/plb2opb_bridge.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/plb2opb_v1_00_a/doc/html/api/index.html" MODTYPE="plb2opb_bridge">
        <SDESC>PLB to OPB Bridge</SDESC>
        <LDESC>Processor Local Bus (PLB) to On-chip Peripheral Bus(OPB) Bridge</LDESC>
        <MPARM PNAME="C_NO_PLB_BURST" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DCR_INTFCE" VALUE="0"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2p"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_NUM_ADDR_RNG" VALUE="2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG0_BASEADDR" VALUE="0x40000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG0_HIGHADDR" VALUE="0x7fffffff"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG1_BASEADDR" VALUE="0xbe9f8000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG1_HIGHADDR" VALUE="0xbe9f8fff"/>
        <MPARM PNAME="C_RNG2_BASEADDR" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="C_RNG2_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_RNG3_BASEADDR" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="C_RNG3_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM PNAME="C_PLB_NUM_MASTERS" VALUE="4"/>
        <MPARM PNAME="C_PLB_MID_WIDTH" VALUE="4"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_DCR_BASEADDR" VALUE="0b1111111111"/>
        <MPARM PNAME="C_DCR_HIGHADDR" VALUE="0b0000000000"/>
        <MPARM PNAME="C_DCR_AWIDTH" VALUE="10"/>
        <MPARM PNAME="C_DCR_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_IRQ_ACTIVE" VALUE="1"/>
        <MPARM PNAME="C_BGI_TRANSABORT_CNT" VALUE="31"/>
        <MPARM PNAME="C_CLK_ASYNC" VALUE="1"/>
        <MPARM PNAME="C_HIGH_SPEED" VALUE="1"/>
        <MPARM PNAME="C_INCLUDE_BGI_TRANSABORT" VALUE="1"/>
        <BUSINTERFACE BIFNAME="SPLB" BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSDOMAIN="PLB" BUSINDEX="0" BUSNAME="plb"/>
        <BUSINTERFACE BIFNAME="MOPB" BIFRANK="MASTER" BIF_X="1" BIF_Y="0" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="L" HW_VER="1.00.a" INSTANCE="onewire_0" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDRIVER="C:/IGAM/testing_system/drivers/opb_onewire_v1_00_a/doc/html/api/index.html" MODTYPE="opb_onewire">
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x7a200000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x7a20ffff"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="CheckCRC" VALUE="true"/>
        <MPARM PNAME="ADD_PULLUP" VALUE="true"/>
        <MPARM PNAME="CLK_DIV" VALUE="15"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="IO" IOB_STATE="BUF" PRTNAME="ONEWIRE_DQ" PRTNUMBER="2" SIGNAME="fpga_0_onewire_0_ONEWIRE_DQ"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="G" HW_VER="1.00.b" INSTANCE="RS232_Uart_1" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/opb_uartlite_v1_00_b/doc/opb_uartlite.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_01_a/doc/html/api/index.html" MODTYPE="opb_uartlite">
        <SDESC>OPB UART (Lite)</SDESC>
        <LDESC>Generic UART (Universal Asynchronous Receiver/Transmitter) for OPB bus.</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x40600000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4060ffff"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_DATA_BITS" VALUE="8"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK_FREQ" VALUE="100000000"/>
        <MPARM PNAME="C_BAUDRATE" VALUE="9600"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_USE_PARITY" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_ODD_PARITY" VALUE="0"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RX" PRTNUMBER="2" SIGNAME="fpga_0_RS232_Uart_1_RX"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="TX" PRTNUMBER="3" SIGNAME="fpga_0_RS232_Uart_1_TX"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="H" HW_VER="1.00.c" INSTANCE="SysACE_CompactFlash" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/doc/opb_sysace.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/sysace_v1_01_a/doc/html/api/index.html" MODTYPE="opb_sysace">
        <SDESC>OPB System ACE Interface Controller</SDESC>
        <LDESC>Interface between the OPB and the Microprocessor Interface (MPU) of the System ACE Compact Flash solution peripheral</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x41800000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4180ffff"/>
        <MPARM PNAME="C_MEM_WIDTH" VALUE="16"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SysACE_CLK" PRTNUMBER="2" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_CLK"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="SysACE_MPA" PRTNUMBER="5" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_MPA"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="SysACE_MPD" PRTNUMBER="4" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_MPD"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="SysACE_CEN" PRTNUMBER="6" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_CEN"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="SysACE_OEN" PRTNUMBER="7" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_OEN"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="SysACE_WEN" PRTNUMBER="8" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_WEN"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SysACE_MPIRQ" PRTNUMBER="3" SIGNAME="fpga_0_SysACE_CompactFlash_SysACE_MPIRQ"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="D" HW_VER="3.01.b" INSTANCE="LEDs_4Bit" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/opb_gpio_v3_01_b/doc/opb_gpio.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_01_a/doc/html/api/index.html" MODTYPE="opb_gpio">
        <SDESC>OPB General Purpose IO</SDESC>
        <LDESC>General Purpose Input/Output (GPIO) core for the On-Chip Peripheral Bus (OPB) bus.</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x40020000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4002ffff"/>
        <MPARM PNAME="C_USER_ID_CODE" VALUE="3"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_GPIO_WIDTH" VALUE="4"/>
        <MPARM PNAME="C_ALL_INPUTS" VALUE="0"/>
        <MPARM PNAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_IS_BIDIR" VALUE="0"/>
        <MPARM PNAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT" VALUE="0xffffffff"/>
        <MPARM PNAME="C_IS_DUAL" VALUE="0"/>
        <MPARM PNAME="C_ALL_INPUTS_2" VALUE="0"/>
        <MPARM PNAME="C_IS_BIDIR_2" VALUE="1"/>
        <MPARM PNAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT_2" VALUE="0xffffffff"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="GPIO_IO" PRTNUMBER="2" SIGNAME="fpga_0_LEDs_4Bit_GPIO_IO"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="C" HW_VER="3.01.b" INSTANCE="DIPSWs_4Bit" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/opb_gpio_v3_01_b/doc/opb_gpio.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_01_a/doc/html/api/index.html" MODTYPE="opb_gpio">
        <SDESC>OPB General Purpose IO</SDESC>
        <LDESC>General Purpose Input/Output (GPIO) core for the On-Chip Peripheral Bus (OPB) bus.</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x40040000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4004ffff"/>
        <MPARM PNAME="C_USER_ID_CODE" VALUE="3"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_GPIO_WIDTH" VALUE="4"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_ALL_INPUTS" VALUE="1"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_INTERRUPT_PRESENT" VALUE="1"/>
        <MPARM PNAME="C_IS_BIDIR" VALUE="1"/>
        <MPARM PNAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT" VALUE="0xffffffff"/>
        <MPARM PNAME="C_IS_DUAL" VALUE="0"/>
        <MPARM PNAME="C_ALL_INPUTS_2" VALUE="0"/>
        <MPARM PNAME="C_IS_BIDIR_2" VALUE="1"/>
        <MPARM PNAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT_2" VALUE="0xffffffff"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="IP2INTC_Irpt" PRTNUMBER="3" SIGIS="INTERRUPT" SIGNAME="DIPSWs_4Bit_IP2INTC_Irpt"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="GPIO_IO" PRTNUMBER="2" SIGNAME="fpga_0_DIPSWs_4Bit_GPIO_IO"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="F" HW_VER="3.01.b" INSTANCE="PushButtons_5Bit" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/opb_gpio_v3_01_b/doc/opb_gpio.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_01_a/doc/html/api/index.html" MODTYPE="opb_gpio">
        <SDESC>OPB General Purpose IO</SDESC>
        <LDESC>General Purpose Input/Output (GPIO) core for the On-Chip Peripheral Bus (OPB) bus.</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x40000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4000ffff"/>
        <MPARM PNAME="C_USER_ID_CODE" VALUE="3"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_GPIO_WIDTH" VALUE="5"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_ALL_INPUTS" VALUE="1"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_INTERRUPT_PRESENT" VALUE="1"/>
        <MPARM PNAME="C_IS_BIDIR" VALUE="1"/>
        <MPARM PNAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT" VALUE="0xffffffff"/>
        <MPARM PNAME="C_IS_DUAL" VALUE="0"/>
        <MPARM PNAME="C_ALL_INPUTS_2" VALUE="0"/>
        <MPARM PNAME="C_IS_BIDIR_2" VALUE="1"/>
        <MPARM PNAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT_2" VALUE="0xffffffff"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="IP2INTC_Irpt" PRTNUMBER="3" SIGIS="INTERRUPT" SIGNAME="PushButtons_5Bit_IP2INTC_Irpt"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="GPIO_IO" PRTNUMBER="2" SIGNAME="fpga_0_PushButtons_5Bit_GPIO_IO"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_PLB="TRUE" EXT_MEMORY="TRUE" GPORT_GROUP="B" HW_VER="1.11.a" INSTANCE="DDR_256MB_32MX64_rank1_row13_col10_cl2_5" IOCONNECT="TRUE" MODCLASS="MEMORY_CONTROLLER" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/doc/plb_ddr.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/ddr_v1_00_b/doc/html/api/index.html" MODTYPE="plb_ddr">
        <SDESC>PLB DDR SDRAM Controller</SDESC>
        <LDESC>Processor Local Bus Double Data Rate Synchronous DRAM (PLB DDR SDRAM) controller</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_INCLUDE_BURST_CACHELN_SUPPORT" VALUE="1"/>
        <MPARM PNAME="C_REG_DIMM" VALUE="0"/>
        <MPARM PNAME="C_NUM_BANKS_MEM" VALUE="1"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_NUM_CLK_PAIRS" VALUE="4"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM PNAME="C_INCLUDE_ECC_SUPPORT" VALUE="0"/>
        <MPARM PNAME="C_ENABLE_ECC_REG" VALUE="1"/>
        <MPARM PNAME="C_ECC_DEFAULT_ON" VALUE="1"/>
        <MPARM PNAME="C_INCLUDE_ECC_INTR" VALUE="0"/>
        <MPARM PNAME="C_INCLUDE_ECC_TEST" VALUE="0"/>
        <MPARM PNAME="C_ECC_SEC_THRESHOLD" VALUE="1"/>
        <MPARM PNAME="C_ECC_DEC_THRESHOLD" VALUE="1"/>
        <MPARM PNAME="C_ECC_PEC_THRESHOLD" VALUE="1"/>
        <MPARM PNAME="NUM_ECC_BITS" VALUE="7"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TMRD" VALUE="20000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TWR" VALUE="20000"/>
        <MPARM PNAME="C_DDR_TWTR" VALUE="1"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TRAS" VALUE="60000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TRC" VALUE="90000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TRFC" VALUE="100000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TRCD" VALUE="30000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TRRD" VALUE="20000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TREFC" VALUE="70300000"/>
        <MPARM PNAME="C_DDR_TREFI" VALUE="7800000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_TRP" VALUE="30000"/>
        <MPARM PNAME="C_DDR_CAS_LAT" VALUE="2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_DWIDTH" VALUE="64"/>
        <MPARM PNAME="C_DDR_AWIDTH" VALUE="13"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DDR_COL_AWIDTH" VALUE="10"/>
        <MPARM PNAME="C_DDR_BANK_AWIDTH" VALUE="2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_MEM0_BASEADDR" VALUE="0x00000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_MEM0_HIGHADDR" VALUE="0x0fffffff"/>
        <MPARM PNAME="C_MEM1_BASEADDR" VALUE="0b11111111111111111111111111111111"/>
        <MPARM PNAME="C_MEM1_HIGHADDR" VALUE="0b00000000000000000000000000000000"/>
        <MPARM PNAME="C_MEM2_BASEADDR" VALUE="0b11111111111111111111111111111111"/>
        <MPARM PNAME="C_MEM2_HIGHADDR" VALUE="0b00000000000000000000000000000000"/>
        <MPARM PNAME="C_MEM3_BASEADDR" VALUE="0b11111111111111111111111111111111"/>
        <MPARM PNAME="C_MEM3_HIGHADDR" VALUE="0b00000000000000000000000000000000"/>
        <MPARM PNAME="C_ECC_BASEADDR" VALUE="0b11111111111111111111111111111111"/>
        <MPARM PNAME="C_ECC_HIGHADDR" VALUE="0b00000000000000000000000000000000"/>
        <MPARM PNAME="C_PLB_NUM_MASTERS" VALUE="8"/>
        <MPARM PNAME="C_PLB_MID_WIDTH" VALUE="1"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM PNAME="C_PLB_CLK_PERIOD_PS" VALUE="10000"/>
        <MPARM PNAME="C_SIM_INIT_TIME_PS" VALUE="200000000"/>
        <BUSINTERFACE BIFNAME="SPLB" BIFRANK="SLAVE" BUSDOMAIN="PLB" BUSINDEX="0" BUSNAME="plb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_Addr" PRTNUMBER="9" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_BankAddr" PRTNUMBER="10" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_BankAddr"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_CASn" PRTNUMBER="11" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CASn"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_CKE" PRTNUMBER="12" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CKE"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_CSn" PRTNUMBER="13" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CSn"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_RASn" PRTNUMBER="14" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_RASn"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_WEn" PRTNUMBER="15" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_WEn"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_DM" PRTNUMBER="16" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="DDR_DQS" PRTNUMBER="7" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="DDR_DQ" PRTNUMBER="8" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_Clk" PRTNUMBER="17" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clk &amp; ddr_clk_feedback_out_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DDR_Clkn" PRTNUMBER="18" SIGNAME="fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clkn &amp; 0b0"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Clk90_in" PRTNUMBER="2" SIGNAME="clk_90_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Clk90_in_n" PRTNUMBER="3" SIGNAME="clk_90_n_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk_n" PRTNUMBER="4" SIGNAME="sys_clk_n_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="DDR_Clk90_in" PRTNUMBER="5" SIGNAME="ddr_clk_90_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="DDR_Clk90_in_n" PRTNUMBER="6" SIGNAME="ddr_clk_90_n_s"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" HW_VER="1.00.a" INSTANCE="PS2_Ports" MODCLASS="PERIPHERAL" MODDRIVER="C:/IGAM/testing_system/drivers/ps2_ref_v1_00_a/doc/html/api/index.html" MODTYPE="opb_ps2_dual_ref">
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x7a400000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x7a40ffff"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Sys_Intr1" PRTNUMBER="6" SIGIS="INTERRUPT" SIGNAME="PS2_Ports_Sys_Intr1"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Sys_Intr2" PRTNUMBER="7" SIGIS="INTERRUPT" SIGNAME="PS2_Ports_Sys_Intr2"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Clkin1" PRTNUMBER="2" SIGNAME="PS2_Ports_Clkin1_PS2_Ports_IO_ADAPTER_ps2_clk_rx_1"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Clkpd1" PRTNUMBER="8" SIGNAME="PS2_Ports_Clkpd1_PS2_Ports_IO_ADAPTER_ps2_clk_tx_1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Rx1" PRTNUMBER="3" SIGNAME="PS2_Ports_IO_ADAPTER_ps2_d_rx_1_PS2_Ports_Rx1"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Txpd1" PRTNUMBER="9" SIGNAME="PS2_Ports_IO_ADAPTER_ps2_d_tx_1_PS2_Ports_Txpd1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Clkin2" PRTNUMBER="4" SIGNAME="PS2_Ports_Clkin2_PS2_Ports_IO_ADAPTER_ps2_clk_rx_2"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Clkpd2" PRTNUMBER="10" SIGNAME="PS2_Ports_Clkpd2_PS2_Ports_IO_ADAPTER_ps2_clk_tx_2"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Rx2" PRTNUMBER="5" SIGNAME="PS2_Ports_IO_ADAPTER_ps2_d_rx_2_PS2_Ports_Rx2"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Txpd2" PRTNUMBER="11" SIGNAME="PS2_Ports_IO_ADAPTER_ps2_d_tx_2_PS2_Ports_Txpd2"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_DCR="TRUE" BUSDOMAIN_IS_MULTI="TRUE" BUSDOMAIN_IS_PLB="TRUE" GPORT_GROUP="I" HW_VER="1.00.d" INSTANCE="VGA_FrameBuffer" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDRIVER="C:/IGAM/testing_system/drivers/tft_ref_v1_00_b/doc/html/api/index.html" MODTYPE="plb_tft_cntlr_ref">
        <MPARM CHANGE_USER="TRUE" PNAME="C_DCR_BASEADDR" VALUE="0b1011000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DCR_HIGHADDR" VALUE="0b1011001111"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DEFAULT_TFT_BASE_ADDR" VALUE="0b00000111111"/>
        <MPARM PNAME="C_DPS_INIT" VALUE="0b1"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_ON_INIT" VALUE="0b0"/>
        <MPARM PNAME="C_PIXCLK_IS_BUSCLK_DIVBY4" VALUE="0b1"/>
        <BUSINTERFACE BIFNAME="MPLB" BIFRANK="MASTER" BIF_X="0" BIF_Y="0" BUSDOMAIN="PLB" BUSINDEX="0" BUSNAME="plb" CSTACK_INDEX="0" CSTACK_MODS_Y="1" ORIENTED="WEST"/>
        <BUSINTERFACE BIFNAME="SDCR" BIFRANK="SLAVE" BIF_X="1" BIF_Y="0" BUSDOMAIN="DCR" BUSNAME="dcr_v29_0" CSTACK_INDEX="0" CSTACK_MODS_Y="1" ORIENTED="EAST"/>
        <MPORT DIR="O" IOB_STATE="BUF" PRTNAME="TFT_LCD_CLK" PRTNUMBER="2" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_CLK"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="TFT_LCD_HSYNC" PRTNUMBER="3" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_HSYNC"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="TFT_LCD_VSYNC" PRTNUMBER="4" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_VSYNC"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="TFT_LCD_B" PRTNUMBER="5" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_B"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="TFT_LCD_G" PRTNUMBER="6" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_G"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="TFT_LCD_R" PRTNUMBER="7" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_R"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="TFT_LCD_BLNK" PRTNUMBER="8" SIGNAME="fpga_0_VGA_FrameBuffer_TFT_LCD_BLNK"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SYS_dcrClk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" GPORT_GROUP="A" HW_VER="2.00.a" INSTANCE="Audio_Codec" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/IGAM/testing_system/pcores/opb_ac97_v2_00_a/doc/opb_ac97.pdf" MODDRIVER="C:/IGAM/testing_system/drivers/ac97_v2_00_a/doc/html/api/index.html" MODTYPE="opb_ac97">
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x7d400000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x7d40ffff"/>
        <MPARM PNAME="C_PLAYBACK" VALUE="1"/>
        <MPARM PNAME="C_RECORD" VALUE="1"/>
        <MPARM PNAME="C_INTR_LEVEL" VALUE="1"/>
        <MPARM PNAME="C_USE_BRAM" VALUE="1"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Bit_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="fpga_0_Audio_Codec_Bit_Clk"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SData_In" PRTNUMBER="3" SIGNAME="fpga_0_Audio_Codec_SData_In"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="SData_Out" PRTNUMBER="4" SIGNAME="fpga_0_Audio_Codec_SData_Out"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Sync" PRTNUMBER="5" SIGNAME="fpga_0_Audio_Codec_Sync"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="AC97Reset_n" PRTNUMBER="6" SIGNAME="fpga_0_Audio_Codec_AC97Reset_n"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_PLB="TRUE" HW_VER="1.00.b" INSTANCE="plb_bram_if_cntlr_1" MODCLASS="MEMORY_CONTROLLER" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/doc/plb_bram_if_cntlr.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/bram_v1_00_a/doc/html/api/index.html" MODTYPE="plb_bram_if_cntlr">
        <SDESC>PLB BRAM Controller</SDESC>
        <LDESC>Attaches BRAM to the PLB bus</LDESC>
        <MPARM PNAME="c_num_masters" VALUE="8"/>
        <MPARM CHANGE_USER="TRUE" PNAME="c_baseaddr" VALUE="0xfffe0000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="c_highaddr" VALUE="0xffffffff"/>
        <MPARM PNAME="c_include_burst_cacheln_support" VALUE="0"/>
        <MPARM PNAME="c_plb_dwidth" VALUE="64"/>
        <MPARM PNAME="c_plb_awidth" VALUE="32"/>
        <MPARM CHANGE_USER="TRUE" PNAME="c_plb_clk_period_ps" VALUE="10000"/>
        <MPARM PNAME="c_plb_mid_width" VALUE="3"/>
        <BUSINTERFACE BIFNAME="SPLB" BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSDOMAIN="PLB" BUSINDEX="0" BUSNAME="plb" ORIENTED="WEST"/>
        <BUSINTERFACE BIFNAME="PORTA" BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSDOMAIN="XIL" BUSNAME="plb_bram_if_cntlr_1_port"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_PLB="TRUE" HW_VER="1.00.a" INSTANCE="plb_bram_if_cntlr_1_bram" MODCLASS="MEMORY" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" MODTYPE="bram_block">
        <SDESC>Block RAM (BRAM) Block</SDESC>
        <LDESC>The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</LDESC>
        <MPARM PNAME="C_MEMSIZE" VALUE="2048"/>
        <MPARM PNAME="C_PORT_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PORT_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_NUM_WE" VALUE="4"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <BUSINTERFACE BIFNAME="PORTA" BIFRANK="TARGET" BIF_X="1" BIF_Y="0" BUSDOMAIN="XIL" BUSNAME="plb_bram_if_cntlr_1_port"/>
      </MODULE>
      <MODULE HW_VER="1.00.c" INSTANCE="opb_intc_0" INTCINDEX="0" MODCLASS="INTERRUPT_CONTROLLER" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/doc/opb_intc.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_00_c/doc/html/api/index.html" MODTYPE="opb_intc">
        <SDESC>OPB Interrupt Controller</SDESC>
        <LDESC>intc core attached to the Onchip Peripheral Bus (OPB)</LDESC>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM PNAME="C_Y" VALUE="0"/>
        <MPARM PNAME="C_X" VALUE="0"/>
        <MPARM PNAME="C_U_SET" VALUE="intc"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x41200000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4120ffff"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_NUM_INTR_INPUTS" VALUE="6"/>
        <MPARM PNAME="C_KIND_OF_INTR" VALUE="0b11111111111111111111111111111111"/>
        <MPARM PNAME="C_KIND_OF_EDGE" VALUE="0b11111111111111111111111111111111"/>
        <MPARM PNAME="C_KIND_OF_LVL" VALUE="0b11111111111111111111111111111111"/>
        <MPARM PNAME="C_HAS_IPR" VALUE="1"/>
        <MPARM PNAME="C_HAS_SIE" VALUE="1"/>
        <MPARM PNAME="C_HAS_CIE" VALUE="1"/>
        <MPARM PNAME="C_HAS_IVR" VALUE="1"/>
        <MPARM PNAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <MPARM PNAME="C_IRQ_ACTIVE" VALUE="1"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Irq" PRTNUMBER="2" SIGIS="INTERRUPT" SIGNAME="EICC405EXTINPUTIRQ"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Intr" PRTNUMBER="1" SIGIS="INTERRUPT" SIGNAME="PS2_Ports_Sys_Intr1 &amp; PS2_Ports_Sys_Intr2 &amp; DIPSWs_4Bit_IP2INTC_Irpt &amp; PushButtons_5Bit_IP2INTC_Irpt &amp; opb_timer_0_Interrupt &amp; idma_0_DMA_Interrupt"/>
        <INTERRUPTSRCS>
          <INTRSRC INTRPRI="0" INTRSIG="PS2_Ports_Sys_Intr1"/>
          <INTRSRC INTRPRI="1" INTRSIG="PS2_Ports_Sys_Intr2"/>
          <INTRSRC INTRPRI="2" INTRSIG="DIPSWs_4Bit_IP2INTC_Irpt"/>
          <INTRSRC INTRPRI="3" INTRSIG="PushButtons_5Bit_IP2INTC_Irpt"/>
          <INTRSRC INTRPRI="4" INTRSIG="opb_timer_0_Interrupt"/>
          <INTRSRC INTRPRI="5" INTRSIG="idma_0_DMA_Interrupt"/>
        </INTERRUPTSRCS>
      </MODULE>
      <MODULE GPORT_GROUP="E" HW_VER="1.00.a" INSTANCE="PS2_Ports_IO_ADAPTER" IOCONNECT="TRUE" MODCLASS="IP" MODTYPE="dual_ps2_ioadapter">
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="ps2_clk_rx_1" PRTNUMBER="9" SIGNAME="PS2_Ports_Clkin1_PS2_Ports_IO_ADAPTER_ps2_clk_rx_1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="ps2_clk_tx_1" PRTNUMBER="1" SIGNAME="PS2_Ports_Clkpd1_PS2_Ports_IO_ADAPTER_ps2_clk_tx_1"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="ps2_d_rx_1" PRTNUMBER="10" SIGNAME="PS2_Ports_IO_ADAPTER_ps2_d_rx_1_PS2_Ports_Rx1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="ps2_d_tx_1" PRTNUMBER="2" SIGNAME="PS2_Ports_IO_ADAPTER_ps2_d_tx_1_PS2_Ports_Txpd1"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="ps2_clk_rx_2" PRTNUMBER="11" SIGNAME="PS2_Ports_Clkin2_PS2_Ports_IO_ADAPTER_ps2_clk_rx_2"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="ps2_clk_tx_2" PRTNUMBER="3" SIGNAME="PS2_Ports_Clkpd2_PS2_Ports_IO_ADAPTER_ps2_clk_tx_2"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="ps2_d_rx_2" PRTNUMBER="12" SIGNAME="PS2_Ports_IO_ADAPTER_ps2_d_rx_2_PS2_Ports_Rx2"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="ps2_d_tx_2" PRTNUMBER="4" SIGNAME="PS2_Ports_IO_ADAPTER_ps2_d_tx_2_PS2_Ports_Txpd2"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="ps2_mouse_clk" PRTNUMBER="5" SIGNAME="fpga_0_PS2_Ports_IO_ADAPTER_ps2_mouse_clk"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="ps2_mouse_data" PRTNUMBER="6" SIGNAME="fpga_0_PS2_Ports_IO_ADAPTER_ps2_mouse_data"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="ps2_keyb_clk" PRTNUMBER="7" SIGNAME="fpga_0_PS2_Ports_IO_ADAPTER_ps2_keyb_clk"/>
        <MPORT DIR="IO" IOB_STATE="INFER" PRTNAME="ps2_keyb_data" PRTNUMBER="8" SIGNAME="fpga_0_PS2_Ports_IO_ADAPTER_ps2_keyb_data"/>
      </MODULE>
      <MODULE HW_VER="1.00.a" INSTANCE="sysclk_inv" MODCLASS="IP" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/util_vector_logic_v1_00_a/doc/util_vector_logic.pdf" MODTYPE="util_vector_logic">
        <SDESC>Utility Vector Logic</SDESC>
        <LDESC>'Simple logic functions, and, or, xor, not.'</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_OPERATION" VALUE="not"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_SIZE" VALUE="1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Op1" PRTNUMBER="1" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Res" PRTNUMBER="2" SIGNAME="sys_clk_n_s"/>
      </MODULE>
      <MODULE HW_VER="1.00.a" INSTANCE="clk90_inv" MODCLASS="IP" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/util_vector_logic_v1_00_a/doc/util_vector_logic.pdf" MODTYPE="util_vector_logic">
        <SDESC>Utility Vector Logic</SDESC>
        <LDESC>'Simple logic functions, and, or, xor, not.'</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_OPERATION" VALUE="not"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_SIZE" VALUE="1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Op1" PRTNUMBER="1" SIGNAME="clk_90_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Res" PRTNUMBER="2" SIGNAME="clk_90_n_s"/>
      </MODULE>
      <MODULE HW_VER="1.00.a" INSTANCE="ddr_clk90_inv" MODCLASS="IP" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/util_vector_logic_v1_00_a/doc/util_vector_logic.pdf" MODTYPE="util_vector_logic">
        <SDESC>Utility Vector Logic</SDESC>
        <LDESC>'Simple logic functions, and, or, xor, not.'</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_OPERATION" VALUE="not"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_SIZE" VALUE="1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Op1" PRTNUMBER="1" SIGNAME="ddr_clk_90_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Res" PRTNUMBER="2" SIGNAME="ddr_clk_90_n_s"/>
      </MODULE>
      <MODULE GPORT_GROUP="J" HW_VER="1.00.a" INSTANCE="dcm_0" IOCONNECT="TRUE" MODCLASS="IP" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/doc/dcm_module.pdf" MODTYPE="dcm_module">
        <SDESC>Digital Clock Manager (DCM)</SDESC>
        <LDESC>The digital clock manager module is a wrapper around the DCM primitive which allows it to be used in the EDK tool suite.</LDESC>
        <MPARM PNAME="C_DFS_FREQUENCY_MODE" VALUE="LOW"/>
        <MPARM PNAME="C_DLL_FREQUENCY_MODE" VALUE="LOW"/>
        <MPARM PNAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE"/>
        <MPARM PNAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK_FEEDBACK" VALUE="1X"/>
        <MPARM PNAME="C_CLKOUT_PHASE_SHIFT" VALUE="NONE"/>
        <MPARM PNAME="C_DSS_MODE" VALUE="NONE"/>
        <MPARM PNAME="C_STARTUP_WAIT" VALUE="FALSE"/>
        <MPARM PNAME="C_PHASE_SHIFT" VALUE="0"/>
        <MPARM PNAME="C_CLKFX_MULTIPLY" VALUE="4"/>
        <MPARM PNAME="C_CLKFX_DIVIDE" VALUE="1"/>
        <MPARM PNAME="C_CLKDV_DIVIDE" VALUE="2.0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLKIN_PERIOD" VALUE="10.000000"/>
        <MPARM PNAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS"/>
        <MPARM PNAME="C_CLKIN_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFB_BUF" VALUE="FALSE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK0_BUF" VALUE="TRUE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK90_BUF" VALUE="TRUE"/>
        <MPARM PNAME="C_CLK180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK270_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKDV_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK2X_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK2X180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFX_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFX180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CLKIN" PRTNUMBER="1" SIGNAME="dcm_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLK0" PRTNUMBER="4" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLK90" PRTNUMBER="5" SIGNAME="clk_90_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CLKFB" PRTNUMBER="2" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RST" PRTNUMBER="3" SIGNAME="net_gnd"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="LOCKED" PRTNUMBER="6" SIGNAME="dcm_0_lock"/>
      </MODULE>
      <MODULE GPORT_GROUP="K" HW_VER="1.00.a" INSTANCE="dcm_1" IOCONNECT="TRUE" MODCLASS="IP" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/doc/dcm_module.pdf" MODTYPE="dcm_module">
        <SDESC>Digital Clock Manager (DCM)</SDESC>
        <LDESC>The digital clock manager module is a wrapper around the DCM primitive which allows it to be used in the EDK tool suite.</LDESC>
        <MPARM PNAME="C_DFS_FREQUENCY_MODE" VALUE="LOW"/>
        <MPARM PNAME="C_DLL_FREQUENCY_MODE" VALUE="LOW"/>
        <MPARM PNAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE"/>
        <MPARM PNAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK_FEEDBACK" VALUE="1X"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLKOUT_PHASE_SHIFT" VALUE="FIXED"/>
        <MPARM PNAME="C_DSS_MODE" VALUE="NONE"/>
        <MPARM PNAME="C_STARTUP_WAIT" VALUE="FALSE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_PHASE_SHIFT" VALUE="60"/>
        <MPARM PNAME="C_CLKFX_MULTIPLY" VALUE="4"/>
        <MPARM PNAME="C_CLKFX_DIVIDE" VALUE="1"/>
        <MPARM PNAME="C_CLKDV_DIVIDE" VALUE="2.0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLKIN_PERIOD" VALUE="10.000000"/>
        <MPARM PNAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS"/>
        <MPARM PNAME="C_CLKIN_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFB_BUF" VALUE="FALSE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK0_BUF" VALUE="TRUE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK90_BUF" VALUE="TRUE"/>
        <MPARM PNAME="C_CLK180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK270_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKDV_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK2X_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK2X180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFX_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFX180_BUF" VALUE="FALSE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CLKIN" PRTNUMBER="1" SIGNAME="ddr_feedback_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLK90" PRTNUMBER="4" SIGNAME="ddr_clk_90_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLK0" PRTNUMBER="5" SIGNAME="dcm_1_FB"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CLKFB" PRTNUMBER="2" SIGNAME="dcm_1_FB"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RST" PRTNUMBER="3" SIGNAME="dcm_0_lock"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="LOCKED" PRTNUMBER="6" SIGNAME="dcm_1_lock"/>
      </MODULE>
      <MODULE BUSTYPE="DCR" HW_VER="1.00.a" INSTANCE="dcr_v29_0" MODCLASS="BUS" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/dcr_v29_v1_00_a/doc/dcr_v29.pdf" MODTYPE="dcr_v29">
        <SDESC>Device Control Register (DCR) Bus 2.9</SDESC>
        <LDESC>32-Bit Xilinx implementation of IBM 32-Bit Device Control Register Bus (DCR) Architecture Specification</LDESC>
        <MPARM PNAME="C_DCR_NUM_SLAVES" VALUE="4"/>
        <MPARM PNAME="C_DCR_AWIDTH" VALUE="10"/>
        <MPARM PNAME="C_DCR_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_USE_LUT_OR" VALUE="1"/>
      </MODULE>
      <MODULE HW_VER="1.00.b" INSTANCE="opb2dcr_bridge_0" MODCLASS="PERIPHERAL" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/opb2dcr_bridge_v1_00_b/doc/opb2dcr_bridge.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" MODTYPE="opb2dcr_bridge">
        <SDESC>OPB to DCR Bridge</SDESC>
        <LDESC>Translates transactions received on its OPB slave interface into DCR master operations</LDESC>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0xbe9f8000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0xbe9f8fff"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2p"/>
        <BUSINTERFACE BIFNAME="MDCR" BIFRANK="MASTER" BIF_X="1" BIF_Y="0" BUSDOMAIN="DCR" BUSNAME="dcr_v29_0" CSTACK_INDEX="0" CSTACK_MODS_Y="0" ORIENTED="EAST"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb" CSTACK_INDEX="0" CSTACK_MODS_Y="0" ORIENTED="WEST"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" HW_VER="1.00.b" INSTANCE="opb_timer_0" MODCLASS="PERIPHERAL" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/opb_timer_v1_00_b/doc/opb_timer.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_00_b/doc/html/api/index.html" MODTYPE="opb_timer">
        <SDESC>OPB Timer/Counter</SDESC>
        <LDESC>Timer counter with OPB interface</LDESC>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM PNAME="C_COUNT_WIDTH" VALUE="32"/>
        <MPARM PNAME="C_ONE_TIMER_ONLY" VALUE="0"/>
        <MPARM PNAME="C_TRIG0_ASSERT" VALUE="1"/>
        <MPARM PNAME="C_TRIG1_ASSERT" VALUE="1"/>
        <MPARM PNAME="C_GEN0_ASSERT" VALUE="1"/>
        <MPARM PNAME="C_GEN1_ASSERT" VALUE="1"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x41c00000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x41c0ffff"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Interrupt" PRTNUMBER="2" SIGIS="INTERRUPT" SIGNAME="opb_timer_0_Interrupt"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_PLB="TRUE" HW_VER="1.00.a" INSTANCE="idma_0" MODCLASS="PERIPHERAL" MODDRIVER="C:/IGAM/testing_system/drivers/idma_v1_00_a/doc/html/api/index.html" MODTYPE="idma">
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x20000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x2001FFFF"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM PNAME="C_PLB_NUM_MASTERS" VALUE="8"/>
        <MPARM PNAME="C_PLB_MID_WIDTH" VALUE="3"/>
        <MPARM PNAME="C_USER_ID_CODE" VALUE="3"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2p"/>
        <BUSINTERFACE BIFNAME="MSPLB" BIFRANK="MASTER_SLAVE" BIF_X="0" BIF_Y="0" BUSDOMAIN="PLB" BUSINDEX="0" BUSNAME="plb" ORIENTED="CENTER"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DMA_Interrupt" PRTNUMBER="2" SIGIS="INTERRUPT" SIGNAME="idma_0_DMA_Interrupt"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="DMA_DEBUG_cpt" PRTNUMBER="3" SIGNAME="idma_0_DMA_DEBUG_cpt"/>
      </MODULE>
      <MODULE HW_VER="1.01.a" INSTANCE="chipscope_icon_0" MODCLASS="PERIPHERAL" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/doc/chipscope_icon.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" MODTYPE="chipscope_icon">
        <SDESC>Chipscope Integrated Controller</SDESC>
        <LDESC>'The Chipscope ICON core provides a communication path between the FPGA Boundary Scan port and the other Chipscope Cores OPB IBA, PLB IBA, VIO, and the ILA.'</LDESC>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM PNAME="C_NUM_CONTROL_PORTS" VALUE="1"/>
        <MPARM PNAME="C_SYSTEM_CONTAINS_MDM" VALUE="0"/>
        <MPARM PNAME="C_DISABLE_JTAG_CLOCK_BUFG_INSERTION" VALUE="0"/>
        <MPARM PNAME="C_FORCE_BSCAN_USER_PORT" VALUE="1"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="control0" PRTNUMBER="1" SIGNAME="chipscope_plb_iba_0_chipscope_icon_control"/>
      </MODULE>
      <MODULE BUSDOMAIN_IS_PLB="TRUE" HW_VER="1.01.a" INSTANCE="chipscope_plb_iba_0" MODCLASS="PERIPHERAL" MODDOC="C:/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_plb_iba_v1_01_a/doc/chipscope_plb_iba.pdf" MODDRIVER="C:/Xilinx/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" MODTYPE="chipscope_plb_iba">
        <SDESC>Chipscope PLB Integrated Bus Analyzer (IBA)</SDESC>
        <LDESC>Chipscope PLB Bus Analyzer</LDESC>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM PNAME="C_PLB_NUM_MASTERS" VALUE="4"/>
        <MPARM PNAME="C_PLB_NUM_SLAVES" VALUE="4"/>
        <MPARM PNAME="C_PLB_MID_WIDTH" VALUE="2"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2"/>
        <MPARM PNAME="C_DEVICE" VALUE="xc4vfx12"/>
        <MPARM PNAME="C_PACKAGE" VALUE="ff1016"/>
        <MPARM PNAME="C_SPEEDGRADE" VALUE="-11"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_NUM_DATA_SAMPLES" VALUE="1024"/>
        <MPARM PNAME="C_ENABLE_TRIGGER_OUT" VALUE="1"/>
        <MPARM PNAME="C_DISABLE_RPM" VALUE="0"/>
        <MPARM PNAME="C_DISABLE_SRL16S" VALUE="0"/>
        <MPARM PNAME="C_RISING_CLOCK_EDGE" VALUE="1"/>
        <MPARM PNAME="C_ENABLE_TRIGGER_SEQUENCER" VALUE="1"/>
        <MPARM PNAME="C_MAX_SEQUENCER_LEVELS" VALUE="16"/>
        <MPARM PNAME="C_ENABLE_STORAGE_QUALIFICATION" VALUE="1"/>
        <MPARM PNAME="C_CONTROL_UNITS" VALUE="1"/>
        <MPARM PNAME="C_CONTROL_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CONTROL_UNIT_MATCH_TYPE" VALUE="extended with edges"/>
        <MPARM PNAME="C_ADDR_UNITS" VALUE="1"/>
        <MPARM PNAME="C_ADDR_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_ADDR_UNIT_MATCH_TYPE" VALUE="extended with edges"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_WRDATA_UNITS" VALUE="1"/>
        <MPARM PNAME="C_WRDATA_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_WRDATA_UNIT_MATCH_TYPE" VALUE="extended with edges"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RDDATA_UNITS" VALUE="1"/>
        <MPARM PNAME="C_RDDATA_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RDDATA_UNIT_MATCH_TYPE" VALUE="extended with edges"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_GENERIC_TRIGGER_UNITS" VALUE="1"/>
        <MPARM PNAME="C_TRIGGER_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_TRIGGER_UNIT_MATCH_TYPE" VALUE="extended with edges"/>
        <MPARM PNAME="C_GENERIC_TRIGGER_IN_WIDTH" VALUE="8"/>
        <MPARM PNAME="C_MASTER0_UNITS" VALUE="0"/>
        <MPARM PNAME="C_MASTER0_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_MASTER0_UNIT_MATCH_TYPE" VALUE="extended with edges"/>
        <MPARM PNAME="C_MASTER1_UNITS" VALUE="0"/>
        <MPARM PNAME="C_MASTER1_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_MASTER1_UNIT_MATCH_TYPE" VALUE="extended with edges"/>
        <MPARM PNAME="C_MASTER2_UNITS" VALUE="0"/>
        <MPARM PNAME="C_MASTER2_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_MASTER2_UNIT_MATCH_TYPE" VALUE="extended with edges"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_MASTER3_UNITS" VALUE="1"/>
        <MPARM PNAME="C_MASTER3_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_MASTER3_UNIT_MATCH_TYPE" VALUE="extended with edges"/>
        <MPARM PNAME="C_MASTER4_UNITS" VALUE="0"/>
        <MPARM PNAME="C_MASTER4_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_MASTER4_UNIT_MATCH_TYPE" VALUE="basic"/>
        <MPARM PNAME="C_MASTER5_UNITS" VALUE="0"/>
        <MPARM PNAME="C_MASTER5_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_MASTER5_UNIT_MATCH_TYPE" VALUE="basic"/>
        <MPARM PNAME="C_MASTER6_UNITS" VALUE="0"/>
        <MPARM PNAME="C_MASTER6_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_MASTER6_UNIT_MATCH_TYPE" VALUE="basic"/>
        <MPARM PNAME="C_MASTER7_UNITS" VALUE="0"/>
        <MPARM PNAME="C_MASTER7_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_MASTER7_UNIT_MATCH_TYPE" VALUE="basic"/>
        <MPARM PNAME="C_SLAVE0_UNITS" VALUE="0"/>
        <MPARM PNAME="C_SLAVE0_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_SLAVE0_UNIT_MATCH_TYPE" VALUE="basic"/>
        <MPARM PNAME="C_SLAVE1_UNITS" VALUE="0"/>
        <MPARM PNAME="C_SLAVE1_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_SLAVE1_UNIT_MATCH_TYPE" VALUE="basic"/>
        <MPARM PNAME="C_SLAVE2_UNITS" VALUE="0"/>
        <MPARM PNAME="C_SLAVE2_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_SLAVE2_UNIT_MATCH_TYPE" VALUE="basic"/>
        <MPARM PNAME="C_SLAVE3_UNITS" VALUE="0"/>
        <MPARM PNAME="C_SLAVE3_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_SLAVE3_UNIT_MATCH_TYPE" VALUE="basic"/>
        <MPARM PNAME="C_SLAVE4_UNITS" VALUE="0"/>
        <MPARM PNAME="C_SLAVE4_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_SLAVE4_UNIT_MATCH_TYPE" VALUE="basic"/>
        <MPARM PNAME="C_SLAVE5_UNITS" VALUE="0"/>
        <MPARM PNAME="C_SLAVE5_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_SLAVE5_UNIT_MATCH_TYPE" VALUE="basic"/>
        <MPARM PNAME="C_SLAVE6_UNITS" VALUE="0"/>
        <MPARM PNAME="C_SLAVE6_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_SLAVE6_UNIT_MATCH_TYPE" VALUE="basic"/>
        <MPARM PNAME="C_SLAVE7_UNITS" VALUE="0"/>
        <MPARM PNAME="C_SLAVE7_UNIT_COUNTER_WIDTH" VALUE="0"/>
        <MPARM PNAME="C_SLAVE7_UNIT_MATCH_TYPE" VALUE="basic"/>
        <BUSINTERFACE BIFNAME="MON_PLB" BIFRANK="MONITOR" BIF_X="0" BIF_Y="0" BUSDOMAIN="PLB" BUSINDEX="0" BUSNAME="plb" ORIENTED="CENTER"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="chipscope_icon_control" PRTNUMBER="2" SIGNAME="chipscope_plb_iba_0_chipscope_icon_control"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="iba_trig_in" PRTNUMBER="3" SIGNAME="idma_0_DMA_DEBUG_cpt"/>
      </MODULE>
    </MODULES>
  </MHSINFO>

  <BLKDSHAPES BKT_GAPS_W="2" BKT_LANES_W="2" BUS_LANES_W="16" GAPS_W="10" LIMIT_MEMUS_ABOVE_PROCS_H="0" LIMIT_MODS_ABOVE_PROCS_H="1" LIMIT_PMODS_ABOVE_SBS_H="0" LIMIT_PMODS_BELOW_SBS_H="0" LIMIT_PROC_BIFS_H="2" LIMIT_SBSBKTMODS_H="5" LIMIT_SBSNUMBKTS_H="2" MODS_W="10">
    <PROCSHAPES>
      <MODULE BIFS_H="2" BIFS_W="2" BKT_GAPS_X="0" BKT_LANES_X="0" BUS_LANES_X="7" GAPS_X="6" INSTANCE="ppc405_0" INTCINDEX="0" MODS_X="5" PMODS_ABOVE_SBS_H="0" PMODS_BELOW_SBS_H="0" PSTACK_BKTMODS_H="2" PSTACK_BKTSNUM_H="2" PSTACK_BKT_W="3" PSTACK_BLKD_X="2" PSTACK_MOD_W="0">
        <BUSCONNS BUSLANE_W="4" ORIENTED="WEST">
          <BUSCONN BUSDOMAIN="PLB" BUSINDEX="0" BUSLANE_X="0" BUSNAME="plb" PBIF_Y="1"/>
          <BUSCONN BUSDOMAIN="PLB" BUSINDEX="0" BUSLANE_X="1" BUSNAME="plb" IS_BKTCONN="TRUE" PSTACK_BKTMODS_Y="0" PSTACK_BKTSNUM_Y="0" PSTACK_MODS_Y="0"/>
          <BUSCONN BUSDOMAIN="OPB" BUSINDEX="1" BUSLANE_X="2" BUSNAME="opb" IS_BKTCONN="TRUE" PSTACK_BKTMODS_Y="1" PSTACK_BKTSNUM_Y="1" PSTACK_MODS_Y="1"/>
          <BUSCONN BIFRANK="INITIATOR" BIF_Y="0" BUSDOMAIN="XIL" BUSLANE_X="3" BUSNAME="jtagppc_0_0" IS_MULTIPROC="TRUE" MPSTACK_MEMUS_Y="0" MPSTACK_MODS_Y="0" PBIF_Y="0" PSTACK_BLKD_X="1"/>
        </BUSCONNS>
        <BUSCONNS BUSLANE_W="1" ORIENTED="EAST">
          <BUSCONN BUSDOMAIN="PLB" BUSINDEX="0" BUSLANE_X="0" BUSNAME="plb" PBIF_Y="1"/>
        </BUSCONNS>
      </MODULE>
      <MODULE BIFS_H="1" BIFS_W="2" BKT_GAPS_X="0" BKT_LANES_X="0" BUS_LANES_X="4" GAPS_X="4" INSTANCE="ppc405_1" MODS_X="3" PMODS_ABOVE_SBS_H="0" PMODS_BELOW_SBS_H="0" PSTACK_BKTMODS_H="0" PSTACK_BKTSNUM_H="0" PSTACK_BKT_W="0" PSTACK_BLKD_X="0" PSTACK_MOD_W="1">
        <BUSCONNS BUSLANE_W="1" ORIENTED="WEST"/>
        <BUSCONNS BUSLANE_W="2" ORIENTED="EAST">
          <BUSCONN BIFRANK="INITIATOR" BIF_Y="0" BUSDOMAIN="XIL" BUSLANE_X="1" BUSNAME="jtagppc_0_1" IS_MULTIPROC="TRUE" MPSTACK_MEMUS_Y="0" MPSTACK_MODS_Y="0" PBIF_Y="0" PSTACK_BLKD_X="1"/>
        </BUSCONNS>
      </MODULE>
    </PROCSHAPES>
    <IPBUCKET MODS_H="3" MODS_W="3">
      <MODULE INSTANCE="reset_block" MODTYPE="proc_sys_reset"/>
      <MODULE INSTANCE="PS2_Ports_IO_ADAPTER" MODTYPE="dual_ps2_ioadapter"/>
      <MODULE INSTANCE="sysclk_inv" MODTYPE="util_vector_logic"/>
      <MODULE INSTANCE="clk90_inv" MODTYPE="util_vector_logic"/>
      <MODULE INSTANCE="ddr_clk90_inv" MODTYPE="util_vector_logic"/>
      <MODULE INSTANCE="dcm_0" MODTYPE="dcm_module"/>
      <MODULE INSTANCE="dcm_1" MODTYPE="dcm_module"/>
      <MODULE INSTANCE="chipscope_icon_0" MODTYPE="chipscope_icon"/>
    </IPBUCKET>
    <SBSSHAPES>
      <MODULE INSTANCE="plb"/>
      <MODULE INSTANCE="opb"/>
    </SBSSHAPES>
    <SBSBUCKETS>
      <SBSBUCKET BUSNAME="plb" MODS_H="1" MODS_W="1" PROCESSOR="ppc405_0" PSTACK_BKTMODS_Y="0" PSTACK_BKTSNUM_Y="0" PSTACK_MODS_Y="0">
        <BUSCONNS BUSLANE_W="1" ORIENTED="WEST">
          <BUSCONN BIFRANK="SLAVE" BUSDOMAIN="PLB" BUSINDEX="0" BUSLANE_X="0" BUSNAME="plb" IS_BKTCONN="TRUE"/>
        </BUSCONNS>
        <MODULE INSTANCE="DDR_256MB_32MX64_rank1_row13_col10_cl2_5" MODTYPE="plb_ddr"/>
      </SBSBUCKET>
      <SBSBUCKET BUSNAME="opb" MODS_H="4" MODS_W="3" PROCESSOR="ppc405_0" PSTACK_BKTMODS_Y="1" PSTACK_BKTSNUM_Y="1" PSTACK_MODS_Y="1">
        <BUSCONNS BUSLANE_W="1" ORIENTED="WEST">
          <BUSCONN BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSLANE_X="0" BUSNAME="opb" IS_BKTCONN="TRUE"/>
        </BUSCONNS>
        <MODULE INSTANCE="onewire_0" MODTYPE="opb_onewire"/>
        <MODULE INSTANCE="RS232_Uart_1" MODTYPE="opb_uartlite"/>
        <MODULE INSTANCE="SysACE_CompactFlash" MODTYPE="opb_sysace"/>
        <MODULE INSTANCE="LEDs_4Bit" MODTYPE="opb_gpio"/>
        <MODULE INSTANCE="DIPSWs_4Bit" MODTYPE="opb_gpio">
          <INTERRUPTTRGS>
            <INTRTRG INTCINDEX="0" INTRPRI="2"/>
          </INTERRUPTTRGS>
        </MODULE>
        <MODULE INSTANCE="PushButtons_5Bit" MODTYPE="opb_gpio">
          <INTERRUPTTRGS>
            <INTRTRG INTCINDEX="0" INTRPRI="3"/>
          </INTERRUPTTRGS>
        </MODULE>
        <MODULE INSTANCE="PS2_Ports" MODTYPE="opb_ps2_dual_ref">
          <INTERRUPTTRGS>
            <INTRTRG INTCINDEX="0" INTRPRI="0"/>
            <INTRTRG INTCINDEX="0" INTRPRI="1"/>
          </INTERRUPTTRGS>
        </MODULE>
        <MODULE INSTANCE="Audio_Codec" MODTYPE="opb_ac97"/>
        <MODULE INSTANCE="opb_intc_0" INTCINDEX="0" MODTYPE="opb_intc"/>
        <MODULE INSTANCE="opb_timer_0" MODTYPE="opb_timer">
          <INTERRUPTTRGS>
            <INTRTRG INTCINDEX="0" INTRPRI="4"/>
          </INTERRUPTTRGS>
        </MODULE>
      </SBSBUCKET>
    </SBSBUCKETS>
    <BRIDGESHAPES>
      <MODULE BIFS_H="1" BIFS_W="2" BUS_LANES_X="0" GAPS_X="1" INSTANCE="plb2opb" MASTER="plb" MODCLASS="BUS_BRIDGE" MODS_H="1" MODS_W="1" MODS_X="0" SLAVE="opb">
        <BUSCONNS BUSLANE_W="1" ORIENTED="WEST">
          <BUSCONN BIFRANK="SLAVE" BUSDOMAIN="PLB" BUSINDEX="0" BUSLANE_X="0" BUSNAME="plb" IS_SBSBIF="TRUE"/>
        </BUSCONNS>
        <BUSCONNS BUSLANE_W="1" ORIENTED="EAST">
          <BUSCONN BIFRANK="MASTER" BUSDOMAIN="OPB" BUSINDEX="1" BUSLANE_X="0" BUSNAME="opb" IS_SBSBIF="TRUE"/>
        </BUSCONNS>
      </MODULE>
    </BRIDGESHAPES>
    <P2PSHAPES>
      <MODULE INSTANCE="dcr_v29_0"/>
    </P2PSHAPES>
    <CMPLXSHAPES>
      <CMPLXSHAPE BKT_GAPS_X="0" BKT_LANES_X="0" BUS_LANES_X="2" GAPS_X="2" IS_PROMOTED="TRUE" MODCLASS="MASTER_SLAVE" MODS_H="1" MODS_W="1" MODS_X="1">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="idma_0" MODCLASS="PERIPHERAL">
          <INTERRUPTTRGS>
            <INTRTRG INTCINDEX="0" INTRPRI="5"/>
          </INTERRUPTTRGS>
        </MODULE>
        <BUSCONNS BUSLANE_W="1" ORIENTED="EAST">
          <BUSCONN BIFRANK="MASTER_SLAVE" BUSDOMAIN="PLB" BUSINDEX="0" BUSLANE_X="0" BUSNAME="plb" IS_CENTERED="TRUE" IS_SBSBIF="TRUE"/>
        </BUSCONNS>
      </CMPLXSHAPE>
      <CMPLXSHAPE BKT_GAPS_X="0" BKT_LANES_X="0" BUS_LANES_X="3" GAPS_X="3" IS_PROMOTED="TRUE" MODCLASS="MONITOR" MODS_H="1" MODS_W="1" MODS_X="2">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="chipscope_plb_iba_0" MODCLASS="PERIPHERAL"/>
        <BUSCONNS BUSLANE_W="1" ORIENTED="EAST">
          <BUSCONN BIFRANK="MONITOR" BUSDOMAIN="PLB" BUSINDEX="0" BUSLANE_X="0" BUSNAME="plb" IS_CENTERED="TRUE" IS_SBSBIF="TRUE"/>
        </BUSCONNS>
      </CMPLXSHAPE>
      <CMPLXSHAPE BKT_GAPS_X="0" BKT_LANES_X="0" BUS_LANES_X="7" GAPS_X="5" HAS_MULTIPROCCONNS="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" MODS_X="4" MPSTACK_MEMUS_Y="0" MPSTACK_MODS_Y="0" PSTACK_BLKD_X="1">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="jtagppc_0" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE BKT_GAPS_X="2" BKT_LANES_X="2" BUS_LANES_X="12" CSTACK_INDEX="0" GAPS_X="7" HAS_SBSBIF="TRUE" IS_PROMOTED="TRUE" MODCLASS="PERIPHERAL" MODS_H="2" MODS_W="1" MODS_X="8">
        <MODULE BIFS_H="1" BIFS_W="2" CSTACK_MODS_Y="0" INSTANCE="opb2dcr_bridge_0" MODCLASS="PERIPHERAL"/>
        <MODULE BIFS_H="1" BIFS_W="2" CSTACK_MODS_Y="1" INSTANCE="VGA_FrameBuffer" MODCLASS="PERIPHERAL"/>
        <BUSCONNS BUSLANE_W="2" ORIENTED="WEST">
          <BUSCONN BIF_Y="0" BUSDOMAIN="OPB" BUSINDEX="1" BUSLANE_X="0" BUSNAME="opb" CSTACK_INDEX="0" CSTACK_MODS_Y="0"/>
          <BUSCONN BIF_Y="0" BUSDOMAIN="PLB" BUSINDEX="0" BUSLANE_X="1" BUSNAME="plb" CSTACK_INDEX="0" CSTACK_MODS_Y="1"/>
        </BUSCONNS>
        <BUSCONNS BUSLANE_W="1" ORIENTED="EAST">
          <BUSCONN BUSDOMAIN="DCR" BUSLANE_X="0" BUSNAME="dcr_v29_0" CSTACK_INDEX="0">
            <BUSCONNSEG BIFRANK1="MASTER" BIFRANK2="SLAVE" BIF_Y1="0" BIF_Y2="0" CSTACK_MODS_Y1="0" CSTACK_MODS_Y2="1"/>
          </BUSCONN>
        </BUSCONNS>
      </CMPLXSHAPE>
      <CMPLXSHAPE BKT_GAPS_X="2" BKT_LANES_X="2" BUS_LANES_X="15" GAPS_X="8" HAS_SBSBIF="TRUE" IS_PROMOTED="TRUE" MODCLASS="MEMORY_UNIT" MODS_H="2" MODS_W="1" MODS_X="9">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="plb_bram_if_cntlr_1_bram" MODCLASS="MEMORY"/>
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="plb_bram_if_cntlr_1" MODCLASS="MEMORY_CONTROLLER" ORIENTED="WEST"/>
        <BUSCONNS BUSLANE_W="1" ORIENTED="WEST">
          <BUSCONN BIFRANK="SLAVE" BUSDOMAIN="PLB" BUSINDEX="0" BUSLANE_X="0" BUSNAME="plb" IS_SBSBIF="TRUE"/>
        </BUSCONNS>
      </CMPLXSHAPE>
    </CMPLXSHAPES>
  </BLKDSHAPES>

</EDKPROJECT>