# Memory RTL Design and Verification

Designed the RTL of a RAM block using Verilog, developed a class-based verification
environment using constrained random verification in System-Verilog, developed also
a UVM verification environment, explored the coverage of the design in a subscriber
class.
