
*** Running vivado
    with args -log JTEG_Test_File.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source JTEG_Test_File.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source JTEG_Test_File.tcl -notrace
Command: synth_design -top JTEG_Test_File -part xc7a75tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21908
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.062 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'JTEG_Test_File' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/JTEG_Test_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'CMV300' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/ObjTracking.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockGenerator' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/ClockGenerator.v:3]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55701]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55701]
INFO: [Synth 8-6155] done synthesizing module 'ClockGenerator' (0#1) [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/ClockGenerator.v:3]
INFO: [Synth 8-6157] synthesizing module 'SPI' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/SPI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SPI' (0#1) [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/SPI.v:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_Read' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/I2C_Read.v:3]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Read' (0#1) [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/I2C_Read.v:3]
INFO: [Synth 8-6157] synthesizing module 'img_fsm' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/img_fsm.v:3]
INFO: [Synth 8-6155] done synthesizing module 'img_fsm' (0#1) [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/img_fsm.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-53144-PhilsLegion/realtime/fifo_generator_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-53144-PhilsLegion/realtime/fifo_generator_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'PWMgen' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/PWMgen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PWMgen' (0#1) [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/PWMgen.v:3]
INFO: [Synth 8-6157] synthesizing module 'One_Cycle_Wire' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/One_Cycle_Wire.v:3]
INFO: [Synth 8-6155] done synthesizing module 'One_Cycle_Wire' (0#1) [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/One_Cycle_Wire.v:3]
INFO: [Synth 8-6157] synthesizing module 'okHost' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:10]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55687]
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55687]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63629]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 9.920000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 54.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63629]
WARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT1' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'PWRDWN' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:53]
WARNING: [Synth 8-7023] instance 'mmcm0' of module 'MMCME2_BASE' has 18 connections declared, but only 6 given [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.srcs/sources_1/imports/Vivado-2021/okLibrary.v:53]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'GND' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:28815]
INFO: [Synth 8-6155] done synthesizing module 'GND' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:28815]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:109689]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:109689]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized14' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized15' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized16' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized17' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized18' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized19' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized20' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized20' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized21' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized21' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized6' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized6' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized22' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized22' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized7' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized7' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized23' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized23' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized8' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized8' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized24' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized24' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized25' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized25' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized9' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized9' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized26' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized26' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized27' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized27' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized28' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized28' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized29' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized29' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized30' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized30' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27620]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27620]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized10' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized10' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized31' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized31' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized32' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized32' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized11' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized11' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized12' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized12' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized33' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized33' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized13' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized13' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized34' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized34' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27972]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27972]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1486]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1486]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62682]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized4' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized5' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized14' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized14' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62808]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized35' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized35' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6157] synthesizing module 'FDSE__parameterized0' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27972]
INFO: [Synth 8-6155] done synthesizing module 'FDSE__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27972]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:102852]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:102852]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized36' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized36' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized37' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized37' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized38' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62858]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized6' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized7' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62762]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'dna' of module 'okHost' is unconnected for instance 'hostIF' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/ObjTracking.v:222]
WARNING: [Synth 8-7071] port 'dna_valid' of module 'okHost' is unconnected for instance 'hostIF' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/ObjTracking.v:222]
WARNING: [Synth 8-7023] instance 'hostIF' of module 'okHost' has 9 connections declared, but only 7 given [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/ObjTracking.v:222]
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/JTEG_Test_File.v:105]
WARNING: [Synth 8-689] width (42) of port connection 'probe0' does not match port width (32) of module 'ila_0' [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/JTEG_Test_File.v:107]
WARNING: [Synth 8-3848] Net line_check in module/entity img_fsm does not have driver. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/img_fsm.v:34]
WARNING: [Synth 8-3848] Net State in module/entity CMV300 does not have driver. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/ObjTracking.v:33]
WARNING: [Synth 8-3848] Net data_state_ila in module/entity CMV300 does not have driver. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/ObjTracking.v:37]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CMV300_1'. This will prevent further optimization [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/JTEG_Test_File.v:55]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_sample12'. This will prevent further optimization [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/JTEG_Test_File.v:105]
WARNING: [Synth 8-7129] Port okHE[112] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[111] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[110] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[109] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[108] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[107] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[106] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[105] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[104] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[103] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[102] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[101] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[100] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[99] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[98] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[97] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[96] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[95] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[94] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[93] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[92] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[91] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[90] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[89] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[88] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[87] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[86] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[85] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[84] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[83] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[82] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[81] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[80] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[79] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[78] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[77] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[76] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[75] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[74] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[73] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[72] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[71] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[70] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[69] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[68] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[67] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[66] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[65] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[64] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[63] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[62] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[61] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[60] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[59] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[58] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[57] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[56] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[55] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[54] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[53] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[52] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[51] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[50] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[49] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[48] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[47] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[45] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[44] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[43] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[41] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[40] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[31] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[30] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[29] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[28] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[27] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[26] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[25] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[24] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[23] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[22] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[21] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[20] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[19] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[18] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[17] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[16] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[15] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[14] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[13] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[12] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[11] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[10] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[9] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[8] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[7] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[6] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[5] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[4] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[3] in module okBTPipeOut is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1299.164 ; gain = 45.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1299.164 ; gain = 45.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1299.164 ; gain = 45.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1299.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'CMV300_1/hostIF/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'CMV300_1/FIFO'
Finished Parsing XDC File [c:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'CMV300_1/FIFO'
Parsing XDC File [c:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_sample12'
Finished Parsing XDC File [c:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_sample12'
Parsing XDC File [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:73]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'CVM300_LVDS_CLK_P'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'CVM300-LVDS_CLK_P'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'CVM300_LVDS_CLK_N'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'CVM300_LVDS_CLK_N'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Enable_LVDS'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Enable_LVDS'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'USER_33[0]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'USER_33[0]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:240]
WARNING: [Vivado 12-584] No ports matched 'USER_33[1]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'USER_33[1]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:243]
WARNING: [Vivado 12-584] No ports matched 'USER_33[2]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:245]
WARNING: [Vivado 12-584] No ports matched 'USER_33[2]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:246]
WARNING: [Vivado 12-584] No ports matched 'USER_33[3]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:248]
WARNING: [Vivado 12-584] No ports matched 'USER_33[3]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:249]
WARNING: [Vivado 12-584] No ports matched 'USER_33[4]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:251]
WARNING: [Vivado 12-584] No ports matched 'USER_33[4]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:252]
WARNING: [Vivado 12-584] No ports matched 'USER_33[5]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:254]
WARNING: [Vivado 12-584] No ports matched 'USER_33[5]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:255]
WARNING: [Vivado 12-584] No ports matched 'USER_33[6]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:257]
WARNING: [Vivado 12-584] No ports matched 'USER_33[6]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:258]
WARNING: [Vivado 12-584] No ports matched 'USER_33[7]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:260]
WARNING: [Vivado 12-584] No ports matched 'USER_33[7]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:261]
WARNING: [Vivado 12-584] No ports matched 'USER_SRCC_P'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:264]
WARNING: [Vivado 12-584] No ports matched 'USER_SRCC_P'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:265]
WARNING: [Vivado 12-584] No ports matched 'USER_SRCC_N'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:267]
WARNING: [Vivado 12-584] No ports matched 'USER_SRCC_N'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:268]
WARNING: [Vivado 12-584] No ports matched 'USER_25[0]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'USER_25[0]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:274]
WARNING: [Vivado 12-584] No ports matched 'USER_25[1]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:276]
WARNING: [Vivado 12-584] No ports matched 'USER_25[1]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:277]
WARNING: [Vivado 12-584] No ports matched 'USER_25[2]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:279]
WARNING: [Vivado 12-584] No ports matched 'USER_25[2]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:280]
WARNING: [Vivado 12-584] No ports matched 'USER_25[3]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:282]
WARNING: [Vivado 12-584] No ports matched 'USER_25[3]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:283]
WARNING: [Vivado 12-584] No ports matched 'USER_25[4]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:285]
WARNING: [Vivado 12-584] No ports matched 'USER_25[4]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:286]
WARNING: [Vivado 12-584] No ports matched 'USER_25[5]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:288]
WARNING: [Vivado 12-584] No ports matched 'USER_25[5]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:289]
WARNING: [Vivado 12-584] No ports matched 'USER_25[6]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:291]
WARNING: [Vivado 12-584] No ports matched 'USER_25[6]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:292]
WARNING: [Vivado 12-584] No ports matched 'USER_25[7]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:294]
WARNING: [Vivado 12-584] No ports matched 'USER_25[7]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:295]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A3'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:306]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A3'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:307]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A4'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:309]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A4'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:310]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A7'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:312]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A7'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:313]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A8'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:315]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A8'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:316]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A9'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:318]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A9'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:319]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A10'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:321]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A10'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:322]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B1'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:327]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B1'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:328]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B2'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B2'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:331]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B3'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:333]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B3'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:334]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B4'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:336]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B4'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:337]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B7'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:339]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B7'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:340]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B8'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:342]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B8'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:343]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B9'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:345]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B9'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:346]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B10'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:348]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B10'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:349]
WARNING: [Vivado 12-584] No ports matched 'I2C_SCL_0'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:354]
WARNING: [Vivado 12-584] No ports matched 'I2C_SCL_0'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:355]
WARNING: [Vivado 12-584] No ports matched 'I2C_SDA_0'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:357]
WARNING: [Vivado 12-584] No ports matched 'I2C_SDA_0'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:358]
WARNING: [Vivado 12-584] No ports matched 'ADT7420_A0'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:384]
WARNING: [Vivado 12-584] No ports matched 'ADT7420_A0'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:385]
WARNING: [Vivado 12-584] No ports matched 'ADT7420_A1'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:387]
WARNING: [Vivado 12-584] No ports matched 'ADT7420_A1'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:388]
WARNING: [Vivado 12-584] No ports matched 'AD7156_OUT2'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:410]
WARNING: [Vivado 12-584] No ports matched 'AD7156_OUT2'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:411]
WARNING: [Vivado 12-584] No ports matched 'AD7156_OUT1'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:413]
WARNING: [Vivado 12-584] No ports matched 'AD7156_OUT1'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:414]
WARNING: [Vivado 12-584] No ports matched 's_LED[0]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:418]
WARNING: [Vivado 12-584] No ports matched 's_LED[0]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:419]
WARNING: [Vivado 12-584] No ports matched 's_LED[1]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:421]
WARNING: [Vivado 12-584] No ports matched 's_LED[1]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:422]
WARNING: [Vivado 12-584] No ports matched 's_LED[2]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:424]
WARNING: [Vivado 12-584] No ports matched 's_LED[2]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:425]
WARNING: [Vivado 12-584] No ports matched 's_LED[3]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:427]
WARNING: [Vivado 12-584] No ports matched 's_LED[3]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:428]
WARNING: [Vivado 12-584] No ports matched 'button[0]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:432]
WARNING: [Vivado 12-584] No ports matched 'button[0]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:433]
WARNING: [Vivado 12-584] No ports matched 'button[1]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:435]
WARNING: [Vivado 12-584] No ports matched 'button[1]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:436]
WARNING: [Vivado 12-584] No ports matched 'button[2]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:438]
WARNING: [Vivado 12-584] No ports matched 'button[2]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:439]
WARNING: [Vivado 12-584] No ports matched 'button[3]'. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:441]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc:441]
Finished Parsing XDC File [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/JTEG_Test_File_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/xem7310_v1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/JTEG_Test_File_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/JTEG_Test_File_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1393.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1393.348 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_sample12' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'CMV300_1/FIFO' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for CMV300_1/FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_sample12. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'SPI'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'img_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PWMgen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                            00000 |                         00000000
             STATE_START |                            00001 |                         00000001
                 iSTATE2 |                            00010 |                         00000010
                 iSTATE1 |                            00011 |                         00000011
                iSTATE12 |                            00100 |                         00000100
                iSTATE10 |                            00101 |                         00000101
                 iSTATE7 |                            00110 |                         00000110
                 iSTATE6 |                            00111 |                         00000111
                 iSTATE9 |                            01000 |                         00001000
                 iSTATE8 |                            01001 |                         00001001
                 iSTATE5 |                            01010 |                         00001010
                 iSTATE4 |                            01011 |                         00001011
                 iSTATE0 |                            01100 |                         00001100
                  iSTATE |                            01101 |                         00001101
                iSTATE13 |                            01110 |                         00001110
                iSTATE11 |                            01111 |                         00001111
                 iSTATE3 |                            10000 |                         00010000
              STATE_STOP |                            10001 |                         00010001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'SPI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_INIT |                               00 |                         00000000
             STATE_RESET |                               01 |                         00000001
    STATE_RESET_FINISHED |                               10 |                         00000010
              STATE_DATA |                               11 |                         00000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'img_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                               00
*
                  iSTATE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'PWMgen'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (l008c72ad3b3ec61be52cde84a395c4fa_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (la85eaf42c58af45585f858cdefb86492_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lf38b0951701b1c1d5bc7a746e996b3c6_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[10]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[11]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[12]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[13]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[14]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[15]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[16]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[17]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[18]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[19]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[20]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[21]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[22]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[23]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[24]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[25]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[26]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[27]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[28]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[29]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[30]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[31]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[4]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[5]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[6]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[7]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[8]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[9]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[10]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[11]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[12]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[13]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[14]) is unused and will be removed from module okWireIn__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         1|
|2     |ila_0            |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |fifo_generator |     1|
|2     |ila            |     1|
|3     |BUFG           |     4|
|4     |CARRY4         |   117|
|5     |DNA_PORT       |     1|
|6     |LUT1           |    76|
|7     |LUT2           |   142|
|8     |LUT3           |   115|
|9     |LUT4           |   349|
|10    |LUT5           |   165|
|11    |LUT6           |   520|
|13    |MMCME2_BASE    |     1|
|14    |RAM128X1S      |     8|
|15    |RAM32M         |     4|
|16    |RAMB18E1       |     2|
|18    |RAMB36E1       |     1|
|19    |FDCE           |   134|
|20    |FDPE           |    27|
|21    |FDRE           |  1143|
|22    |FDSE           |    24|
|23    |IBUF           |    15|
|24    |IBUFG          |     1|
|25    |IBUFGDS        |     1|
|26    |IOBUF          |    33|
|27    |OBUF           |    18|
|28    |OBUFT          |     3|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.348 ; gain = 139.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1358 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1393.348 ; gain = 45.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.348 ; gain = 139.285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1393.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'CMV300_1/hostIF/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1393.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IBUFGDS => IBUFDS: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Synth Design complete, checksum: 2bbf753c
INFO: [Common 17-83] Releasing license: Synthesis
231 Infos, 329 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1393.348 ; gain = 139.285
INFO: [Common 17-1381] The checkpoint 'C:/Users/xieph/OneDrive/Desktop/ECE437/FinalProject/FinalProject.runs/synth_1/JTEG_Test_File.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file JTEG_Test_File_utilization_synth.rpt -pb JTEG_Test_File_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 17:07:22 2024...
