<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Burst write of length 64 and bit width 512 has been inferred on port &apos;gmem&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1676.012 ; gain = 1293.977 ; free physical = 20948 ; free virtual = 32664" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1676.012 ; gain = 1293.977 ; free physical = 20948 ; free virtual = 32664" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1676.012 ; gain = 1293.977 ; free physical = 20946 ; free virtual = 32663" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1676.012 ; gain = 1293.977 ; free physical = 20946 ; free virtual = 32663" resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_29_5&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:31) in function &apos;mmult_fpga&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_32_6&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:31) in function &apos;mmult_fpga&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_111" tag="" content="Partitioning array &apos;A_tmp&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15) in dimension 2 with a block factor 16." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_111" tag="" content="Partitioning array &apos;B_tmp&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15) in dimension 1 with a block factor 16." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[0]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[1]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[2]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[3]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[4]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[5]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[6]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[7]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[8]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[9]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[10]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[11]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[12]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[13]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[14]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[15]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[0]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[1]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[2]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[3]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[4]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[5]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[6]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[7]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[8]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[9]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[10]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[11]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[12]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[13]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[14]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-31]" key="ANALYSIS_ARRAY_ACCESS_OUTBOUND_179" tag="" content="The program may have out of bound access of array variable &apos;A_tmp[15]&apos; in function &apos;mmult_fpga&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:2)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1676.012 ; gain = 1293.977 ; free physical = 20928 ; free virtual = 32644" resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_20_2&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20:31) in function &apos;mmult_fpga&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_28_4&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28:31) in function &apos;mmult_fpga&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;A_tmp[0]&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;B_tmp[0]&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1676.012 ; gain = 1293.977 ; free physical = 20927 ; free virtual = 32643" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;mmult_fpga&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mmult_fpga&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_20_2_VITIS_LOOP_21_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule bus request on port &apos;gmem&apos; (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 74." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_4_VITIS_LOOP_29_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 264." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 8.08 seconds; current allocated memory: 149.489 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.72 seconds; current allocated memory: 155.293 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mmult_fpga&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mmult_fpga/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mmult_fpga/A&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mmult_fpga/B&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mmult_fpga/C&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;mmult_fpga&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;A&apos;, &apos;B&apos;, &apos;C&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;mmult_fpga&apos; is 61910 from HDL expression: (1&apos;b0 == ap_block_pp1_stage0_11001)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_8_full_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mmult_fpga&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 1.02 seconds; current allocated memory: 168.867 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;mmult_fpga_A_tmp_0_ram (RAM)&apos; using block RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1676.012 ; gain = 1293.977 ; free physical = 20896 ; free virtual = 32628" resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for mmult_fpga." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for mmult_fpga." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 205.47 MHz" resolution=""/>
</Messages>
