
BeginView ladder_fpga NoName
Inst: ladder_fpga_nbr_hold[0]   ladder_fpga_nbr_hold_0_ dffeas 
Inst: ladder_fpga_nbr_hold[1]   ladder_fpga_nbr_hold_1_ dffeas 
Inst: ladder_fpga_nbr_hold[2]   ladder_fpga_nbr_hold_2_ dffeas 
Inst: ladder_fpga_nbr_hold[3]   ladder_fpga_nbr_hold_3_ dffeas 
Inst: ladder_fpga_nbr_hold[4]   ladder_fpga_nbr_hold_4_ dffeas 
Inst: ladder_fpga_nbr_hold[5]   ladder_fpga_nbr_hold_5_ dffeas 
Inst: ladder_fpga_nbr_hold[6]   ladder_fpga_nbr_hold_6_ dffeas 
Inst: ladder_fpga_nbr_hold[7]   ladder_fpga_nbr_hold_7_ dffeas 
Inst: ladder_fpga_nbr_hold[8]   ladder_fpga_nbr_hold_8_ dffeas 
Inst: ladder_fpga_nbr_hold[9]   ladder_fpga_nbr_hold_9_ dffeas 
Inst: ladder_fpga_nbr_hold[10]   ladder_fpga_nbr_hold_10_ dffeas 
Inst: ladder_fpga_nbr_hold[11]   ladder_fpga_nbr_hold_11_ dffeas 
Inst: ladder_fpga_nbr_test[0]   ladder_fpga_nbr_test_0_ dffeas 
Inst: ladder_fpga_nbr_test[1]   ladder_fpga_nbr_test_1_ dffeas 
Inst: ladder_fpga_nbr_test[2]   ladder_fpga_nbr_test_2_ dffeas 
Inst: ladder_fpga_nbr_test[3]   ladder_fpga_nbr_test_3_ dffeas 
Inst: ladder_fpga_nbr_test[4]   ladder_fpga_nbr_test_4_ dffeas 
Inst: ladder_fpga_nbr_test[5]   ladder_fpga_nbr_test_5_ dffeas 
Inst: ladder_fpga_nbr_test[6]   ladder_fpga_nbr_test_6_ dffeas 
Inst: ladder_fpga_nbr_test[7]   ladder_fpga_nbr_test_7_ dffeas 
Inst: ladder_fpga_nbr_test[8]   ladder_fpga_nbr_test_8_ dffeas 
Inst: ladder_fpga_nbr_test[9]   ladder_fpga_nbr_test_9_ dffeas 
Inst: ladder_fpga_nbr_test[10]   ladder_fpga_nbr_test_10_ dffeas 
Inst: ladder_fpga_nbr_test[11]   ladder_fpga_nbr_test_11_ dffeas 
Inst: cnt_readout[0]   cnt_readout_0_ dffeas 
Inst: cnt_readout[1]   cnt_readout_1_ dffeas 
Inst: cnt_readout[2]   cnt_readout_2_ dffeas 
Inst: cnt_readout[3]   cnt_readout_3_ dffeas 
Inst: cnt_readout[4]   cnt_readout_4_ dffeas 
Inst: cnt_readout[5]   cnt_readout_5_ dffeas 
Inst: cnt_readout[6]   cnt_readout_6_ dffeas 
Inst: cnt_readout[7]   cnt_readout_7_ dffeas 
Inst: cnt_readout[8]   cnt_readout_8_ dffeas 
Inst: cnt_readout[9]   cnt_readout_9_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[0]   ladder_fpga_nbr_rclk_echelle_0_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[1]   ladder_fpga_nbr_rclk_echelle_1_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[2]   ladder_fpga_nbr_rclk_echelle_2_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[3]   ladder_fpga_nbr_rclk_echelle_3_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[4]   ladder_fpga_nbr_rclk_echelle_4_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[5]   ladder_fpga_nbr_rclk_echelle_5_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[6]   ladder_fpga_nbr_rclk_echelle_6_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[7]   ladder_fpga_nbr_rclk_echelle_7_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[8]   ladder_fpga_nbr_rclk_echelle_8_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[9]   ladder_fpga_nbr_rclk_echelle_9_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[10]   ladder_fpga_nbr_rclk_echelle_10_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[11]   ladder_fpga_nbr_rclk_echelle_11_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[12]   ladder_fpga_nbr_rclk_echelle_12_ dffeas 
Inst: ladder_fpga_nbr_rclk_echelle[13]   ladder_fpga_nbr_rclk_echelle_13_ dffeas 
Inst: cnt_rclk[3]   cnt_rclk_3_ dffeas 
Inst: cnt_rclk[2]   cnt_rclk_2_ dffeas 
Inst: cnt_rclk[1]   cnt_rclk_1_ dffeas 
Inst: cnt_rclk[0]   cnt_rclk_0_ dffeas 
Inst: level_shifter_dac_load_indice[3]   level_shifter_dac_load_indice_3_ dffeas 
Inst: level_shifter_dac_load_indice[2]   level_shifter_dac_load_indice_2_ dffeas 
Inst: level_shifter_dac_load_indice[1]   level_shifter_dac_load_indice_1_ dffeas 
Inst: level_shifter_dac_load_indice[0]   level_shifter_dac_load_indice_0_ dffeas 
Inst: tokenin_pulse_duration[3]   tokenin_pulse_duration_3_ dffeas 
Inst: tokenin_pulse_duration[2]   tokenin_pulse_duration_2_ dffeas 
Inst: tokenin_pulse_duration[1]   tokenin_pulse_duration_1_ dffeas 
Inst: tokenin_pulse_duration[0]   tokenin_pulse_duration_0_ dffeas 
Inst: ladder_fpga_mux_status_count_integer[2]   ladder_fpga_mux_status_count_integer_2_ dffeas 
Inst: ladder_fpga_mux_status_count_integer[1]   ladder_fpga_mux_status_count_integer_1_ dffeas 
Inst: ladder_fpga_mux_status_count_integer[0]   ladder_fpga_mux_status_count_integer_0_ dffeas 
Inst: ladder_fpga_event_controller_state[0]   ladder_fpga_event_controller_state_0_ dffeas 
Inst: ladder_fpga_event_controller_state[1]   ladder_fpga_event_controller_state_1_ dffeas 
Inst: ladder_fpga_event_controller_state[2]   ladder_fpga_event_controller_state_2_ dffeas 
Inst: ladder_fpga_event_controller_state[3]   ladder_fpga_event_controller_state_3_ dffeas 
Inst: ladder_fpga_event_controller_state[4]   ladder_fpga_event_controller_state_4_ dffeas 
Inst: ladder_fpga_event_controller_state[5]   ladder_fpga_event_controller_state_5_ dffeas 
Inst: ladder_fpga_event_controller_state_illegalpipe2   ladder_fpga_event_controller_state_illegalpipe2_Z dffeas 
Inst: ladder_fpga_event_controller_state_illegalpipe1   ladder_fpga_event_controller_state_illegalpipe1_Z dffeas 
Inst: ladder_fpga_level_shifter_dac_state[0]   ladder_fpga_level_shifter_dac_state_0_ dffeas 
Inst: ladder_fpga_level_shifter_dac_state[1]   ladder_fpga_level_shifter_dac_state_1_ dffeas 
Inst: ladder_fpga_level_shifter_dac_state[2]   ladder_fpga_level_shifter_dac_state_2_ dffeas 
Inst: ladder_fpga_level_shifter_dac_state[3]   ladder_fpga_level_shifter_dac_state_3_ dffeas 
Inst: ladder_fpga_level_shifter_dac_state[4]   ladder_fpga_level_shifter_dac_state_4_ dffeas 
Inst: ladder_fpga_level_shifter_dac_state[5]   ladder_fpga_level_shifter_dac_state_5_ dffeas 
Inst: ladder_fpga_level_shifter_dac_state[6]   ladder_fpga_level_shifter_dac_state_6_ dffeas 
Inst: ladder_fpga_level_shifter_dac_state_illegalpipe2   ladder_fpga_level_shifter_dac_state_illegalpipe2_Z dffeas 
Inst: ladder_fpga_level_shifter_dac_state_illegalpipe1   ladder_fpga_level_shifter_dac_state_illegalpipe1_Z dffeas 
Inst: state_readout[0]   state_readout_0_ dffeas 
Inst: state_readout[1]   state_readout_1_ dffeas 
Inst: state_readout[2]   state_readout_2_ dffeas 
Inst: state_readout[3]   state_readout_3_ dffeas 
Inst: state_readout[4]   state_readout_4_ dffeas 
Inst: state_readout[5]   state_readout_5_ dffeas 
Inst: data_serial_m[15]   data_serial_m_15_ dffeas 
Inst: data_serial_m[14]   data_serial_m_14_ dffeas 
Inst: data_serial_m[13]   data_serial_m_13_ dffeas 
Inst: data_serial_m[12]   data_serial_m_12_ dffeas 
Inst: data_serial_m[11]   data_serial_m_11_ dffeas 
Inst: data_serial_m[10]   data_serial_m_10_ dffeas 
Inst: data_serial_m[9]   data_serial_m_9_ dffeas 
Inst: data_serial_m[8]   data_serial_m_8_ dffeas 
Inst: data_serial_m[7]   data_serial_m_7_ dffeas 
Inst: data_serial_m[6]   data_serial_m_6_ dffeas 
Inst: data_serial_m[5]   data_serial_m_5_ dffeas 
Inst: data_serial_m[4]   data_serial_m_4_ dffeas 
Inst: data_serial_m[3]   data_serial_m_3_ dffeas 
Inst: data_serial_m[2]   data_serial_m_2_ dffeas 
Inst: data_serial_m[1]   data_serial_m_1_ dffeas 
Inst: data_serial_m[0]   data_serial_m_0_ dffeas 
Inst: ladder_fpga_adc_bit_count_cs_integer_del[3]   ladder_fpga_adc_bit_count_cs_integer_del_3_ dffeas 
Inst: ladder_fpga_adc_bit_count_cs_integer_del[2]   ladder_fpga_adc_bit_count_cs_integer_del_2_ dffeas 
Inst: ladder_fpga_adc_bit_count_cs_integer_del[1]   ladder_fpga_adc_bit_count_cs_integer_del_1_ dffeas 
Inst: ladder_fpga_adc_bit_count_cs_integer_del[0]   ladder_fpga_adc_bit_count_cs_integer_del_0_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[11]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[10]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_10_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[9]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_9_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[8]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_8_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[7]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_7_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[6]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_6_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[5]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_5_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[4]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_4_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[3]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_3_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[2]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_2_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[11]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_11_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[10]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_10_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[9]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_9_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[8]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_8_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[7]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_7_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[6]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_6_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[5]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_5_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[4]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_4_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[3]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_3_ dffeas 
Inst: proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[2]   proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_2_ dffeas 
Inst: ladder_fpga_adc_bit_count_cs_integer_del_del[3]   ladder_fpga_adc_bit_count_cs_integer_del_del_3_ dffeas 
Inst: ladder_fpga_adc_bit_count_cs_integer_del_del[2]   ladder_fpga_adc_bit_count_cs_integer_del_del_2_ dffeas 
Inst: ladder_fpga_adc_bit_count_cs_integer_del_del[1]   ladder_fpga_adc_bit_count_cs_integer_del_del_1_ dffeas 
Inst: ladder_fpga_adc_bit_count_cs_integer_del_del[0]   ladder_fpga_adc_bit_count_cs_integer_del_del_0_ dffeas 
Inst: ladder_fpga_mux_dataout[21]   ladder_fpga_mux_dataout_21_ dffeas 
Inst: ladder_fpga_mux_dataout[20]   ladder_fpga_mux_dataout_20_ dffeas 
Inst: ladder_fpga_mux_dataout[19]   ladder_fpga_mux_dataout_19_ dffeas 
Inst: ladder_fpga_mux_dataout[18]   ladder_fpga_mux_dataout_18_ dffeas 
Inst: ladder_fpga_mux_dataout[17]   ladder_fpga_mux_dataout_17_ dffeas 
Inst: ladder_fpga_mux_dataout[16]   ladder_fpga_mux_dataout_16_ dffeas 
Inst: ladder_fpga_mux_dataout[15]   ladder_fpga_mux_dataout_15_ dffeas 
Inst: ladder_fpga_mux_dataout[14]   ladder_fpga_mux_dataout_14_ dffeas 
Inst: ladder_fpga_mux_dataout[13]   ladder_fpga_mux_dataout_13_ dffeas 
Inst: ladder_fpga_mux_dataout[12]   ladder_fpga_mux_dataout_12_ dffeas 
Inst: ladder_fpga_mux_dataout[11]   ladder_fpga_mux_dataout_11_ dffeas 
Inst: ladder_fpga_mux_dataout[10]   ladder_fpga_mux_dataout_10_ dffeas 
Inst: ladder_fpga_mux_dataout[9]   ladder_fpga_mux_dataout_9_ dffeas 
Inst: ladder_fpga_mux_dataout[8]   ladder_fpga_mux_dataout_8_ dffeas 
Inst: ladder_fpga_mux_dataout[7]   ladder_fpga_mux_dataout_7_ dffeas 
Inst: ladder_fpga_mux_dataout[6]   ladder_fpga_mux_dataout_6_ dffeas 
Inst: ladder_fpga_mux_dataout[5]   ladder_fpga_mux_dataout_5_ dffeas 
Inst: ladder_fpga_mux_dataout[4]   ladder_fpga_mux_dataout_4_ dffeas 
Inst: ladder_fpga_mux_dataout[3]   ladder_fpga_mux_dataout_3_ dffeas 
Inst: ladder_fpga_mux_dataout[2]   ladder_fpga_mux_dataout_2_ dffeas 
Inst: ladder_fpga_mux_dataout[1]   ladder_fpga_mux_dataout_1_ dffeas 
Inst: ladder_fpga_mux_dataout[0]   ladder_fpga_mux_dataout_0_ dffeas 
Inst: ladder_fpga_mux_statusout[20]   ladder_fpga_mux_statusout_20_ dffeas 
Inst: ladder_fpga_mux_statusout[19]   ladder_fpga_mux_statusout_19_ dffeas 
Inst: ladder_fpga_mux_statusout[18]   ladder_fpga_mux_statusout_18_ dffeas 
Inst: ladder_fpga_mux_statusout[17]   ladder_fpga_mux_statusout_17_ dffeas 
Inst: ladder_fpga_mux_statusout[16]   ladder_fpga_mux_statusout_16_ dffeas 
Inst: ladder_fpga_mux_statusout[15]   ladder_fpga_mux_statusout_15_ dffeas 
Inst: ladder_fpga_mux_statusout[14]   ladder_fpga_mux_statusout_14_ dffeas 
Inst: ladder_fpga_mux_statusout[13]   ladder_fpga_mux_statusout_13_ dffeas 
Inst: ladder_fpga_mux_statusout[12]   ladder_fpga_mux_statusout_12_ dffeas 
Inst: ladder_fpga_mux_statusout[11]   ladder_fpga_mux_statusout_11_ dffeas 
Inst: ladder_fpga_mux_statusout[10]   ladder_fpga_mux_statusout_10_ dffeas 
Inst: ladder_fpga_mux_statusout[9]   ladder_fpga_mux_statusout_9_ dffeas 
Inst: ladder_fpga_mux_statusout[8]   ladder_fpga_mux_statusout_8_ dffeas 
Inst: ladder_fpga_mux_statusout[7]   ladder_fpga_mux_statusout_7_ dffeas 
Inst: ladder_fpga_mux_statusout[6]   ladder_fpga_mux_statusout_6_ dffeas 
Inst: ladder_fpga_mux_statusout[5]   ladder_fpga_mux_statusout_5_ dffeas 
Inst: ladder_fpga_mux_statusout[4]   ladder_fpga_mux_statusout_4_ dffeas 
Inst: ladder_fpga_mux_statusout[3]   ladder_fpga_mux_statusout_3_ dffeas 
Inst: ladder_fpga_mux_statusout[2]   ladder_fpga_mux_statusout_2_ dffeas 
Inst: ladder_fpga_mux_statusout[1]   ladder_fpga_mux_statusout_1_ dffeas 
Inst: ladder_fpga_mux_statusout[0]   ladder_fpga_mux_statusout_0_ dffeas 
Inst: ladder_fpga_adc_bit_count_cs_integer[3]   ladder_fpga_adc_bit_count_cs_integer_3_ dffeas 
Inst: ladder_fpga_adc_bit_count_cs_integer[2]   ladder_fpga_adc_bit_count_cs_integer_2_ dffeas 
Inst: ladder_fpga_adc_bit_count_cs_integer[1]   ladder_fpga_adc_bit_count_cs_integer_1_ dffeas 
Inst: ladder_fpga_adc_bit_count_cs_integer[0]   ladder_fpga_adc_bit_count_cs_integer_0_ dffeas 
Inst: ladder_fpga_fifo21_input[20]   ladder_fpga_fifo21_input_20_ dffeas 
Inst: ladder_fpga_fifo21_input[19]   ladder_fpga_fifo21_input_19_ dffeas 
Inst: ladder_fpga_fifo21_input[18]   ladder_fpga_fifo21_input_18_ dffeas 
Inst: ladder_fpga_fifo21_input[17]   ladder_fpga_fifo21_input_17_ dffeas 
Inst: ladder_fpga_fifo21_input[16]   ladder_fpga_fifo21_input_16_ dffeas 
Inst: ladder_fpga_fifo21_input[15]   ladder_fpga_fifo21_input_15_ dffeas 
Inst: ladder_fpga_fifo21_input[14]   ladder_fpga_fifo21_input_14_ dffeas 
Inst: ladder_fpga_fifo21_input[13]   ladder_fpga_fifo21_input_13_ dffeas 
Inst: ladder_fpga_fifo21_input[12]   ladder_fpga_fifo21_input_12_ dffeas 
Inst: ladder_fpga_fifo21_input[11]   ladder_fpga_fifo21_input_11_ dffeas 
Inst: ladder_fpga_fifo21_input[10]   ladder_fpga_fifo21_input_10_ dffeas 
Inst: ladder_fpga_fifo21_input[9]   ladder_fpga_fifo21_input_9_ dffeas 
Inst: ladder_fpga_fifo21_input[8]   ladder_fpga_fifo21_input_8_ dffeas 
Inst: ladder_fpga_fifo21_input[7]   ladder_fpga_fifo21_input_7_ dffeas 
Inst: ladder_fpga_fifo21_input[6]   ladder_fpga_fifo21_input_6_ dffeas 
Inst: ladder_fpga_fifo21_input[5]   ladder_fpga_fifo21_input_5_ dffeas 
Inst: ladder_fpga_fifo21_input[4]   ladder_fpga_fifo21_input_4_ dffeas 
Inst: ladder_fpga_fifo21_input[3]   ladder_fpga_fifo21_input_3_ dffeas 
Inst: ladder_fpga_fifo21_input[2]   ladder_fpga_fifo21_input_2_ dffeas 
Inst: ladder_fpga_fifo21_input[1]   ladder_fpga_fifo21_input_1_ dffeas 
Inst: ladder_fpga_fifo21_input[0]   ladder_fpga_fifo21_input_0_ dffeas 
Inst: ladder_fpga_data_packer_temp[15]   ladder_fpga_data_packer_temp_15_ dffeas 
Inst: ladder_fpga_data_packer_temp[14]   ladder_fpga_data_packer_temp_14_ dffeas 
Inst: ladder_fpga_data_packer_temp[13]   ladder_fpga_data_packer_temp_13_ dffeas 
Inst: ladder_fpga_data_packer_temp[12]   ladder_fpga_data_packer_temp_12_ dffeas 
Inst: ladder_fpga_data_packer_temp[11]   ladder_fpga_data_packer_temp_11_ dffeas 
Inst: ladder_fpga_data_packer_temp[10]   ladder_fpga_data_packer_temp_10_ dffeas 
Inst: ladder_fpga_data_packer_temp[9]   ladder_fpga_data_packer_temp_9_ dffeas 
Inst: ladder_fpga_data_packer_temp[8]   ladder_fpga_data_packer_temp_8_ dffeas 
Inst: ladder_fpga_data_packer_temp[7]   ladder_fpga_data_packer_temp_7_ dffeas 
Inst: ladder_fpga_data_packer_temp[6]   ladder_fpga_data_packer_temp_6_ dffeas 
Inst: ladder_fpga_data_packer_temp[5]   ladder_fpga_data_packer_temp_5_ dffeas 
Inst: ladder_fpga_data_packer_temp[4]   ladder_fpga_data_packer_temp_4_ dffeas 
Inst: ladder_fpga_data_packer_temp[3]   ladder_fpga_data_packer_temp_3_ dffeas 
Inst: ladder_fpga_data_packer_temp[2]   ladder_fpga_data_packer_temp_2_ dffeas 
Inst: ladder_fpga_data_packer_temp[1]   ladder_fpga_data_packer_temp_1_ dffeas 
Inst: ladder_fpga_data_packer_temp[0]   ladder_fpga_data_packer_temp_0_ dffeas 
Inst: level_shifter_dac_sck_en   level_shifter_dac_sck_en_Z dffeas 
Inst: ladder_fpga_fifo21_wr   ladder_fpga_fifo21_wr_Z dffeas 
Inst: level_shifter_dac_sdi   level_shifter_dac_sdi_Z dffeas 
Inst: ladder_fpga_busy   ladder_fpga_busy_Z dffeas 
Inst: ladder_fpga_adc_select_n   ladder_fpga_adc_select_n_Z dffeas 
Inst: level_shifter_dac_ld_cs_n   level_shifter_dac_ld_cs_n_Z dffeas 
Inst: adc_cnt_enable   adc_cnt_enable_Z dffeas 
Inst: tokenin_pulse_ok   tokenin_pulse_ok_Z dffeas 
Inst: ladder_fpga_rclk_echelle   ladder_fpga_rclk_echelle_Z dffeas 
Inst: ladder_fpga_fifo21_empty_pipe   ladder_fpga_fifo21_empty_pipe_Z dffeas 
Inst: tokenin_echelle_in   tokenin_echelle_in_Z dffeas 
Inst: ladder_fpga_fifo21_wr_enable   ladder_fpga_fifo21_wr_enable_Z dffeas 
Inst: adc_cs_n_1[0]   adc_cs_n_1_0_ dffeas 
Inst: ladder_fpga_adc_bit_count_cs_integer_RNI3A5[3]   ladder_fpga_adc_bit_count_cs_integer_RNI3A5_3_ inv 
Inst: ladder_fpga_adc_bit_count_cs_integer_RNI295[2]   ladder_fpga_adc_bit_count_cs_integer_RNI295_2_ inv 
Inst: ladder_fpga_adc_bit_count_cs_integer_RNI185[1]   ladder_fpga_adc_bit_count_cs_integer_RNI185_1_ inv 
Inst: ladder_fpga_adc_bit_count_cs_integer_RNI075[0]   ladder_fpga_adc_bit_count_cs_integer_RNI075_0_ inv 
Inst: adc_cs_n_1_RNO[0]   adc_cs_n_1_RNO_0_ inv 
Inst: ladder_fpga_mux_status_count_integer_RNO[0]   ladder_fpga_mux_status_count_integer_RNO_0_ inv 
Inst: level_shifter_dac_ld_cs_n_out_RNO   level_shifter_dac_ld_cs_n_out_RNO_cZ inv 
Inst: hold_16hybrides_out_RNO   hold_16hybrides_out_RNO_cZ inv 
Inst: ladder_fpga_rclk_16hybrides_out_RNO   ladder_fpga_rclk_16hybrides_out_RNO_cZ inv 
Inst: reset_n_in_RNI6VGA   reset_n_in_RNI6VGA_cZ inv 
Inst: un26_ladder_fpga_nbr_rclk_echelle[31]   un26_ladder_fpga_nbr_rclk_echelle_31_ cycloneiii_lcell_comb 
Inst: un26_ladder_fpga_nbr_rclk_echelle[30]   un26_ladder_fpga_nbr_rclk_echelle_30_ cycloneiii_lcell_comb 
Inst: un26_ladder_fpga_nbr_rclk_echelle[29]   un26_ladder_fpga_nbr_rclk_echelle_29_ cycloneiii_lcell_comb 
Inst: un26_ladder_fpga_nbr_rclk_echelle[28]   un26_ladder_fpga_nbr_rclk_echelle_28_ cycloneiii_lcell_comb 
Inst: un26_ladder_fpga_nbr_rclk_echelle[27]   un26_ladder_fpga_nbr_rclk_echelle_27_ cycloneiii_lcell_comb 
Inst: un26_ladder_fpga_nbr_rclk_echelle[26]   un26_ladder_fpga_nbr_rclk_echelle_26_ cycloneiii_lcell_comb 
Inst: un26_ladder_fpga_nbr_rclk_echelle[25]   un26_ladder_fpga_nbr_rclk_echelle_25_ cycloneiii_lcell_comb 
Inst: un26_ladder_fpga_nbr_rclk_echelle[24]   un26_ladder_fpga_nbr_rclk_echelle_24_ cycloneiii_lcell_comb 
Inst: un26_ladder_fpga_nbr_rclk_echelle[23]   un26_ladder_fpga_nbr_rclk_echelle_23_ cycloneiii_lcell_comb 
Inst: un26_ladder_fpga_nbr_rclk_echelle[22]   un26_ladder_fpga_nbr_rclk_echelle_22_ cycloneiii_lcell_comb 
Inst: un26_ladder_fpga_nbr_rclk_echelle[21]   un26_ladder_fpga_nbr_rclk_echelle_21_ cycloneiii_lcell_comb 
Inst: un26_ladder_fpga_nbr_rclk_echelle[20]   un26_ladder_fpga_nbr_rclk_echelle_20_ cycloneiii_lcell_comb 
Inst: un26_ladder_fpga_nbr_rclk_echelle[19]   un26_ladder_fpga_nbr_rclk_echelle_19_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_status_count_integer_n1   ladder_fpga_mux_status_count_integer_n1_cZ cycloneiii_lcell_comb 
Inst: state_readout_RNIVU72[4]   state_readout_RNIVU72_4_ cycloneiii_lcell_comb 
Inst: ladder_fpga_level_shifter_dac_state_RNIDBK1[2]   ladder_fpga_level_shifter_dac_state_RNIDBK1_2_ cycloneiii_lcell_comb 
Inst: ladder_fpga_level_shifter_dac_state_RNO[6]   ladder_fpga_level_shifter_dac_state_RNO_6_ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_0   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_1   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_1 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_2   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_2 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_3   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_3 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_4   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_6   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_7   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_7 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_8   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_8 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_9   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_9 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_10   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_10 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_11   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_11 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_data_packer\.shiftreg_clr2_1   proc_ladder_fpga_data_packer_shiftreg_clr2_1 cycloneiii_lcell_comb 
Inst: ladder_fpga_adc_bit_count_cs_integer_del_del_RNIRNM8[1]   ladder_fpga_adc_bit_count_cs_integer_del_del_RNIRNM8_1_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[11]   ladder_fpga_mux_statusin_3_4_11_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[9]   ladder_fpga_mux_statusin_3_4_9_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[8]   ladder_fpga_mux_statusin_3_4_8_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[7]   ladder_fpga_mux_statusin_3_4_7_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[6]   ladder_fpga_mux_statusin_3_4_6_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[2]   ladder_fpga_mux_statusin_3_4_2_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[1]   ladder_fpga_mux_statusin_3_4_1_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[0]   ladder_fpga_mux_statusin_3_4_0_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_5[16]   ladder_fpga_mux_statusin_3_5_16_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[16]   ladder_fpga_mux_statusin_3_4_16_ cycloneiii_lcell_comb 
Inst: ladder_fpga_level_shifter_dac_state_RNO_0[4]   ladder_fpga_level_shifter_dac_state_RNO_0_4_ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_tokenin_pulse_duration\.un5_tokenin_pulse_duration_0   proc_ladder_fpga_tokenin_pulse_duration_un5_tokenin_pulse_duration_0 cycloneiii_lcell_comb 
Inst: ladder_fpga_event_controller_state_226   ladder_fpga_event_controller_state_226_cZ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_2   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_2 cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[11]   ladder_fpga_mux_statusin_3_6_11_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[9]   ladder_fpga_mux_statusin_3_6_9_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[8]   ladder_fpga_mux_statusin_3_6_8_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[7]   ladder_fpga_mux_statusin_3_6_7_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[6]   ladder_fpga_mux_statusin_3_6_6_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[2]   ladder_fpga_mux_statusin_3_6_2_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[1]   ladder_fpga_mux_statusin_3_6_1_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[0]   ladder_fpga_mux_statusin_3_6_0_ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_f0[5]   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_5_ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_f0[12]   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_12_ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.ladder_fpga_nbr_rclk_echelle_5_f0[13]   proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_13_ cycloneiii_lcell_comb 
Inst: state_readout_RNO[4]   state_readout_RNO_4_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_status_count_integer_RNO[2]   ladder_fpga_mux_status_count_integer_RNO_2_ cycloneiii_lcell_comb 
Inst: ladder_fpga_level_shifter_dac_state_RNO[0]   ladder_fpga_level_shifter_dac_state_RNO_0_ cycloneiii_lcell_comb 
Inst: level_shifter_dac_load_indice_c0   level_shifter_dac_load_indice_c0_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_1[3]   ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_1_3_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[0]   ladder_fpga_fifo21_input_11_0_0_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[1]   ladder_fpga_fifo21_input_11_0_1_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[3]   ladder_fpga_fifo21_input_11_0_3_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[5]   ladder_fpga_fifo21_input_11_0_5_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[7]   ladder_fpga_fifo21_input_11_0_7_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[12]   ladder_fpga_fifo21_input_11_0_12_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[15]   ladder_fpga_fifo21_input_11_0_15_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[0]   ladder_fpga_fifo21_input_11_1_0_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[1]   ladder_fpga_fifo21_input_11_1_1_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[3]   ladder_fpga_fifo21_input_11_1_3_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[5]   ladder_fpga_fifo21_input_11_1_5_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[7]   ladder_fpga_fifo21_input_11_1_7_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[8]   ladder_fpga_fifo21_input_11_1_8_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[11]   ladder_fpga_fifo21_input_11_1_11_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[12]   ladder_fpga_fifo21_input_11_1_12_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[13]   ladder_fpga_fifo21_input_11_1_13_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[15]   ladder_fpga_fifo21_input_11_1_15_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[16]   ladder_fpga_fifo21_input_11_1_16_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[17]   ladder_fpga_fifo21_input_11_1_17_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[9]   ladder_fpga_fifo21_input_11_1_9_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[9]   ladder_fpga_fifo21_input_11_0_9_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[2]   ladder_fpga_fifo21_input_11_0_2_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[6]   ladder_fpga_fifo21_input_11_0_6_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[2]   ladder_fpga_fifo21_input_11_1_2_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[6]   ladder_fpga_fifo21_input_11_1_6_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[14]   ladder_fpga_fifo21_input_11_1_14_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[10]   ladder_fpga_fifo21_input_11_1_10_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[4]   ladder_fpga_fifo21_input_11_1_4_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[17]   ladder_fpga_fifo21_input_11_0_17_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[16]   ladder_fpga_fifo21_input_11_0_16_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[14]   ladder_fpga_fifo21_input_11_0_14_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[13]   ladder_fpga_fifo21_input_11_0_13_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[11]   ladder_fpga_fifo21_input_11_0_11_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[10]   ladder_fpga_fifo21_input_11_0_10_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[8]   ladder_fpga_fifo21_input_11_0_8_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[4]   ladder_fpga_fifo21_input_11_0_4_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[19]   ladder_fpga_fifo21_input_11_1_19_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_1[18]   ladder_fpga_fifo21_input_11_1_18_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[19]   ladder_fpga_fifo21_input_11_0_19_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_0[18]   ladder_fpga_fifo21_input_11_0_18_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[12]   ladder_fpga_mux_statusin_3_6_12_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[13]   ladder_fpga_mux_statusin_3_3_13_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[11]   ladder_fpga_mux_statusin_3_3_a_11_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[11]   ladder_fpga_mux_statusin_3_3_11_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[10]   ladder_fpga_mux_statusin_3_3_a_10_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[10]   ladder_fpga_mux_statusin_3_3_10_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[9]   ladder_fpga_mux_statusin_3_3_a_9_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[9]   ladder_fpga_mux_statusin_3_3_9_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[8]   ladder_fpga_mux_statusin_3_3_a_8_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[8]   ladder_fpga_mux_statusin_3_3_8_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[7]   ladder_fpga_mux_statusin_3_3_a_7_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[7]   ladder_fpga_mux_statusin_3_3_7_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[6]   ladder_fpga_mux_statusin_3_3_a_6_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[6]   ladder_fpga_mux_statusin_3_3_6_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[5]   ladder_fpga_mux_statusin_3_3_a_5_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[5]   ladder_fpga_mux_statusin_3_3_5_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[4]   ladder_fpga_mux_statusin_3_3_a_4_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[4]   ladder_fpga_mux_statusin_3_3_4_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[3]   ladder_fpga_mux_statusin_3_3_a_3_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[3]   ladder_fpga_mux_statusin_3_3_3_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[2]   ladder_fpga_mux_statusin_3_3_a_2_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[2]   ladder_fpga_mux_statusin_3_3_2_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[1]   ladder_fpga_mux_statusin_3_3_a_1_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[1]   ladder_fpga_mux_statusin_3_3_1_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[0]   ladder_fpga_mux_statusin_3_3_a_0_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[0]   ladder_fpga_mux_statusin_3_3_0_ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9_a   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9_a cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_9   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5_a   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_5   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_13   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_10   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_10 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_6   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_6 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_3   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_3 cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[16]   ladder_fpga_mux_statusin_3_6_16_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[16]   ladder_fpga_mux_statusin_3_3_a_16_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[16]   ladder_fpga_mux_statusin_3_3_16_ cycloneiii_lcell_comb 
Inst: un1_ladder_fpga_event_controller_state_2   un1_ladder_fpga_event_controller_state_2_cZ cycloneiii_lcell_comb 
Inst: cnt_rclk_RNI69PF[3]   cnt_rclk_RNI69PF_3_ cycloneiii_lcell_comb 
Inst: state_readout_ns_a2_1[0]   state_readout_ns_a2_1_0_ cycloneiii_lcell_comb 
Inst: ladder_fpga_nbr_rclk_echelle_RNIST8A1[11]   ladder_fpga_nbr_rclk_echelle_RNIST8A1_11_ cycloneiii_lcell_comb 
Inst: state_readout_RNO_2[2]   state_readout_RNO_2_2_ cycloneiii_lcell_comb 
Inst: state_readout_RNO_0[2]   state_readout_RNO_0_2_ cycloneiii_lcell_comb 
Inst: ladder_fpga_level_shifter_dac_state_119   ladder_fpga_level_shifter_dac_state_119_cZ cycloneiii_lcell_comb 
Inst: state_readout_RNI0PSD[1]   state_readout_RNI0PSD_1_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[0]   ladder_fpga_fifo21_input_11_3_0_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[1]   ladder_fpga_fifo21_input_11_3_1_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[3]   ladder_fpga_fifo21_input_11_3_3_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[5]   ladder_fpga_fifo21_input_11_3_5_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[7]   ladder_fpga_fifo21_input_11_3_7_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[12]   ladder_fpga_fifo21_input_11_3_12_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[15]   ladder_fpga_fifo21_input_11_3_15_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[9]   ladder_fpga_fifo21_input_11_3_9_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[2]   ladder_fpga_fifo21_input_11_3_2_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[6]   ladder_fpga_fifo21_input_11_3_6_ cycloneiii_lcell_comb 
Inst: ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_2[3]   ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_2_3_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[17]   ladder_fpga_fifo21_input_11_3_17_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[16]   ladder_fpga_fifo21_input_11_3_16_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[14]   ladder_fpga_fifo21_input_11_3_14_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[13]   ladder_fpga_fifo21_input_11_3_13_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[11]   ladder_fpga_fifo21_input_11_3_11_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[10]   ladder_fpga_fifo21_input_11_3_10_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[8]   ladder_fpga_fifo21_input_11_3_8_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[4]   ladder_fpga_fifo21_input_11_3_4_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[19]   ladder_fpga_fifo21_input_11_3_19_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_11_3[18]   ladder_fpga_fifo21_input_11_3_18_ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_tokenin_pulse_duration\.un5_tokenin_pulse_duration   proc_ladder_fpga_tokenin_pulse_duration_un5_tokenin_pulse_duration cycloneiii_lcell_comb 
Inst: ladder_fpga_level_shifter_dac_state_RNO[4]   ladder_fpga_level_shifter_dac_state_RNO_4_ cycloneiii_lcell_comb 
Inst: level_shifter_dac_load_indice_RNIQEFT1[0]   level_shifter_dac_load_indice_RNIQEFT1_0_ cycloneiii_lcell_comb 
Inst: ladder_fpga_nbr_rclk_echelle_RNI80U62[10]   ladder_fpga_nbr_rclk_echelle_RNI80U62_10_ cycloneiii_lcell_comb 
Inst: level_shifter_dac_load_indice_295_1   level_shifter_dac_load_indice_295_1_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_0[3]   ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_0_3_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[0]   ladder_fpga_fifo21_input_RNO_0_0_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[1]   ladder_fpga_fifo21_input_RNO_0_1_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[3]   ladder_fpga_fifo21_input_RNO_0_3_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[5]   ladder_fpga_fifo21_input_RNO_0_5_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[7]   ladder_fpga_fifo21_input_RNO_0_7_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[12]   ladder_fpga_fifo21_input_RNO_0_12_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[15]   ladder_fpga_fifo21_input_RNO_0_15_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[9]   ladder_fpga_fifo21_input_RNO_0_9_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[2]   ladder_fpga_fifo21_input_RNO_0_2_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[6]   ladder_fpga_fifo21_input_RNO_0_6_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[20]   ladder_fpga_fifo21_input_RNO_0_20_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[20]   ladder_fpga_fifo21_input_RNO_20_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[19]   ladder_fpga_fifo21_input_RNO_0_19_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[18]   ladder_fpga_fifo21_input_RNO_0_18_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[17]   ladder_fpga_fifo21_input_RNO_0_17_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[16]   ladder_fpga_fifo21_input_RNO_0_16_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[14]   ladder_fpga_fifo21_input_RNO_0_14_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[13]   ladder_fpga_fifo21_input_RNO_0_13_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[11]   ladder_fpga_fifo21_input_RNO_0_11_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[10]   ladder_fpga_fifo21_input_RNO_0_10_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[8]   ladder_fpga_fifo21_input_RNO_0_8_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO_0[4]   ladder_fpga_fifo21_input_RNO_0_4_ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_15_a   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_15_a cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_15   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_15 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_12_a   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_12_a cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_2_12   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_12 cycloneiii_lcell_comb 
Inst: ladder_fpga_level_shifter_dac_state_illegal_2   ladder_fpga_level_shifter_dac_state_illegal_2_cZ cycloneiii_lcell_comb 
Inst: state_readout_RNO_1[2]   state_readout_RNO_1_2_ cycloneiii_lcell_comb 
Inst: state_readout_RNO[2]   state_readout_RNO_2_ cycloneiii_lcell_comb 
Inst: state_readout_RNO[1]   state_readout_RNO_1_ cycloneiii_lcell_comb 
Inst: state_readout_RNO[0]   state_readout_RNO_0_ cycloneiii_lcell_comb 
Inst: ladder_fpga_level_shifter_dac_state_RNO[2]   ladder_fpga_level_shifter_dac_state_RNO_2_ cycloneiii_lcell_comb 
Inst: ladder_fpga_level_shifter_dac_state_RNO[5]   ladder_fpga_level_shifter_dac_state_RNO_5_ cycloneiii_lcell_comb 
Inst: cnt_rclk_RNO[0]   cnt_rclk_RNO_0_ cycloneiii_lcell_comb 
Inst: cnt_rclk_c1   cnt_rclk_c1_cZ cycloneiii_lcell_comb 
Inst: tokenin_pulse_duration_RNO[0]   tokenin_pulse_duration_RNO_0_ cycloneiii_lcell_comb 
Inst: tokenin_pulse_duration_c1   tokenin_pulse_duration_c1_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_level_shifter_dac_state_RNO[1]   ladder_fpga_level_shifter_dac_state_RNO_1_ cycloneiii_lcell_comb 
Inst: un1_ladder_fpga_level_shifter_dac_state_4_0   un1_ladder_fpga_level_shifter_dac_state_4_0_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB[3]   ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_3_ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13   proc_ladder_fpga_nbr_rclk_echelle_un8_ladder_fpga_nbr_rclk_echellelto13 cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_3_u   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_3_u cycloneiii_lcell_comb 
Inst: cnt_rclk_RNO[1]   cnt_rclk_RNO_1_ cycloneiii_lcell_comb 
Inst: tokenin_pulse_duration_RNO[1]   tokenin_pulse_duration_RNO_1_ cycloneiii_lcell_comb 
Inst: level_shifter_dac_load_indice_RNO[3]   level_shifter_dac_load_indice_RNO_3_ cycloneiii_lcell_comb 
Inst: level_shifter_dac_load_indice_RNO[2]   level_shifter_dac_load_indice_RNO_2_ cycloneiii_lcell_comb 
Inst: level_shifter_dac_load_indice_RNO[1]   level_shifter_dac_load_indice_RNO_1_ cycloneiii_lcell_comb 
Inst: level_shifter_dac_load_indice_RNO[0]   level_shifter_dac_load_indice_RNO_0_ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle   proc_ladder_fpga_nbr_rclk_echelle_un19_ladder_fpga_nbr_rclk_echelle cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[0]   ladder_fpga_fifo21_input_RNO_0_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[1]   ladder_fpga_fifo21_input_RNO_1_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[3]   ladder_fpga_fifo21_input_RNO_3_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[5]   ladder_fpga_fifo21_input_RNO_5_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[7]   ladder_fpga_fifo21_input_RNO_7_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[12]   ladder_fpga_fifo21_input_RNO_12_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[15]   ladder_fpga_fifo21_input_RNO_15_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[9]   ladder_fpga_fifo21_input_RNO_9_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[2]   ladder_fpga_fifo21_input_RNO_2_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[6]   ladder_fpga_fifo21_input_RNO_6_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[19]   ladder_fpga_fifo21_input_RNO_19_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[18]   ladder_fpga_fifo21_input_RNO_18_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[17]   ladder_fpga_fifo21_input_RNO_17_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[16]   ladder_fpga_fifo21_input_RNO_16_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[14]   ladder_fpga_fifo21_input_RNO_14_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[13]   ladder_fpga_fifo21_input_RNO_13_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[11]   ladder_fpga_fifo21_input_RNO_11_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[10]   ladder_fpga_fifo21_input_RNO_10_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[8]   ladder_fpga_fifo21_input_RNO_8_ cycloneiii_lcell_comb 
Inst: ladder_fpga_fifo21_input_RNO[4]   ladder_fpga_fifo21_input_RNO_4_ cycloneiii_lcell_comb 
Inst: cnt_rclk_RNO[2]   cnt_rclk_RNO_2_ cycloneiii_lcell_comb 
Inst: tokenin_pulse_duration_RNO[2]   tokenin_pulse_duration_RNO_2_ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61   proc_ladder_fpga_nbr_rclk_echelle_un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61 cycloneiii_lcell_comb 
Inst: cnt_rclk_RNO[3]   cnt_rclk_RNO_3_ cycloneiii_lcell_comb 
Inst: tokenin_pulse_duration_RNO[3]   tokenin_pulse_duration_RNO_3_ cycloneiii_lcell_comb 
Inst: ladder_fpga_event_controller_state_illegal_a   ladder_fpga_event_controller_state_illegal_a_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_event_controller_state_illegal   ladder_fpga_event_controller_state_illegal_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_level_shifter_dac_state_illegal_a   ladder_fpga_level_shifter_dac_state_illegal_a_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_level_shifter_dac_state_illegal   ladder_fpga_level_shifter_dac_state_illegal_cZ cycloneiii_lcell_comb 
Inst: state_readout_RNO[5]   state_readout_RNO_5_ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_4_x   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_4_x cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_level_shifter_sdi\.level_shifter_dac_sdi_1_11_x   proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_11_x cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_2_x[13]   ladder_fpga_mux_statusin_3_2_x_13_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4_x[12]   ladder_fpga_mux_statusin_3_4_x_12_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_5_x[12]   ladder_fpga_mux_statusin_3_5_x_12_ cycloneiii_lcell_comb 
Inst: un1_reset_n_2_x   un1_reset_n_2_x_cZ cycloneiii_lcell_comb 
Inst: test_16hybrides_x   test_16hybrides_x_cZ cycloneiii_lcell_comb 
Inst: level_shifter_dac_sck_x   level_shifter_dac_sck_x_cZ cycloneiii_lcell_comb 
Inst: usb_data_in[7]   usb_data_in_7_ cycloneiii_io_ibuf 
Inst: usb_data_in[6]   usb_data_in_6_ cycloneiii_io_ibuf 
Inst: usb_data_in[5]   usb_data_in_5_ cycloneiii_io_ibuf 
Inst: usb_data_in[4]   usb_data_in_4_ cycloneiii_io_ibuf 
Inst: usb_data_in[3]   usb_data_in_3_ cycloneiii_io_ibuf 
Inst: usb_data_in[2]   usb_data_in_2_ cycloneiii_io_ibuf 
Inst: usb_data_in[1]   usb_data_in_1_ cycloneiii_io_ibuf 
Inst: usb_data_in[0]   usb_data_in_0_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[15]   sc_tdo_hybride_in_15_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[14]   sc_tdo_hybride_in_14_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[13]   sc_tdo_hybride_in_13_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[12]   sc_tdo_hybride_in_12_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[11]   sc_tdo_hybride_in_11_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[10]   sc_tdo_hybride_in_10_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[9]   sc_tdo_hybride_in_9_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[8]   sc_tdo_hybride_in_8_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[7]   sc_tdo_hybride_in_7_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[6]   sc_tdo_hybride_in_6_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[5]   sc_tdo_hybride_in_5_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[4]   sc_tdo_hybride_in_4_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[3]   sc_tdo_hybride_in_3_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[2]   sc_tdo_hybride_in_2_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[1]   sc_tdo_hybride_in_1_ cycloneiii_io_ibuf 
Inst: sc_tdo_hybride_in[0]   sc_tdo_hybride_in_0_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[15]   tokenout_hybride_in_15_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[14]   tokenout_hybride_in_14_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[13]   tokenout_hybride_in_13_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[12]   tokenout_hybride_in_12_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[11]   tokenout_hybride_in_11_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[10]   tokenout_hybride_in_10_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[9]   tokenout_hybride_in_9_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[8]   tokenout_hybride_in_8_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[7]   tokenout_hybride_in_7_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[6]   tokenout_hybride_in_6_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[5]   tokenout_hybride_in_5_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[4]   tokenout_hybride_in_4_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[3]   tokenout_hybride_in_3_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[2]   tokenout_hybride_in_2_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[1]   tokenout_hybride_in_1_ cycloneiii_io_ibuf 
Inst: tokenout_hybride_in[0]   tokenout_hybride_in_0_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[15]   latchup_hybride_in_15_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[14]   latchup_hybride_in_14_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[13]   latchup_hybride_in_13_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[12]   latchup_hybride_in_12_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[11]   latchup_hybride_in_11_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[10]   latchup_hybride_in_10_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[9]   latchup_hybride_in_9_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[8]   latchup_hybride_in_8_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[7]   latchup_hybride_in_7_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[6]   latchup_hybride_in_6_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[5]   latchup_hybride_in_5_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[4]   latchup_hybride_in_4_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[3]   latchup_hybride_in_3_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[2]   latchup_hybride_in_2_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[1]   latchup_hybride_in_1_ cycloneiii_io_ibuf 
Inst: latchup_hybride_in[0]   latchup_hybride_in_0_ cycloneiii_io_ibuf 
Inst: ladder_addr_in[2]   ladder_addr_in_2_ cycloneiii_io_ibuf 
Inst: ladder_addr_in[1]   ladder_addr_in_1_ cycloneiii_io_ibuf 
Inst: ladder_addr_in[0]   ladder_addr_in_0_ cycloneiii_io_ibuf 
Inst: rdo_to_ladder_in[20]   rdo_to_ladder_in_20_ cycloneiii_io_ibuf 
Inst: rdo_to_ladder_in[19]   rdo_to_ladder_in_19_ cycloneiii_io_ibuf 
Inst: rdo_to_ladder_in[18]   rdo_to_ladder_in_18_ cycloneiii_io_ibuf 
Inst: rdo_to_ladder_in[17]   rdo_to_ladder_in_17_ cycloneiii_io_ibuf 
Inst: rdo_to_ladder_in[16]   rdo_to_ladder_in_16_ cycloneiii_io_ibuf 
Inst: rdo_to_ladder_in[15]   rdo_to_ladder_in_15_ cycloneiii_io_ibuf 
Inst: rdo_to_ladder_in[14]   rdo_to_ladder_in_14_ cycloneiii_io_ibuf 
Inst: rdo_to_ladder_in[13]   rdo_to_ladder_in_13_ cycloneiii_io_ibuf 
Inst: rdo_to_ladder_in[12]   rdo_to_ladder_in_12_ cycloneiii_io_ibuf 
Inst: rdo_to_ladder_in[11]   rdo_to_ladder_in_11_ cycloneiii_io_ibuf 
Inst: rdo_to_ladder_in[10]   rdo_to_ladder_in_10_ cycloneiii_io_ibuf 
Inst: data_serial_in[15]   data_serial_in_15_ cycloneiii_io_ibuf 
Inst: data_serial_in[14]   data_serial_in_14_ cycloneiii_io_ibuf 
Inst: data_serial_in[13]   data_serial_in_13_ cycloneiii_io_ibuf 
Inst: data_serial_in[12]   data_serial_in_12_ cycloneiii_io_ibuf 
Inst: data_serial_in[11]   data_serial_in_11_ cycloneiii_io_ibuf 
Inst: data_serial_in[10]   data_serial_in_10_ cycloneiii_io_ibuf 
Inst: data_serial_in[9]   data_serial_in_9_ cycloneiii_io_ibuf 
Inst: data_serial_in[8]   data_serial_in_8_ cycloneiii_io_ibuf 
Inst: data_serial_in[7]   data_serial_in_7_ cycloneiii_io_ibuf 
Inst: data_serial_in[6]   data_serial_in_6_ cycloneiii_io_ibuf 
Inst: data_serial_in[5]   data_serial_in_5_ cycloneiii_io_ibuf 
Inst: data_serial_in[4]   data_serial_in_4_ cycloneiii_io_ibuf 
Inst: data_serial_in[3]   data_serial_in_3_ cycloneiii_io_ibuf 
Inst: data_serial_in[2]   data_serial_in_2_ cycloneiii_io_ibuf 
Inst: data_serial_in[1]   data_serial_in_1_ cycloneiii_io_ibuf 
Inst: data_serial_in[0]   data_serial_in_0_ cycloneiii_io_ibuf 
Inst: card_ser_num_in[5]   card_ser_num_in_5_ cycloneiii_io_ibuf 
Inst: card_ser_num_in[4]   card_ser_num_in_4_ cycloneiii_io_ibuf 
Inst: card_ser_num_in[3]   card_ser_num_in_3_ cycloneiii_io_ibuf 
Inst: card_ser_num_in[2]   card_ser_num_in_2_ cycloneiii_io_ibuf 
Inst: card_ser_num_in[1]   card_ser_num_in_1_ cycloneiii_io_ibuf 
Inst: card_ser_num_in[0]   card_ser_num_in_0_ cycloneiii_io_ibuf 
Inst: dbg_ladder_fpga_adc_bit_count_cs_integer_out[3]   dbg_ladder_fpga_adc_bit_count_cs_integer_out_3_ cycloneiii_io_obuf 
Inst: dbg_ladder_fpga_adc_bit_count_cs_integer_out[2]   dbg_ladder_fpga_adc_bit_count_cs_integer_out_2_ cycloneiii_io_obuf 
Inst: dbg_ladder_fpga_adc_bit_count_cs_integer_out[1]   dbg_ladder_fpga_adc_bit_count_cs_integer_out_1_ cycloneiii_io_obuf 
Inst: dbg_ladder_fpga_adc_bit_count_cs_integer_out[0]   dbg_ladder_fpga_adc_bit_count_cs_integer_out_0_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[15]   sc_tdi_hybride_out_15_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[14]   sc_tdi_hybride_out_14_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[13]   sc_tdi_hybride_out_13_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[12]   sc_tdi_hybride_out_12_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[11]   sc_tdi_hybride_out_11_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[10]   sc_tdi_hybride_out_10_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[9]   sc_tdi_hybride_out_9_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[8]   sc_tdi_hybride_out_8_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[7]   sc_tdi_hybride_out_7_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[6]   sc_tdi_hybride_out_6_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[5]   sc_tdi_hybride_out_5_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[4]   sc_tdi_hybride_out_4_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[3]   sc_tdi_hybride_out_3_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[2]   sc_tdi_hybride_out_2_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[1]   sc_tdi_hybride_out_1_ cycloneiii_io_obuf 
Inst: sc_tdi_hybride_out[0]   sc_tdi_hybride_out_0_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[15]   sc_trstb_hybride_out_15_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[14]   sc_trstb_hybride_out_14_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[13]   sc_trstb_hybride_out_13_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[12]   sc_trstb_hybride_out_12_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[11]   sc_trstb_hybride_out_11_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[10]   sc_trstb_hybride_out_10_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[9]   sc_trstb_hybride_out_9_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[8]   sc_trstb_hybride_out_8_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[7]   sc_trstb_hybride_out_7_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[6]   sc_trstb_hybride_out_6_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[5]   sc_trstb_hybride_out_5_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[4]   sc_trstb_hybride_out_4_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[3]   sc_trstb_hybride_out_3_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[2]   sc_trstb_hybride_out_2_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[1]   sc_trstb_hybride_out_1_ cycloneiii_io_obuf 
Inst: sc_trstb_hybride_out[0]   sc_trstb_hybride_out_0_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[15]   sc_tms_hybride_out_15_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[14]   sc_tms_hybride_out_14_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[13]   sc_tms_hybride_out_13_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[12]   sc_tms_hybride_out_12_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[11]   sc_tms_hybride_out_11_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[10]   sc_tms_hybride_out_10_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[9]   sc_tms_hybride_out_9_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[8]   sc_tms_hybride_out_8_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[7]   sc_tms_hybride_out_7_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[6]   sc_tms_hybride_out_6_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[5]   sc_tms_hybride_out_5_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[4]   sc_tms_hybride_out_4_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[3]   sc_tms_hybride_out_3_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[2]   sc_tms_hybride_out_2_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[1]   sc_tms_hybride_out_1_ cycloneiii_io_obuf 
Inst: sc_tms_hybride_out[0]   sc_tms_hybride_out_0_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[15]   sc_tck_hybride_out_15_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[14]   sc_tck_hybride_out_14_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[13]   sc_tck_hybride_out_13_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[12]   sc_tck_hybride_out_12_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[11]   sc_tck_hybride_out_11_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[10]   sc_tck_hybride_out_10_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[9]   sc_tck_hybride_out_9_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[8]   sc_tck_hybride_out_8_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[7]   sc_tck_hybride_out_7_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[6]   sc_tck_hybride_out_6_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[5]   sc_tck_hybride_out_5_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[4]   sc_tck_hybride_out_4_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[3]   sc_tck_hybride_out_3_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[2]   sc_tck_hybride_out_2_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[1]   sc_tck_hybride_out_1_ cycloneiii_io_obuf 
Inst: sc_tck_hybride_out[0]   sc_tck_hybride_out_0_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[15]   tokenin_hybride_out_15_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[14]   tokenin_hybride_out_14_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[13]   tokenin_hybride_out_13_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[12]   tokenin_hybride_out_12_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[11]   tokenin_hybride_out_11_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[10]   tokenin_hybride_out_10_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[9]   tokenin_hybride_out_9_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[8]   tokenin_hybride_out_8_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[7]   tokenin_hybride_out_7_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[6]   tokenin_hybride_out_6_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[5]   tokenin_hybride_out_5_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[4]   tokenin_hybride_out_4_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[3]   tokenin_hybride_out_3_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[2]   tokenin_hybride_out_2_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[1]   tokenin_hybride_out_1_ cycloneiii_io_obuf 
Inst: tokenin_hybride_out[0]   tokenin_hybride_out_0_ cycloneiii_io_obuf 
Inst: mux_ref_latchup_out[1]   mux_ref_latchup_out_1_ cycloneiii_io_obuf 
Inst: mux_ref_latchup_out[0]   mux_ref_latchup_out_0_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[21]   ladder_to_rdo_out_21_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[20]   ladder_to_rdo_out_20_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[19]   ladder_to_rdo_out_19_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[18]   ladder_to_rdo_out_18_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[17]   ladder_to_rdo_out_17_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[16]   ladder_to_rdo_out_16_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[15]   ladder_to_rdo_out_15_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[14]   ladder_to_rdo_out_14_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[13]   ladder_to_rdo_out_13_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[12]   ladder_to_rdo_out_12_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[11]   ladder_to_rdo_out_11_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[10]   ladder_to_rdo_out_10_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[9]   ladder_to_rdo_out_9_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[8]   ladder_to_rdo_out_8_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[7]   ladder_to_rdo_out_7_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[6]   ladder_to_rdo_out_6_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[5]   ladder_to_rdo_out_5_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[4]   ladder_to_rdo_out_4_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[3]   ladder_to_rdo_out_3_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[2]   ladder_to_rdo_out_2_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[1]   ladder_to_rdo_out_1_ cycloneiii_io_obuf 
Inst: ladder_to_rdo_out[0]   ladder_to_rdo_out_0_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[15]   pilotage_mvdd_hybride_out_15_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[14]   pilotage_mvdd_hybride_out_14_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[13]   pilotage_mvdd_hybride_out_13_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[12]   pilotage_mvdd_hybride_out_12_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[11]   pilotage_mvdd_hybride_out_11_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[10]   pilotage_mvdd_hybride_out_10_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[9]   pilotage_mvdd_hybride_out_9_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[8]   pilotage_mvdd_hybride_out_8_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[7]   pilotage_mvdd_hybride_out_7_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[6]   pilotage_mvdd_hybride_out_6_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[5]   pilotage_mvdd_hybride_out_5_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[4]   pilotage_mvdd_hybride_out_4_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[3]   pilotage_mvdd_hybride_out_3_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[2]   pilotage_mvdd_hybride_out_2_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[1]   pilotage_mvdd_hybride_out_1_ cycloneiii_io_obuf 
Inst: pilotage_mvdd_hybride_out[0]   pilotage_mvdd_hybride_out_0_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[15]   pilotage_magnd_hybride_out_15_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[14]   pilotage_magnd_hybride_out_14_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[13]   pilotage_magnd_hybride_out_13_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[12]   pilotage_magnd_hybride_out_12_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[11]   pilotage_magnd_hybride_out_11_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[10]   pilotage_magnd_hybride_out_10_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[9]   pilotage_magnd_hybride_out_9_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[8]   pilotage_magnd_hybride_out_8_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[7]   pilotage_magnd_hybride_out_7_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[6]   pilotage_magnd_hybride_out_6_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[5]   pilotage_magnd_hybride_out_5_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[4]   pilotage_magnd_hybride_out_4_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[3]   pilotage_magnd_hybride_out_3_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[2]   pilotage_magnd_hybride_out_2_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[1]   pilotage_magnd_hybride_out_1_ cycloneiii_io_obuf 
Inst: pilotage_magnd_hybride_out[0]   pilotage_magnd_hybride_out_0_ cycloneiii_io_obuf 
Inst: adc_cs_n_out[7]   adc_cs_n_out_7_ cycloneiii_io_obuf 
Inst: adc_cs_n_out[6]   adc_cs_n_out_6_ cycloneiii_io_obuf 
Inst: adc_cs_n_out[5]   adc_cs_n_out_5_ cycloneiii_io_obuf 
Inst: adc_cs_n_out[4]   adc_cs_n_out_4_ cycloneiii_io_obuf 
Inst: adc_cs_n_out[3]   adc_cs_n_out_3_ cycloneiii_io_obuf 
Inst: adc_cs_n_out[2]   adc_cs_n_out_2_ cycloneiii_io_obuf 
Inst: adc_cs_n_out[1]   adc_cs_n_out_1_ cycloneiii_io_obuf 
Inst: adc_cs_n_out[0]   adc_cs_n_out_0_ cycloneiii_io_obuf 
Inst: roboclock_adc_phase_out[7]   roboclock_adc_phase_out_7_ cycloneiii_io_obuf 
Inst: roboclock_adc_phase_out[6]   roboclock_adc_phase_out_6_ cycloneiii_io_obuf 
Inst: roboclock_adc_phase_out[5]   roboclock_adc_phase_out_5_ cycloneiii_io_obuf 
Inst: roboclock_adc_phase_out[4]   roboclock_adc_phase_out_4_ cycloneiii_io_obuf 
Inst: roboclock_adc_phase_out[3]   roboclock_adc_phase_out_3_ cycloneiii_io_obuf 
Inst: roboclock_adc_phase_out[2]   roboclock_adc_phase_out_2_ cycloneiii_io_obuf 
Inst: roboclock_adc_phase_out[1]   roboclock_adc_phase_out_1_ cycloneiii_io_obuf 
Inst: roboclock_adc_phase_out[0]   roboclock_adc_phase_out_0_ cycloneiii_io_obuf 
Inst: roboclock_horloge40_phase_out[3]   roboclock_horloge40_phase_out_3_ cycloneiii_io_obuf 
Inst: roboclock_horloge40_phase_out[2]   roboclock_horloge40_phase_out_2_ cycloneiii_io_obuf 
Inst: roboclock_horloge40_phase_out[1]   roboclock_horloge40_phase_out_1_ cycloneiii_io_obuf 
Inst: roboclock_horloge40_phase_out[0]   roboclock_horloge40_phase_out_0_ cycloneiii_io_obuf 
Inst: ladder_fpga_event_controller_state[0:5]   ladder_fpga_event_controller_state_0_5_ ghost 
Inst: ladder_fpga_level_shifter_dac_state[0:6]   ladder_fpga_level_shifter_dac_state_0_6_ ghost 
Inst: state_readout[0:5]   state_readout_0_5_ ghost 
Inst: ladder_fpga_mux_status_count_integer_i[2]   ladder_fpga_mux_status_count_integer_i_2_ inv 
Inst: ladder_fpga_fifo21_empty_pipe_i   ladder_fpga_fifo21_empty_pipe_i_cZ inv 
Inst: un1_ladder_fpga_event_controller_state_2_i   un1_ladder_fpga_event_controller_state_2_i_cZ inv 
Inst: N_1074_i_0_369_i_a2_i_i   N_1074_i_0_369_i_a2_i_i_cZ inv 
Net:  COMP_LADDER_FPGA_SC_CONFIG.a\.5\.d\.e.data_out   COMP_LADDER_FPGA_SC_CONFIG_a_5_d_e_data_out 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.reset_bar   COMP_ladder_fpga_SC_TAP_CONTROL_reset_bar 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.shiftIR   COMP_ladder_fpga_SC_TAP_CONTROL_shiftIR 
Net:  COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.scan_out   COM_LADDER_SC_INSTRUC_REG_a_0_d_e_scan_out 
Net:  COMP_ladder_fpga_SC_BYPASS_REG.scan_out   COMP_ladder_fpga_SC_BYPASS_REG_scan_out 
Net:  COMP_ladder_fpga_SC_IDENT_REG.a\.0\.d\.e.scan_out   COMP_ladder_fpga_SC_IDENT_REG_a_0_d_e_scan_out 
Net:  COMP_ladder_fpga_SC_VERSION_REG.a\.0\.d\.e.scan_out   COMP_ladder_fpga_SC_VERSION_REG_a_0_d_e_scan_out 
Net:  COMP_LADDER_FPGA_SC_CONFIG.a\.7\.d\.e.data_out   COMP_LADDER_FPGA_SC_CONFIG_a_7_d_e_data_out 
Net:  COMP_ladder_fpga_SC_ETAT_REG.a\.0\.d\.e.scan_out   COMP_ladder_fpga_SC_ETAT_REG_a_0_d_e_scan_out 
Net:  COMP_ladder_fpga_SC_DEBUG_REG.a\.0\.d\.e.scan_out   COMP_ladder_fpga_SC_DEBUG_REG_a_0_d_e_scan_out 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.0\.d\.e.data_out   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.2\.d\.e.data_out   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_2_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.4\.d\.e.data_out   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_4_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.6\.d\.e.data_out   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_6_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.8\.d\.e.data_out   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_8_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.10\.d\.e.data_out   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_10_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.12\.d\.e.data_out   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_12_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.14\.d\.e.data_out   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_14_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.16\.d\.e.data_out   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_16_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.18\.d\.e.data_out   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_18_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.20\.d\.e.data_out   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_20_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.22\.d\.e.data_out   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_22_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.0\.d\.e.scan_out   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_0_d_e_scan_out 
Net:  COMP_LADDER_FPGA_SC_CONFIG.a\.0\.d\.e.data_out   COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_CONFIG.a\.1\.d\.e.data_out   COMP_LADDER_FPGA_SC_CONFIG_a_1_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_CONFIG.a\.2\.d\.e.data_out   COMP_LADDER_FPGA_SC_CONFIG_a_2_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_CONFIG.a\.3\.d\.e.data_out   COMP_LADDER_FPGA_SC_CONFIG_a_3_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_CONFIG.a\.4\.d\.e.data_out   COMP_LADDER_FPGA_SC_CONFIG_a_4_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_CONFIG.a\.0\.d\.e.scan_out   COMP_LADDER_FPGA_SC_CONFIG_a_0_d_e_scan_out 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.1\.d\.e.data_out   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_1_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.3\.d\.e.data_out   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_3_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.5\.d\.e.data_out   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_5_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.7\.d\.e.data_out   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_7_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.9\.d\.e.data_out   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_9_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.10\.d\.e.data_out   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_10_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.12\.d\.e.data_out   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_12_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.14\.d\.e.data_out   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_14_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.16\.d\.e.data_out   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_16_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.18\.d\.e.data_out   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_18_d_e_data_out 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.0\.d\.e.scan_out   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_scan_out 
Net:  COMP_ladder_fpga_SC_ETAT_ALIMS.a\.0\.d\.e.scan_out   COMP_ladder_fpga_SC_ETAT_ALIMS_a_0_d_e_scan_out 
Net:  COMP_ladder_fpga_SC_REF_LATCHUP.a\.0\.d\.e.scan_out   COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_scan_out 
Net:  allumage_hybride.a\.0\.d\.e.scan_out   allumage_hybride_a_0_d_e_scan_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.0\.d\.e.scan_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_scan_out 
Net:  COMP_ladder_fpga_SC_TEMPERATURE.a\.0\.d\.e.scan_out   COMP_ladder_fpga_SC_TEMPERATURE_a_0_d_e_scan_out 
Net:  allumage_hybride.a\.0\.d\.e.ff2_0   allumage_hybride_a_0_d_e_ff2_0 
Net:  allumage_hybride.a\.1\.d\.e.ff2_0   allumage_hybride_a_1_d_e_ff2_0 
Net:  allumage_hybride.a\.2\.d\.e.ff2_0   allumage_hybride_a_2_d_e_ff2_0 
Net:  allumage_hybride.a\.3\.d\.e.ff2_0   allumage_hybride_a_3_d_e_ff2_0 
Net:  allumage_hybride.a\.4\.d\.e.ff2_0   allumage_hybride_a_4_d_e_ff2_0 
Net:  allumage_hybride.a\.5\.d\.e.ff2_0   allumage_hybride_a_5_d_e_ff2_0 
Net:  allumage_hybride.a\.6\.d\.e.ff2_0   allumage_hybride_a_6_d_e_ff2_0 
Net:  allumage_hybride.a\.7\.d\.e.ff2_0   allumage_hybride_a_7_d_e_ff2_0 
Net:  allumage_hybride.a\.8\.d\.e.ff2_0   allumage_hybride_a_8_d_e_ff2_0 
Net:  allumage_hybride.a\.9\.d\.e.ff2_0   allumage_hybride_a_9_d_e_ff2_0 
Net:  allumage_hybride.a\.10\.d\.e.ff2_0   allumage_hybride_a_10_d_e_ff2_0 
Net:  allumage_hybride.a\.11\.d\.e.ff2_0   allumage_hybride_a_11_d_e_ff2_0 
Net:  allumage_hybride.a\.12\.d\.e.ff2_0   allumage_hybride_a_12_d_e_ff2_0 
Net:  allumage_hybride.a\.13\.d\.e.ff2_0   allumage_hybride_a_13_d_e_ff2_0 
Net:  allumage_hybride.a\.14\.d\.e.ff2_0   allumage_hybride_a_14_d_e_ff2_0 
Net:  allumage_hybride.a\.15\.b\.c.ff2_0   allumage_hybride_a_15_b_c_ff2_0 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.0\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_0_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.1\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_1_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.2\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_2_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.3\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_3_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.4\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_4_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.5\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_5_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.6\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_6_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.7\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_7_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.8\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_8_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.9\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_9_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.10\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_10_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.11\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_11_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.12\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_12_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.13\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_13_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.14\.d\.e.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_14_d_e_data_out 
Net:  COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.15\.b\.c.data_out   COMP_ladder_fpga_SC_BYPASS_HYBRIDE_a_15_b_c_data_out 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_0_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.1\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_1_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.2\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_2_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_3_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.4\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_4_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_5_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_6_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_7_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_8_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_9_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_10_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_11_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_12_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_13_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.14\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_14_latch_n_pilotage_n 
Net:  comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.pilotage_n   comp_gestion_hybrides_v4_control_alim_gen_15_latch_n_pilotage_n 
Net:  comp_mesure_temperature.temperature0[0]   comp_mesure_temperature_temperature0[0] 
Net:  comp_mesure_temperature.temperature0[1]   comp_mesure_temperature_temperature0[1] 
Net:  comp_mesure_temperature.temperature0[2]   comp_mesure_temperature_temperature0[2] 
Net:  comp_mesure_temperature.temperature0[3]   comp_mesure_temperature_temperature0[3] 
Net:  comp_mesure_temperature.temperature0[4]   comp_mesure_temperature_temperature0[4] 
Net:  comp_mesure_temperature.temperature0[5]   comp_mesure_temperature_temperature0[5] 
Net:  comp_mesure_temperature.temperature0[6]   comp_mesure_temperature_temperature0[6] 
Net:  comp_mesure_temperature.temperature0[7]   comp_mesure_temperature_temperature0[7] 
Net:  comp_mesure_temperature.temperature0[8]   comp_mesure_temperature_temperature0[8] 
Net:  comp_mesure_temperature.temperature0[9]   comp_mesure_temperature_temperature0[9] 
Net:  comp_mesure_temperature.temperature0[10]   comp_mesure_temperature_temperature0[10] 
Net:  comp_mesure_temperature.temperature0[11]   comp_mesure_temperature_temperature0[11] 
Net:  comp_mesure_temperature.temperature1[0]   comp_mesure_temperature_temperature1[0] 
Net:  comp_mesure_temperature.temperature1[1]   comp_mesure_temperature_temperature1[1] 
Net:  comp_mesure_temperature.temperature1[2]   comp_mesure_temperature_temperature1[2] 
Net:  comp_mesure_temperature.temperature1[3]   comp_mesure_temperature_temperature1[3] 
Net:  comp_mesure_temperature.temperature1[4]   comp_mesure_temperature_temperature1[4] 
Net:  comp_mesure_temperature.temperature1[5]   comp_mesure_temperature_temperature1[5] 
Net:  comp_mesure_temperature.temperature1[6]   comp_mesure_temperature_temperature1[6] 
Net:  comp_mesure_temperature.temperature1[7]   comp_mesure_temperature_temperature1[7] 
Net:  comp_mesure_temperature.temperature1[8]   comp_mesure_temperature_temperature1[8] 
Net:  comp_mesure_temperature.temperature1[9]   comp_mesure_temperature_temperature1[9] 
Net:  comp_mesure_temperature.temperature1[10]   comp_mesure_temperature_temperature1[10] 
Net:  comp_mesure_temperature.temperature1[11]   comp_mesure_temperature_temperature1[11] 
Net:  comp_mesure_temperature.temperature2[0]   comp_mesure_temperature_temperature2[0] 
Net:  comp_mesure_temperature.temperature2[1]   comp_mesure_temperature_temperature2[1] 
Net:  comp_mesure_temperature.temperature2[2]   comp_mesure_temperature_temperature2[2] 
Net:  comp_mesure_temperature.temperature2[3]   comp_mesure_temperature_temperature2[3] 
Net:  comp_mesure_temperature.temperature2[4]   comp_mesure_temperature_temperature2[4] 
Net:  comp_mesure_temperature.temperature2[5]   comp_mesure_temperature_temperature2[5] 
Net:  comp_mesure_temperature.temperature2[6]   comp_mesure_temperature_temperature2[6] 
Net:  comp_mesure_temperature.temperature2[7]   comp_mesure_temperature_temperature2[7] 
Net:  comp_mesure_temperature.temperature2[8]   comp_mesure_temperature_temperature2[8] 
Net:  comp_mesure_temperature.temperature2[9]   comp_mesure_temperature_temperature2[9] 
Net:  comp_mesure_temperature.temperature2[10]   comp_mesure_temperature_temperature2[10] 
Net:  comp_mesure_temperature.temperature2[11]   comp_mesure_temperature_temperature2[11] 
Net:  comp_mesure_temperature.temperature3[0]   comp_mesure_temperature_temperature3[0] 
Net:  comp_mesure_temperature.temperature3[1]   comp_mesure_temperature_temperature3[1] 
Net:  comp_mesure_temperature.temperature3[2]   comp_mesure_temperature_temperature3[2] 
Net:  comp_mesure_temperature.temperature3[3]   comp_mesure_temperature_temperature3[3] 
Net:  comp_mesure_temperature.temperature3[4]   comp_mesure_temperature_temperature3[4] 
Net:  comp_mesure_temperature.temperature3[5]   comp_mesure_temperature_temperature3[5] 
Net:  comp_mesure_temperature.temperature3[6]   comp_mesure_temperature_temperature3[6] 
Net:  comp_mesure_temperature.temperature3[7]   comp_mesure_temperature_temperature3[7] 
Net:  comp_mesure_temperature.temperature3[8]   comp_mesure_temperature_temperature3[8] 
Net:  comp_mesure_temperature.temperature3[9]   comp_mesure_temperature_temperature3[9] 
Net:  comp_mesure_temperature.temperature3[10]   comp_mesure_temperature_temperature3[10] 
Net:  comp_mesure_temperature.temperature3[11]   comp_mesure_temperature_temperature3[11] 
Net:  ladder_fpga_event_controller_state[1]   ladder_fpga_event_controller_state_ip[1] 
Net:  ladder_fpga_event_controller_state[2]   ladder_fpga_event_controller_state_ip[2] 
Net:  ladder_fpga_event_controller_state[3]   ladder_fpga_event_controller_state_ip[3] 
Net:  ladder_fpga_level_shifter_dac_state[4]   ladder_fpga_level_shifter_dac_state_ip[4] 
Net:  ladder_fpga_level_shifter_dac_state[5]   ladder_fpga_level_shifter_dac_state_ip[5] 
Net:  ladder_fpga_level_shifter_dac_state[2]   ladder_fpga_level_shifter_dac_state_ip[2] 
Net:  ladder_fpga_level_shifter_dac_state[3]   ladder_fpga_level_shifter_dac_state_ip[3] 
Net:  ladder_fpga_level_shifter_dac_state[1]   ladder_fpga_level_shifter_dac_state_ip[1] 
Net:  ladder_fpga_level_shifter_dac_state[0]   ladder_fpga_level_shifter_dac_state_ip[0] 
Net:  ladder_fpga_event_controller_state[4]   ladder_fpga_event_controller_state_ip[4] 
Net:  ladder_fpga_event_controller_state[0]   ladder_fpga_event_controller_state_ip[0] 
Net:  comp_mesure_temperature.temperature_out_e   comp_mesure_temperature_temperature_out_e 
Net:  COMP_ladder_fpga_SC_DEBUG_REG.a\.20\.d\.e.scan_out   COMP_ladder_fpga_SC_DEBUG_REG_a_20_d_e_scan_out 
Net:  COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.data_out   COM_LADDER_SC_INSTRUC_REG_a_2_d_e_data_out 
Net:  COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.data_out   COM_LADDER_SC_INSTRUC_REG_a_3_d_e_data_out 
Net:  COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out_1   COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out_1 
Net:  COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out   COM_LADDER_SC_INSTRUC_REG_a_0_d_e_data_out 
Net:  COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.data_out   COM_LADDER_SC_INSTRUC_REG_a_1_d_e_data_out 
Net:  COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.data_out   COM_LADDER_SC_INSTRUC_REG_a_4_b_c_data_out 
Net:  COMP_LADDER_FPGA_SC_CONFIG.a\.6\.d\.e.data_out   COMP_LADDER_FPGA_SC_CONFIG_a_6_d_e_data_out 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_event_controller_state_ns_0_2__g0_i   COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_event_controller_state_ns_0_2__g0_i 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_event_controller_state_ns_0_3__g0_i   COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_event_controller_state_ns_0_3__g0_i 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_3[12]   COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_3[12] 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_3[14]   COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_3[14] 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_6[3]   COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[3] 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_6[4]   COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[4] 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_6[5]   COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[5] 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_6[10]   COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[10] 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_6[13]   COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[13] 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_6[14]   COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[14] 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_3[17]   COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_3[17] 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_6[17]   COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_mux_statusin_3_6[17] 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.un83_roboclock_adc_phase_in   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un83_roboclock_adc_phase_in 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.un72_roboclock_adc_phase_in   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un72_roboclock_adc_phase_in 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.un61_roboclock_adc_phase_in   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un61_roboclock_adc_phase_in 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.un50_roboclock_adc_phase_in   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un50_roboclock_adc_phase_in 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.un39_roboclock_adc_phase_in   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un39_roboclock_adc_phase_in 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.un28_roboclock_adc_phase_in   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un28_roboclock_adc_phase_in 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.un17_roboclock_adc_phase_in   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un17_roboclock_adc_phase_in 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.un6_roboclock_adc_phase_in   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un6_roboclock_adc_phase_in 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.un41_roboclock_horloge40_phase_in   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un41_roboclock_horloge40_phase_in 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.un30_roboclock_horloge40_phase_in   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un30_roboclock_horloge40_phase_in 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.un19_roboclock_horloge40_phase_in   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un19_roboclock_horloge40_phase_in 
Net:  COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.un8_roboclock_horloge40_phase_in   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE_a_23_b_c_un8_roboclock_horloge40_phase_in 
Net:  COMP_ladder_fpga_SC_MUX_OUT.z_x   COMP_ladder_fpga_SC_MUX_OUT_z_x 
Net:  ladder_fpga_level_shifter_dac_state_illegal   N_805_ip 
Net:  ladder_fpga_event_controller_state_illegal   N_942_ip 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[0]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[0] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[1]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[1] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[2]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[2] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[3]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[3] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[4]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[4] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[5]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[5] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[6]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[6] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[7]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[7] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[8]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[8] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[9]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[9] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[10]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[10] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[11]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[11] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[12]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[12] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[13]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[13] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[14]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[14] 
Net:  comp_gestion_hybrides_v4.control_latchup.enable_latchup_n[15]   comp_gestion_hybrides_v4_control_latchup_enable_latchup_n[15] 
Net:  comp_gestion_hybrides_v4.gen_chainage\.8\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.10\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.11\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.15\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.0\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.4\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.13\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.1\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.3\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.7\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.5\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.9\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.12\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.14\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.2\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_tokenin_hyb_i_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.6\.comp_chainage_i.tokenin_hyb_i_x   comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_tokenin_hyb_i_x 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_15   COMP_ladder_fpga_SC_TAP_CONTROL_sc_updateDR_0x09_15 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.clockDR_0_a2   COMP_ladder_fpga_SC_TAP_CONTROL_clockDR_0_a2 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.clockIR_0_a2   COMP_ladder_fpga_SC_TAP_CONTROL_clockIR_0_a2 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.N_989_i_0_g0   COMP_ladder_fpga_SC_TAP_CONTROL_N_989_i_0_g0 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.N_987_i_0_g0   COMP_ladder_fpga_SC_TAP_CONTROL_N_987_i_0_g0 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.N_983_i_0_g0   COMP_ladder_fpga_SC_TAP_CONTROL_N_983_i_0_g0 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.N_981_i_0_g0   COMP_ladder_fpga_SC_TAP_CONTROL_N_981_i_0_g0 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.N_739_i_0_g0_i   COMP_ladder_fpga_SC_TAP_CONTROL_N_739_i_0_g0_i 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.proc_ladder_fpga_adc_cs\.ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i   COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.proc_ladder_fpga_adc_cs\.ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i   COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.proc_ladder_fpga_adc_cs\.ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i   COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.proc_ladder_fpga_adc_cs\.ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i   COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.state_readout_ns_0_4__g2   COMP_ladder_fpga_SC_TAP_CONTROL_state_readout_ns_0_4__g2 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_adc_select_n_1_0_0_g0   COMP_ladder_fpga_SC_TAP_CONTROL_ladder_fpga_adc_select_n_1_0_0_g0 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.11\.d\.e.data_out_4   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_11_d_e_data_out_4 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.13\.d\.e.data_out_4   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_13_d_e_data_out_4 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.15\.d\.e.data_out_4   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_15_d_e_data_out_4 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.17\.d\.e.data_out_4   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_17_d_e_data_out_4 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.19\.b\.c.data_out_4   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_19_b_c_data_out_4 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.0\.d\.e.data_out_4   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_0_d_e_data_out_4 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.2\.d\.e.data_out_4   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_2_d_e_data_out_4 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.4\.d\.e.data_out_4   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_4_d_e_data_out_4 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.6\.d\.e.data_out_4   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_6_d_e_data_out_4 
Net:  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.8\.d\.e.data_out_4   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_a_8_d_e_data_out_4 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.shiftDR   COMP_ladder_fpga_SC_TAP_CONTROL_shiftDR 
Net:  comp_gestion_hybrides_v4.gen_chainage\.8\.comp_chainage_i.tdo_echelle_15   comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_tdo_echelle_15 
Net:  COMP_ladder_fpga_SC_REF_LATCHUP.a\.0\.d\.e.data_out   COMP_ladder_fpga_SC_REF_LATCHUP_a_0_d_e_data_out 
Net:  COMP_ladder_fpga_SC_REF_LATCHUP.a\.1\.b\.c.data_out   COMP_ladder_fpga_SC_REF_LATCHUP_a_1_b_c_data_out 
Net:  comp_gestion_hybrides_v4.gen_chainage\.0\.comp_chainage_i.sc_tck_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tck_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.1\.comp_chainage_i.sc_tck_hyb_0_a2_x   comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tck_hyb_0_a2_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.2\.comp_chainage_i.sc_tck_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tck_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.3\.comp_chainage_i.sc_tck_hyb_x   comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tck_hyb_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.4\.comp_chainage_i.sc_tck_hyb_0_a2_x   comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tck_hyb_0_a2_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.5\.comp_chainage_i.sc_tck_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tck_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.6\.comp_chainage_i.sc_tck_hyb   comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tck_hyb 
Net:  comp_gestion_hybrides_v4.gen_chainage\.7\.comp_chainage_i.sc_tck_hyb_0_a2_x   comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tck_hyb_0_a2_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.8\.comp_chainage_i.sc_tck_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tck_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.9\.comp_chainage_i.sc_tck_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tck_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.10\.comp_chainage_i.sc_tck_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tck_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.11\.comp_chainage_i.sc_tck_hyb_x   comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tck_hyb_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.12\.comp_chainage_i.sc_tck_hyb_0_a2_x   comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tck_hyb_0_a2_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.13\.comp_chainage_i.sc_tck_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tck_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.14\.comp_chainage_i.sc_tck_hyb   comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tck_hyb 
Net:  comp_gestion_hybrides_v4.gen_chainage\.15\.comp_chainage_i.sc_tck_hyb_0_a2_x   comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tck_hyb_0_a2_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.0\.comp_chainage_i.sc_tms_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tms_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.1\.comp_chainage_i.sc_tms_hyb_0_a2_x   comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tms_hyb_0_a2_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.2\.comp_chainage_i.sc_tms_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tms_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.3\.comp_chainage_i.sc_tms_hyb_x   comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tms_hyb_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.4\.comp_chainage_i.sc_tms_hyb_0_a2_x   comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tms_hyb_0_a2_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.5\.comp_chainage_i.sc_tms_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tms_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.6\.comp_chainage_i.sc_tms_hyb   comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tms_hyb 
Net:  comp_gestion_hybrides_v4.gen_chainage\.7\.comp_chainage_i.sc_tms_hyb_0_a2_x   comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tms_hyb_0_a2_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.8\.comp_chainage_i.sc_tms_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tms_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.9\.comp_chainage_i.sc_tms_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tms_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.10\.comp_chainage_i.sc_tms_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tms_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.11\.comp_chainage_i.sc_tms_hyb_x   comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tms_hyb_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.12\.comp_chainage_i.sc_tms_hyb_0_a2_x   comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tms_hyb_0_a2_x 
Net:  comp_gestion_hybrides_v4.gen_chainage\.13\.comp_chainage_i.sc_tms_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tms_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.14\.comp_chainage_i.sc_tms_hyb   comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tms_hyb 
Net:  comp_gestion_hybrides_v4.gen_chainage\.15\.comp_chainage_i.sc_tms_hyb_0_a2_x   comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tms_hyb_0_a2_x 
Net:  G_630   G_629 
Net:  G_631   G_629 
Net:  G_632   G_629 
Net:  G_633   G_629 
Net:  G_634   G_629 
Net:  G_635   G_629 
Net:  G_636   G_629 
Net:  G_637   G_629 
Net:  G_638   G_629 
Net:  G_639   G_629 
Net:  G_640   G_629 
Net:  G_641   G_629 
Net:  G_642   G_629 
Net:  G_643   G_629 
Net:  G_644   G_629 
Net:  comp_gestion_hybrides_v4.gen_chainage\.0\.comp_chainage_i.sc_tdi_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_0_comp_chainage_i_sc_tdi_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.1\.comp_chainage_i.sc_tdi_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_1_comp_chainage_i_sc_tdi_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.2\.comp_chainage_i.sc_tdi_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_2_comp_chainage_i_sc_tdi_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.3\.comp_chainage_i.sc_tdi_hyb   comp_gestion_hybrides_v4_gen_chainage_3_comp_chainage_i_sc_tdi_hyb 
Net:  comp_gestion_hybrides_v4.gen_chainage\.4\.comp_chainage_i.sc_tdi_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_4_comp_chainage_i_sc_tdi_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.5\.comp_chainage_i.sc_tdi_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_5_comp_chainage_i_sc_tdi_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.6\.comp_chainage_i.sc_tdi_hyb   comp_gestion_hybrides_v4_gen_chainage_6_comp_chainage_i_sc_tdi_hyb 
Net:  comp_gestion_hybrides_v4.gen_chainage\.7\.comp_chainage_i.sc_tdi_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_7_comp_chainage_i_sc_tdi_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.8\.comp_chainage_i.sc_tdi_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_8_comp_chainage_i_sc_tdi_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.9\.comp_chainage_i.sc_tdi_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_9_comp_chainage_i_sc_tdi_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.10\.comp_chainage_i.sc_tdi_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_10_comp_chainage_i_sc_tdi_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.11\.comp_chainage_i.sc_tdi_hyb   comp_gestion_hybrides_v4_gen_chainage_11_comp_chainage_i_sc_tdi_hyb 
Net:  comp_gestion_hybrides_v4.gen_chainage\.12\.comp_chainage_i.sc_tdi_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_12_comp_chainage_i_sc_tdi_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.13\.comp_chainage_i.sc_tdi_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_13_comp_chainage_i_sc_tdi_hyb_0_a2 
Net:  comp_gestion_hybrides_v4.gen_chainage\.14\.comp_chainage_i.sc_tdi_hyb   comp_gestion_hybrides_v4_gen_chainage_14_comp_chainage_i_sc_tdi_hyb 
Net:  comp_gestion_hybrides_v4.gen_chainage\.15\.comp_chainage_i.sc_tdi_hyb_0_a2   comp_gestion_hybrides_v4_gen_chainage_15_comp_chainage_i_sc_tdi_hyb_0_a2 
Net:  sc_trstb_hybride_c[9]   G_629 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret   COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.G_646   COMP_ladder_fpga_SC_TAP_CONTROL_G_646 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret_0   COMP_ladder_fpga_SC_TAP_CONTROL_etat_present_ret_0 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.G_665   COMP_ladder_fpga_SC_TAP_CONTROL_G_665 
Net:  allumage_hybride.a\.0\.d\.e.ff2en   allumage_hybride_a_0_d_e_ff2en 
Net:  allumage_hybride.a\.0\.d\.e.sc_updateDR_0x09_ret   allumage_hybride_a_0_d_e_sc_updateDR_0x09_ret 
Net:  allumage_hybride.a\.1\.d\.e.ff2en   allumage_hybride_a_1_d_e_ff2en 
Net:  allumage_hybride.a\.1\.d\.e.sc_updateDR_0x09_0_ret   allumage_hybride_a_1_d_e_sc_updateDR_0x09_0_ret 
Net:  allumage_hybride.a\.2\.d\.e.ff2en   allumage_hybride_a_2_d_e_ff2en 
Net:  allumage_hybride.a\.2\.d\.e.sc_updateDR_0x09_1_ret   allumage_hybride_a_2_d_e_sc_updateDR_0x09_1_ret 
Net:  allumage_hybride.a\.3\.d\.e.ff2en   allumage_hybride_a_3_d_e_ff2en 
Net:  allumage_hybride.a\.3\.d\.e.sc_updateDR_0x09_2_ret   allumage_hybride_a_3_d_e_sc_updateDR_0x09_2_ret 
Net:  allumage_hybride.a\.4\.d\.e.ff2en   allumage_hybride_a_4_d_e_ff2en 
Net:  allumage_hybride.a\.4\.d\.e.sc_updateDR_0x09_3_ret   allumage_hybride_a_4_d_e_sc_updateDR_0x09_3_ret 
Net:  allumage_hybride.a\.5\.d\.e.ff2en   allumage_hybride_a_5_d_e_ff2en 
Net:  allumage_hybride.a\.5\.d\.e.sc_updateDR_0x09_4_ret   allumage_hybride_a_5_d_e_sc_updateDR_0x09_4_ret 
Net:  allumage_hybride.a\.6\.d\.e.ff2en   allumage_hybride_a_6_d_e_ff2en 
Net:  allumage_hybride.a\.6\.d\.e.sc_updateDR_0x09_5_ret   allumage_hybride_a_6_d_e_sc_updateDR_0x09_5_ret 
Net:  allumage_hybride.a\.7\.d\.e.ff2en   allumage_hybride_a_7_d_e_ff2en 
Net:  allumage_hybride.a\.7\.d\.e.sc_updateDR_0x09_6_ret   allumage_hybride_a_7_d_e_sc_updateDR_0x09_6_ret 
Net:  allumage_hybride.a\.8\.d\.e.ff2en   allumage_hybride_a_8_d_e_ff2en 
Net:  allumage_hybride.a\.8\.d\.e.sc_updateDR_0x09_7_ret   allumage_hybride_a_8_d_e_sc_updateDR_0x09_7_ret 
Net:  allumage_hybride.a\.9\.d\.e.ff2en   allumage_hybride_a_9_d_e_ff2en 
Net:  allumage_hybride.a\.9\.d\.e.sc_updateDR_0x09_8_ret   allumage_hybride_a_9_d_e_sc_updateDR_0x09_8_ret 
Net:  allumage_hybride.a\.10\.d\.e.ff2en   allumage_hybride_a_10_d_e_ff2en 
Net:  allumage_hybride.a\.10\.d\.e.sc_updateDR_0x09_9_ret   allumage_hybride_a_10_d_e_sc_updateDR_0x09_9_ret 
Net:  allumage_hybride.a\.11\.d\.e.ff2en   allumage_hybride_a_11_d_e_ff2en 
Net:  allumage_hybride.a\.11\.d\.e.sc_updateDR_0x09_10_ret   allumage_hybride_a_11_d_e_sc_updateDR_0x09_10_ret 
Net:  allumage_hybride.a\.12\.d\.e.ff2en   allumage_hybride_a_12_d_e_ff2en 
Net:  allumage_hybride.a\.12\.d\.e.sc_updateDR_0x09_11_ret   allumage_hybride_a_12_d_e_sc_updateDR_0x09_11_ret 
Net:  allumage_hybride.a\.13\.d\.e.ff2en   allumage_hybride_a_13_d_e_ff2en 
Net:  allumage_hybride.a\.13\.d\.e.sc_updateDR_0x09_12_ret   allumage_hybride_a_13_d_e_sc_updateDR_0x09_12_ret 
Net:  allumage_hybride.a\.14\.d\.e.ff2en   allumage_hybride_a_14_d_e_ff2en 
Net:  allumage_hybride.a\.14\.d\.e.sc_updateDR_0x09_13_ret   allumage_hybride_a_14_d_e_sc_updateDR_0x09_13_ret 
Net:  allumage_hybride.a\.15\.b\.c.ff2en   allumage_hybride_a_15_b_c_ff2en 
Net:  allumage_hybride.a\.15\.b\.c.sc_updateDR_0x09_14_ret   allumage_hybride_a_15_b_c_sc_updateDR_0x09_14_ret 
Net:  COMP_ladder_fpga_SC_MUX_TDO.dr_scan_out_31   COMP_ladder_fpga_SC_MUX_TDO_dr_scan_out_31 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.proc_ladder_fpga_adc_cs\.ladder_fpga_adc_select_n5_i_o2   COMP_ladder_fpga_SC_TAP_CONTROL_proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.G_662   COMP_ladder_fpga_SC_TAP_CONTROL_G_662 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.G_656   COMP_ladder_fpga_SC_TAP_CONTROL_G_656 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.G_653   COMP_ladder_fpga_SC_TAP_CONTROL_G_653 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.G_650   COMP_ladder_fpga_SC_TAP_CONTROL_G_650 
Net:  COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_0_0_g0   COMP_ladder_fpga_SC_TAP_CONTROL_sc_updateDR_0x09_0_0_g0 
EndView ladder_fpga NoName

BeginView mega_func_pll_40MHz_switchover_cycloneIII NoName
Inst: c0_derived_clock_RNIECOA   c0_derived_clock_RNIECOA_cZ inv 
Inst: c2_derived_clock_RNIG8F8   c2_derived_clock_RNIG8F8_cZ inv 
Inst: c1_derived_clock_RNIFQJ9   c1_derived_clock_RNIFQJ9_cZ inv 
Net:  clkbad1_i   clkbad1 
Net:  clkbad0_i   clkbad0 
Net:  c2_i   c2 
Net:  c1_i   c1 
Net:  c0_i   c0 
EndView mega_func_pll_40MHz_switchover_cycloneIII NoName

BeginView tap_control NoName
Inst: etat_present[15]   etat_present_15_ dffeas 
Inst: etat_present[14]   etat_present_14_ dffeas 
Inst: etat_present[13]   etat_present_13_ dffeas 
Inst: etat_present[12]   etat_present_12_ dffeas 
Inst: etat_present[11]   etat_present_11_ dffeas 
Inst: etat_present[10]   etat_present_10_ dffeas 
Inst: etat_present[9]   etat_present_9_ dffeas 
Inst: etat_present[8]   etat_present_8_ dffeas 
Inst: etat_present[7]   etat_present_7_ dffeas 
Inst: etat_present[6]   etat_present_6_ dffeas 
Inst: etat_present[5]   etat_present_5_ dffeas 
Inst: etat_present[4]   etat_present_4_ dffeas 
Inst: etat_present[3]   etat_present_3_ dffeas 
Inst: etat_present[2]   etat_present_2_ dffeas 
Inst: etat_present[1]   etat_present_1_ dffeas 
Inst: etat_present[0]   etat_present_0_ dffeas 
Inst: sc_updateDR_0x01   sc_updateDR_0x01_Z dffeas 
Inst: sc_updateDR_0x03   sc_updateDR_0x03_Z dffeas 
Inst: sc_updateDR_0x04   sc_updateDR_0x04_Z dffeas 
Inst: sc_updateDR_0x08   sc_updateDR_0x08_Z dffeas 
Inst: sc_updateDR_0x0b   sc_updateDR_0x0b_Z dffeas 
Inst: updateIR   updateIR_Z dffeas 
Inst: shiftIR   shiftIR_Z dffeas 
Inst: shiftDR   shiftDR_Z dffeas 
Inst: reset_bar   reset_bar_Z dffeas 
Inst: etat_present_ret   etat_present_ret_Z dffeas 
Inst: etat_present_ret_0   etat_present_ret_0_Z dffeas 
Inst: sc_updateDR_0x09_15   sc_updateDR_0x09_15_Z dffeas 
Inst: etat_present_ns_10_1_0_a2_1   etat_present_ns_10_1_0_a2_1_cZ cycloneiii_lcell_comb 
Inst: etat_present_ns_5_1_0_a2_1   etat_present_ns_5_1_0_a2_1_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2   clockDR_0_a2_cZ cycloneiii_lcell_comb 
Inst: clockIR_0_a2   clockIR_0_a2_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_event_controller_state_ns_0_3__g0_i_o3   ladder_fpga_event_controller_state_ns_0_3__g0_i_o3_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[10]   ladder_fpga_mux_statusin_3_4_10_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[5]   ladder_fpga_mux_statusin_3_4_5_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[3]   ladder_fpga_mux_statusin_3_4_3_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[17]   ladder_fpga_mux_statusin_3_4_17_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_5[17]   ladder_fpga_mux_statusin_3_5_17_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4[4]   ladder_fpga_mux_statusin_3_4_4_ cycloneiii_lcell_comb 
Inst: sc_updateDR_0x04_0_0_g2_2   sc_updateDR_0x04_0_0_g2_2_cZ cycloneiii_lcell_comb 
Inst: N_739_i_0_g0_i_a3_5   N_739_i_0_g0_i_a3_5_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[4]   ladder_fpga_mux_statusin_3_6_4_ cycloneiii_lcell_comb 
Inst: etat_present_ns_6_1_0_a2_2   etat_present_ns_6_1_0_a2_2_cZ cycloneiii_lcell_comb 
Inst: etat_present_RNI5TTL[12]   etat_present_RNI5TTL_12_ cycloneiii_lcell_comb 
Inst: etat_present_ns_10_1_0_a2_0   etat_present_ns_10_1_0_a2_0_cZ cycloneiii_lcell_comb 
Inst: etat_present_ns_5_1_0_a2_2   etat_present_ns_5_1_0_a2_2_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[10]   ladder_fpga_mux_statusin_3_6_10_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[5]   ladder_fpga_mux_statusin_3_6_5_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[3]   ladder_fpga_mux_statusin_3_6_3_ cycloneiii_lcell_comb 
Inst: un3_ladder_fpga_adc_bit_count_cs_integer_sum2   un3_ladder_fpga_adc_bit_count_cs_integer_sum2_cZ cycloneiii_lcell_comb 
Inst: N_981_i_0_g0_1   N_981_i_0_g0_1_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[12]   ladder_fpga_mux_statusin_3_3_a_12_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[12]   ladder_fpga_mux_statusin_3_3_12_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[14]   ladder_fpga_mux_statusin_3_3_14_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[13]   ladder_fpga_mux_statusin_3_6_13_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[14]   ladder_fpga_mux_statusin_3_6_14_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3_a[17]   ladder_fpga_mux_statusin_3_3_a_17_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_3[17]   ladder_fpga_mux_statusin_3_3_17_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_6[17]   ladder_fpga_mux_statusin_3_6_17_ cycloneiii_lcell_comb 
Inst: sc_updateDR_0x08_0_sqmuxa_i_a2   sc_updateDR_0x08_0_sqmuxa_i_a2_cZ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_adc_cs\.ladder_fpga_adc_select_n5_i_o2   proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2 cycloneiii_lcell_comb 
Inst: etat_present_RNID50F[12]   etat_present_RNID50F_12_ cycloneiii_lcell_comb 
Inst: sc_updateDR_0x04_0_0_g2_1   sc_updateDR_0x04_0_0_g2_1_cZ cycloneiii_lcell_comb 
Inst: N_739_i_0_g0_i_a3_6   N_739_i_0_g0_i_a3_6_cZ cycloneiii_lcell_comb 
Inst: N_739_i_0_g0_i_a3_7   N_739_i_0_g0_i_a3_7_cZ cycloneiii_lcell_comb 
Inst: etat_present_RNO_1[13]   etat_present_RNO_1_13_ cycloneiii_lcell_comb 
Inst: etat_present_ns_1_1_0_a2_1   etat_present_ns_1_1_0_a2_1_cZ cycloneiii_lcell_comb 
Inst: un3_ladder_fpga_adc_bit_count_cs_integer_sum3   un3_ladder_fpga_adc_bit_count_cs_integer_sum3_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_adc_select_n_1_0_0_g0   ladder_fpga_adc_select_n_1_0_0_g0_cZ cycloneiii_lcell_comb 
Inst: state_readout_ns_0_4__g2   state_readout_ns_0_4__g2_cZ cycloneiii_lcell_comb 
Inst: N_981_i_0_g0   N_981_i_0_g0_cZ cycloneiii_lcell_comb 
Inst: N_987_i_0_g0   N_987_i_0_g0_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_event_controller_state_ns_0_3__g0_i   ladder_fpga_event_controller_state_ns_0_3__g0_i_cZ cycloneiii_lcell_comb 
Inst: ladder_fpga_event_controller_state_ns_0_2__g0_i   ladder_fpga_event_controller_state_ns_0_2__g0_i_cZ cycloneiii_lcell_comb 
Inst: N_983_i_0_g0   N_983_i_0_g0_cZ cycloneiii_lcell_comb 
Inst: etat_present_RNO_0[2]   etat_present_RNO_0_2_ cycloneiii_lcell_comb 
Inst: etat_present_RNO_0[6]   etat_present_RNO_0_6_ cycloneiii_lcell_comb 
Inst: etat_present_RNO_1[7]   etat_present_RNO_1_7_ cycloneiii_lcell_comb 
Inst: etat_present_RNO_0[13]   etat_present_RNO_0_13_ cycloneiii_lcell_comb 
Inst: etat_present_RNO_0[0]   etat_present_RNO_0_0_ cycloneiii_lcell_comb 
Inst: etat_present_ns_7_1_0_a2_3   etat_present_ns_7_1_0_a2_3_cZ cycloneiii_lcell_comb 
Inst: etat_present_ns_6_1_0_a2_0   etat_present_ns_6_1_0_a2_0_cZ cycloneiii_lcell_comb 
Inst: etat_present_ns_1_1_0_a2_0_2   etat_present_ns_1_1_0_a2_0_2_cZ cycloneiii_lcell_comb 
Inst: N_989_i_0_g0   N_989_i_0_g0_cZ cycloneiii_lcell_comb 
Inst: N_739_i_0_g0_i_a3   N_739_i_0_g0_i_a3_cZ cycloneiii_lcell_comb 
Inst: etat_present_RNO_1[6]   etat_present_RNO_1_6_ cycloneiii_lcell_comb 
Inst: etat_present_RNO[13]   etat_present_RNO_13_ cycloneiii_lcell_comb 
Inst: etat_present_RNI390L[12]   etat_present_RNI390L_12_ cycloneiii_lcell_comb 
Inst: etat_present_RNO[0]   etat_present_RNO_0_ cycloneiii_lcell_comb 
Inst: etat_present_RNO_0[8]   etat_present_RNO_0_8_ cycloneiii_lcell_comb 
Inst: etat_present_RNI4VD01[14]   etat_present_RNI4VD01_14_ cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_adc_cs\.ladder_fpga_adc_select_n5_i_o2_RNIEJUS   proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIEJUS cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_adc_cs\.ladder_fpga_adc_select_n5_i_o2_RNIFN1C   proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIFN1C cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_adc_cs\.ladder_fpga_adc_select_n5_i_o2_RNIGV6C   proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIGV6C cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_adc_cs\.ladder_fpga_adc_select_n5_i_o2_RNIIFHC   proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIIFHC cycloneiii_lcell_comb 
Inst: proc_ladder_fpga_adc_cs\.ladder_fpga_adc_select_n5_i_o2_RNILPMC   proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNILPMC cycloneiii_lcell_comb 
Inst: N_739_i_0_g0_i   N_739_i_0_g0_i_cZ cycloneiii_lcell_comb 
Inst: etat_present_RNO[9]   etat_present_RNO_9_ cycloneiii_lcell_comb 
Inst: etat_present_RNO[3]   etat_present_RNO_3_ cycloneiii_lcell_comb 
Inst: etat_present_RNO[2]   etat_present_RNO_2_ cycloneiii_lcell_comb 
Inst: etat_present_RNO_0[1]   etat_present_RNO_0_1_ cycloneiii_lcell_comb 
Inst: etat_present_RNO[8]   etat_present_RNO_8_ cycloneiii_lcell_comb 
Inst: sc_updateDR_0x08_0_0_g0_a   sc_updateDR_0x08_0_0_g0_a_cZ cycloneiii_lcell_comb 
Inst: etat_present_RNO[6]   etat_present_RNO_6_ cycloneiii_lcell_comb 
Inst: etat_present_RNO[7]   etat_present_RNO_7_ cycloneiii_lcell_comb 
Inst: etat_present_RNO_0[5]   etat_present_RNO_0_5_ cycloneiii_lcell_comb 
Inst: etat_present_RNO_0[12]   etat_present_RNO_0_12_ cycloneiii_lcell_comb 
Inst: etat_present_RNO_0[15]   etat_present_RNO_0_15_ cycloneiii_lcell_comb 
Inst: etat_present_RNO[15]   etat_present_RNO_15_ cycloneiii_lcell_comb 
Inst: etat_present_RNO[14]   etat_present_RNO_14_ cycloneiii_lcell_comb 
Inst: etat_present_RNIVK8T[8]   etat_present_RNIVK8T_8_ cycloneiii_lcell_comb 
Inst: etat_present_RNO[1]   etat_present_RNO_1_ cycloneiii_lcell_comb 
Inst: etat_present_RNIDK3R[10]   etat_present_RNIDK3R_10_ cycloneiii_lcell_comb 
Inst: etat_present_RNIM3V91[3]   etat_present_RNIM3V91_3_ cycloneiii_lcell_comb 
Inst: etat_present_RNI6L5J2[14]   etat_present_RNI6L5J2_14_ cycloneiii_lcell_comb 
Inst: etat_present_RNO[5]   etat_present_RNO_5_ cycloneiii_lcell_comb 
Inst: etat_present_RNO[12]   etat_present_RNO_12_ cycloneiii_lcell_comb 
Inst: clockIR_0_a2_0   clockIR_0_a2_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_0   clockDR_0_a2_0_cZ cycloneiii_lcell_comb 
Inst: etat_present_RNO_0[14]   etat_present_RNO_0_14_ cycloneiii_lcell_comb 
Inst: etat_present_RNO_0[7]   etat_present_RNO_0_7_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_5_x[14]   ladder_fpga_mux_statusin_3_5_x_14_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_5_x[13]   ladder_fpga_mux_statusin_3_5_x_13_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4_x[14]   ladder_fpga_mux_statusin_3_4_x_14_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_4_x[13]   ladder_fpga_mux_statusin_3_4_x_13_ cycloneiii_lcell_comb 
Inst: ladder_fpga_mux_statusin_3_2_x[14]   ladder_fpga_mux_statusin_3_2_x_14_ cycloneiii_lcell_comb 
Inst: ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x   ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x_cZ cycloneiii_lcell_comb 
Inst: etat_present_0[3]   etat_present_0_3_ ghost 
Inst: etat_present_0[4]   etat_present_0_4_ ghost 
Inst: etat_present_0[10]   etat_present_0_10_ ghost 
Inst: etat_present_0[11]   etat_present_0_11_ ghost 
Inst: etat_present[0:15]   etat_present_0_15_ ghost 
EndView tap_control NoName

BeginView ir_5_bits NoName
Inst: a\.4\.b\.c   a_4_b_c ir_cell 
Inst: a\.1\.d\.e   a_1_d_e ir_cell_1 
Inst: a\.0\.d\.e   a_0_d_e ir_cell_2 
Inst: a\.3\.d\.e   a_3_d_e ir_cell_3 
Inst: a\.2\.d\.e   a_2_d_e ir_cell_4 
EndView ir_5_bits NoName

BeginView ir_cell NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockIR_0_a2_i   clockIR_0_a2_i_cZ inv 
EndView ir_cell NoName

BeginView ir_cell_1 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockIR_0_a2_i   clockIR_0_a2_i_cZ inv 
EndView ir_cell_1 NoName

BeginView ir_cell_2 NoName
Inst: data_out_1   data_out_1_Z dffeas 
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockIR_0_a2_i   clockIR_0_a2_i_cZ inv 
EndView ir_cell_2 NoName

BeginView ir_cell_3 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockIR_0_a2_i   clockIR_0_a2_i_cZ inv 
EndView ir_cell_3 NoName

BeginView ir_cell_4 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockIR_0_a2_i   clockIR_0_a2_i_cZ inv 
EndView ir_cell_4 NoName

BeginView dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_COMP_ladder_fpga_SC_BYPASS_REG_COMP_ladder_fpga_SC_BYPASS_REG NoName

BeginView dr_x_bits_8 NoName
Inst: a\.7\.b\.c   a_7_b_c dr_cell 
Inst: a\.5\.d\.e   a_5_d_e dr_cell_5 
Inst: a\.4\.d\.e   a_4_d_e dr_cell_6 
Inst: a\.1\.d\.e   a_1_d_e dr_cell_7 
Inst: a\.2\.d\.e   a_2_d_e dr_cell_8 
Inst: a\.3\.d\.e   a_3_d_e dr_cell_9 
Inst: a\.6\.d\.e   a_6_d_e dr_cell_10 
Inst: a\.0\.d\.e   a_0_d_e dr_cell_11 
EndView dr_x_bits_8 NoName

BeginView dr_cell NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell NoName

BeginView dr_cell_5 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_5 NoName

BeginView dr_cell_6 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_6 NoName

BeginView dr_cell_7 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_7 NoName

BeginView dr_cell_8 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_8 NoName

BeginView dr_cell_9 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_9 NoName

BeginView dr_cell_10 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_10 NoName

BeginView dr_cell_11 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_11 NoName

BeginView dr_x_bits_32 NoName
Inst: a\.14\.d\.e   a_14_d_e dr_cell_13 
Inst: a\.23\.d\.e   a_23_d_e dr_cell_14 
Inst: a\.6\.d\.e   a_6_d_e dr_cell_15 
Inst: a\.1\.d\.e   a_1_d_e dr_cell_16 
Inst: a\.10\.d\.e   a_10_d_e dr_cell_17 
Inst: a\.7\.d\.e   a_7_d_e dr_cell_18 
Inst: a\.3\.d\.e   a_3_d_e dr_cell_19 
Inst: a\.12\.d\.e   a_12_d_e dr_cell_20 
Inst: a\.8\.d\.e   a_8_d_e dr_cell_21 
Inst: a\.4\.d\.e   a_4_d_e dr_cell_22 
Inst: a\.13\.d\.e   a_13_d_e dr_cell_23 
Inst: a\.22\.d\.e   a_22_d_e dr_cell_24 
Inst: a\.5\.d\.e   a_5_d_e dr_cell_25 
Inst: a\.27\.d\.e   a_27_d_e dr_cell_27 
Inst: a\.19\.d\.e   a_19_d_e dr_cell_28 
Inst: a\.9\.d\.e   a_9_d_e dr_cell_29 
Inst: a\.0\.d\.e   a_0_d_e dr_cell_30 
Inst: a\.20\.d\.e   a_20_d_e dr_cell_31 
Inst: a\.16\.d\.e   a_16_d_e dr_cell_32 
Inst: a\.25\.d\.e   a_25_d_e dr_cell_33 
Inst: a\.21\.d\.e   a_21_d_e dr_cell_34 
Inst: a\.17\.d\.e   a_17_d_e dr_cell_35 
Inst: a\.26\.d\.e   a_26_d_e dr_cell_36 
Inst: a\.29\.d\.e   a_29_d_e dr_cell_37 
Inst: a\.18\.d\.e   a_18_d_e dr_cell_38 
Inst: a\.15\.d\.e   a_15_d_e dr_cell_39 
Inst: a\.24\.d\.e   a_24_d_e dr_cell_40 
Inst: a\.28\.d\.e   a_28_d_e dr_cell_41 
Inst: a\.2\.d\.e   a_2_d_e dr_cell_42 
Inst: a\.11\.d\.e   a_11_d_e dr_cell_43 
EndView dr_x_bits_32 NoName

BeginView dr_cell_13 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_13 NoName

BeginView dr_cell_14 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_14 NoName

BeginView dr_cell_15 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_15 NoName

BeginView dr_cell_16 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_16 NoName

BeginView dr_cell_17 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_17 NoName

BeginView dr_cell_18 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_18 NoName

BeginView dr_cell_19 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_19 NoName

BeginView dr_cell_20 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_20 NoName

BeginView dr_cell_21 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_21 NoName

BeginView dr_cell_22 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_22 NoName

BeginView dr_cell_23 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_23 NoName

BeginView dr_cell_24 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_24 NoName

BeginView dr_cell_25 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_25 NoName

BeginView dr_cell_27 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_27 NoName

BeginView dr_cell_28 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_28 NoName

BeginView dr_cell_29 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_29 NoName

BeginView dr_cell_30 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_30 NoName

BeginView dr_cell_31 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_31 NoName

BeginView dr_cell_32 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_32 NoName

BeginView dr_cell_33 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_33 NoName

BeginView dr_cell_34 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_34 NoName

BeginView dr_cell_35 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_35 NoName

BeginView dr_cell_36 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_36 NoName

BeginView dr_cell_37 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_37 NoName

BeginView dr_cell_38 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_38 NoName

BeginView dr_cell_39 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_39 NoName

BeginView dr_cell_40 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_40 NoName

BeginView dr_cell_41 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_41 NoName

BeginView dr_cell_42 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_42 NoName

BeginView dr_cell_43 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_43 NoName

BeginView dr_x_bits_22 NoName
Inst: a\.14\.d\.e   a_14_d_e dr_cell_45 
Inst: a\.18\.d\.e   a_18_d_e dr_cell_46 
Inst: a\.16\.d\.e   a_16_d_e dr_cell_47 
Inst: a\.17\.d\.e   a_17_d_e dr_cell_48 
Inst: a\.11\.d\.e   a_11_d_e dr_cell_49 
Inst: a\.7\.d\.e   a_7_d_e dr_cell_50 
Inst: a\.15\.d\.e   a_15_d_e dr_cell_51 
Inst: a\.12\.d\.e   a_12_d_e dr_cell_52 
Inst: a\.8\.d\.e   a_8_d_e dr_cell_53 
Inst: a\.4\.d\.e   a_4_d_e dr_cell_54 
Inst: a\.2\.d\.e   a_2_d_e dr_cell_55 
Inst: a\.6\.d\.e   a_6_d_e dr_cell_56 
Inst: a\.20\.d\.e   a_20_d_e dr_cell_57 
Inst: a\.5\.d\.e   a_5_d_e dr_cell_58 
Inst: a\.9\.d\.e   a_9_d_e dr_cell_59 
Inst: a\.19\.d\.e   a_19_d_e dr_cell_60 
Inst: a\.0\.d\.e   a_0_d_e dr_cell_61 
Inst: a\.1\.d\.e   a_1_d_e dr_cell_62 
Inst: a\.10\.d\.e   a_10_d_e dr_cell_63 
Inst: a\.13\.d\.e   a_13_d_e dr_cell_64 
Inst: a\.3\.d\.e   a_3_d_e dr_cell_65 
EndView dr_x_bits_22 NoName

BeginView dr_cell_45 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_45 NoName

BeginView dr_cell_46 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_46 NoName

BeginView dr_cell_47 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_47 NoName

BeginView dr_cell_48 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff1_RNO   ff1_RNO_cZ inv 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_48 NoName

BeginView dr_cell_49 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_49 NoName

BeginView dr_cell_50 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_50 NoName

BeginView dr_cell_51 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: data_out   data_out_cZ ghost 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_51 NoName

BeginView dr_cell_52 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_52 NoName

BeginView dr_cell_53 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_53 NoName

BeginView dr_cell_54 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_54 NoName

BeginView dr_cell_55 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_55 NoName

BeginView dr_cell_56 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_56 NoName

BeginView dr_cell_57 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_57 NoName

BeginView dr_cell_58 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_58 NoName

BeginView dr_cell_59 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_59 NoName

BeginView dr_cell_60 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_60 NoName

BeginView dr_cell_61 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_61 NoName

BeginView dr_cell_62 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_62 NoName

BeginView dr_cell_63 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: data_out   data_out_cZ ghost 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_63 NoName

BeginView dr_cell_64 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_64 NoName

BeginView dr_cell_65 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_65 NoName

BeginView dr_x_bits_22_1 NoName
Inst: a\.14\.d\.e   a_14_d_e dr_cell_67 
Inst: a\.18\.d\.e   a_18_d_e dr_cell_68 
Inst: a\.16\.d\.e   a_16_d_e dr_cell_69 
Inst: a\.17\.d\.e   a_17_d_e dr_cell_70 
Inst: a\.11\.d\.e   a_11_d_e dr_cell_71 
Inst: a\.7\.d\.e   a_7_d_e dr_cell_72 
Inst: a\.15\.d\.e   a_15_d_e dr_cell_73 
Inst: a\.12\.d\.e   a_12_d_e dr_cell_74 
Inst: a\.8\.d\.e   a_8_d_e dr_cell_75 
Inst: a\.4\.d\.e   a_4_d_e dr_cell_76 
Inst: a\.2\.d\.e   a_2_d_e dr_cell_77 
Inst: a\.6\.d\.e   a_6_d_e dr_cell_78 
Inst: a\.20\.d\.e   a_20_d_e dr_cell_79 
Inst: a\.5\.d\.e   a_5_d_e dr_cell_80 
Inst: a\.9\.d\.e   a_9_d_e dr_cell_81 
Inst: a\.19\.d\.e   a_19_d_e dr_cell_82 
Inst: a\.0\.d\.e   a_0_d_e dr_cell_83 
Inst: a\.1\.d\.e   a_1_d_e dr_cell_84 
Inst: a\.10\.d\.e   a_10_d_e dr_cell_85 
Inst: a\.13\.d\.e   a_13_d_e dr_cell_86 
Inst: a\.3\.d\.e   a_3_d_e dr_cell_87 
EndView dr_x_bits_22_1 NoName

BeginView dr_cell_67 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_67 NoName

BeginView dr_cell_68 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_68 NoName

BeginView dr_cell_69 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_69 NoName

BeginView dr_cell_70 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_70 NoName

BeginView dr_cell_71 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_71 NoName

BeginView dr_cell_72 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_72 NoName

BeginView dr_cell_73 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_73 NoName

BeginView dr_cell_74 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_74 NoName

BeginView dr_cell_75 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_75 NoName

BeginView dr_cell_76 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_76 NoName

BeginView dr_cell_77 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_77 NoName

BeginView dr_cell_78 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_78 NoName

BeginView dr_cell_79 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_79 NoName

BeginView dr_cell_80 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_80 NoName

BeginView dr_cell_81 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_81 NoName

BeginView dr_cell_82 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_82 NoName

BeginView dr_cell_83 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_83 NoName

BeginView dr_cell_84 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_84 NoName

BeginView dr_cell_85 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_85 NoName

BeginView dr_cell_86 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_86 NoName

BeginView dr_cell_87 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_87 NoName

BeginView dr_x_bits_init_24 NoName
Inst: a\.23\.b\.c   a_23_b_c dr_cell_4 
Inst: a\.8\.d\.e   a_8_d_e dr_cell_4_1 
Inst: a\.21\.d\.e   a_21_d_e dr_cell_4_2 
Inst: a\.11\.d\.e   a_11_d_e dr_cell_4_3 
Inst: a\.5\.d\.e   a_5_d_e dr_cell_4_4 
Inst: a\.17\.d\.e   a_17_d_e dr_cell_4_5 
Inst: a\.6\.d\.e   a_6_d_e dr_cell_4_6 
Inst: a\.19\.d\.e   a_19_d_e dr_cell_4_7 
Inst: a\.7\.d\.e   a_7_d_e dr_cell_4_8 
Inst: a\.20\.d\.e   a_20_d_e dr_cell_4_9 
Inst: a\.16\.d\.e   a_16_d_e dr_cell_4_10 
Inst: a\.4\.d\.e   a_4_d_e dr_cell_4_11 
Inst: a\.3\.d\.e   a_3_d_e dr_cell_4_12 
Inst: a\.0\.d\.e   a_0_d_e dr_cell_4_13 
Inst: a\.9\.d\.e   a_9_d_e dr_cell_4_14 
Inst: a\.12\.d\.e   a_12_d_e dr_cell_4_15 
Inst: a\.22\.d\.e   a_22_d_e dr_cell_4_16 
Inst: a\.2\.d\.e   a_2_d_e dr_cell_4_17 
Inst: a\.15\.d\.e   a_15_d_e dr_cell_4_18 
Inst: a\.18\.d\.e   a_18_d_e dr_cell_4_19 
Inst: a\.14\.d\.e   a_14_d_e dr_cell_4_20 
Inst: a\.10\.d\.e   a_10_d_e dr_cell_4_21 
Inst: a\.1\.d\.e   a_1_d_e dr_cell_4_22 
Inst: a\.13\.d\.e   a_13_d_e dr_cell_4_23 
EndView dr_x_bits_init_24 NoName

BeginView dr_cell_4 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: un83_roboclock_adc_phase_in   un83_roboclock_adc_phase_in_cZ cycloneiii_lcell_comb 
Inst: un72_roboclock_adc_phase_in   un72_roboclock_adc_phase_in_cZ cycloneiii_lcell_comb 
Inst: un61_roboclock_adc_phase_in   un61_roboclock_adc_phase_in_cZ cycloneiii_lcell_comb 
Inst: un50_roboclock_adc_phase_in   un50_roboclock_adc_phase_in_cZ cycloneiii_lcell_comb 
Inst: un39_roboclock_adc_phase_in   un39_roboclock_adc_phase_in_cZ cycloneiii_lcell_comb 
Inst: un28_roboclock_adc_phase_in   un28_roboclock_adc_phase_in_cZ cycloneiii_lcell_comb 
Inst: un17_roboclock_adc_phase_in   un17_roboclock_adc_phase_in_cZ cycloneiii_lcell_comb 
Inst: un6_roboclock_adc_phase_in   un6_roboclock_adc_phase_in_cZ cycloneiii_lcell_comb 
Inst: un41_roboclock_horloge40_phase_in   un41_roboclock_horloge40_phase_in_cZ cycloneiii_lcell_comb 
Inst: un30_roboclock_horloge40_phase_in   un30_roboclock_horloge40_phase_in_cZ cycloneiii_lcell_comb 
Inst: un19_roboclock_horloge40_phase_in   un19_roboclock_horloge40_phase_in_cZ cycloneiii_lcell_comb 
Inst: un8_roboclock_horloge40_phase_in   un8_roboclock_horloge40_phase_in_cZ cycloneiii_lcell_comb 
Inst: data_out_2   data_out_2_cZ ghost 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_4 NoName

BeginView dr_cell_4_1 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_4_1 NoName

BeginView dr_cell_4_2 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_4_2 NoName

BeginView dr_cell_4_3 NoName
Inst: data_out_1   data_out_1_Z dffeas 
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_4_3 NoName

BeginView dr_cell_4_4 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_4_4 NoName

BeginView dr_cell_4_5 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_4_5 NoName

BeginView dr_cell_4_6 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_4_6 NoName

BeginView dr_cell_4_7 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_4_7 NoName

BeginView dr_cell_4_8 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_4_8 NoName

BeginView dr_cell_4_9 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_4_9 NoName

BeginView dr_cell_4_10 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_4_10 NoName

BeginView dr_cell_4_11 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_4_11 NoName

BeginView dr_cell_4_12 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_4_12 NoName

BeginView dr_cell_4_13 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_4_13 NoName

BeginView dr_cell_4_14 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_4_14 NoName

BeginView dr_cell_4_15 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_4_15 NoName

BeginView dr_cell_4_16 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_4_16 NoName

BeginView dr_cell_4_17 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_4_17 NoName

BeginView dr_cell_4_18 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_4_18 NoName

BeginView dr_cell_4_19 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_4_19 NoName

BeginView dr_cell_4_20 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_4_20 NoName

BeginView dr_cell_4_21 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_4_21 NoName

BeginView dr_cell_4_22 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_4_22 NoName

BeginView dr_cell_4_23 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_4_23 NoName

BeginView dr_x_bits_init_16 NoName
Inst: a\.15\.b\.c   a_15_b_c dr_cell_3 
Inst: a\.7\.d\.e   a_7_d_e dr_cell_3_1 
Inst: a\.12\.d\.e   a_12_d_e dr_cell_3_2 
Inst: a\.0\.d\.e   a_0_d_e dr_cell_3_3 
Inst: a\.5\.d\.e   a_5_d_e dr_cell_3_4 
Inst: a\.1\.d\.e   a_1_d_e dr_cell_3_5 
Inst: a\.10\.d\.e   a_10_d_e dr_cell_3_6 
Inst: a\.11\.d\.e   a_11_d_e dr_cell_3_7 
Inst: a\.13\.d\.e   a_13_d_e dr_cell_3_8 
Inst: a\.9\.d\.e   a_9_d_e dr_cell_3_9 
Inst: a\.4\.d\.e   a_4_d_e dr_cell_3_10 
Inst: a\.2\.d\.e   a_2_d_e dr_cell_3_11 
Inst: a\.3\.d\.e   a_3_d_e dr_cell_3_12 
Inst: a\.14\.d\.e   a_14_d_e dr_cell_3_13 
Inst: a\.8\.d\.e   a_8_d_e dr_cell_3_14 
Inst: a\.6\.d\.e   a_6_d_e dr_cell_3_15 
EndView dr_x_bits_init_16 NoName

BeginView dr_cell_3 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3 NoName

BeginView dr_cell_3_1 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_1 NoName

BeginView dr_cell_3_2 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_2 NoName

BeginView dr_cell_3_3 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_3 NoName

BeginView dr_cell_3_4 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_4 NoName

BeginView dr_cell_3_5 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_5 NoName

BeginView dr_cell_3_6 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_6 NoName

BeginView dr_cell_3_7 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_7 NoName

BeginView dr_cell_3_8 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_8 NoName

BeginView dr_cell_3_9 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_9 NoName

BeginView dr_cell_3_10 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_10 NoName

BeginView dr_cell_3_11 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_11 NoName

BeginView dr_cell_3_12 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_12 NoName

BeginView dr_cell_3_13 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_13 NoName

BeginView dr_cell_3_14 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_3_14 NoName

BeginView dr_cell_3_15 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
Net:  data_out   level_shifter_dac_load 
EndView dr_cell_3_15 NoName

BeginView dr_x_bits_init_20 NoName
Inst: a\.19\.b\.c   a_19_b_c dr_cell_2 
Inst: a\.12\.d\.e   a_12_d_e dr_cell_2_1 
Inst: a\.17\.d\.e   a_17_d_e dr_cell_2_2 
Inst: a\.7\.d\.e   a_7_d_e dr_cell_2_3 
Inst: a\.5\.d\.e   a_5_d_e dr_cell_2_4 
Inst: a\.1\.d\.e   a_1_d_e dr_cell_2_5 
Inst: a\.15\.d\.e   a_15_d_e dr_cell_2_6 
Inst: a\.10\.d\.e   a_10_d_e dr_cell_2_7 
Inst: a\.14\.d\.e   a_14_d_e dr_cell_2_8 
Inst: a\.8\.d\.e   a_8_d_e dr_cell_2_9 
Inst: a\.4\.d\.e   a_4_d_e dr_cell_2_10 
Inst: a\.13\.d\.e   a_13_d_e dr_cell_2_11 
Inst: a\.6\.d\.e   a_6_d_e dr_cell_2_12 
Inst: a\.18\.d\.e   a_18_d_e dr_cell_2_13 
Inst: a\.9\.d\.e   a_9_d_e dr_cell_2_14 
Inst: a\.3\.d\.e   a_3_d_e dr_cell_2_15 
Inst: a\.0\.d\.e   a_0_d_e dr_cell_2_16 
Inst: a\.2\.d\.e   a_2_d_e dr_cell_2_17 
Inst: a\.11\.d\.e   a_11_d_e dr_cell_2_18 
Inst: a\.16\.d\.e   a_16_d_e dr_cell_2_19 
EndView dr_x_bits_init_20 NoName

BeginView dr_cell_2 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_2 NoName

BeginView dr_cell_2_1 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_2_1 NoName

BeginView dr_cell_2_2 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_2_2 NoName

BeginView dr_cell_2_3 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_2_3 NoName

BeginView dr_cell_2_4 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_2_4 NoName

BeginView dr_cell_2_5 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_2_5 NoName

BeginView dr_cell_2_6 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_2_6 NoName

BeginView dr_cell_2_7 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_2_7 NoName

BeginView dr_cell_2_8 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_2_8 NoName

BeginView dr_cell_2_9 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_2_9 NoName

BeginView dr_cell_2_10 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_2_10 NoName

BeginView dr_cell_2_11 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_2_11 NoName

BeginView dr_cell_2_12 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_2_12 NoName

BeginView dr_cell_2_13 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_2_13 NoName

BeginView dr_cell_2_14 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_2_14 NoName

BeginView dr_cell_2_15 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_2_15 NoName

BeginView dr_cell_2_16 NoName
Inst: data_out_1   data_out_1_Z dffeas 
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_2_16 NoName

BeginView dr_cell_2_17 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_2_17 NoName

BeginView dr_cell_2_18 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
EndView dr_cell_2_18 NoName

BeginView dr_cell_2_19 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_2_19 NoName

BeginView mux_tdo NoName
Inst: dr_scan_out_3   dr_scan_out_3_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_6   dr_scan_out_6_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_10   dr_scan_out_10_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_13   dr_scan_out_13_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_18   dr_scan_out_18_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_21_a   dr_scan_out_21_a_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_21   dr_scan_out_21_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_25   dr_scan_out_25_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_22   dr_scan_out_22_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_29   dr_scan_out_29_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_15_a   dr_scan_out_15_a_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_15   dr_scan_out_15_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_30   dr_scan_out_30_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_31   dr_scan_out_31_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_25_a_x   dr_scan_out_25_a_x_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_18_a_x   dr_scan_out_18_a_x_cZ cycloneiii_lcell_comb 
Inst: dr_scan_out_13_a_x   dr_scan_out_13_a_x_cZ cycloneiii_lcell_comb 
EndView mux_tdo NoName

BeginView mux_2_1 NoName
Inst: z_x   z_x_cZ cycloneiii_lcell_comb 
EndView mux_2_1 NoName

BeginView dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 NoName
Inst: a\.15\.b\.c   a_15_b_c dr_cell_avec_pulse 
Inst: a\.14\.d\.e   a_14_d_e dr_cell_avec_pulse_1 
Inst: a\.2\.d\.e   a_2_d_e dr_cell_avec_pulse_2 
Inst: a\.7\.d\.e   a_7_d_e dr_cell_avec_pulse_3 
Inst: a\.4\.d\.e   a_4_d_e dr_cell_avec_pulse_4 
Inst: a\.1\.d\.e   a_1_d_e dr_cell_avec_pulse_5 
Inst: a\.11\.d\.e   a_11_d_e dr_cell_avec_pulse_6 
Inst: a\.8\.d\.e   a_8_d_e dr_cell_avec_pulse_7 
Inst: a\.5\.d\.e   a_5_d_e dr_cell_avec_pulse_8 
Inst: a\.0\.d\.e   a_0_d_e dr_cell_avec_pulse_9 
Inst: a\.10\.d\.e   a_10_d_e dr_cell_avec_pulse_10 
Inst: a\.12\.d\.e   a_12_d_e dr_cell_avec_pulse_11 
Inst: a\.9\.d\.e   a_9_d_e dr_cell_avec_pulse_12 
Inst: a\.6\.d\.e   a_6_d_e dr_cell_avec_pulse_13 
Inst: a\.3\.d\.e   a_3_d_e dr_cell_avec_pulse_14 
Inst: a\.13\.d\.e   a_13_d_e dr_cell_avec_pulse_15 
EndView dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 NoName

BeginView dr_cell_avec_pulse NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_14_ret   sc_updateDR_0x09_14_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse NoName

BeginView dr_cell_avec_pulse_1 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_13_ret   sc_updateDR_0x09_13_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_1 NoName

BeginView dr_cell_avec_pulse_2 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_1_ret   sc_updateDR_0x09_1_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_2 NoName

BeginView dr_cell_avec_pulse_3 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_6_ret   sc_updateDR_0x09_6_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_3 NoName

BeginView dr_cell_avec_pulse_4 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_3_ret   sc_updateDR_0x09_3_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_4 NoName

BeginView dr_cell_avec_pulse_5 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_0_ret   sc_updateDR_0x09_0_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_5 NoName

BeginView dr_cell_avec_pulse_6 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_10_ret   sc_updateDR_0x09_10_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_6 NoName

BeginView dr_cell_avec_pulse_7 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_7_ret   sc_updateDR_0x09_7_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_7 NoName

BeginView dr_cell_avec_pulse_8 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_4_ret   sc_updateDR_0x09_4_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_8 NoName

BeginView dr_cell_avec_pulse_9 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_ret   sc_updateDR_0x09_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_9 NoName

BeginView dr_cell_avec_pulse_10 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_9_ret   sc_updateDR_0x09_9_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_10 NoName

BeginView dr_cell_avec_pulse_11 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_11_ret   sc_updateDR_0x09_11_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_11 NoName

BeginView dr_cell_avec_pulse_12 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_8_ret   sc_updateDR_0x09_8_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_12 NoName

BeginView dr_cell_avec_pulse_13 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_5_ret   sc_updateDR_0x09_5_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_13 NoName

BeginView dr_cell_avec_pulse_14 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_2_ret   sc_updateDR_0x09_2_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_14 NoName

BeginView dr_cell_avec_pulse_15 NoName
Inst: ff2_0   ff2_0_Z dffeas 
Inst: sc_updateDR_0x09_12_ret   sc_updateDR_0x09_12_ret_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ff2en   ff2en_cZ cycloneiii_lcell_comb 
Inst: pulse_a_l_ecriture_0   pulse_a_l_ecriture_0_cZ cycloneiii_lcell_comb 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_avec_pulse_15 NoName

BeginView dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE NoName
Inst: a\.15\.b\.c   a_15_b_c dr_cell_1 
Inst: a\.7\.d\.e   a_7_d_e dr_cell_1_1 
Inst: a\.12\.d\.e   a_12_d_e dr_cell_1_2 
Inst: a\.0\.d\.e   a_0_d_e dr_cell_1_3 
Inst: a\.5\.d\.e   a_5_d_e dr_cell_1_4 
Inst: a\.1\.d\.e   a_1_d_e dr_cell_1_5 
Inst: a\.10\.d\.e   a_10_d_e dr_cell_1_6 
Inst: a\.11\.d\.e   a_11_d_e dr_cell_1_7 
Inst: a\.13\.d\.e   a_13_d_e dr_cell_1_8 
Inst: a\.9\.d\.e   a_9_d_e dr_cell_1_9 
Inst: a\.4\.d\.e   a_4_d_e dr_cell_1_10 
Inst: a\.2\.d\.e   a_2_d_e dr_cell_1_11 
Inst: a\.3\.d\.e   a_3_d_e dr_cell_1_12 
Inst: a\.14\.d\.e   a_14_d_e dr_cell_1_13 
Inst: a\.8\.d\.e   a_8_d_e dr_cell_1_14 
Inst: a\.6\.d\.e   a_6_d_e dr_cell_1_15 
EndView dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE NoName

BeginView dr_cell_1 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1 NoName

BeginView dr_cell_1_1 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_1 NoName

BeginView dr_cell_1_2 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_2 NoName

BeginView dr_cell_1_3 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_3 NoName

BeginView dr_cell_1_4 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_4 NoName

BeginView dr_cell_1_5 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_5 NoName

BeginView dr_cell_1_6 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_6 NoName

BeginView dr_cell_1_7 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_7 NoName

BeginView dr_cell_1_8 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_8 NoName

BeginView dr_cell_1_9 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_9 NoName

BeginView dr_cell_1_10 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_10 NoName

BeginView dr_cell_1_11 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_11 NoName

BeginView dr_cell_1_12 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_12 NoName

BeginView dr_cell_1_13 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_13 NoName

BeginView dr_cell_1_14 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_14 NoName

BeginView dr_cell_1_15 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_1_15 NoName

BeginView dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS NoName
Inst: a\.15\.b\.c   a_15_b_c dr_cell_88 
Inst: a\.7\.d\.e   a_7_d_e dr_cell_89 
Inst: a\.12\.d\.e   a_12_d_e dr_cell_90 
Inst: a\.0\.d\.e   a_0_d_e dr_cell_91 
Inst: a\.5\.d\.e   a_5_d_e dr_cell_92 
Inst: a\.1\.d\.e   a_1_d_e dr_cell_93 
Inst: a\.10\.d\.e   a_10_d_e dr_cell_94 
Inst: a\.11\.d\.e   a_11_d_e dr_cell_95 
Inst: a\.13\.d\.e   a_13_d_e dr_cell_96 
Inst: a\.9\.d\.e   a_9_d_e dr_cell_97 
Inst: a\.4\.d\.e   a_4_d_e dr_cell_98 
Inst: a\.2\.d\.e   a_2_d_e dr_cell_99 
Inst: a\.3\.d\.e   a_3_d_e dr_cell_100 
Inst: a\.14\.d\.e   a_14_d_e dr_cell_101 
Inst: a\.8\.d\.e   a_8_d_e dr_cell_102 
Inst: a\.6\.d\.e   a_6_d_e dr_cell_103 
EndView dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS NoName

BeginView dr_cell_88 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_88 NoName

BeginView dr_cell_89 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_89 NoName

BeginView dr_cell_90 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_90 NoName

BeginView dr_cell_91 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_91 NoName

BeginView dr_cell_92 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_92 NoName

BeginView dr_cell_93 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_93 NoName

BeginView dr_cell_94 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_94 NoName

BeginView dr_cell_95 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_95 NoName

BeginView dr_cell_96 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_96 NoName

BeginView dr_cell_97 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_97 NoName

BeginView dr_cell_98 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_98 NoName

BeginView dr_cell_99 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_99 NoName

BeginView dr_cell_100 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_100 NoName

BeginView dr_cell_101 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_101 NoName

BeginView dr_cell_102 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_102 NoName

BeginView dr_cell_103 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_103 NoName

BeginView dr_x_bits_2 NoName
Inst: a\.1\.b\.c   a_1_b_c dr_cell_0 
Inst: a\.0\.d\.e   a_0_d_e dr_cell_0_1 
EndView dr_x_bits_2 NoName

BeginView dr_cell_0 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_0 NoName

BeginView dr_cell_0_1 NoName
Inst: data_out   data_out_Z dffeas 
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_0_1 NoName

BeginView dr_x_bits_48 NoName
Inst: a\.47\.b\.c   a_47_b_c dr_cell_104 
Inst: a\.26\.d\.e   a_26_d_e dr_cell_105 
Inst: a\.13\.d\.e   a_13_d_e dr_cell_106 
Inst: a\.40\.d\.e   a_40_d_e dr_cell_107 
Inst: a\.39\.d\.e   a_39_d_e dr_cell_108 
Inst: a\.44\.d\.e   a_44_d_e dr_cell_109 
Inst: a\.21\.d\.e   a_21_d_e dr_cell_110 
Inst: a\.34\.d\.e   a_34_d_e dr_cell_111 
Inst: a\.2\.d\.e   a_2_d_e dr_cell_112 
Inst: a\.32\.d\.e   a_32_d_e dr_cell_113 
Inst: a\.19\.d\.e   a_19_d_e dr_cell_114 
Inst: a\.6\.d\.e   a_6_d_e dr_cell_115 
Inst: a\.18\.d\.e   a_18_d_e dr_cell_116 
Inst: a\.5\.d\.e   a_5_d_e dr_cell_117 
Inst: a\.1\.d\.e   a_1_d_e dr_cell_118 
Inst: a\.0\.d\.e   a_0_d_e dr_cell_119 
Inst: a\.27\.d\.e   a_27_d_e dr_cell_120 
Inst: a\.33\.d\.e   a_33_d_e dr_cell_121 
Inst: a\.38\.d\.e   a_38_d_e dr_cell_122 
Inst: a\.25\.d\.e   a_25_d_e dr_cell_123 
Inst: a\.12\.d\.e   a_12_d_e dr_cell_124 
Inst: a\.14\.d\.e   a_14_d_e dr_cell_125 
Inst: a\.8\.d\.e   a_8_d_e dr_cell_126 
Inst: a\.35\.d\.e   a_35_d_e dr_cell_127 
Inst: a\.22\.d\.e   a_22_d_e dr_cell_128 
Inst: a\.9\.d\.e   a_9_d_e dr_cell_129 
Inst: a\.36\.d\.e   a_36_d_e dr_cell_130 
Inst: a\.23\.d\.e   a_23_d_e dr_cell_131 
Inst: a\.10\.d\.e   a_10_d_e dr_cell_132 
Inst: a\.37\.d\.e   a_37_d_e dr_cell_133 
Inst: a\.24\.d\.e   a_24_d_e dr_cell_134 
Inst: a\.42\.d\.e   a_42_d_e dr_cell_135 
Inst: a\.20\.d\.e   a_20_d_e dr_cell_136 
Inst: a\.16\.d\.e   a_16_d_e dr_cell_137 
Inst: a\.3\.d\.e   a_3_d_e dr_cell_138 
Inst: a\.11\.d\.e   a_11_d_e dr_cell_139 
Inst: a\.41\.d\.e   a_41_d_e dr_cell_140 
Inst: a\.7\.d\.e   a_7_d_e dr_cell_141 
Inst: a\.43\.d\.e   a_43_d_e dr_cell_142 
Inst: a\.46\.d\.e   a_46_d_e dr_cell_143 
Inst: a\.45\.d\.e   a_45_d_e dr_cell_144 
Inst: a\.17\.d\.e   a_17_d_e dr_cell_145 
Inst: a\.4\.d\.e   a_4_d_e dr_cell_146 
Inst: a\.31\.d\.e   a_31_d_e dr_cell_147 
Inst: a\.30\.d\.e   a_30_d_e dr_cell_148 
Inst: a\.29\.d\.e   a_29_d_e dr_cell_149 
Inst: a\.28\.d\.e   a_28_d_e dr_cell_150 
Inst: a\.15\.d\.e   a_15_d_e dr_cell_151 
EndView dr_x_bits_48 NoName

BeginView dr_cell_104 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_104 NoName

BeginView dr_cell_105 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_105 NoName

BeginView dr_cell_106 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_106 NoName

BeginView dr_cell_107 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_107 NoName

BeginView dr_cell_108 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_108 NoName

BeginView dr_cell_109 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_109 NoName

BeginView dr_cell_110 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_110 NoName

BeginView dr_cell_111 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_111 NoName

BeginView dr_cell_112 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_112 NoName

BeginView dr_cell_113 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_113 NoName

BeginView dr_cell_114 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_114 NoName

BeginView dr_cell_115 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_115 NoName

BeginView dr_cell_116 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_116 NoName

BeginView dr_cell_117 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_117 NoName

BeginView dr_cell_118 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_118 NoName

BeginView dr_cell_119 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_119 NoName

BeginView dr_cell_120 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_120 NoName

BeginView dr_cell_121 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_121 NoName

BeginView dr_cell_122 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_122 NoName

BeginView dr_cell_123 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_123 NoName

BeginView dr_cell_124 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_124 NoName

BeginView dr_cell_125 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_125 NoName

BeginView dr_cell_126 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_126 NoName

BeginView dr_cell_127 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_127 NoName

BeginView dr_cell_128 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_128 NoName

BeginView dr_cell_129 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_129 NoName

BeginView dr_cell_130 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_130 NoName

BeginView dr_cell_131 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_131 NoName

BeginView dr_cell_132 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_132 NoName

BeginView dr_cell_133 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_133 NoName

BeginView dr_cell_134 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_134 NoName

BeginView dr_cell_135 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_135 NoName

BeginView dr_cell_136 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_136 NoName

BeginView dr_cell_137 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_137 NoName

BeginView dr_cell_138 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_138 NoName

BeginView dr_cell_139 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_139 NoName

BeginView dr_cell_140 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_140 NoName

BeginView dr_cell_141 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_141 NoName

BeginView dr_cell_142 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_142 NoName

BeginView dr_cell_143 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_143 NoName

BeginView dr_cell_144 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_144 NoName

BeginView dr_cell_145 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_145 NoName

BeginView dr_cell_146 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_146 NoName

BeginView dr_cell_147 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_147 NoName

BeginView dr_cell_148 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_148 NoName

BeginView dr_cell_149 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_149 NoName

BeginView dr_cell_150 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_150 NoName

BeginView dr_cell_151 NoName
Inst: ff1   ff1_Z dffeas 
Inst: scan_out   scan_out_Z dffeas 
Inst: ladder_fpga_sc_tck_c_i_i   ladder_fpga_sc_tck_c_i_i_cZ inv 
Inst: clockDR_0_a2_i   clockDR_0_a2_i_cZ inv 
Inst: shiftDR_i   shiftDR_i_cZ inv 
EndView dr_cell_151 NoName

BeginView gestion_hybrides_v4 NoName
Inst: gen_chainage\.8\.comp_chainage_i   gen_chainage_8_comp_chainage_i signaux_hybrides 
Inst: gen_chainage\.10\.comp_chainage_i   gen_chainage_10_comp_chainage_i signaux_hybrides_1 
Inst: gen_chainage\.11\.comp_chainage_i   gen_chainage_11_comp_chainage_i signaux_hybrides_2 
Inst: gen_chainage\.15\.comp_chainage_i   gen_chainage_15_comp_chainage_i signaux_hybrides_3 
Inst: gen_chainage\.0\.comp_chainage_i   gen_chainage_0_comp_chainage_i signaux_hybrides_4 
Inst: gen_chainage\.4\.comp_chainage_i   gen_chainage_4_comp_chainage_i signaux_hybrides_5 
Inst: gen_chainage\.13\.comp_chainage_i   gen_chainage_13_comp_chainage_i signaux_hybrides_6 
Inst: gen_chainage\.1\.comp_chainage_i   gen_chainage_1_comp_chainage_i signaux_hybrides_7 
Inst: gen_chainage\.3\.comp_chainage_i   gen_chainage_3_comp_chainage_i signaux_hybrides_8 
Inst: gen_chainage\.7\.comp_chainage_i   gen_chainage_7_comp_chainage_i signaux_hybrides_9 
Inst: gen_chainage\.5\.comp_chainage_i   gen_chainage_5_comp_chainage_i signaux_hybrides_10 
Inst: gen_chainage\.9\.comp_chainage_i   gen_chainage_9_comp_chainage_i signaux_hybrides_11 
Inst: gen_chainage\.12\.comp_chainage_i   gen_chainage_12_comp_chainage_i signaux_hybrides_12 
Inst: gen_chainage\.14\.comp_chainage_i   gen_chainage_14_comp_chainage_i signaux_hybrides_13 
Inst: gen_chainage\.2\.comp_chainage_i   gen_chainage_2_comp_chainage_i signaux_hybrides_14 
Inst: gen_chainage\.6\.comp_chainage_i   gen_chainage_6_comp_chainage_i signaux_hybrides_15 
EndView gestion_hybrides_v4 NoName

BeginView filtre_latchup NoName
Inst: enable_latchup_n[15]   enable_latchup_n_15_ dffeas 
Inst: enable_latchup_n[14]   enable_latchup_n_14_ dffeas 
Inst: enable_latchup_n[13]   enable_latchup_n_13_ dffeas 
Inst: enable_latchup_n[12]   enable_latchup_n_12_ dffeas 
Inst: enable_latchup_n[11]   enable_latchup_n_11_ dffeas 
Inst: enable_latchup_n[10]   enable_latchup_n_10_ dffeas 
Inst: enable_latchup_n[9]   enable_latchup_n_9_ dffeas 
Inst: enable_latchup_n[8]   enable_latchup_n_8_ dffeas 
Inst: enable_latchup_n[7]   enable_latchup_n_7_ dffeas 
Inst: enable_latchup_n[6]   enable_latchup_n_6_ dffeas 
Inst: enable_latchup_n[5]   enable_latchup_n_5_ dffeas 
Inst: enable_latchup_n[4]   enable_latchup_n_4_ dffeas 
Inst: enable_latchup_n[3]   enable_latchup_n_3_ dffeas 
Inst: enable_latchup_n[2]   enable_latchup_n_2_ dffeas 
Inst: enable_latchup_n[1]   enable_latchup_n_1_ dffeas 
Inst: enable_latchup_n[0]   enable_latchup_n_0_ dffeas 
EndView filtre_latchup NoName

BeginView memoire_latchup_general NoName
Inst: gen\.0\.latch_n   gen_0_latch_n memoire_latchup 
Inst: gen\.1\.latch_n   gen_1_latch_n memoire_latchup_1 
Inst: gen\.2\.latch_n   gen_2_latch_n memoire_latchup_2 
Inst: gen\.3\.latch_n   gen_3_latch_n memoire_latchup_3 
Inst: gen\.4\.latch_n   gen_4_latch_n memoire_latchup_4 
Inst: gen\.5\.latch_n   gen_5_latch_n memoire_latchup_5 
Inst: gen\.6\.latch_n   gen_6_latch_n memoire_latchup_6 
Inst: gen\.7\.latch_n   gen_7_latch_n memoire_latchup_7 
Inst: gen\.8\.latch_n   gen_8_latch_n memoire_latchup_8 
Inst: gen\.9\.latch_n   gen_9_latch_n memoire_latchup_9 
Inst: gen\.10\.latch_n   gen_10_latch_n memoire_latchup_10 
Inst: gen\.11\.latch_n   gen_11_latch_n memoire_latchup_11 
Inst: gen\.12\.latch_n   gen_12_latch_n memoire_latchup_12 
Inst: gen\.13\.latch_n   gen_13_latch_n memoire_latchup_13 
Inst: gen\.14\.latch_n   gen_14_latch_n memoire_latchup_14 
Inst: gen\.15\.latch_n   gen_15_latch_n memoire_latchup_15 
EndView memoire_latchup_general NoName

BeginView memoire_latchup NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup NoName

BeginView memoire_latchup_1 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_1 NoName

BeginView memoire_latchup_2 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_2 NoName

BeginView memoire_latchup_3 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_3 NoName

BeginView memoire_latchup_4 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_4 NoName

BeginView memoire_latchup_5 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_5 NoName

BeginView memoire_latchup_6 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_6 NoName

BeginView memoire_latchup_7 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_7 NoName

BeginView memoire_latchup_8 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_8 NoName

BeginView memoire_latchup_9 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_9 NoName

BeginView memoire_latchup_10 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_10 NoName

BeginView memoire_latchup_11 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_11 NoName

BeginView memoire_latchup_12 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_12 NoName

BeginView memoire_latchup_13 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_13 NoName

BeginView memoire_latchup_14 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_14 NoName

BeginView memoire_latchup_15 NoName
Inst: pilotage_n   pilotage_n_Z dffeas 
EndView memoire_latchup_15 NoName

BeginView signaux_hybrides NoName
Inst: sc_tms_hyb_0_a2   sc_tms_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: un1_tdi_suivant   un1_tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb_0_a2   sc_tck_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb_0_a2   sc_tdi_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_9_a   tdo_echelle_9_a_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_9   tdo_echelle_9_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_8   tdo_echelle_8_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_5_a   tdo_echelle_5_a_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_5   tdo_echelle_5_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_4_a   tdo_echelle_4_a_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_4   tdo_echelle_4_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_2_a   tdo_echelle_2_a_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_2   tdo_echelle_2_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_1_a   tdo_echelle_1_a_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_1   tdo_echelle_1_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_13_a   tdo_echelle_13_a_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_13   tdo_echelle_13_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_10   tdo_echelle_10_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_14   tdo_echelle_14_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_7_a   tdo_echelle_7_a_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_7   tdo_echelle_7_cZ cycloneiii_lcell_comb 
Inst: tdo_echelle_15   tdo_echelle_15_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides NoName

BeginView signaux_hybrides_1 NoName
Inst: un2_jtag_on_0_a2_2   un2_jtag_on_0_a2_2_cZ cycloneiii_lcell_comb 
Inst: un2_jtag_on_0_a2_0   un2_jtag_on_0_a2_0_cZ cycloneiii_lcell_comb 
Inst: sc_tms_hyb_0_a2   sc_tms_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: un1_tdi_suivant   un1_tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb_0_a2   sc_tck_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb_0_a2   sc_tdi_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_1 NoName

BeginView signaux_hybrides_2 NoName
Inst: un2_jtag_on   un2_jtag_on_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb   sc_tdi_hyb_cZ cycloneiii_lcell_comb 
Inst: tdi_suivant   tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb_x   sc_tck_hyb_x_cZ cycloneiii_lcell_comb 
Inst: sc_tms_hyb_x   sc_tms_hyb_x_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_2 NoName

BeginView signaux_hybrides_3 NoName
Inst: un2_jtag_on_0_a2   un2_jtag_on_0_a2_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb_0_a2   sc_tdi_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: tdi_suivant   tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tms_hyb_0_a2_x   sc_tms_hyb_0_a2_x_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb_0_a2_x   sc_tck_hyb_0_a2_x_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_3 NoName

BeginView signaux_hybrides_4 NoName
Inst: un2_jtag_on_0_a2_0   un2_jtag_on_0_a2_0_cZ cycloneiii_lcell_comb 
Inst: sc_tms_hyb_0_a2   sc_tms_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: un1_tdi_suivant   un1_tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb_0_a2   sc_tck_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb_0_a2   sc_tdi_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_4 NoName

BeginView signaux_hybrides_5 NoName
Inst: un2_jtag_on_0_a2_1   un2_jtag_on_0_a2_1_cZ cycloneiii_lcell_comb 
Inst: un1_tdi_suivant   un1_tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb_0_a2   sc_tdi_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb_0_a2_x   sc_tck_hyb_0_a2_x_cZ cycloneiii_lcell_comb 
Inst: sc_tms_hyb_0_a2_x   sc_tms_hyb_0_a2_x_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_5 NoName

BeginView signaux_hybrides_6 NoName
Inst: un2_jtag_on_0_a2_0   un2_jtag_on_0_a2_0_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb_0_a2   sc_tck_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: sc_tms_hyb_0_a2   sc_tms_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: un1_tdi_suivant   un1_tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb_0_a2   sc_tdi_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_6 NoName

BeginView signaux_hybrides_7 NoName
Inst: un2_jtag_on_0_a2   un2_jtag_on_0_a2_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb_0_a2   sc_tdi_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: tdi_suivant   tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb_0_a2_x   sc_tck_hyb_0_a2_x_cZ cycloneiii_lcell_comb 
Inst: sc_tms_hyb_0_a2_x   sc_tms_hyb_0_a2_x_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_7 NoName

BeginView signaux_hybrides_8 NoName
Inst: un2_jtag_on_4_0_a2_0   un2_jtag_on_4_0_a2_0_cZ cycloneiii_lcell_comb 
Inst: un2_jtag_on_1   un2_jtag_on_1_cZ cycloneiii_lcell_comb 
Inst: un1_tdi_suivant   un1_tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb   sc_tdi_hyb_cZ cycloneiii_lcell_comb 
Inst: tdi_suivant_x   tdi_suivant_x_cZ cycloneiii_lcell_comb 
Inst: sc_tms_hyb_x   sc_tms_hyb_x_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb_x   sc_tck_hyb_x_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_8 NoName

BeginView signaux_hybrides_9 NoName
Inst: un2_jtag_on_0_a2_1   un2_jtag_on_0_a2_1_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb_0_a2   sc_tdi_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: tdi_suivant   tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tms_hyb_0_a2_x   sc_tms_hyb_0_a2_x_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb_0_a2_x   sc_tck_hyb_0_a2_x_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_9 NoName

BeginView signaux_hybrides_10 NoName
Inst: sc_tms_hyb_0_a2   sc_tms_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb_0_a2   sc_tck_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: un1_tdi_suivant   un1_tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb_0_a2   sc_tdi_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_10 NoName

BeginView signaux_hybrides_11 NoName
Inst: sc_tck_hyb_0_a2   sc_tck_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: un1_tdi_suivant   un1_tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tms_hyb_0_a2   sc_tms_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb_0_a2   sc_tdi_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: tdi_suivant_x   tdi_suivant_x_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_11 NoName

BeginView signaux_hybrides_12 NoName
Inst: un2_jtag_on_0_a2_0   un2_jtag_on_0_a2_0_cZ cycloneiii_lcell_comb 
Inst: un2_jtag_on_0_a2_1   un2_jtag_on_0_a2_1_cZ cycloneiii_lcell_comb 
Inst: un1_tdi_suivant   un1_tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb_0_a2   sc_tdi_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: sc_tms_hyb_0_a2_x   sc_tms_hyb_0_a2_x_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb_0_a2_x   sc_tck_hyb_0_a2_x_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_12 NoName

BeginView signaux_hybrides_13 NoName
Inst: sc_tms_hyb   sc_tms_hyb_cZ cycloneiii_lcell_comb 
Inst: un1_tdi_suivant   un1_tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb   sc_tck_hyb_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb   sc_tdi_hyb_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_13 NoName

BeginView signaux_hybrides_14 NoName
Inst: sc_tms_hyb_0_a2   sc_tms_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: un1_tdi_suivant   un1_tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb_0_a2   sc_tck_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb_0_a2   sc_tdi_hyb_0_a2_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_14 NoName

BeginView signaux_hybrides_15 NoName
Inst: un2_jtag_on_4_0_a2_0   un2_jtag_on_4_0_a2_0_cZ cycloneiii_lcell_comb 
Inst: un2_jtag_on_4_0_a2   un2_jtag_on_4_0_a2_cZ cycloneiii_lcell_comb 
Inst: sc_tck_hyb   sc_tck_hyb_cZ cycloneiii_lcell_comb 
Inst: un1_tdi_suivant   un1_tdi_suivant_cZ cycloneiii_lcell_comb 
Inst: sc_tms_hyb   sc_tms_hyb_cZ cycloneiii_lcell_comb 
Inst: sc_tdi_hyb   sc_tdi_hyb_cZ cycloneiii_lcell_comb 
Inst: tokenin_hyb_i_x   tokenin_hyb_i_x_cZ cycloneiii_lcell_comb 
EndView signaux_hybrides_15 NoName

BeginView mega_func_fifo21x32_cycloneIII NoName
Inst: dcfifo_component_RNI8V0A   dcfifo_component_RNI8V0A_cZ inv 
EndView mega_func_fifo21x32_cycloneIII NoName

BeginView ddr_out NoName
EndView ddr_out NoName

BeginView mesure_temperature NoName
Inst: cnt[0]   cnt_0_ dffeas 
Inst: cnt[1]   cnt_1_ dffeas 
Inst: cnt[2]   cnt_2_ dffeas 
Inst: cnt[3]   cnt_3_ dffeas 
Inst: cnt[4]   cnt_4_ dffeas 
Inst: cnt[5]   cnt_5_ dffeas 
Inst: cnt[6]   cnt_6_ dffeas 
Inst: cnt[7]   cnt_7_ dffeas 
Inst: cnt[8]   cnt_8_ dffeas 
Inst: cnt[9]   cnt_9_ dffeas 
Inst: cnt[10]   cnt_10_ dffeas 
Inst: cnt[11]   cnt_11_ dffeas 
Inst: cnt[12]   cnt_12_ dffeas 
Inst: cnt[13]   cnt_13_ dffeas 
Inst: cnt[14]   cnt_14_ dffeas 
Inst: cnt[15]   cnt_15_ dffeas 
Inst: cnt[16]   cnt_16_ dffeas 
Inst: cnt[17]   cnt_17_ dffeas 
Inst: cnt[18]   cnt_18_ dffeas 
Inst: cnt[19]   cnt_19_ dffeas 
Inst: cnt[20]   cnt_20_ dffeas 
Inst: cnt[21]   cnt_21_ dffeas 
Inst: state[0]   state_0_ dffeas 
Inst: state[1]   state_1_ dffeas 
Inst: state[2]   state_2_ dffeas 
Inst: state[3]   state_3_ dffeas 
Inst: state[4]   state_4_ dffeas 
Inst: state[5]   state_5_ dffeas 
Inst: state[6]   state_6_ dffeas 
Inst: state[7]   state_7_ dffeas 
Inst: state[8]   state_8_ dffeas 
Inst: state[9]   state_9_ dffeas 
Inst: state[10]   state_10_ dffeas 
Inst: state[11]   state_11_ dffeas 
Inst: state[12]   state_12_ dffeas 
Inst: temperature3[11]   temperature3_11_ dffeas 
Inst: temperature3[10]   temperature3_10_ dffeas 
Inst: temperature3[9]   temperature3_9_ dffeas 
Inst: temperature3[8]   temperature3_8_ dffeas 
Inst: temperature3[7]   temperature3_7_ dffeas 
Inst: temperature3[6]   temperature3_6_ dffeas 
Inst: temperature3[5]   temperature3_5_ dffeas 
Inst: temperature3[4]   temperature3_4_ dffeas 
Inst: temperature3[3]   temperature3_3_ dffeas 
Inst: temperature3[2]   temperature3_2_ dffeas 
Inst: temperature3[1]   temperature3_1_ dffeas 
Inst: temperature3[0]   temperature3_0_ dffeas 
Inst: temperature2[11]   temperature2_11_ dffeas 
Inst: temperature2[10]   temperature2_10_ dffeas 
Inst: temperature2[9]   temperature2_9_ dffeas 
Inst: temperature2[8]   temperature2_8_ dffeas 
Inst: temperature2[7]   temperature2_7_ dffeas 
Inst: temperature2[6]   temperature2_6_ dffeas 
Inst: temperature2[5]   temperature2_5_ dffeas 
Inst: temperature2[4]   temperature2_4_ dffeas 
Inst: temperature2[3]   temperature2_3_ dffeas 
Inst: temperature2[2]   temperature2_2_ dffeas 
Inst: temperature2[1]   temperature2_1_ dffeas 
Inst: temperature2[0]   temperature2_0_ dffeas 
Inst: temperature1[11]   temperature1_11_ dffeas 
Inst: temperature1[10]   temperature1_10_ dffeas 
Inst: temperature1[9]   temperature1_9_ dffeas 
Inst: temperature1[8]   temperature1_8_ dffeas 
Inst: temperature1[7]   temperature1_7_ dffeas 
Inst: temperature1[6]   temperature1_6_ dffeas 
Inst: temperature1[5]   temperature1_5_ dffeas 
Inst: temperature1[4]   temperature1_4_ dffeas 
Inst: temperature1[3]   temperature1_3_ dffeas 
Inst: temperature1[2]   temperature1_2_ dffeas 
Inst: temperature1[1]   temperature1_1_ dffeas 
Inst: temperature1[0]   temperature1_0_ dffeas 
Inst: temperature0[11]   temperature0_11_ dffeas 
Inst: temperature0[10]   temperature0_10_ dffeas 
Inst: temperature0[9]   temperature0_9_ dffeas 
Inst: temperature0[8]   temperature0_8_ dffeas 
Inst: temperature0[7]   temperature0_7_ dffeas 
Inst: temperature0[6]   temperature0_6_ dffeas 
Inst: temperature0[5]   temperature0_5_ dffeas 
Inst: temperature0[4]   temperature0_4_ dffeas 
Inst: temperature0[3]   temperature0_3_ dffeas 
Inst: temperature0[2]   temperature0_2_ dffeas 
Inst: temperature0[1]   temperature0_1_ dffeas 
Inst: temperature0[0]   temperature0_0_ dffeas 
Inst: sTemp_in   sTemp_in_Z dffeas 
Inst: temperature_in_sync   temperature_in_sync_Z dffeas 
Inst: temperature_out_e   temperature_out_e_Z dffeas 
Inst: cnt_RNIMFHH[15]   cnt_RNIMFHH_15_ cycloneiii_lcell_comb 
Inst: cnt_RNI7KLB[7]   cnt_RNI7KLB_7_ cycloneiii_lcell_comb 
Inst: cnt_RNI6JLB[6]   cnt_RNI6JLB_6_ cycloneiii_lcell_comb 
Inst: cnt_RNI5ILB[5]   cnt_RNI5ILB_5_ cycloneiii_lcell_comb 
Inst: cnt_RNI4HLB[4]   cnt_RNI4HLB_4_ cycloneiii_lcell_comb 
Inst: cnt_RNI3GLB[3]   cnt_RNI3GLB_3_ cycloneiii_lcell_comb 
Inst: temperature0_RNO[1]   temperature0_RNO_1_ cycloneiii_lcell_comb 
Inst: temperature0_RNO[0]   temperature0_RNO_0_ cycloneiii_lcell_comb 
Inst: cnt_RNIIBHH[11]   cnt_RNIIBHH_11_ cycloneiii_lcell_comb 
Inst: cnt_RNIHAHH[10]   cnt_RNIHAHH_10_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_0_a2[9]   state_ns_i_0_0_a2_9_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_o2_4[6]   state_ns_i_0_o2_4_6_ cycloneiii_lcell_comb 
Inst: cnt_RNI8LLB[8]   cnt_RNI8LLB_8_ cycloneiii_lcell_comb 
Inst: cnt_RNI9MLB[9]   cnt_RNI9MLB_9_ cycloneiii_lcell_comb 
Inst: cnt_RNIJCHH[12]   cnt_RNIJCHH_12_ cycloneiii_lcell_comb 
Inst: cnt_RNIKDHH[13]   cnt_RNIKDHH_13_ cycloneiii_lcell_comb 
Inst: cnt_RNILEHH[14]   cnt_RNILEHH_14_ cycloneiii_lcell_comb 
Inst: temperature3_RNO[11]   temperature3_RNO_11_ cycloneiii_lcell_comb 
Inst: state_RNO[7]   state_RNO_7_ cycloneiii_lcell_comb 
Inst: state_RNO[1]   state_RNO_1_ cycloneiii_lcell_comb 
Inst: state_RNO[3]   state_RNO_3_ cycloneiii_lcell_comb 
Inst: state_RNO[5]   state_RNO_5_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_o2_5[6]   state_ns_i_0_o2_5_6_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_o2_1[4]   state_ns_i_0_o2_1_4_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_o2_1[6]   state_ns_i_0_o2_1_6_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_o2_4[8]   state_ns_i_0_o2_4_8_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_i_o2_2_1[1]   state_ns_i_0_i_o2_2_1_1_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_0_o2_4_1[10]   state_ns_i_0_0_o2_4_1_10_ cycloneiii_lcell_comb 
Inst: state_ns_0_0_o2_1[2]   state_ns_0_0_o2_1_2_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_a4_0_2[8]   state_ns_i_0_a4_0_2_8_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_o2_2[6]   state_ns_i_0_o2_2_6_ cycloneiii_lcell_comb 
Inst: state_ns_i_i_o2_2[0]   state_ns_i_i_o2_2_0_ cycloneiii_lcell_comb 
Inst: state_ns_0_0_o2_0[2]   state_ns_0_0_o2_0_2_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_0_o2_4[10]   state_ns_i_0_0_o2_4_10_ cycloneiii_lcell_comb 
Inst: state_ns_0_0_o2[2]   state_ns_0_0_o2_2_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_a2_1[4]   state_ns_i_0_a2_1_4_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_0_a4_1_1_1[10]   state_ns_i_0_0_a4_1_1_1_10_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_i_o2_0[1]   state_ns_i_0_i_o2_0_1_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_0_o2_3[10]   state_ns_i_0_0_o2_3_10_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_a4_0[8]   state_ns_i_0_a4_0_8_ cycloneiii_lcell_comb 
Inst: state_ns_i_i_a2_1[0]   state_ns_i_i_a2_1_0_ cycloneiii_lcell_comb 
Inst: un1_reset_sys_1_0_a2_i_a2   un1_reset_sys_1_0_a2_i_a2_cZ cycloneiii_lcell_comb 
Inst: state_ns_i_0_i_a2[1]   state_ns_i_0_i_a2_1_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_0_o2_0[10]   state_ns_i_0_0_o2_0_10_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_a4_1_1_a[8]   state_ns_i_0_a4_1_1_a_8_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_a4_1_1[8]   state_ns_i_0_a4_1_1_8_ cycloneiii_lcell_comb 
Inst: un1_reset_sys_2_i_o2_1   un1_reset_sys_2_i_o2_1_cZ cycloneiii_lcell_comb 
Inst: state_ns_i_0_0_a4_1_0[10]   state_ns_i_0_0_a4_1_0_10_ cycloneiii_lcell_comb 
Inst: un1_reset_sys_2_i_o2   un1_reset_sys_2_i_o2_cZ cycloneiii_lcell_comb 
Inst: state_ns_0_a4_1_1[3]   state_ns_0_a4_1_1_3_ cycloneiii_lcell_comb 
Inst: state_ns_i_i_o2_1[0]   state_ns_i_i_o2_1_0_ cycloneiii_lcell_comb 
Inst: un1_reset_sys_1_0_a2_i_o2   un1_reset_sys_1_0_a2_i_o2_cZ cycloneiii_lcell_comb 
Inst: state_ns_i_i_o2_2_RNI6RC51[0]   state_ns_i_i_o2_2_RNI6RC51_0_ cycloneiii_lcell_comb 
Inst: state_RNO_0[11]   state_RNO_0_11_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_0_a4_0_1[10]   state_ns_i_0_0_a4_0_1_10_ cycloneiii_lcell_comb 
Inst: state_RNO_1[10]   state_RNO_1_10_ cycloneiii_lcell_comb 
Inst: state_RNO_0[10]   state_RNO_0_10_ cycloneiii_lcell_comb 
Inst: state_ns_i_i_o2[0]   state_ns_i_i_o2_0_ cycloneiii_lcell_comb 
Inst: state_RNO[11]   state_RNO_11_ cycloneiii_lcell_comb 
Inst: state_RNO_0[2]   state_RNO_0_2_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_0_o2_0_RNIBOQH1[10]   state_ns_i_0_0_o2_0_RNIBOQH1_10_ cycloneiii_lcell_comb 
Inst: state_ns_i_0_a4_1_1_RNIQCK91[8]   state_ns_i_0_a4_1_1_RNIQCK91_8_ cycloneiii_lcell_comb 
Inst: state_RNO[8]   state_RNO_8_ cycloneiii_lcell_comb 
Inst: state_RNO[2]   state_RNO_2_ cycloneiii_lcell_comb 
Inst: state_RNO_0[4]   state_RNO_0_4_ cycloneiii_lcell_comb 
Inst: state_RNO[4]   state_RNO_4_ cycloneiii_lcell_comb 
Inst: state_ns_i_i_i_a4[12]   state_ns_i_i_i_a4_12_ cycloneiii_lcell_comb 
Inst: state_RNO_0[6]   state_RNO_0_6_ cycloneiii_lcell_comb 
Inst: state_RNO[6]   state_RNO_6_ cycloneiii_lcell_comb 
Inst: state_RNO_0[9]   state_RNO_0_9_ cycloneiii_lcell_comb 
Inst: state_RNO[9]   state_RNO_9_ cycloneiii_lcell_comb 
Inst: state_ns_i_i_i_a4_0[12]   state_ns_i_i_i_a4_0_12_ cycloneiii_lcell_comb 
Inst: state_ns_i_i_o2_RNIGQ381[0]   state_ns_i_i_o2_RNIGQ381_0_ cycloneiii_lcell_comb 
Inst: state_RNO[10]   state_RNO_10_ cycloneiii_lcell_comb 
Inst: state_RNO[12]   state_RNO_12_ cycloneiii_lcell_comb 
Inst: state_RNO[0]   state_RNO_0_ cycloneiii_lcell_comb 
Inst: state[0:12]   state_0_12_ ghost 
Inst: un1_cnt_0_sqmuxa_i_i_i_i   un1_cnt_0_sqmuxa_i_i_i_i_cZ inv 
EndView mesure_temperature NoName
