--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.057ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_38 (SLICE_X20Y201.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_22 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_38 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.576ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_22 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y154.XQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/data_write2<22>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_22
    SLICE_X20Y201.BY     net (fanout=1)        2.035   u1_plasma_top/u2_ddr/u2_ddr/data_write2<22>
    SLICE_X20Y201.CLK    Tdick                 0.279   u1_plasma_top/u2_ddr/u2_ddr/data_write2<39>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_38
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (0.541ns logic, 2.035ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_43 (SLICE_X19Y198.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_27 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_43 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_27 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y159.XQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    SLICE_X19Y198.BX     net (fanout=1)        1.946   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
    SLICE_X19Y198.CLK    Tdick                 0.282   u1_plasma_top/u2_ddr/u2_ddr/data_write2<43>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_43
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.544ns logic, 1.946ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_42 (SLICE_X19Y198.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_42 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y159.YQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_26
    SLICE_X19Y198.BY     net (fanout=1)        1.875   u1_plasma_top/u2_ddr/u2_ddr/data_write2<26>
    SLICE_X19Y198.CLK    Tdick                 0.292   u1_plasma_top/u2_ddr/u2_ddr/data_write2<43>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_42
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.554ns logic, 1.875ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_25 (SLICE_X29Y204.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_25 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.357ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (1.845 - 1.889)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y224.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X32Y225.F4     net (fanout=6)        0.305   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X32Y225.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X29Y204.CE     net (fanout=8)        0.598   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X29Y204.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    -------------------------------------------------  ---------------------------
    Total                                      1.357ns (0.454ns logic, 0.903ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_25 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (1.845 - 1.889)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y224.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X32Y225.F3     net (fanout=7)        0.371   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X32Y225.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X29Y204.CE     net (fanout=8)        0.598   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X29Y204.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (0.439ns logic, 0.969ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_25 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.520ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (1.845 - 1.889)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y225.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X32Y225.F1     net (fanout=5)        0.483   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X32Y225.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X29Y204.CE     net (fanout=8)        0.598   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X29Y204.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.439ns logic, 1.081ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_24 (SLICE_X29Y204.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_24 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.357ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (1.845 - 1.889)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y224.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X32Y225.F4     net (fanout=6)        0.305   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X32Y225.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X29Y204.CE     net (fanout=8)        0.598   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X29Y204.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    -------------------------------------------------  ---------------------------
    Total                                      1.357ns (0.454ns logic, 0.903ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_24 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (1.845 - 1.889)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y224.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X32Y225.F3     net (fanout=7)        0.371   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X32Y225.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X29Y204.CE     net (fanout=8)        0.598   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X29Y204.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (0.439ns logic, 0.969ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_24 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.520ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (1.845 - 1.889)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y225.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X32Y225.F1     net (fanout=5)        0.483   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X32Y225.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X29Y204.CE     net (fanout=8)        0.598   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X29Y204.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.439ns logic, 1.081ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (SLICE_X31Y204.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.353ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.828 - 1.889)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y224.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X32Y225.F4     net (fanout=6)        0.305   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X32Y225.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X31Y204.CE     net (fanout=8)        0.594   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X31Y204.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.353ns (0.454ns logic, 0.899ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.404ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.828 - 1.889)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y224.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X32Y225.F3     net (fanout=7)        0.371   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X32Y225.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X31Y204.CE     net (fanout=8)        0.594   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X31Y204.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (0.439ns logic, 0.965ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.516ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.828 - 1.889)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y225.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X32Y225.F1     net (fanout=5)        0.483   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X32Y225.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X31Y204.CE     net (fanout=8)        0.594   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X31Y204.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.516ns (0.439ns logic, 1.077ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR
  Location pin: SLICE_X41Y209.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR
  Location pin: SLICE_X41Y209.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_8/SR
  Location pin: SLICE_X43Y150.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 109196121 paths analyzed, 5169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.434ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 (SLICE_X40Y159.G3), 1206 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.901ns (Levels of Logic = 7)
  Clock Path Skew:      -4.392ns (0.085 - 4.477)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y145.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5
    SLICE_X41Y144.G2     net (fanout=16)       0.628   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
    SLICE_X41Y144.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>12
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X39Y147.G2     net (fanout=2)        0.469   N803
    SLICE_X39Y147.Y      Tilo                  0.165   N875
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X39Y150.F1     net (fanout=13)       0.534   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X39Y150.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X39Y154.G3     net (fanout=68)       1.194   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X39Y154.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000101
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW1
    SLICE_X37Y142.G3     net (fanout=12)       1.049   N845
    SLICE_X37Y142.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<10>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<10>1
    SLICE_X41Y157.G2     net (fanout=4)        0.814   u1_plasma_top/u1_plasma/u1_cpu/reg_target<10>
    SLICE_X41Y157.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<26>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<26>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<26>_f5
    SLICE_X40Y159.G3     net (fanout=4)        0.387   u1_plasma_top/data_write<26>
    SLICE_X40Y159.CLK    Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_26_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_26
    -------------------------------------------------  ---------------------------
    Total                                      6.901ns (1.826ns logic, 5.075ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.867ns (Levels of Logic = 7)
  Clock Path Skew:      -4.420ns (0.085 - 4.505)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y147.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X39Y146.G1     net (fanout=19)       0.512   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X39Y146.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X39Y147.G3     net (fanout=14)       0.551   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X39Y147.Y      Tilo                  0.165   N875
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X39Y150.F1     net (fanout=13)       0.534   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X39Y150.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X39Y154.G3     net (fanout=68)       1.194   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X39Y154.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000101
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW1
    SLICE_X37Y142.G3     net (fanout=12)       1.049   N845
    SLICE_X37Y142.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<10>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<10>1
    SLICE_X41Y157.G2     net (fanout=4)        0.814   u1_plasma_top/u1_plasma/u1_cpu/reg_target<10>
    SLICE_X41Y157.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<26>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<26>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<26>_f5
    SLICE_X40Y159.G3     net (fanout=4)        0.387   u1_plasma_top/data_write<26>
    SLICE_X40Y159.CLK    Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_26_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_26
    -------------------------------------------------  ---------------------------
    Total                                      6.867ns (1.826ns logic, 5.041ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.871ns (Levels of Logic = 7)
  Clock Path Skew:      -4.392ns (0.085 - 4.477)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y145.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4
    SLICE_X41Y145.G1     net (fanout=16)       0.548   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<4>
    SLICE_X41Y145.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X39Y147.G1     net (fanout=2)        0.519   N665
    SLICE_X39Y147.Y      Tilo                  0.165   N875
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X39Y150.F1     net (fanout=13)       0.534   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X39Y150.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X39Y154.G3     net (fanout=68)       1.194   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X39Y154.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000101
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW1
    SLICE_X37Y142.G3     net (fanout=12)       1.049   N845
    SLICE_X37Y142.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<10>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<10>1
    SLICE_X41Y157.G2     net (fanout=4)        0.814   u1_plasma_top/u1_plasma/u1_cpu/reg_target<10>
    SLICE_X41Y157.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<26>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<26>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<26>_f5
    SLICE_X40Y159.G3     net (fanout=4)        0.387   u1_plasma_top/data_write<26>
    SLICE_X40Y159.CLK    Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_26_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_26
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (1.826ns logic, 5.045ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (SLICE_X39Y158.G2), 1206 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.866ns (Levels of Logic = 7)
  Clock Path Skew:      -4.391ns (0.086 - 4.477)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y145.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5
    SLICE_X41Y144.G2     net (fanout=16)       0.628   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
    SLICE_X41Y144.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>12
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X39Y147.G2     net (fanout=2)        0.469   N803
    SLICE_X39Y147.Y      Tilo                  0.165   N875
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X39Y150.F1     net (fanout=13)       0.534   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X39Y150.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X39Y154.G3     net (fanout=68)       1.194   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X39Y154.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000101
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW1
    SLICE_X43Y150.G2     net (fanout=12)       0.789   N845
    SLICE_X43Y150.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>1
    SLICE_X37Y155.F1     net (fanout=8)        0.751   u1_plasma_top/u1_plasma/u1_cpu/reg_target<0>
    SLICE_X37Y155.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>_f5
    SLICE_X39Y158.G2     net (fanout=4)        0.664   u1_plasma_top/data_write<24>
    SLICE_X39Y158.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    -------------------------------------------------  ---------------------------
    Total                                      6.866ns (1.837ns logic, 5.029ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.832ns (Levels of Logic = 7)
  Clock Path Skew:      -4.419ns (0.086 - 4.505)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y147.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X39Y146.G1     net (fanout=19)       0.512   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X39Y146.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X39Y147.G3     net (fanout=14)       0.551   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X39Y147.Y      Tilo                  0.165   N875
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X39Y150.F1     net (fanout=13)       0.534   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X39Y150.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X39Y154.G3     net (fanout=68)       1.194   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X39Y154.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000101
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW1
    SLICE_X43Y150.G2     net (fanout=12)       0.789   N845
    SLICE_X43Y150.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>1
    SLICE_X37Y155.F1     net (fanout=8)        0.751   u1_plasma_top/u1_plasma/u1_cpu/reg_target<0>
    SLICE_X37Y155.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>_f5
    SLICE_X39Y158.G2     net (fanout=4)        0.664   u1_plasma_top/data_write<24>
    SLICE_X39Y158.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    -------------------------------------------------  ---------------------------
    Total                                      6.832ns (1.837ns logic, 4.995ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.836ns (Levels of Logic = 7)
  Clock Path Skew:      -4.391ns (0.086 - 4.477)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y145.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4
    SLICE_X41Y145.G1     net (fanout=16)       0.548   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<4>
    SLICE_X41Y145.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X39Y147.G1     net (fanout=2)        0.519   N665
    SLICE_X39Y147.Y      Tilo                  0.165   N875
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X39Y150.F1     net (fanout=13)       0.534   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X39Y150.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X39Y154.G3     net (fanout=68)       1.194   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X39Y154.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000101
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW1
    SLICE_X43Y150.G2     net (fanout=12)       0.789   N845
    SLICE_X43Y150.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>1
    SLICE_X37Y155.F1     net (fanout=8)        0.751   u1_plasma_top/u1_plasma/u1_cpu/reg_target<0>
    SLICE_X37Y155.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<24>_f5
    SLICE_X39Y158.G2     net (fanout=4)        0.664   u1_plasma_top/data_write<24>
    SLICE_X39Y158.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    -------------------------------------------------  ---------------------------
    Total                                      6.836ns (1.837ns logic, 4.999ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 (SLICE_X39Y158.F1), 1206 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.817ns (Levels of Logic = 7)
  Clock Path Skew:      -4.391ns (0.086 - 4.477)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y145.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5
    SLICE_X41Y144.G2     net (fanout=16)       0.628   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
    SLICE_X41Y144.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>12
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0
    SLICE_X39Y147.G2     net (fanout=2)        0.469   N803
    SLICE_X39Y147.Y      Tilo                  0.165   N875
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X39Y150.F1     net (fanout=13)       0.534   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X39Y150.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X39Y154.G3     net (fanout=68)       1.194   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X39Y154.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000101
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW1
    SLICE_X41Y142.G3     net (fanout=12)       0.879   N845
    SLICE_X41Y142.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<9>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<9>1
    SLICE_X39Y159.G3     net (fanout=4)        0.729   u1_plasma_top/u1_plasma/u1_cpu/reg_target<9>
    SLICE_X39Y159.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<25>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<25>_f5
    SLICE_X39Y158.F1     net (fanout=4)        0.538   u1_plasma_top/data_write<25>
    SLICE_X39Y158.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    -------------------------------------------------  ---------------------------
    Total                                      6.817ns (1.846ns logic, 4.971ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.783ns (Levels of Logic = 7)
  Clock Path Skew:      -4.419ns (0.086 - 4.505)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y147.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X39Y146.G1     net (fanout=19)       0.512   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X39Y146.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X39Y147.G3     net (fanout=14)       0.551   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X39Y147.Y      Tilo                  0.165   N875
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X39Y150.F1     net (fanout=13)       0.534   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X39Y150.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X39Y154.G3     net (fanout=68)       1.194   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X39Y154.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000101
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW1
    SLICE_X41Y142.G3     net (fanout=12)       0.879   N845
    SLICE_X41Y142.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<9>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<9>1
    SLICE_X39Y159.G3     net (fanout=4)        0.729   u1_plasma_top/u1_plasma/u1_cpu/reg_target<9>
    SLICE_X39Y159.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<25>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<25>_f5
    SLICE_X39Y158.F1     net (fanout=4)        0.538   u1_plasma_top/data_write<25>
    SLICE_X39Y158.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    -------------------------------------------------  ---------------------------
    Total                                      6.783ns (1.846ns logic, 4.937ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.787ns (Levels of Logic = 7)
  Clock Path Skew:      -4.391ns (0.086 - 4.477)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y145.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_4
    SLICE_X41Y145.G1     net (fanout=16)       0.548   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<4>
    SLICE_X41Y145.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X39Y147.G1     net (fanout=2)        0.519   N665
    SLICE_X39Y147.Y      Tilo                  0.165   N875
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X39Y150.F1     net (fanout=13)       0.534   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X39Y150.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X39Y154.G3     net (fanout=68)       1.194   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X39Y154.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000101
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW1
    SLICE_X41Y142.G3     net (fanout=12)       0.879   N845
    SLICE_X41Y142.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<9>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<9>1
    SLICE_X39Y159.G3     net (fanout=4)        0.729   u1_plasma_top/u1_plasma/u1_cpu/reg_target<9>
    SLICE_X39Y159.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<25>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<25>_f5
    SLICE_X39Y158.F1     net (fanout=4)        0.538   u1_plasma_top/data_write<25>
    SLICE_X39Y158.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    -------------------------------------------------  ---------------------------
    Total                                      6.787ns (1.846ns logic, 4.941ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1 (RAMB16_X3Y24.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_8 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.779 - 0.783)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_8 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y193.YQ     Tcko                  0.268   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<9>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_8
    RAMB16_X3Y24.DIB0    net (fanout=3)        0.284   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<8>
    RAMB16_X3Y24.CLKB    Trckd_DIB   (-Th)     0.280   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (-0.012ns logic, 0.284ns route)
                                                       (-4.4% logic, 104.4% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1 (RAMB16_X3Y24.DIB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_9 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.779 - 0.783)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_9 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y193.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<9>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_9
    RAMB16_X3Y24.DIB1    net (fanout=3)        0.310   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<9>
    RAMB16_X3Y24.CLKB    Trckd_DIB   (-Th)     0.280   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (-0.012ns logic, 0.310ns route)
                                                       (-4.0% logic, 104.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1 (RAMB16_X3Y24.DIB7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_15 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (1.757 - 1.732)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_15 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y191.XQ     Tcko                  0.283   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<15>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_15
    RAMB16_X3Y24.DIB7    net (fanout=3)        0.424   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<15>
    RAMB16_X3Y24.CLKB    Trckd_DIB   (-Th)     0.280   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte1
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.003ns logic, 0.424ns route)
                                                       (0.7% logic, 99.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Location pin: RAMB16_X3Y29.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKB)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKB
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKB
  Location pin: RAMB16_X3Y29.CLKB
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Location pin: RAMB16_X3Y28.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.276ns|            0|            0|            0|    109196238|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      6.057ns|     11.717ns|            0|            0|          117|    109196121|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     23.434ns|          N/A|            0|            0|    109196121|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.251|         |    5.824|    2.880|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 109196238 paths, 0 nets, and 15710 connections

Design statistics:
   Minimum period:  23.434ns{1}   (Maximum frequency:  42.673MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep  1 16:23:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 627 MB



