--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/nas/ei/share/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml idea_com.twx idea_com.ncd -o
idea_com.twr idea_com.pcf -ucf idea_hw.ucf

Design file:              idea_com.ncd
Physical constraint file: idea_com.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2607 paths analyzed, 112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.097ns.
--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_4 (SLICE_X44Y78.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_20 (FF)
  Destination:          clk_div_1/counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.085ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.003 - 0.015)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_20 to clk_div_1/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y86.XQ      Tcko                  0.592   clk_div_1/counter<20>
                                                       clk_div_1/counter_20
    SLICE_X43Y84.F2      net (fanout=3)        1.381   clk_div_1/counter<20>
    SLICE_X43Y84.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<8>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X43Y85.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X43Y85.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X42Y91.G4      net (fanout=2)        1.191   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X42Y91.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X44Y78.SR      net (fanout=16)       1.972   clk_div_1/counter_and0000
    SLICE_X44Y78.CLK     Tsrck                 0.910   clk_div_1/counter<4>
                                                       clk_div_1/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      8.085ns (3.541ns logic, 4.544ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_1 (FF)
  Destination:          clk_div_1/counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.095ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_1 to clk_div_1/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y76.YQ      Tcko                  0.652   clk_div_1/counter<0>
                                                       clk_div_1/counter_1
    SLICE_X45Y80.F1      net (fanout=3)        0.824   clk_div_1/counter<1>
    SLICE_X45Y80.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
                                                       clk_div_1/counter<1>_rt.1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<0>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X45Y81.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X45Y81.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y82.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y82.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y83.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y83.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y84.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y85.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y85.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X42Y91.G1      net (fanout=2)        1.226   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X42Y91.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X44Y78.SR      net (fanout=16)       1.972   clk_div_1/counter_and0000
    SLICE_X44Y78.CLK     Tsrck                 0.910   clk_div_1/counter<4>
                                                       clk_div_1/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      8.095ns (4.073ns logic, 4.022ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_29 (FF)
  Destination:          clk_div_1/counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.080ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.003 - 0.018)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_29 to clk_div_1/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y90.YQ      Tcko                  0.652   clk_div_1/counter<28>
                                                       clk_div_1/counter_29
    SLICE_X45Y85.F1      net (fanout=3)        1.399   clk_div_1/counter<29>
    SLICE_X45Y85.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X42Y91.G1      net (fanout=2)        1.226   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X42Y91.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X44Y78.SR      net (fanout=16)       1.972   clk_div_1/counter_and0000
    SLICE_X44Y78.CLK     Tsrck                 0.910   clk_div_1/counter<4>
                                                       clk_div_1/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      8.080ns (3.483ns logic, 4.597ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_5 (SLICE_X44Y78.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_20 (FF)
  Destination:          clk_div_1/counter_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.085ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.003 - 0.015)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_20 to clk_div_1/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y86.XQ      Tcko                  0.592   clk_div_1/counter<20>
                                                       clk_div_1/counter_20
    SLICE_X43Y84.F2      net (fanout=3)        1.381   clk_div_1/counter<20>
    SLICE_X43Y84.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<8>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X43Y85.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X43Y85.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X42Y91.G4      net (fanout=2)        1.191   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X42Y91.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X44Y78.SR      net (fanout=16)       1.972   clk_div_1/counter_and0000
    SLICE_X44Y78.CLK     Tsrck                 0.910   clk_div_1/counter<4>
                                                       clk_div_1/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      8.085ns (3.541ns logic, 4.544ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_1 (FF)
  Destination:          clk_div_1/counter_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.095ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_1 to clk_div_1/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y76.YQ      Tcko                  0.652   clk_div_1/counter<0>
                                                       clk_div_1/counter_1
    SLICE_X45Y80.F1      net (fanout=3)        0.824   clk_div_1/counter<1>
    SLICE_X45Y80.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
                                                       clk_div_1/counter<1>_rt.1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<0>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X45Y81.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X45Y81.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y82.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y82.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y83.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y83.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y84.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y85.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y85.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X42Y91.G1      net (fanout=2)        1.226   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X42Y91.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X44Y78.SR      net (fanout=16)       1.972   clk_div_1/counter_and0000
    SLICE_X44Y78.CLK     Tsrck                 0.910   clk_div_1/counter<4>
                                                       clk_div_1/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      8.095ns (4.073ns logic, 4.022ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_29 (FF)
  Destination:          clk_div_1/counter_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.080ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.003 - 0.018)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_29 to clk_div_1/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y90.YQ      Tcko                  0.652   clk_div_1/counter<28>
                                                       clk_div_1/counter_29
    SLICE_X45Y85.F1      net (fanout=3)        1.399   clk_div_1/counter<29>
    SLICE_X45Y85.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X42Y91.G1      net (fanout=2)        1.226   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X42Y91.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X44Y78.SR      net (fanout=16)       1.972   clk_div_1/counter_and0000
    SLICE_X44Y78.CLK     Tsrck                 0.910   clk_div_1/counter<4>
                                                       clk_div_1/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      8.080ns (3.483ns logic, 4.597ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_6 (SLICE_X44Y79.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_20 (FF)
  Destination:          clk_div_1/counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.085ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.003 - 0.015)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_20 to clk_div_1/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y86.XQ      Tcko                  0.592   clk_div_1/counter<20>
                                                       clk_div_1/counter_20
    SLICE_X43Y84.F2      net (fanout=3)        1.381   clk_div_1/counter<20>
    SLICE_X43Y84.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<8>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0
    SLICE_X43Y85.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1
    SLICE_X43Y85.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X42Y91.G4      net (fanout=2)        1.191   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X42Y91.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X44Y79.SR      net (fanout=16)       1.972   clk_div_1/counter_and0000
    SLICE_X44Y79.CLK     Tsrck                 0.910   clk_div_1/counter<6>
                                                       clk_div_1/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      8.085ns (3.541ns logic, 4.544ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_1 (FF)
  Destination:          clk_div_1/counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.095ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_1 to clk_div_1/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y76.YQ      Tcko                  0.652   clk_div_1/counter<0>
                                                       clk_div_1/counter_1
    SLICE_X45Y80.F1      net (fanout=3)        0.824   clk_div_1/counter<1>
    SLICE_X45Y80.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
                                                       clk_div_1/counter<1>_rt.1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<0>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X45Y81.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X45Y81.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y82.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y82.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y83.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y83.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y84.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y84.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y85.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y85.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X42Y91.G1      net (fanout=2)        1.226   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X42Y91.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X44Y79.SR      net (fanout=16)       1.972   clk_div_1/counter_and0000
    SLICE_X44Y79.CLK     Tsrck                 0.910   clk_div_1/counter<6>
                                                       clk_div_1/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      8.095ns (4.073ns logic, 4.022ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_29 (FF)
  Destination:          clk_div_1/counter_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.080ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.003 - 0.018)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_29 to clk_div_1/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y90.YQ      Tcko                  0.652   clk_div_1/counter<28>
                                                       clk_div_1/counter_29
    SLICE_X45Y85.F1      net (fanout=3)        1.399   clk_div_1/counter<29>
    SLICE_X45Y85.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X42Y91.G1      net (fanout=2)        1.226   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X42Y91.Y       Tilo                  0.759   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X44Y79.SR      net (fanout=16)       1.972   clk_div_1/counter_and0000
    SLICE_X44Y79.CLK     Tsrck                 0.910   clk_div_1/counter<6>
                                                       clk_div_1/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      8.080ns (3.483ns logic, 4.597ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_16 (SLICE_X44Y84.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_16 (FF)
  Destination:          clk_div_1/counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_16 to clk_div_1/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y84.XQ      Tcko                  0.474   clk_div_1/counter<16>
                                                       clk_div_1/counter_16
    SLICE_X44Y84.F4      net (fanout=3)        0.333   clk_div_1/counter<16>
    SLICE_X44Y84.CLK     Tckf        (-Th)    -0.847   clk_div_1/counter<16>
                                                       clk_div_1/counter<16>_rt
                                                       clk_div_1/Mcount_counter_xor<16>
                                                       clk_div_1/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (1.321ns logic, 0.333ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_24 (SLICE_X44Y88.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_24 (FF)
  Destination:          clk_div_1/counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_24 to clk_div_1/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y88.XQ      Tcko                  0.474   clk_div_1/counter<24>
                                                       clk_div_1/counter_24
    SLICE_X44Y88.F4      net (fanout=3)        0.333   clk_div_1/counter<24>
    SLICE_X44Y88.CLK     Tckf        (-Th)    -0.847   clk_div_1/counter<24>
                                                       clk_div_1/counter<24>_rt
                                                       clk_div_1/Mcount_counter_xor<24>
                                                       clk_div_1/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (1.321ns logic, 0.333ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_20 (SLICE_X44Y86.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_20 (FF)
  Destination:          clk_div_1/counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_20 to clk_div_1/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y86.XQ      Tcko                  0.474   clk_div_1/counter<20>
                                                       clk_div_1/counter_20
    SLICE_X44Y86.F4      net (fanout=3)        0.370   clk_div_1/counter<20>
    SLICE_X44Y86.CLK     Tckf        (-Th)    -0.847   clk_div_1/counter<20>
                                                       clk_div_1/counter<20>_rt
                                                       clk_div_1/Mcount_counter_xor<20>
                                                       clk_div_1/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (1.321ns logic, 0.370ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_div_1/CLK_OUT1/CLK
  Logical resource: clk_div_1/CLK_OUT/CK
  Location pin: SLICE_X42Y90.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_div_1/counter<0>/CLK
  Logical resource: clk_div_1/counter_0/CK
  Location pin: SLICE_X44Y76.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_div_1/counter<0>/CLK
  Logical resource: clk_div_1/counter_1/CK
  Location pin: SLICE_X44Y76.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    8.097|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2607 paths, 0 nets, and 158 connections

Design statistics:
   Minimum period:   8.097ns{1}   (Maximum frequency: 123.503MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan 26 14:25:33 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 358 MB



