INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/imports/test_rtl/ws2812b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ws2812b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files/bd/design_1/ip/design_1_ws2812b_0_0/sim/design_1_ws2812b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ws2812b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
