;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; VL1
VL1__0__DR EQU CYREG_GPIO_PRT2_DR
VL1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VL1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VL1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VL1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VL1__0__HSIOM_MASK EQU 0x00000F00
VL1__0__HSIOM_SHIFT EQU 8
VL1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VL1__0__INTR EQU CYREG_GPIO_PRT2_INTR
VL1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VL1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VL1__0__MASK EQU 0x04
VL1__0__PC EQU CYREG_GPIO_PRT2_PC
VL1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
VL1__0__PORT EQU 2
VL1__0__PS EQU CYREG_GPIO_PRT2_PS
VL1__0__SHIFT EQU 2
VL1__DR EQU CYREG_GPIO_PRT2_DR
VL1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VL1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VL1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VL1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VL1__INTR EQU CYREG_GPIO_PRT2_INTR
VL1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VL1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VL1__MASK EQU 0x04
VL1__PC EQU CYREG_GPIO_PRT2_PC
VL1__PC2 EQU CYREG_GPIO_PRT2_PC2
VL1__PORT EQU 2
VL1__PS EQU CYREG_GPIO_PRT2_PS
VL1__SHIFT EQU 2

; VL2
VL2__0__DR EQU CYREG_GPIO_PRT2_DR
VL2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VL2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VL2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VL2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VL2__0__HSIOM_MASK EQU 0x000000F0
VL2__0__HSIOM_SHIFT EQU 4
VL2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VL2__0__INTR EQU CYREG_GPIO_PRT2_INTR
VL2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VL2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VL2__0__MASK EQU 0x02
VL2__0__PC EQU CYREG_GPIO_PRT2_PC
VL2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
VL2__0__PORT EQU 2
VL2__0__PS EQU CYREG_GPIO_PRT2_PS
VL2__0__SHIFT EQU 1
VL2__DR EQU CYREG_GPIO_PRT2_DR
VL2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VL2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VL2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VL2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VL2__INTR EQU CYREG_GPIO_PRT2_INTR
VL2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VL2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VL2__MASK EQU 0x02
VL2__PC EQU CYREG_GPIO_PRT2_PC
VL2__PC2 EQU CYREG_GPIO_PRT2_PC2
VL2__PORT EQU 2
VL2__PS EQU CYREG_GPIO_PRT2_PS
VL2__SHIFT EQU 1

; VL3
VL3__0__DR EQU CYREG_GPIO_PRT2_DR
VL3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VL3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VL3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VL3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VL3__0__HSIOM_MASK EQU 0x0000000F
VL3__0__HSIOM_SHIFT EQU 0
VL3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VL3__0__INTR EQU CYREG_GPIO_PRT2_INTR
VL3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VL3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VL3__0__MASK EQU 0x01
VL3__0__PC EQU CYREG_GPIO_PRT2_PC
VL3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
VL3__0__PORT EQU 2
VL3__0__PS EQU CYREG_GPIO_PRT2_PS
VL3__0__SHIFT EQU 0
VL3__DR EQU CYREG_GPIO_PRT2_DR
VL3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
VL3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
VL3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
VL3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
VL3__INTR EQU CYREG_GPIO_PRT2_INTR
VL3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
VL3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
VL3__MASK EQU 0x01
VL3__PC EQU CYREG_GPIO_PRT2_PC
VL3__PC2 EQU CYREG_GPIO_PRT2_PC2
VL3__PORT EQU 2
VL3__PS EQU CYREG_GPIO_PRT2_PS
VL3__SHIFT EQU 0

; Buzzer
Buzzer__0__DR EQU CYREG_GPIO_PRT1_DR
Buzzer__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Buzzer__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Buzzer__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Buzzer__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Buzzer__0__HSIOM_MASK EQU 0xF0000000
Buzzer__0__HSIOM_SHIFT EQU 28
Buzzer__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Buzzer__0__INTR EQU CYREG_GPIO_PRT1_INTR
Buzzer__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Buzzer__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Buzzer__0__MASK EQU 0x80
Buzzer__0__PC EQU CYREG_GPIO_PRT1_PC
Buzzer__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Buzzer__0__PORT EQU 1
Buzzer__0__PS EQU CYREG_GPIO_PRT1_PS
Buzzer__0__SHIFT EQU 7
Buzzer__DR EQU CYREG_GPIO_PRT1_DR
Buzzer__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Buzzer__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Buzzer__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Buzzer__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Buzzer__INTR EQU CYREG_GPIO_PRT1_INTR
Buzzer__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Buzzer__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Buzzer__MASK EQU 0x80
Buzzer__PC EQU CYREG_GPIO_PRT1_PC
Buzzer__PC2 EQU CYREG_GPIO_PRT1_PC2
Buzzer__PORT EQU 1
Buzzer__PS EQU CYREG_GPIO_PRT1_PS
Buzzer__SHIFT EQU 7

; LED_RO
LED_RO__0__DR EQU CYREG_GPIO_PRT1_DR
LED_RO__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_RO__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_RO__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_RO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_RO__0__HSIOM_MASK EQU 0x0000000F
LED_RO__0__HSIOM_SHIFT EQU 0
LED_RO__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_RO__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_RO__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_RO__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_RO__0__MASK EQU 0x01
LED_RO__0__PC EQU CYREG_GPIO_PRT1_PC
LED_RO__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_RO__0__PORT EQU 1
LED_RO__0__PS EQU CYREG_GPIO_PRT1_PS
LED_RO__0__SHIFT EQU 0
LED_RO__DR EQU CYREG_GPIO_PRT1_DR
LED_RO__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_RO__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_RO__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_RO__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_RO__INTR EQU CYREG_GPIO_PRT1_INTR
LED_RO__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_RO__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_RO__MASK EQU 0x01
LED_RO__PC EQU CYREG_GPIO_PRT1_PC
LED_RO__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_RO__PORT EQU 1
LED_RO__PS EQU CYREG_GPIO_PRT1_PS
LED_RO__SHIFT EQU 0

; COLD_K1
COLD_K1__0__DR EQU CYREG_GPIO_PRT2_DR
COLD_K1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
COLD_K1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
COLD_K1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
COLD_K1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
COLD_K1__0__HSIOM_MASK EQU 0xF0000000
COLD_K1__0__HSIOM_SHIFT EQU 28
COLD_K1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
COLD_K1__0__INTR EQU CYREG_GPIO_PRT2_INTR
COLD_K1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
COLD_K1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
COLD_K1__0__MASK EQU 0x80
COLD_K1__0__PC EQU CYREG_GPIO_PRT2_PC
COLD_K1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
COLD_K1__0__PORT EQU 2
COLD_K1__0__PS EQU CYREG_GPIO_PRT2_PS
COLD_K1__0__SHIFT EQU 7
COLD_K1__DR EQU CYREG_GPIO_PRT2_DR
COLD_K1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
COLD_K1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
COLD_K1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
COLD_K1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
COLD_K1__INTR EQU CYREG_GPIO_PRT2_INTR
COLD_K1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
COLD_K1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
COLD_K1__MASK EQU 0x80
COLD_K1__PC EQU CYREG_GPIO_PRT2_PC
COLD_K1__PC2 EQU CYREG_GPIO_PRT2_PC2
COLD_K1__PORT EQU 2
COLD_K1__PS EQU CYREG_GPIO_PRT2_PS
COLD_K1__SHIFT EQU 7

; LED_HOT
LED_HOT__0__DR EQU CYREG_GPIO_PRT1_DR
LED_HOT__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_HOT__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_HOT__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_HOT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_HOT__0__HSIOM_MASK EQU 0x00000F00
LED_HOT__0__HSIOM_SHIFT EQU 8
LED_HOT__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_HOT__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_HOT__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_HOT__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_HOT__0__MASK EQU 0x04
LED_HOT__0__PC EQU CYREG_GPIO_PRT1_PC
LED_HOT__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_HOT__0__PORT EQU 1
LED_HOT__0__PS EQU CYREG_GPIO_PRT1_PS
LED_HOT__0__SHIFT EQU 2
LED_HOT__DR EQU CYREG_GPIO_PRT1_DR
LED_HOT__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_HOT__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_HOT__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_HOT__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_HOT__INTR EQU CYREG_GPIO_PRT1_INTR
LED_HOT__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_HOT__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_HOT__MASK EQU 0x04
LED_HOT__PC EQU CYREG_GPIO_PRT1_PC
LED_HOT__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_HOT__PORT EQU 1
LED_HOT__PS EQU CYREG_GPIO_PRT1_PS
LED_HOT__SHIFT EQU 2

; CapSense
CapSense_AdcInput__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_AdcInput__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_AdcInput__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_AdcInput__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_AdcInput__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_AdcInput__0__HSIOM_MASK EQU 0x0000F000
CapSense_AdcInput__0__HSIOM_SHIFT EQU 12
CapSense_AdcInput__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_AdcInput__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_AdcInput__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_AdcInput__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_AdcInput__0__MASK EQU 0x08
CapSense_AdcInput__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_AdcInput__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_AdcInput__0__PORT EQU 4
CapSense_AdcInput__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_AdcInput__0__SHIFT EQU 3
CapSense_AdcInput__Ch0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_AdcInput__Ch0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_AdcInput__Ch0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_AdcInput__Ch0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_AdcInput__Ch0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_AdcInput__Ch0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_AdcInput__Ch0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_AdcInput__Ch0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_AdcInput__Ch0__MASK EQU 0x08
CapSense_AdcInput__Ch0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_AdcInput__Ch0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_AdcInput__Ch0__PORT EQU 4
CapSense_AdcInput__Ch0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_AdcInput__Ch0__SHIFT EQU 3
CapSense_AdcInput__DR EQU CYREG_GPIO_PRT4_DR
CapSense_AdcInput__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_AdcInput__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_AdcInput__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_AdcInput__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_AdcInput__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_AdcInput__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_AdcInput__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_AdcInput__MASK EQU 0x08
CapSense_AdcInput__PC EQU CYREG_GPIO_PRT4_PC
CapSense_AdcInput__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_AdcInput__PORT EQU 4
CapSense_AdcInput__PS EQU CYREG_GPIO_PRT4_PS
CapSense_AdcInput__SHIFT EQU 3
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 2
CapSense_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
CapSense_CSD__CMOD_PAD EQU 1
CapSense_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD__CSD_NUMBER EQU 0
CapSense_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
CapSense_CSD__CSH_TANK_PAD EQU 2
CapSense_CSD__CSHIELD_PAD EQU 4
CapSense_CSD__DEDICATED_IO0 EQU CapSense_CSD__CMOD_PAD
CapSense_CSD__HSCMP EQU CYREG_CSD_HSCMP
CapSense_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
CapSense_CSD__REFGEN EQU CYREG_CSD_REFGEN
CapSense_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
CapSense_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
CapSense_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
CapSense_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
CapSense_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
CapSense_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
CapSense_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
CapSense_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
CapSense_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
CapSense_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
CapSense_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
CapSense_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
CapSense_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
CapSense_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
CapSense_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
CapSense_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
CapSense_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
CapSense_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
CapSense_CSD__SW_RES EQU CYREG_CSD_SW_RES
CapSense_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL
CapSense_CSD__VREF_EXT_PAD EQU 8
CapSense_IDACComp__CONFIG EQU CYREG_CSD_CONFIG
CapSense_IDACComp__IDAC EQU CYREG_CSD_IDACB
CapSense_IDACComp__POSITION EQU 1
CapSense_IDACMod__CONFIG EQU CYREG_CSD_CONFIG
CapSense_IDACMod__IDAC EQU CYREG_CSD_IDACA
CapSense_IDACMod__POSITION EQU 0
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
CapSense_ISR__INTC_MASK EQU 0x400
CapSense_ISR__INTC_NUMBER EQU 10
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC00000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
CapSense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
CapSense_ModClk__DIV_ID EQU 0x00000040
CapSense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_ModClk__PA_DIV_ID EQU 0x000000FF
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__0__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__0__HSIOM_SHIFT EQU 0
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__0__MASK EQU 0x01
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__0__PORT EQU 0
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__0__SHIFT EQU 0
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__1__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__1__HSIOM_SHIFT EQU 4
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__1__MASK EQU 0x02
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__1__PORT EQU 0
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__1__SHIFT EQU 1
CapSense_Sns__2__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__2__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__2__HSIOM_SHIFT EQU 8
CapSense_Sns__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__2__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__2__MASK EQU 0x04
CapSense_Sns__2__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__2__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__2__PORT EQU 0
CapSense_Sns__2__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__2__SHIFT EQU 2
CapSense_Sns__3__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__3__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__3__HSIOM_SHIFT EQU 12
CapSense_Sns__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__3__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__3__MASK EQU 0x08
CapSense_Sns__3__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__3__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__3__PORT EQU 0
CapSense_Sns__3__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__3__SHIFT EQU 3
CapSense_Sns__btnCOLD_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__btnCOLD_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__btnCOLD_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__btnCOLD_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__btnCOLD_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__btnCOLD_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__btnCOLD_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__btnCOLD_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__btnCOLD_Sns0__MASK EQU 0x02
CapSense_Sns__btnCOLD_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__btnCOLD_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__btnCOLD_Sns0__PORT EQU 0
CapSense_Sns__btnCOLD_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__btnCOLD_Sns0__SHIFT EQU 1
CapSense_Sns__btnHOT_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__btnHOT_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__btnHOT_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__btnHOT_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__btnHOT_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__btnHOT_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__btnHOT_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__btnHOT_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__btnHOT_Sns0__MASK EQU 0x04
CapSense_Sns__btnHOT_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__btnHOT_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__btnHOT_Sns0__PORT EQU 0
CapSense_Sns__btnHOT_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__btnHOT_Sns0__SHIFT EQU 2
CapSense_Sns__btnLOCK_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__btnLOCK_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__btnLOCK_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__btnLOCK_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__btnLOCK_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__btnLOCK_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__btnLOCK_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__btnLOCK_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__btnLOCK_Sns0__MASK EQU 0x08
CapSense_Sns__btnLOCK_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__btnLOCK_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__btnLOCK_Sns0__PORT EQU 0
CapSense_Sns__btnLOCK_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__btnLOCK_Sns0__SHIFT EQU 3
CapSense_Sns__btnRO_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__btnRO_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__btnRO_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__btnRO_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__btnRO_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__btnRO_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__btnRO_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__btnRO_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__btnRO_Sns0__MASK EQU 0x01
CapSense_Sns__btnRO_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__btnRO_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__btnRO_Sns0__PORT EQU 0
CapSense_Sns__btnRO_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__btnRO_Sns0__SHIFT EQU 0
CapSense_Sns__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__PORT EQU 0
CapSense_Sns__PS EQU CYREG_GPIO_PRT0_PS

; LED_COLD
LED_COLD__0__DR EQU CYREG_GPIO_PRT1_DR
LED_COLD__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_COLD__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_COLD__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_COLD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_COLD__0__HSIOM_MASK EQU 0x000000F0
LED_COLD__0__HSIOM_SHIFT EQU 4
LED_COLD__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_COLD__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_COLD__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_COLD__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_COLD__0__MASK EQU 0x02
LED_COLD__0__PC EQU CYREG_GPIO_PRT1_PC
LED_COLD__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_COLD__0__PORT EQU 1
LED_COLD__0__PS EQU CYREG_GPIO_PRT1_PS
LED_COLD__0__SHIFT EQU 1
LED_COLD__DR EQU CYREG_GPIO_PRT1_DR
LED_COLD__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_COLD__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_COLD__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_COLD__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_COLD__INTR EQU CYREG_GPIO_PRT1_INTR
LED_COLD__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_COLD__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_COLD__MASK EQU 0x02
LED_COLD__PC EQU CYREG_GPIO_PRT1_PC
LED_COLD__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_COLD__PORT EQU 1
LED_COLD__PS EQU CYREG_GPIO_PRT1_PS
LED_COLD__SHIFT EQU 1

; LED_LOCK
LED_LOCK__0__DR EQU CYREG_GPIO_PRT1_DR
LED_LOCK__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_LOCK__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_LOCK__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_LOCK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_LOCK__0__HSIOM_MASK EQU 0x0000F000
LED_LOCK__0__HSIOM_SHIFT EQU 12
LED_LOCK__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_LOCK__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_LOCK__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_LOCK__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_LOCK__0__MASK EQU 0x08
LED_LOCK__0__PC EQU CYREG_GPIO_PRT1_PC
LED_LOCK__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_LOCK__0__PORT EQU 1
LED_LOCK__0__PS EQU CYREG_GPIO_PRT1_PS
LED_LOCK__0__SHIFT EQU 3
LED_LOCK__DR EQU CYREG_GPIO_PRT1_DR
LED_LOCK__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_LOCK__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_LOCK__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_LOCK__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_LOCK__INTR EQU CYREG_GPIO_PRT1_INTR
LED_LOCK__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_LOCK__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_LOCK__MASK EQU 0x08
LED_LOCK__PC EQU CYREG_GPIO_PRT1_PC
LED_LOCK__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_LOCK__PORT EQU 1
LED_LOCK__PS EQU CYREG_GPIO_PRT1_PS
LED_LOCK__SHIFT EQU 3

; SW_Tx_UART
SW_Tx_UART_tx__0__DR EQU CYREG_GPIO_PRT3_DR
SW_Tx_UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SW_Tx_UART_tx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SW_Tx_UART_tx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SW_Tx_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SW_Tx_UART_tx__0__HSIOM_MASK EQU 0x000000F0
SW_Tx_UART_tx__0__HSIOM_SHIFT EQU 4
SW_Tx_UART_tx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SW_Tx_UART_tx__0__INTR EQU CYREG_GPIO_PRT3_INTR
SW_Tx_UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SW_Tx_UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SW_Tx_UART_tx__0__MASK EQU 0x02
SW_Tx_UART_tx__0__PC EQU CYREG_GPIO_PRT3_PC
SW_Tx_UART_tx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
SW_Tx_UART_tx__0__PORT EQU 3
SW_Tx_UART_tx__0__PS EQU CYREG_GPIO_PRT3_PS
SW_Tx_UART_tx__0__SHIFT EQU 1
SW_Tx_UART_tx__DR EQU CYREG_GPIO_PRT3_DR
SW_Tx_UART_tx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SW_Tx_UART_tx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SW_Tx_UART_tx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SW_Tx_UART_tx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SW_Tx_UART_tx__INTR EQU CYREG_GPIO_PRT3_INTR
SW_Tx_UART_tx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SW_Tx_UART_tx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SW_Tx_UART_tx__MASK EQU 0x02
SW_Tx_UART_tx__PC EQU CYREG_GPIO_PRT3_PC
SW_Tx_UART_tx__PC2 EQU CYREG_GPIO_PRT3_PC2
SW_Tx_UART_tx__PORT EQU 3
SW_Tx_UART_tx__PS EQU CYREG_GPIO_PRT3_PS
SW_Tx_UART_tx__SHIFT EQU 1

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x190B11A9
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4J
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4J_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
