V3 7
FL "C:/non - window/REMOTE GIT/Digital-Electronics/Combinational_Logic/Half_Adder/half_adder.v" 2022/07/19.08:45:13 J.36
MO isim_temp/half_adder \
      FL "C:/non - window/REMOTE GIT/Digital-Electronics/Combinational_Logic/Half_Adder/half_adder.v"
FL "C:/non - window/REMOTE GIT/Digital-Electronics/Combinational_Logic/Half_Adder/half_adder_tb.v" 2022/07/19.08:52:05 J.36
MO isim_temp/half_adder_tb_v \
      FL "C:/non - window/REMOTE GIT/Digital-Electronics/Combinational_Logic/Half_Adder/half_adder_tb.v" \
      MI half_adder
FL $XILINX/verilog/src/glbl.v 2007/05/19.02:52:56 J.36
MO isim_temp/glbl FL $XILINX/verilog/src/glbl.v
