remark: lane_seg_hls/lane_seg_support.cpp:54:30: Loop 'VITIS_LOOP_54_6' is marked as complete unroll implied by the pipeline pragma
remark: lane_seg_hls/lane_seg_support.cpp:58:34: Loop 'VITIS_LOOP_58_7' is marked as complete unroll implied by the pipeline pragma
remark: lane_seg_hls/lane_seg_support.cpp:59:38: Loop 'VITIS_LOOP_59_8' is marked as complete unroll implied by the pipeline pragma
remark: lane_seg_hls/lane_seg_support.cpp:60:42: Loop 'VITIS_LOOP_60_9' is marked as complete unroll implied by the pipeline pragma
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_54_6' (lane_seg_hls/lane_seg_support.cpp:54:30) in function 'encoder0_c1' completely with a factor of 32
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_58_7' (lane_seg_hls/lane_seg_support.cpp:58:34) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_59_8' (lane_seg_hls/lane_seg_support.cpp:59:38) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: lane_seg_hls/lane_seg_support.cpp:22:0: Unrolling loop 'VITIS_LOOP_60_9' (lane_seg_hls/lane_seg_support.cpp:60:42) in function 'encoder0_c1' completely with a factor of 3
remark: C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_b.h:7:0: Applying array_partition to 'conv0_b': Complete partitioning on dimension 1.
remark: C:\Users\Baron\Desktop\EE_297_Repo\EE_297\ML_PATH_EE297\EE297_env\01_main\03_lanes_code\weights\encoder_conv0_w.h:7:0: Applying array_partition to 'conv0_w': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3.
remark: <unknown>:0:0: Aggregating maxi variable 'out0' with compact=none mode in 16-bits
remark: <unknown>:0:0: Aggregating maxi variable 'image' with compact=none mode in 16-bits
remark: lane_seg_hls/lane_seg_support.cpp:35:22: Sequential read of length 150528 has been inferred _XLX_SEP_ input1seqinput gmem_in VITIS_LOOP_35_1 lane_seg_hls/lane_seg_support.cpp:35:22 encoder0_c1(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)  _XLX_SEP_ loadreadfor.inc.load.6
remark: lane_seg_hls/lane_seg_support.cpp:48:22: Sequential write of length 401408 has been inferred _XLX_SEP_ output2seqoutput gmem_out VITIS_LOOP_48_4 lane_seg_hls/lane_seg_support.cpp:48:22 encoder0_c1(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)  _XLX_SEP_ storewritefor.body96.store.675storewritefor.body96.store.1231storewritefor.body96.store.1787storewritefor.body96.store.2343storewritefor.body96.store.2899storewritefor.body96.store.3455storewritefor.body96.store.4006storewritefor.body96.store.4562storewritefor.body96.store.5117storewritefor.body96.store.5661storewritefor.body96.store.6217storewritefor.body96.store.6773storewritefor.body96.store.7329storewritefor.body96.store.7885storewritefor.body96.store.8420storewritefor.body96.store.8966storewritefor.body96.store.9502storewritefor.body96.store.10019storewritefor.body96.store.10575storewritefor.body96.store.11131storewritefor.body96.store.11687storewritefor.body96.store.12243storewritefor.body96.store.12799storewritefor.body96.store.13306storewritefor.body96.store.13862storewritefor.body96.store.14418storewritefor.body96.store.14974storewritefor.body96.store.15530storewritefor.body96.store.16086storewritefor.body96.store.16642storewritefor.body96.store.17198storewritefor.body96.store.17739
remark: lane_seg_hls/lane_seg_support.cpp:48:22: Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ callwriteoutput2seqoutput gmem_out VITIS_LOOP_49_5 lane_seg_hls/lane_seg_support.cpp:49:26 encoder0_c1(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*) 
remark: lane_seg_hls/lane_seg_support.cpp:35:22: Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ callreadinput1seqinput gmem_in VITIS_LOOP_37_3 lane_seg_hls/lane_seg_support.cpp:37:30 encoder0_c1(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*) 
remark: lane_seg_hls/lane_seg_support.cpp:35:22: Multiple burst reads of length 150528 and bit width 16 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq gmem_in VITIS_LOOP_35_1 lane_seg_hls/lane_seg_support.cpp:35:22 encoder0_c1(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1) 
remark: lane_seg_hls/lane_seg_support.cpp:35:22: Multiple burst reads of length 150528 and bit width 16 in loop 'VITIS_LOOP_35_1'(lane_seg_hls/lane_seg_support.cpp:35:22) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: lane_seg_hls/lane_seg_support.cpp:48:22: Multiple burst writes of length 401408 and bit width 16 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq1 gmem_out VITIS_LOOP_48_4 lane_seg_hls/lane_seg_support.cpp:48:22 encoder0_c1(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [224][3], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [112][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][32], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1) 
remark: lane_seg_hls/lane_seg_support.cpp:48:22: Multiple burst writes of length 401408 and bit width 16 in loop 'VITIS_LOOP_48_4'(lane_seg_hls/lane_seg_support.cpp:48:22) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
===-------------------------------------------------------------------------===
                         Miscellaneous Ungrouped Timers
===-------------------------------------------------------------------------===

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   5.5625 (100.0%)   0.1406 (100.0%)   5.7031 (100.0%)   5.7982 (100.0%)  Code Generation Time
   5.5625 (100.0%)   0.1406 (100.0%)   5.7031 (100.0%)   5.7982 (100.0%)  Total

===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 5.6563 seconds (5.7277 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   2.1719 ( 39.4%)   0.0156 ( 11.1%)   2.1875 ( 38.7%)   2.2123 ( 38.6%)  Reflow pragma unroll loops
   0.1406 (  2.5%)   0.0000 (  0.0%)   0.1406 (  2.5%)   0.1447 (  2.5%)  Global Variable Optimizer
   0.1250 (  2.3%)   0.0000 (  0.0%)   0.1250 (  2.2%)   0.1187 (  2.1%)  Induction Variable Simplification
   0.0938 (  1.7%)   0.0000 (  0.0%)   0.0938 (  1.7%)   0.1055 (  1.8%)  AlignMemory - Align memory accesses
   0.0938 (  1.7%)   0.0000 (  0.0%)   0.0938 (  1.7%)   0.0890 (  1.6%)  Merge accesses
   0.0781 (  1.4%)   0.0000 (  0.0%)   0.0781 (  1.4%)   0.0692 (  1.2%)  Global Value Numbering
   0.0469 (  0.8%)   0.0156 ( 11.1%)   0.0625 (  1.1%)   0.0670 (  1.2%)  Generate HLS compatible IR
   0.0469 (  0.8%)   0.0156 ( 11.1%)   0.0625 (  1.1%)   0.0565 (  1.0%)  Undecay arrays
   0.0469 (  0.8%)   0.0000 (  0.0%)   0.0469 (  0.8%)   0.0560 (  1.0%)  Lower intermediate type generated by HLSGen
   0.0469 (  0.8%)   0.0000 (  0.0%)   0.0469 (  0.8%)   0.0555 (  1.0%)  Induction Variable Simplification
   0.0469 (  0.8%)   0.0000 (  0.0%)   0.0469 (  0.8%)   0.0550 (  1.0%)  Loop Invariant Code Motion
   0.0469 (  0.8%)   0.0000 (  0.0%)   0.0469 (  0.8%)   0.0528 (  0.9%)  Induction Variable Simplification
   0.0469 (  0.8%)   0.0000 (  0.0%)   0.0469 (  0.8%)   0.0479 (  0.8%)  Value Propagation
   0.0313 (  0.6%)   0.0000 (  0.0%)   0.0313 (  0.6%)   0.0393 (  0.7%)  Simplify the CFG
   0.0313 (  0.6%)   0.0156 ( 11.1%)   0.0469 (  0.8%)   0.0389 (  0.7%)  Collect complexity metrics for FE reflow
   0.0469 (  0.8%)   0.0000 (  0.0%)   0.0469 (  0.8%)   0.0365 (  0.6%)  Simplify loop CFG
   0.0469 (  0.8%)   0.0000 (  0.0%)   0.0469 (  0.8%)   0.0362 (  0.6%)  Inliner for always_inline functions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0317 (  0.6%)  Detach IR Wrapper
   0.0313 (  0.6%)   0.0000 (  0.0%)   0.0313 (  0.6%)   0.0276 (  0.5%)  Global Value Numbering
   0.0313 (  0.6%)   0.0000 (  0.0%)   0.0313 (  0.6%)   0.0268 (  0.5%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0259 (  0.5%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0251 (  0.4%)  Global Value Numbering
   0.0313 (  0.6%)   0.0000 (  0.0%)   0.0313 (  0.6%)   0.0248 (  0.4%)  Global Value Numbering
   0.0313 (  0.6%)   0.0000 (  0.0%)   0.0313 (  0.6%)   0.0246 (  0.4%)  Global Value Numbering
   0.0313 (  0.6%)   0.0000 (  0.0%)   0.0313 (  0.6%)   0.0245 (  0.4%)  Global Value Numbering
   0.0313 (  0.6%)   0.0000 (  0.0%)   0.0313 (  0.6%)   0.0243 (  0.4%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0242 (  0.4%)  Global Value Numbering
   0.0313 (  0.6%)   0.0000 (  0.0%)   0.0313 (  0.6%)   0.0242 (  0.4%)  Global Value Numbering
   0.0313 (  0.6%)   0.0000 (  0.0%)   0.0313 (  0.6%)   0.0242 (  0.4%)  Global Value Numbering
   0.0000 (  0.0%)   0.0156 ( 11.1%)   0.0156 (  0.3%)   0.0240 (  0.4%)  Global Value Numbering
   0.0313 (  0.6%)   0.0000 (  0.0%)   0.0313 (  0.6%)   0.0240 (  0.4%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0235 (  0.4%)  Loop-Closed SSA Form Pass
   0.0313 (  0.6%)   0.0000 (  0.0%)   0.0313 (  0.6%)   0.0226 (  0.4%)  Induction Variable Simplification
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0221 (  0.4%)  Straight line strength reduction
   0.0313 (  0.6%)   0.0000 (  0.0%)   0.0313 (  0.6%)   0.0204 (  0.4%)  Analyze sequential accesses
   0.0469 (  0.8%)   0.0000 (  0.0%)   0.0469 (  0.8%)   0.0197 (  0.3%)  Memory Summary
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0196 (  0.3%)  Combine redundant instructions
   0.0156 (  0.3%)   0.0156 ( 11.1%)   0.0313 (  0.6%)   0.0188 (  0.3%)  Automatic array partition transformation
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0183 (  0.3%)  Bitcode for HLS
   0.0313 (  0.6%)   0.0000 (  0.0%)   0.0313 (  0.6%)   0.0175 (  0.3%)  Loop-Closed SSA Form Pass
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0171 (  0.3%)  Natural Loop Information
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0170 (  0.3%)  Natural Loop Information
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0167 (  0.3%)  Combine redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0163 (  0.3%)  Combine redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0160 (  0.3%)  Simple constant propagation
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0158 (  0.3%)  Dominator Tree Construction
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0149 (  0.3%)  Dominator Tree Construction
   0.0156 (  0.3%)   0.0156 ( 11.1%)   0.0313 (  0.6%)   0.0143 (  0.2%)  Dominator Tree Construction
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0139 (  0.2%)  Global Value Numbering
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0138 (  0.2%)  Dominator Tree Construction
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0136 (  0.2%)  Auto automatic array partition analysis
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0135 (  0.2%)  Remove redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0134 (  0.2%)  Global Value Numbering
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0132 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0131 (  0.2%)  Global Value Numbering
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0130 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0129 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0129 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0127 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0127 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0127 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0126 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0125 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0125 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0124 (  0.2%)  Dominator Tree Construction
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0123 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0122 (  0.2%)  Loop Invariant Code Motion
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0122 (  0.2%)  Global Value Numbering
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0121 (  0.2%)  Global Value Numbering
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0121 (  0.2%)  Loop Invariant Code Motion
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0121 (  0.2%)  Auto automatic array partition analysis
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0120 (  0.2%)  Loop Invariant Code Motion
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0119 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0118 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0117 (  0.2%)  Global Value Numbering
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0116 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0113 (  0.2%)  Global Value Numbering
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0113 (  0.2%)  Produce message if basic block has too many instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0112 (  0.2%)  Auto automatic array partition analysis
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0111 (  0.2%)  Auto automatic array partition analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0099 (  0.2%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0098 (  0.2%)  Canonicalize natural loops
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0097 (  0.2%)  Loop Invariant Code Motion
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0097 (  0.2%)  Lower tasks into dataflow form
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0096 (  0.2%)  ReflowCheckPragmaConflicts - check pragma conflicts in reflow
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0091 (  0.2%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0091 (  0.2%)  Combine redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0090 (  0.2%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0087 (  0.2%)  Combine redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0086 (  0.2%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0086 (  0.1%)  Combine redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0086 (  0.1%)  Aggressive Dead Code Elimination
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0086 (  0.1%)  Loop Load Elimination
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0084 (  0.1%)  Automatic data reuse optimization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0084 (  0.1%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0084 (  0.1%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0083 (  0.1%)  Dump HBM driver helper code
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0083 (  0.1%)  Combine redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0083 (  0.1%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0082 (  0.1%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0082 (  0.1%)  Combine redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0082 (  0.1%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0082 (  0.1%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0082 (  0.1%)  Combine redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0081 (  0.1%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0081 (  0.1%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0081 (  0.1%)  Combine redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0080 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0080 (  0.1%)  Combine redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0080 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0079 (  0.1%)  Canonicalize natural loops
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0078 (  0.1%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0076 (  0.1%)  Delete dead loops
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0076 (  0.1%)  Remove redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0075 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0075 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0074 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0074 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0074 (  0.1%)  Combine redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0073 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0073 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0073 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0072 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0072 (  0.1%)  ProduceBurstMessages - Produce Burst Messages
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0072 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0072 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0072 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0072 (  0.1%)  Synthesis checker
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0072 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0072 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0071 (  0.1%)  Remove redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0071 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0071 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0071 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0070 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0069 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0069 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0069 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0069 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0068 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0068 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0068 (  0.1%)  Remove redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0067 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0067 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0066 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0066 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0066 (  0.1%)  PredicateAnalyzer - Predidate Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0066 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0066 (  0.1%)  AlignMemory - Align memory accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0066 (  0.1%)  Remove redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0065 (  0.1%)  Remove redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0065 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0065 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0065 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.1%)  Remove redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0064 (  0.1%)  AlignMemory - Align memory accesses
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0064 (  0.1%)  Remove redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0064 (  0.1%)  Remove redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0064 (  0.1%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0063 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0063 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0156 ( 11.1%)   0.0156 (  0.3%)   0.0061 (  0.1%)  PredicateAnalyzer - Predidate Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0061 (  0.1%)  Remove redundant instructions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0060 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0060 (  0.1%)  AlignMemory - Align memory accesses
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0060 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0059 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0059 (  0.1%)  Dead Argument Elimination
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0058 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0058 (  0.1%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0056 (  0.1%)  SeqAccessesInference - Infer Sequential accesses for HLS C/C++
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0056 (  0.1%)  Synthesis checker
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0056 (  0.1%)  AlignMemory - Align memory accesses
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0055 (  0.1%)  AlignMemory - Align memory accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0055 (  0.1%)  Induction Variable Simplification
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0054 (  0.1%)  Struct object aggregation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0053 (  0.1%)  Reflow pragma unroll loops
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0052 (  0.1%)  Induction Variable Simplification
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0050 (  0.1%)  AlignMemory - Align memory accesses
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0046 (  0.1%)  AlignMemory - Align memory accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0045 (  0.1%)  Lower HLS related loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0044 (  0.1%)  Array out of bound check
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0043 (  0.1%)  Interprocedural Sparse Conditional Constant Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0043 (  0.1%)  Merge accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0043 (  0.1%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0042 (  0.1%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0041 (  0.1%)  Dead Store Elimination
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0040 (  0.1%)  Divergence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.1%)  AlignMemory - Align memory accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.1%)  Collect complexity metrics for FE reflow
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.1%)  Merge accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0038 (  0.1%)  MemSSAOpt - Memory SSA based optimizations
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0038 (  0.1%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0037 (  0.1%)  Array out of bound check
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.1%)  Lower HLS related attributes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.1%)  LegacyShiftRegisterRecognize - Recognize shift registers and memory
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.1%)  Array out of bound check
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0036 (  0.1%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.1%)  Merge accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.1%)  Print module to file
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0035 (  0.1%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0034 (  0.1%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0034 (  0.1%)  dump pragma info via xml format
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0034 (  0.1%)  Deduce function attributes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0033 (  0.1%)  Merge accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0033 (  0.1%)  Simple constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0033 (  0.1%)   automatic function inline driven by performance to break up circuit dependence
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0033 (  0.1%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0033 (  0.1%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.1%)  Collect complexity metrics for FE reflow
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0032 (  0.1%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.1%)  Array out of bound check
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.1%)  Generate IR Wrapper
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.1%)  Infer complete unroll based on pipeline pragma
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.1%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.1%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.1%)  Array out of bound check
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.1%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.1%)  Automatic inliner in reflow
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   automatic function inline driven by performance to break up circuit dependence
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)  Recursively inline barriers caller to kernel
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)  Memory Summary
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)  Aggressive Dead Code Elimination
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0027 (  0.0%)  Early GVN Hoisting of Expressions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)  Divergence Analysis
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0027 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)  Collect complexity metrics for FE reflow
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)  Loop-Closed SSA Form Pass
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0026 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)  Array out of bound check
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)  ArrayPartition - Partition Arrays into Banks
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)  CallGraph Construction
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0023 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)  Interprocedural Sparse Conditional Constant Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)  Produce message if basic block has too many instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)  Global Variable Optimizer
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)  Aggressive Dead Code Elimination
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0021 (  0.0%)  Aggressive Dead Code Elimination
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0021 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)  Pragma preprocessing after clang
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)  Automatically infer occurrence information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)  Divergence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Dead Store Elimination
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0020 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Early GVN Hoisting of Expressions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0020 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  WidenBurst - Widen bursts
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)  Divergence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0156 ( 11.1%)   0.0156 (  0.3%)   0.0019 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)  Memory Summary
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)  Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)  Reflow pragma unroll loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)  Divergence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)  Induction Variable Simplification
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)  Lower directive scopes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)  Early GVN Hoisting of Expressions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)  Jump Threading
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)  Reflow pragma unroll loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)  Deduce function attributes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Early GVN Hoisting of Expressions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Simplify the CFG
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0014 (  0.0%)  Early GVN Hoisting of Expressions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Value Propagation
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0014 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Eliminate pointer selection
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Early GVN Hoisting of Expressions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Jump Threading
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   automatic parallel and pipeline insertion based performance constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Early GVN Hoisting of Expressions
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0014 (  0.0%)  Loop-Closed SSA Form Pass
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0014 (  0.0%)  Object Decomposition
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Memory SSA
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0014 (  0.0%)  Early GVN Hoisting of Expressions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)  Divergence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)  Infer PPPO for array-to-streams
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)  Early GVN Hoisting of Expressions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   automatic parallel and pipeline insertion based performance constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)  Memory Summary
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0013 (  0.0%)  Jump Threading
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0013 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Reduce the height of tree
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Rotate Loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Structure stription
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Reflow pragma unroll loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  Eliminate pointer selection
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  Loop Sink Hoist
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  Reflow pragma unroll loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  Early GVN Hoisting of Expressions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  Loop-Closed SSA Form Pass
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0011 (  0.0%)  Memory SSA
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0011 (  0.0%)  Value Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)  Eliminate pointer selection
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  Infer PPPO for array-to-streams
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  InterfaceEncodingChange - Change Interface Encoding format
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  Dead Store Elimination
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0010 (  0.0%)  CallGraph Construction
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0010 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  Infer PPPO for array-to-streams
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  DefaultInterfaceBuilderNew - Build Default Top Interface
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  LoopDepAnalysis - Reflow Loop Dependence Annotation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  Dead Code Elimination
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0010 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)  Eliminate pointer selection
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Interleave memory accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Internalize Global Symbols
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Simplify the CFG
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0009 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Memory Summary
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Deduce function attributes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Dead Store Elimination
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0009 (  0.0%)  CallGraph Construction
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0009 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Unify function exit nodes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Interprocedural Sparse Conditional Constant Propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Resolve full load/store
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Dead Store Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  LoopDepAnalysis - Reflow Loop Dependence Annotation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  RemoveConflictingBurst - Remove port conflicting bursts
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Auto automatic array partition filter analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Infer PPPO for array-to-streams
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Deduce function attributes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  demangle Name to normal Name
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  AccessGroup - Group the memory access for the same object
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Transform SSA value on top function to variable with pointer type
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  LegacyShiftRegisterRecognize - Recognize shift registers and memory
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Memory SSA
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0005 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Extract dataflow loop
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Loop Invariant Code Motion
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0005 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  LegalizeName - Check interface name in terms of HDL syntax
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Inliner for always_inline functions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Eliminate pointer selection
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Build loop flatten cost model
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Simplify the CFG
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0004 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Disaggregation preprocessing
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Combine redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Reduce the height of tree
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  ROM inference pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Simple constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Remove redundant instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Lower black box
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  LowerPredicate - Lower predicates to control-flow
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Special handling of axis with side-channels
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Simplify the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Expand private memory for each workitem in SPMD program
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Resolve full load/store
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Struct object aggregation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Generate Loops to iterate over workitems
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  AccessGroup - Group the memory access for the same object
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Scalarize vector operations
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Change xcl attribute to call sideeffect
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Loop Access Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Eliminate pointer selection
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  SimplifyPredicate - Simplify predicate
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Object Decomposition
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Infer loop trip count
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Array abnormal access check
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  clean some traps produced by clang
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  InferXCLAttributes - Infer XCL attributes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Infer set function attributes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  LowerPredicate - Lower predicates to control-flow
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Array abnormal access check
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Detect single entry single exit regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  SimplifyPredicate - Simplify predicate
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Resolve full load/store
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Array abnormal access check
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Array abnormal access check
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Detect single entry single exit regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Array abnormal access check
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Unswitch loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection for FIFO
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Array abnormal access check
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  ReflowCheckVarPragmaConflicts - check variable pragma conflicts in reflow
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dead Instruction Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  ROM inference pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Eliminate pointer selection
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Promote 'by reference' arguments to scalars
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Detect single entry single exit regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Aggressive Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  AttrPropagation - Propagate Pointer Parameter Attribute
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Detect single entry single exit regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Undecay arrays
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Rotate Loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Detect single entry single exit regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Auto automatic array partition filter analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Auto automatic array partition filter analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Auto automatic array partition filter analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Detect single entry single exit regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Infer PPPO for array-to-streams
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Rotate Loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Rotate Loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Function duplication
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Auto automatic array partition filter analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0156 (  0.3%)   0.0000 (  0.0%)   0.0156 (  0.3%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Preprocessing before loop rotation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dataflow Process Duplication
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  InferXCLAttrImplications - Infer XCL attribute implications
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower printf for the fpga target
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Disaggregation preprocessing
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ShiftRegInference - Automatic Shift Register Inference
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Reflow auto unroll loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ArrayReshape - Reshape Arrays into Wider Arrays
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  InterfaceCheck - Check Interface
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Merge accesses in the same region
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Auto automatic array partition filter analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Control Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower BINDOP scope bundle
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ShiftRegInference - Automatic Shift Register Inference
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate dead stores globally
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate analysis under a loop context
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate analysis under a loop context
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate dead stores globally
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Vectorize the SPMD regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Detect single entry single exit regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Control Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function duplication
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower stream depth
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Build Synchronization Regions in SPMD program
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate dead stores globally
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Performance Evaluation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Analyze occurrence information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominance Frontier Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer workgroup size for opencl Kernel
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Stream object marker
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Shrink Synchronization Regions in SPMD program to reduce CFG complexity
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Performance Evaluation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate dead stores globally
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ArrayPartition - Partition Arrays into Banks
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Outline pipeline stages
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SPIRUpdateIntrRange - Update SPIR Intrinsics Metadata
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate SPIR Kernels
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower llvm.assume to _ssdm_AssertFail
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SPIRUpdateIntrRange - Update SPIR Intrinsics Metadata
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  DeSPMD - Insert barriers into uniform loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Assumption Cache Tracker
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Entirety access check on array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower memory intrinsic
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Structure Decomposition
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Evaluate _ssdm_string2bits
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate guard varible
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate guard varible
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Collect basic metrics for FE reflow
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Entirety access check on array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Target Transform Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Profile summary info
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Target Library Information
   5.5156 (100.0%)   0.1406 (100.0%)   5.6563 (100.0%)   5.7277 (100.0%)  Total

===-------------------------------------------------------------------------===
                                LLVM IR Parsing
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0000 seconds (0.0160 wall clock)

   ---Wall Time---  --- Name ---
   0.0160 (100.0%)  Parse IR
   0.0160 (100.0%)  Total

===-------------------------------------------------------------------------===
                          Clang front-end time report
===-------------------------------------------------------------------------===
  Total Execution Time: 5.7031 seconds (5.8164 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   5.5625 (100.0%)   0.1406 (100.0%)   5.7031 (100.0%)   5.8164 (100.0%)  Clang front-end timer
   5.5625 (100.0%)   0.1406 (100.0%)   5.7031 (100.0%)   5.8164 (100.0%)  Total

