# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AES.srcs/sources_1/new/AES_WRAPPER.v" \
"../../../../AES.srcs/sim_1/new/AES_WRAPPER_tb.v" \

sv xil_defaultlib  \
"../../../../../ADD_ROUND_KEY.sv" \
"../../../../../AES.sv" \
"../../../../../KEY_EXPANSION.sv" \
"../../../../../MIX_COLUMNS.sv" \
"../../../../../SHIFT_ROWS.sv" \
"../../../../../S_BOX.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
