
#define CHIP_ON_MOTHERBOARD_CFG 0
/*
*touchpanel init config
*note: CHIP_ON_MOTHERBOARD_CFG==0 芯片在TP上的版本
*CHIP_ON_MOTHERBOARD_CFG＝＝1  芯片在主板上版本
*ken 2012-6-20
*/

#define DRIVENO	20
#define SENSENO	30
#define ENABLE_INT		2	// 0->Polling, 1->Interupt, 2->Hybrid
#define EdgeDisable		1	// if Edge Disable, set it to 1, else reset to 0
#define RunningAverageMode	2	//{0,8},{5,3},{6,2},{7,1}
#define RunningAverageDist	4	// Threshold Between two consecutive points
#define MicroTimeTInterupt	10000000// 100Hz - 10,000,000us
#define FINGERNO		10

#define SCREEN_MAX_X    1024
#define SCREEN_MAX_Y    768


#define SSD253x_TOUCH_KEY
#undef  SSD253x_TOUCH_KEY

#ifdef SSD253x_TOUCH_KEY
//static uint32_t key_code[4] = {KEY_MENU, KEY_HOME, KEY_BACK, KEY_SEARCH }; 
#endif

#define SSD253x_CUT_EDGE    //0x8b must be 0x00;  EdgeDisable set 0
#undef  SSD253x_CUT_EDGE            //15X10 changle open this define； 

#ifdef SSD253x_CUT_EDGE
		#define XPOS_MAX (DRIVENO -EdgeDisable) *64
		#define YPOS_MAX (SENSENO -EdgeDisable) *64
#endif
// SSD2533 Setting
// Touch Panel Example
//#define Skw_Rate	4 
struct ChipSetting ssd253xcfgTable[]={
#if CHIP_ON_MOTHERBOARD_CFG
{ 1, 0x06, 0x13, 0X00}, 
{ 1, 0x07, 0x1d, 0X00}, 
{ 2, 0x08, 0x00, 0X80},
{ 2, 0x09, 0x00, 0x81}, 
{ 2, 0x0A, 0x00, 0x82}, 
{ 2, 0x0B, 0x00, 0x83}, 
{ 2, 0x0C, 0x00, 0x84}, 
{ 2, 0x0D, 0x00, 0x85}, 
{ 2, 0x0E, 0x00, 0x86}, 
{ 2, 0x0F, 0x00, 0x87}, 
{ 2, 0x10, 0x00, 0X88}, 
{ 2, 0x11, 0x00, 0x89}, 
{ 2, 0x12, 0x00, 0x8a}, 
{ 2, 0x13, 0x00, 0x8b}, 
{ 2, 0x14, 0x00, 0X8c}, 
{ 2, 0x15, 0x00, 0x8d}, 
{ 2, 0x16, 0x00, 0x8e}, 
{ 2, 0x17, 0x00, 0x8f}, 
{ 2, 0x18, 0x00, 0x90}, 
{ 2, 0x19, 0x00, 0x91},
{ 2, 0x1A, 0x00, 0x92}, 
{ 2, 0x1B, 0x00, 0x93}, 
{ 1, 0xD5, 0x05, 0x00}, 
{ 1, 0xD8, 0x07, 0x00}, 
{ 1, 0x2A, 0x07, 0x00}, 
{ 1, 0x2C, 0x01, 0x00}, 
{ 1, 0x2E, 0x0b, 0x00}, 
{ 1, 0x2F, 0x01, 0x00}, 
{ 1, 0x8b, 0x00, 0x00}, 
{ 1, 0x8C, 0x00, 0x00}, 
{ 1, 0x30, 0x05, 0x00}, 
{ 1, 0x31, 0x0b, 0x00}, 
{ 1, 0xD7, 0x04, 0x00}, 
{ 1, 0xDB, 0x04, 0x00}, 
{ 2, 0x33, 0x00, 0x01},
{ 2, 0x34, 0x00, 0x40},
{ 2, 0x35, 0x00, 0x20},
{ 2, 0x36, 0x00, 0x1f}, 
{ 1, 0x37, 0x00, 0x00}, 
{ 1, 0x39, 0x02, 0x00}, 
{ 1, 0x3a, 0x00, 0x00}, 
{ 1, 0x40, 0xa0, 0x00},
{ 1, 0x44, 0x00, 0x00},
{ 1, 0x53, 0x10, 0x00}, 
{ 2, 0X54, 0X00, 0X80},
{ 2, 0x55, 0x00, 0x80},
{ 1, 0x56, 0x02, 0x00},
{ 1, 0x58, 0x00, 0x00}, 
{ 1, 0x59, 0x01, 0x00},  
{ 1, 0x5a, 0x00, 0x00}, 
{ 1, 0x5B, 0x05, 0x00},
{ 1, 0x3D, 0x00, 0x00}, 
{ 1, 0x8A, 0x0a, 0x00}, 
{ 1, 0x65, 0x00, 0x00}, 
{ 2, 0X66, 0x8d, 0x30},
{ 2, 0X67, 0xa1, 0xa0},
{ 2, 0x7A, 0xFF, 0xFF}, 
{ 2, 0x7B, 0xfe, 0x03},
{ 1, 0x25, 0x06, 0x00}, 
{ 1, 0xA2, 0x00, 0x00}, 
#else
{1,0x06,0x16,0x00},
{1,0x06,0x16,0x00},
{1,0x07,0x1a,0x00},
{2,0x08,0x00,0x16},
{2,0x09,0x00,0x35},
{2,0x0a,0x00,0x34},
{2,0x0b,0x00,0x33},
{2,0x0c,0x00,0x32},
{2,0x0d,0x00,0x31},
{2,0x0e,0x00,0x30},
{2,0x0f,0x00,0xef},
{2,0x10,0x00,0xee},
{2,0x11,0x00,0xed},
{2,0x12,0x00,0xec},
{2,0x13,0x00,0xeb},
{2,0x14,0x00,0xe0},
{2,0x15,0x00,0xe1},
{2,0x16,0x00,0xe2},
{2,0x17,0x00,0xe3},
{2,0x18,0x00,0x84},
{2,0x19,0x00,0x85},
{2,0x1a,0x00,0x86},
{2,0x1b,0x00,0x87},
{2,0x1c,0x00,0x88},
{2,0x1d,0x00,0x89},
{2,0x1e,0x00,0x8a},
{1,0x1f,0x01,0x00},
{1,0xd5,0x05,0x00},
{1,0xd4,0x00,0x00},
{1,0xd8,0x02,0x00},
{1,0x2a,0x07,0x00},
{1,0x2c,0x01,0x00},
{1,0x2e,0x0b,0x00},
{1,0x2f,0x01,0x00},
{1,0x30,0x03,0x00},
{1,0x31,0x07,0x00},
{1,0xd7,0x04,0x00},
{1,0xdb,0x03,0x00},
{2,0x33,0x00,0x01},
{2,0x34,0x00,0x34},
{2,0x35,0x00,0x60},
{2,0x36,0x00,0x16},
{1,0x37,0x01,0x00},
{1,0x38,0x00,0x00},
{1,0x39,0x02,0x00},
{1,0x53,0x30,0x00},
{2,0x54,0x00,0x80},
{2,0x55,0x00,0x80},
{1,0x56,0x00,0x00},
{1,0x5b,0x18,0x00},
{1,0x59,0x01,0x00},
{1,0x3d,0x00,0x00},
{1,0x40,0xf0,0x00},
{1,0x44,0x01,0x00},
{1,0x8a,0x0a,0x00},
{1,0x8b,0x01,0x00},
{1,0x65,0x00,0x00},
{2,0x66,0x97,0xaa},
{2,0x67,0x85,0x88},
{2,0x7a,0xff,0xff},
{2,0x7b,0xc0,0x0f},
{1,0x25,0x0a,0x00},
#endif
};


// For SSD2533 Bug Version Only //
//#define	SSD2533FIXEDCODE
struct ChipSetting ssd253xcfgTable1[]={
{ 1, 0xA4, 0x00, 0x00},			//MCU prescaler default=01
{ 1, 0xD4, 0x09, 0x00},			//Dummy Code
{ 1, 0xD4, 0x09, 0x00},			//Set Osc frequency default=8, range 0 to F
};

struct ChipSetting Reset[]={
{ 0, 0x04, 0x00, 0x00},	// SSD2533
};

struct ChipSetting Resume[]={
{ 0, 0x04, 0x00, 0x00},	// SSD2533
{ 1, 0x25, 0x0A, 0x00}, // Set Operation Mode   //Set from int setting
};

struct ChipSetting Suspend[] ={
{ 1, 0x25, 0x00, 0x00}, // Set Operation Mode
{ 0, 0x05, 0x00, 0x00},	// SSD2533
};

