Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 22 18:15:21 2018
| Host         : NBOOKPAGANI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            3 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |            7 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------------------------------+----------------------------------+------------------+----------------+
|    Clock Signal    |                         Enable Signal                        |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------------------------------------+----------------------------------+------------------+----------------+
|  clk_pin_IBUF_BUFG | U0/meta_harden_rst_i0/led_pipeline_reg_reg[3][0]             |                                  |                1 |              8 |
|  clk_pin_IBUF_BUFG | U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0 | U0/meta_harden_rst_i0/rst_clk_rx |                2 |              8 |
|  clk_pin_IBUF_BUFG | U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt                 | U0/meta_harden_rst_i0/rst_clk_rx |                1 |              8 |
|  clk_pin_IBUF_BUFG |                                                              |                                  |                2 |             12 |
|  clk_pin_IBUF_BUFG | U0/uart_rx_i0/uart_rx_ctl_i0/E[0]                            | U0/meta_harden_rst_i0/rst_clk_rx |                2 |             16 |
|  clk_pin_IBUF_BUFG |                                                              | U0/meta_harden_rst_i0/rst_clk_rx |                7 |             42 |
+--------------------+--------------------------------------------------------------+----------------------------------+------------------+----------------+


