TimeQuest Timing Analyzer report for CODECSystem
Wed Aug 26 19:48:19 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CPUCLK'
 13. Slow 1200mV 85C Model Setup: 'ClockDivider64:CLKD2|inst'
 14. Slow 1200mV 85C Model Setup: 'ClockDivider32:CLKD1|inst'
 15. Slow 1200mV 85C Model Setup: 'ClockDivider64:CLKD2|inst2'
 16. Slow 1200mV 85C Model Setup: 'ClockDivider32:CLKD1|inst2'
 17. Slow 1200mV 85C Model Setup: 'ClockDivider64:CLKD2|inst1'
 18. Slow 1200mV 85C Model Setup: 'ClockDivider32:CLKD1|inst1'
 19. Slow 1200mV 85C Model Setup: 'ClockDivider64:CLKD2|inst3'
 20. Slow 1200mV 85C Model Setup: 'ClockDivider32:CLKD1|inst3'
 21. Slow 1200mV 85C Model Setup: 'ClockDivider64:CLKD2|inst4'
 22. Slow 1200mV 85C Model Hold: 'ClockDivider64:CLKD2|inst3'
 23. Slow 1200mV 85C Model Hold: 'ClockDivider64:CLKD2|inst1'
 24. Slow 1200mV 85C Model Hold: 'ClockDivider32:CLKD1|inst1'
 25. Slow 1200mV 85C Model Hold: 'ClockDivider64:CLKD2|inst2'
 26. Slow 1200mV 85C Model Hold: 'ClockDivider32:CLKD1|inst'
 27. Slow 1200mV 85C Model Hold: 'ClockDivider64:CLKD2|inst'
 28. Slow 1200mV 85C Model Hold: 'ClockDivider32:CLKD1|inst2'
 29. Slow 1200mV 85C Model Hold: 'CPUCLK'
 30. Slow 1200mV 85C Model Hold: 'ClockDivider32:CLKD1|inst3'
 31. Slow 1200mV 85C Model Hold: 'ClockDivider64:CLKD2|inst4'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'CPUCLK'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst1'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst2'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst3'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst1'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst2'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst3'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst4'
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Slow 1200mV 85C Model Metastability Report
 45. Slow 1200mV 0C Model Fmax Summary
 46. Slow 1200mV 0C Model Setup Summary
 47. Slow 1200mV 0C Model Hold Summary
 48. Slow 1200mV 0C Model Recovery Summary
 49. Slow 1200mV 0C Model Removal Summary
 50. Slow 1200mV 0C Model Minimum Pulse Width Summary
 51. Slow 1200mV 0C Model Setup: 'CPUCLK'
 52. Slow 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst'
 53. Slow 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst'
 54. Slow 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst2'
 55. Slow 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst2'
 56. Slow 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst1'
 57. Slow 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst3'
 58. Slow 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst1'
 59. Slow 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst3'
 60. Slow 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst4'
 61. Slow 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst3'
 62. Slow 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst1'
 63. Slow 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst1'
 64. Slow 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst2'
 65. Slow 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst'
 66. Slow 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst'
 67. Slow 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst2'
 68. Slow 1200mV 0C Model Hold: 'CPUCLK'
 69. Slow 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst3'
 70. Slow 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst4'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'CPUCLK'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst1'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst2'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst3'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst1'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst2'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst3'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst4'
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Slow 1200mV 0C Model Metastability Report
 84. Fast 1200mV 0C Model Setup Summary
 85. Fast 1200mV 0C Model Hold Summary
 86. Fast 1200mV 0C Model Recovery Summary
 87. Fast 1200mV 0C Model Removal Summary
 88. Fast 1200mV 0C Model Minimum Pulse Width Summary
 89. Fast 1200mV 0C Model Setup: 'CPUCLK'
 90. Fast 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst'
 91. Fast 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst'
 92. Fast 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst2'
 93. Fast 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst2'
 94. Fast 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst1'
 95. Fast 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst3'
 96. Fast 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst1'
 97. Fast 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst3'
 98. Fast 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst4'
 99. Fast 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst1'
100. Fast 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst3'
101. Fast 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst2'
102. Fast 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst1'
103. Fast 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst2'
104. Fast 1200mV 0C Model Hold: 'CPUCLK'
105. Fast 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst'
106. Fast 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst'
107. Fast 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst3'
108. Fast 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst4'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'CPUCLK'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst1'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst2'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst3'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst1'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst2'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst3'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst4'
119. Clock to Output Times
120. Minimum Clock to Output Times
121. Fast 1200mV 0C Model Metastability Report
122. Multicorner Timing Analysis Summary
123. Clock to Output Times
124. Minimum Clock to Output Times
125. Board Trace Model Assignments
126. Input Transition Times
127. Signal Integrity Metrics (Slow 1200mv 0c Model)
128. Signal Integrity Metrics (Slow 1200mv 85c Model)
129. Signal Integrity Metrics (Fast 1200mv 0c Model)
130. Setup Transfers
131. Hold Transfers
132. Report TCCS
133. Report RSKM
134. Unconstrained Paths
135. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; CODECSystem                                        ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; Clock Name                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                        ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; ClockDivider32:CLKD1|inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockDivider32:CLKD1|inst }  ;
; ClockDivider32:CLKD1|inst1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockDivider32:CLKD1|inst1 } ;
; ClockDivider32:CLKD1|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockDivider32:CLKD1|inst2 } ;
; ClockDivider32:CLKD1|inst3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockDivider32:CLKD1|inst3 } ;
; ClockDivider64:CLKD2|inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockDivider64:CLKD2|inst }  ;
; ClockDivider64:CLKD2|inst1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockDivider64:CLKD2|inst1 } ;
; ClockDivider64:CLKD2|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockDivider64:CLKD2|inst2 } ;
; ClockDivider64:CLKD2|inst3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockDivider64:CLKD2|inst3 } ;
; ClockDivider64:CLKD2|inst4 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockDivider64:CLKD2|inst4 } ;
; CPUCLK                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPUCLK }                     ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+-------------+-----------------+----------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                 ; Note                                           ;
+-------------+-----------------+----------------------------+------------------------------------------------+
; 1265.82 MHz ; 437.64 MHz      ; ClockDivider32:CLKD1|inst3 ; limit due to minimum period restriction (tmin) ;
; 1265.82 MHz ; 437.64 MHz      ; ClockDivider64:CLKD2|inst4 ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                 ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CPUCLK                     ; -0.408 ; -0.793        ;
; ClockDivider64:CLKD2|inst  ; -0.199 ; -0.199        ;
; ClockDivider32:CLKD1|inst  ; -0.196 ; -0.196        ;
; ClockDivider64:CLKD2|inst2 ; -0.192 ; -0.192        ;
; ClockDivider32:CLKD1|inst2 ; -0.027 ; -0.027        ;
; ClockDivider64:CLKD2|inst1 ; -0.001 ; -0.001        ;
; ClockDivider32:CLKD1|inst1 ; 0.006  ; 0.000         ;
; ClockDivider64:CLKD2|inst3 ; 0.007  ; 0.000         ;
; ClockDivider32:CLKD1|inst3 ; 0.210  ; 0.000         ;
; ClockDivider64:CLKD2|inst4 ; 0.210  ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                 ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; ClockDivider64:CLKD2|inst3 ; 0.157 ; 0.000         ;
; ClockDivider64:CLKD2|inst1 ; 0.165 ; 0.000         ;
; ClockDivider32:CLKD1|inst1 ; 0.170 ; 0.000         ;
; ClockDivider64:CLKD2|inst2 ; 0.189 ; 0.000         ;
; ClockDivider32:CLKD1|inst  ; 0.193 ; 0.000         ;
; ClockDivider64:CLKD2|inst  ; 0.195 ; 0.000         ;
; ClockDivider32:CLKD1|inst2 ; 0.196 ; 0.000         ;
; CPUCLK                     ; 0.350 ; 0.000         ;
; ClockDivider32:CLKD1|inst3 ; 0.445 ; 0.000         ;
; ClockDivider64:CLKD2|inst4 ; 0.445 ; 0.000         ;
+----------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CPUCLK                     ; -3.000 ; -5.570        ;
; ClockDivider32:CLKD1|inst  ; -1.285 ; -1.285        ;
; ClockDivider32:CLKD1|inst1 ; -1.285 ; -1.285        ;
; ClockDivider32:CLKD1|inst2 ; -1.285 ; -1.285        ;
; ClockDivider32:CLKD1|inst3 ; -1.285 ; -1.285        ;
; ClockDivider64:CLKD2|inst  ; -1.285 ; -1.285        ;
; ClockDivider64:CLKD2|inst1 ; -1.285 ; -1.285        ;
; ClockDivider64:CLKD2|inst2 ; -1.285 ; -1.285        ;
; ClockDivider64:CLKD2|inst3 ; -1.285 ; -1.285        ;
; ClockDivider64:CLKD2|inst4 ; -1.285 ; -1.285        ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CPUCLK'                                                                                                             ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; -0.408 ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; CPUCLK      ; 0.500        ; 2.894      ; 4.032      ;
; -0.385 ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; CPUCLK      ; 0.500        ; 2.923      ; 4.038      ;
; 0.136  ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; CPUCLK      ; 1.000        ; 2.923      ; 4.017      ;
; 0.158  ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; CPUCLK      ; 1.000        ; 2.894      ; 3.966      ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockDivider64:CLKD2|inst'                                                                                                           ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -0.199 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst ; 0.500        ; 0.861      ; 1.810      ;
; 0.318  ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst ; 1.000        ; 0.861      ; 1.793      ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockDivider32:CLKD1|inst'                                                                                                           ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -0.196 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst ; 0.500        ; 0.864      ; 1.810      ;
; 0.321  ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst ; 1.000        ; 0.864      ; 1.793      ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockDivider64:CLKD2|inst2'                                                                                                           ;
+--------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.192 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; 0.500        ; 0.861      ; 1.803      ;
; 0.324  ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; 1.000        ; 0.861      ; 1.787      ;
+--------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockDivider32:CLKD1|inst2'                                                                                                           ;
+--------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.027 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; 0.500        ; 0.998      ; 1.775      ;
; 0.511  ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; 1.000        ; 0.998      ; 1.737      ;
+--------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockDivider64:CLKD2|inst1'                                                                                                           ;
+--------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.001 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; 0.500        ; 0.995      ; 1.746      ;
; 0.519  ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; 1.000        ; 0.995      ; 1.726      ;
+--------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockDivider32:CLKD1|inst1'                                                                                                          ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.006 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; 0.500        ; 1.024      ; 1.768      ;
; 0.536 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; 1.000        ; 1.024      ; 1.738      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockDivider64:CLKD2|inst3'                                                                                                          ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.007 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; 0.500        ; 1.001      ; 1.744      ;
; 0.526 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; 1.000        ; 1.001      ; 1.725      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockDivider32:CLKD1|inst3'                                                                                                          ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.210 ; ClockDivider32:CLKD1|inst4 ; ClockDivider32:CLKD1|inst4 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; 1.000        ; -0.043     ; 0.765      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockDivider64:CLKD2|inst4'                                                                                                          ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.210 ; ClockDivider64:CLKD2|inst5 ; ClockDivider64:CLKD2|inst5 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; 1.000        ; -0.043     ; 0.765      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockDivider64:CLKD2|inst3'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.157 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; 0.000        ; 1.063      ; 1.638      ;
; 0.686 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; -0.500       ; 1.063      ; 1.667      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockDivider64:CLKD2|inst1'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.165 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; 0.000        ; 1.056      ; 1.639      ;
; 0.695 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; -0.500       ; 1.056      ; 1.669      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockDivider32:CLKD1|inst1'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.170 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; 0.000        ; 1.087      ; 1.675      ;
; 0.701 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; -0.500       ; 1.087      ; 1.706      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockDivider64:CLKD2|inst2'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.189 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; 0.000        ; 0.917      ; 1.524      ;
; 0.738 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; -0.500       ; 0.917      ; 1.573      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockDivider32:CLKD1|inst'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.193 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst ; 0.000        ; 0.919      ; 1.530      ;
; 0.742 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst ; -0.500       ; 0.919      ; 1.579      ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockDivider64:CLKD2|inst'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.195 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst ; 0.000        ; 0.917      ; 1.530      ;
; 0.744 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst ; -0.500       ; 0.917      ; 1.579      ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockDivider32:CLKD1|inst2'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.196 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; 0.000        ; 1.060      ; 1.674      ;
; 0.735 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; -0.500       ; 1.060      ; 1.713      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CPUCLK'                                                                                                             ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; 0.350 ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; CPUCLK      ; 0.000        ; 3.004      ; 3.792      ;
; 0.367 ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; CPUCLK      ; 0.000        ; 3.033      ; 3.838      ;
; 0.898 ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; CPUCLK      ; -0.500       ; 3.033      ; 3.869      ;
; 0.924 ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; CPUCLK      ; -0.500       ; 3.004      ; 3.866      ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockDivider32:CLKD1|inst3'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.445 ; ClockDivider32:CLKD1|inst4 ; ClockDivider32:CLKD1|inst4 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; 0.000        ; 0.043      ; 0.674      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockDivider64:CLKD2|inst4'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.445 ; ClockDivider64:CLKD2|inst5 ; ClockDivider64:CLKD2|inst5 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; 0.000        ; 0.043      ; 0.674      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CPUCLK'                                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CPUCLK ; Rise       ; CPUCLK                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CPUCLK ; Rise       ; ClockDivider32:CLKD1|inst    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CPUCLK ; Rise       ; ClockDivider64:CLKD2|inst    ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; CPUCLK ; Rise       ; ClockDivider32:CLKD1|inst    ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; CPUCLK ; Rise       ; ClockDivider64:CLKD2|inst    ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; CPUCLK ; Rise       ; ClockDivider64:CLKD2|inst    ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; CPUCLK ; Rise       ; ClockDivider32:CLKD1|inst    ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CPUCLK~input|o               ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CPUCLK~inputclkctrl|inclk[0] ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CPUCLK~inputclkctrl|outclk   ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CLKD1|inst|clk               ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CLKD2|inst|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CPUCLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CPUCLK~input|i               ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CLKD2|inst|clk               ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CLKD1|inst|clk               ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CPUCLK~inputclkctrl|inclk[0] ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CPUCLK~inputclkctrl|outclk   ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CPUCLK~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst'                                                          ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider32:CLKD1|inst ; Rise       ; ClockDivider32:CLKD1|inst1 ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst ; Rise       ; ClockDivider32:CLKD1|inst1 ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; ClockDivider32:CLKD1|inst ; Rise       ; ClockDivider32:CLKD1|inst1 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst ; Rise       ; CLKD1|inst1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst ; Rise       ; CLKD1|inst|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst ; Rise       ; CLKD1|inst|q               ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst ; Rise       ; CLKD1|inst1|clk            ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst1'                                                          ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider32:CLKD1|inst1 ; Rise       ; ClockDivider32:CLKD1|inst2 ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; ClockDivider32:CLKD1|inst1 ; Rise       ; ClockDivider32:CLKD1|inst2 ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst1 ; Rise       ; ClockDivider32:CLKD1|inst2 ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst1 ; Rise       ; CLKD1|inst2|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst1 ; Rise       ; CLKD1|inst1|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst1 ; Rise       ; CLKD1|inst1|q              ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst1 ; Rise       ; CLKD1|inst2|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst2'                                                          ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider32:CLKD1|inst2 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; ClockDivider32:CLKD1|inst2 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst2 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst2 ; Rise       ; CLKD1|inst3|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst2 ; Rise       ; CLKD1|inst2|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst2 ; Rise       ; CLKD1|inst2|q              ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst2 ; Rise       ; CLKD1|inst3|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst3'                                                          ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider32:CLKD1|inst3 ; Rise       ; ClockDivider32:CLKD1|inst4 ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst3 ; Rise       ; ClockDivider32:CLKD1|inst4 ;
; 0.316  ; 0.536        ; 0.220          ; High Pulse Width ; ClockDivider32:CLKD1|inst3 ; Rise       ; ClockDivider32:CLKD1|inst4 ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst3 ; Rise       ; CLKD1|inst4|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst3 ; Rise       ; CLKD1|inst3|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst3 ; Rise       ; CLKD1|inst3|q              ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst3 ; Rise       ; CLKD1|inst4|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst'                                                          ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider64:CLKD2|inst ; Rise       ; ClockDivider64:CLKD2|inst1 ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst ; Rise       ; ClockDivider64:CLKD2|inst1 ;
; 0.316  ; 0.536        ; 0.220          ; High Pulse Width ; ClockDivider64:CLKD2|inst ; Rise       ; ClockDivider64:CLKD2|inst1 ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst ; Rise       ; CLKD2|inst1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst ; Rise       ; CLKD2|inst|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst ; Rise       ; CLKD2|inst|q               ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst ; Rise       ; CLKD2|inst1|clk            ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst1'                                                          ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider64:CLKD2|inst1 ; Rise       ; ClockDivider64:CLKD2|inst2 ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; ClockDivider64:CLKD2|inst1 ; Rise       ; ClockDivider64:CLKD2|inst2 ;
; 0.312  ; 0.500        ; 0.188          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst1 ; Rise       ; ClockDivider64:CLKD2|inst2 ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst1 ; Rise       ; CLKD2|inst2|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst1 ; Rise       ; CLKD2|inst1|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst1 ; Rise       ; CLKD2|inst1|q              ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst1 ; Rise       ; CLKD2|inst2|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst2'                                                          ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider64:CLKD2|inst2 ; Rise       ; ClockDivider64:CLKD2|inst3 ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst2 ; Rise       ; ClockDivider64:CLKD2|inst3 ;
; 0.316  ; 0.536        ; 0.220          ; High Pulse Width ; ClockDivider64:CLKD2|inst2 ; Rise       ; ClockDivider64:CLKD2|inst3 ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst2 ; Rise       ; CLKD2|inst3|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst2 ; Rise       ; CLKD2|inst2|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst2 ; Rise       ; CLKD2|inst2|q              ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst2 ; Rise       ; CLKD2|inst3|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst3'                                                          ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider64:CLKD2|inst3 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ClockDivider64:CLKD2|inst3 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst3 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst3 ; Rise       ; CLKD2|inst4|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst3 ; Rise       ; CLKD2|inst3|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst3 ; Rise       ; CLKD2|inst3|q              ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst3 ; Rise       ; CLKD2|inst4|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst4'                                                          ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider64:CLKD2|inst4 ; Rise       ; ClockDivider64:CLKD2|inst5 ;
; 0.272  ; 0.460        ; 0.188          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst4 ; Rise       ; ClockDivider64:CLKD2|inst5 ;
; 0.316  ; 0.536        ; 0.220          ; High Pulse Width ; ClockDivider64:CLKD2|inst4 ; Rise       ; ClockDivider64:CLKD2|inst5 ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst4 ; Rise       ; CLKD2|inst5|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst4 ; Rise       ; CLKD2|inst4|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst4 ; Rise       ; CLKD2|inst4|q              ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst4 ; Rise       ; CLKD2|inst5|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; c32       ; ClockDivider32:CLKD1|inst3 ; 5.414 ; 5.403 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; c64       ; ClockDivider64:CLKD2|inst4 ; 5.125 ; 5.151 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; c32       ; ClockDivider32:CLKD1|inst3 ; 5.215 ; 5.203 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; c64       ; ClockDivider64:CLKD2|inst4 ; 4.937 ; 4.959 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+-------------+-----------------+----------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                 ; Note                                           ;
+-------------+-----------------+----------------------------+------------------------------------------------+
; 1422.48 MHz ; 437.64 MHz      ; ClockDivider32:CLKD1|inst3 ; limit due to minimum period restriction (tmin) ;
; 1422.48 MHz ; 437.64 MHz      ; ClockDivider64:CLKD2|inst4 ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CPUCLK                     ; -0.357 ; -0.687        ;
; ClockDivider64:CLKD2|inst  ; -0.124 ; -0.124        ;
; ClockDivider32:CLKD1|inst  ; -0.121 ; -0.121        ;
; ClockDivider64:CLKD2|inst2 ; -0.118 ; -0.118        ;
; ClockDivider32:CLKD1|inst2 ; 0.029  ; 0.000         ;
; ClockDivider64:CLKD2|inst1 ; 0.048  ; 0.000         ;
; ClockDivider64:CLKD2|inst3 ; 0.055  ; 0.000         ;
; ClockDivider32:CLKD1|inst1 ; 0.059  ; 0.000         ;
; ClockDivider32:CLKD1|inst3 ; 0.297  ; 0.000         ;
; ClockDivider64:CLKD2|inst4 ; 0.297  ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; ClockDivider64:CLKD2|inst3 ; 0.128 ; 0.000         ;
; ClockDivider64:CLKD2|inst1 ; 0.133 ; 0.000         ;
; ClockDivider32:CLKD1|inst1 ; 0.147 ; 0.000         ;
; ClockDivider64:CLKD2|inst2 ; 0.159 ; 0.000         ;
; ClockDivider32:CLKD1|inst  ; 0.160 ; 0.000         ;
; ClockDivider64:CLKD2|inst  ; 0.164 ; 0.000         ;
; ClockDivider32:CLKD1|inst2 ; 0.172 ; 0.000         ;
; CPUCLK                     ; 0.339 ; 0.000         ;
; ClockDivider32:CLKD1|inst3 ; 0.398 ; 0.000         ;
; ClockDivider64:CLKD2|inst4 ; 0.398 ; 0.000         ;
+----------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CPUCLK                     ; -3.000 ; -5.570        ;
; ClockDivider32:CLKD1|inst  ; -1.285 ; -1.285        ;
; ClockDivider32:CLKD1|inst1 ; -1.285 ; -1.285        ;
; ClockDivider32:CLKD1|inst2 ; -1.285 ; -1.285        ;
; ClockDivider32:CLKD1|inst3 ; -1.285 ; -1.285        ;
; ClockDivider64:CLKD2|inst  ; -1.285 ; -1.285        ;
; ClockDivider64:CLKD2|inst1 ; -1.285 ; -1.285        ;
; ClockDivider64:CLKD2|inst2 ; -1.285 ; -1.285        ;
; ClockDivider64:CLKD2|inst3 ; -1.285 ; -1.285        ;
; ClockDivider64:CLKD2|inst4 ; -1.285 ; -1.285        ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CPUCLK'                                                                                                              ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; -0.357 ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; CPUCLK      ; 0.500        ; 2.623      ; 3.692      ;
; -0.330 ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; CPUCLK      ; 0.500        ; 2.653      ; 3.695      ;
; 0.192  ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; CPUCLK      ; 1.000        ; 2.653      ; 3.673      ;
; 0.214  ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; CPUCLK      ; 1.000        ; 2.623      ; 3.621      ;
+--------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst'                                                                                                            ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -0.124 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst ; 0.500        ; 0.788      ; 1.644      ;
; 0.401  ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst ; 1.000        ; 0.788      ; 1.619      ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst'                                                                                                            ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -0.121 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst ; 0.500        ; 0.791      ; 1.644      ;
; 0.404  ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst ; 1.000        ; 0.791      ; 1.619      ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst2'                                                                                                            ;
+--------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.118 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; 0.500        ; 0.788      ; 1.638      ;
; 0.407  ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; 1.000        ; 0.788      ; 1.613      ;
+--------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst2'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.029 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; 0.500        ; 0.922      ; 1.625      ;
; 0.562 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; 1.000        ; 0.922      ; 1.592      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst1'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.048 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; 0.500        ; 0.919      ; 1.603      ;
; 0.581 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; 1.000        ; 0.919      ; 1.570      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst3'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.055 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; 0.500        ; 0.925      ; 1.602      ;
; 0.586 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; 1.000        ; 0.925      ; 1.571      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst1'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.059 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; 0.500        ; 0.948      ; 1.621      ;
; 0.587 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; 1.000        ; 0.948      ; 1.593      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst3'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.297 ; ClockDivider32:CLKD1|inst4 ; ClockDivider32:CLKD1|inst4 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; 1.000        ; -0.039     ; 0.683      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst4'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.297 ; ClockDivider64:CLKD2|inst5 ; ClockDivider64:CLKD2|inst5 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; 1.000        ; -0.039     ; 0.683      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst3'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.128 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; 0.000        ; 0.981      ; 1.493      ;
; 0.664 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; -0.500       ; 0.981      ; 1.529      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst1'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.133 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; 0.000        ; 0.975      ; 1.492      ;
; 0.670 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; -0.500       ; 0.975      ; 1.529      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst1'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.147 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; 0.000        ; 1.006      ; 1.537      ;
; 0.673 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; -0.500       ; 1.006      ; 1.563      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst2'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.159 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; 0.000        ; 0.838      ; 1.381      ;
; 0.702 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; -0.500       ; 0.838      ; 1.424      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.160 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst ; 0.000        ; 0.842      ; 1.386      ;
; 0.704 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst ; -0.500       ; 0.842      ; 1.430      ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.164 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst ; 0.000        ; 0.838      ; 1.386      ;
; 0.708 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst ; -0.500       ; 0.838      ; 1.430      ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst2'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.172 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; 0.000        ; 0.979      ; 1.535      ;
; 0.705 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; -0.500       ; 0.979      ; 1.568      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CPUCLK'                                                                                                              ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; 0.339 ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; CPUCLK      ; 0.000        ; 2.720      ; 3.463      ;
; 0.357 ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; CPUCLK      ; 0.000        ; 2.751      ; 3.512      ;
; 0.884 ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; CPUCLK      ; -0.500       ; 2.751      ; 3.539      ;
; 0.915 ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; CPUCLK      ; -0.500       ; 2.720      ; 3.539      ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst3'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.398 ; ClockDivider32:CLKD1|inst4 ; ClockDivider32:CLKD1|inst4 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; 0.000        ; 0.039      ; 0.608      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst4'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.398 ; ClockDivider64:CLKD2|inst5 ; ClockDivider64:CLKD2|inst5 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; 0.000        ; 0.039      ; 0.608      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CPUCLK'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CPUCLK ; Rise       ; CPUCLK                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CPUCLK ; Rise       ; ClockDivider32:CLKD1|inst    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CPUCLK ; Rise       ; ClockDivider64:CLKD2|inst    ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; CPUCLK ; Rise       ; ClockDivider32:CLKD1|inst    ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; CPUCLK ; Rise       ; ClockDivider64:CLKD2|inst    ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; CPUCLK ; Rise       ; ClockDivider32:CLKD1|inst    ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; CPUCLK ; Rise       ; ClockDivider64:CLKD2|inst    ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CPUCLK~input|o               ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CPUCLK~inputclkctrl|inclk[0] ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CPUCLK~inputclkctrl|outclk   ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CLKD1|inst|clk               ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CLKD2|inst|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CPUCLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CPUCLK~input|i               ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CLKD1|inst|clk               ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CLKD2|inst|clk               ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CPUCLK~inputclkctrl|inclk[0] ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CPUCLK~inputclkctrl|outclk   ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CPUCLK~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst'                                                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider32:CLKD1|inst ; Rise       ; ClockDivider32:CLKD1|inst1 ;
; 0.285  ; 0.471        ; 0.186          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst ; Rise       ; ClockDivider32:CLKD1|inst1 ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; ClockDivider32:CLKD1|inst ; Rise       ; ClockDivider32:CLKD1|inst1 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst ; Rise       ; CLKD1|inst1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst ; Rise       ; CLKD1|inst|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst ; Rise       ; CLKD1|inst|q               ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst ; Rise       ; CLKD1|inst1|clk            ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst1'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider32:CLKD1|inst1 ; Rise       ; ClockDivider32:CLKD1|inst2 ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; ClockDivider32:CLKD1|inst1 ; Rise       ; ClockDivider32:CLKD1|inst2 ;
; 0.337  ; 0.523        ; 0.186          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst1 ; Rise       ; ClockDivider32:CLKD1|inst2 ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst1 ; Rise       ; CLKD1|inst2|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst1 ; Rise       ; CLKD1|inst1|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst1 ; Rise       ; CLKD1|inst1|q              ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst1 ; Rise       ; CLKD1|inst2|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst2'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider32:CLKD1|inst2 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; 0.255  ; 0.473        ; 0.218          ; High Pulse Width ; ClockDivider32:CLKD1|inst2 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; 0.339  ; 0.525        ; 0.186          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst2 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst2 ; Rise       ; CLKD1|inst3|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst2 ; Rise       ; CLKD1|inst2|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst2 ; Rise       ; CLKD1|inst2|q              ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst2 ; Rise       ; CLKD1|inst3|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst3'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider32:CLKD1|inst3 ; Rise       ; ClockDivider32:CLKD1|inst4 ;
; 0.289  ; 0.475        ; 0.186          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst3 ; Rise       ; ClockDivider32:CLKD1|inst4 ;
; 0.305  ; 0.523        ; 0.218          ; High Pulse Width ; ClockDivider32:CLKD1|inst3 ; Rise       ; ClockDivider32:CLKD1|inst4 ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst3 ; Rise       ; CLKD1|inst4|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst3 ; Rise       ; CLKD1|inst3|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst3 ; Rise       ; CLKD1|inst3|q              ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst3 ; Rise       ; CLKD1|inst4|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst'                                                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider64:CLKD2|inst ; Rise       ; ClockDivider64:CLKD2|inst1 ;
; 0.290  ; 0.476        ; 0.186          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst ; Rise       ; ClockDivider64:CLKD2|inst1 ;
; 0.305  ; 0.523        ; 0.218          ; High Pulse Width ; ClockDivider64:CLKD2|inst ; Rise       ; ClockDivider64:CLKD2|inst1 ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst ; Rise       ; CLKD2|inst1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst ; Rise       ; CLKD2|inst|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst ; Rise       ; CLKD2|inst|q               ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst ; Rise       ; CLKD2|inst1|clk            ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst1'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider64:CLKD2|inst1 ; Rise       ; ClockDivider64:CLKD2|inst2 ;
; 0.257  ; 0.475        ; 0.218          ; High Pulse Width ; ClockDivider64:CLKD2|inst1 ; Rise       ; ClockDivider64:CLKD2|inst2 ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst1 ; Rise       ; ClockDivider64:CLKD2|inst2 ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst1 ; Rise       ; CLKD2|inst2|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst1 ; Rise       ; CLKD2|inst1|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst1 ; Rise       ; CLKD2|inst1|q              ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst1 ; Rise       ; CLKD2|inst2|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst2'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider64:CLKD2|inst2 ; Rise       ; ClockDivider64:CLKD2|inst3 ;
; 0.289  ; 0.475        ; 0.186          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst2 ; Rise       ; ClockDivider64:CLKD2|inst3 ;
; 0.305  ; 0.523        ; 0.218          ; High Pulse Width ; ClockDivider64:CLKD2|inst2 ; Rise       ; ClockDivider64:CLKD2|inst3 ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst2 ; Rise       ; CLKD2|inst3|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst2 ; Rise       ; CLKD2|inst2|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst2 ; Rise       ; CLKD2|inst2|q              ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst2 ; Rise       ; CLKD2|inst3|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst3'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider64:CLKD2|inst3 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; ClockDivider64:CLKD2|inst3 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
; 0.337  ; 0.523        ; 0.186          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst3 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst3 ; Rise       ; CLKD2|inst4|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst3 ; Rise       ; CLKD2|inst3|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst3 ; Rise       ; CLKD2|inst3|q              ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst3 ; Rise       ; CLKD2|inst4|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst4'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ClockDivider64:CLKD2|inst4 ; Rise       ; ClockDivider64:CLKD2|inst5 ;
; 0.289  ; 0.475        ; 0.186          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst4 ; Rise       ; ClockDivider64:CLKD2|inst5 ;
; 0.305  ; 0.523        ; 0.218          ; High Pulse Width ; ClockDivider64:CLKD2|inst4 ; Rise       ; ClockDivider64:CLKD2|inst5 ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst4 ; Rise       ; CLKD2|inst5|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst4 ; Rise       ; CLKD2|inst4|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst4 ; Rise       ; CLKD2|inst4|q              ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst4 ; Rise       ; CLKD2|inst5|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; c32       ; ClockDivider32:CLKD1|inst3 ; 4.890 ; 4.845 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; c64       ; ClockDivider64:CLKD2|inst4 ; 4.617 ; 4.613 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; c32       ; ClockDivider32:CLKD1|inst3 ; 4.693 ; 4.649 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; c64       ; ClockDivider64:CLKD2|inst4 ; 4.430 ; 4.424 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                 ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; CPUCLK                     ; 0.064 ; 0.000         ;
; ClockDivider32:CLKD1|inst  ; 0.173 ; 0.000         ;
; ClockDivider64:CLKD2|inst  ; 0.173 ; 0.000         ;
; ClockDivider64:CLKD2|inst2 ; 0.179 ; 0.000         ;
; ClockDivider32:CLKD1|inst2 ; 0.271 ; 0.000         ;
; ClockDivider64:CLKD2|inst1 ; 0.277 ; 0.000         ;
; ClockDivider64:CLKD2|inst3 ; 0.279 ; 0.000         ;
; ClockDivider32:CLKD1|inst1 ; 0.288 ; 0.000         ;
; ClockDivider32:CLKD1|inst3 ; 0.626 ; 0.000         ;
; ClockDivider64:CLKD2|inst4 ; 0.626 ; 0.000         ;
+----------------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; ClockDivider32:CLKD1|inst1 ; 0.067 ; 0.000         ;
; ClockDivider64:CLKD2|inst3 ; 0.076 ; 0.000         ;
; ClockDivider32:CLKD1|inst2 ; 0.083 ; 0.000         ;
; ClockDivider64:CLKD2|inst1 ; 0.083 ; 0.000         ;
; ClockDivider64:CLKD2|inst2 ; 0.083 ; 0.000         ;
; CPUCLK                     ; 0.085 ; 0.000         ;
; ClockDivider32:CLKD1|inst  ; 0.091 ; 0.000         ;
; ClockDivider64:CLKD2|inst  ; 0.091 ; 0.000         ;
; ClockDivider32:CLKD1|inst3 ; 0.208 ; 0.000         ;
; ClockDivider64:CLKD2|inst4 ; 0.208 ; 0.000         ;
+----------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CPUCLK                     ; -3.000 ; -5.122        ;
; ClockDivider32:CLKD1|inst  ; -1.000 ; -1.000        ;
; ClockDivider32:CLKD1|inst1 ; -1.000 ; -1.000        ;
; ClockDivider32:CLKD1|inst2 ; -1.000 ; -1.000        ;
; ClockDivider32:CLKD1|inst3 ; -1.000 ; -1.000        ;
; ClockDivider64:CLKD2|inst  ; -1.000 ; -1.000        ;
; ClockDivider64:CLKD2|inst1 ; -1.000 ; -1.000        ;
; ClockDivider64:CLKD2|inst2 ; -1.000 ; -1.000        ;
; ClockDivider64:CLKD2|inst3 ; -1.000 ; -1.000        ;
; ClockDivider64:CLKD2|inst4 ; -1.000 ; -1.000        ;
+----------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CPUCLK'                                                                                                             ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; 0.064 ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; CPUCLK      ; 0.500        ; 1.515      ; 2.043      ;
; 0.152 ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; CPUCLK      ; 0.500        ; 1.545      ; 1.985      ;
; 0.573 ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; CPUCLK      ; 1.000        ; 1.515      ; 2.034      ;
; 0.649 ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; CPUCLK      ; 1.000        ; 1.545      ; 1.988      ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.173 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst ; 0.500        ; 0.416      ; 0.855      ;
; 0.676 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst ; 1.000        ; 0.416      ; 0.852      ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.173 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst ; 0.500        ; 0.416      ; 0.855      ;
; 0.676 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst ; 1.000        ; 0.416      ; 0.852      ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst2'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.179 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; 0.500        ; 0.416      ; 0.849      ;
; 0.683 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; 1.000        ; 0.416      ; 0.845      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst2'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.271 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; 0.500        ; 0.470      ; 0.811      ;
; 0.782 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; 1.000        ; 0.470      ; 0.800      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst1'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.277 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; 0.500        ; 0.469      ; 0.804      ;
; 0.769 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; 1.000        ; 0.469      ; 0.812      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst3'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.279 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; 0.500        ; 0.473      ; 0.806      ;
; 0.776 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; 1.000        ; 0.473      ; 0.809      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst1'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.288 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; 0.500        ; 0.482      ; 0.806      ;
; 0.797 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; 1.000        ; 0.482      ; 0.797      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockDivider32:CLKD1|inst3'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.626 ; ClockDivider32:CLKD1|inst4 ; ClockDivider32:CLKD1|inst4 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; 1.000        ; -0.022     ; 0.359      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockDivider64:CLKD2|inst4'                                                                                                           ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.626 ; ClockDivider64:CLKD2|inst5 ; ClockDivider64:CLKD2|inst5 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; 1.000        ; -0.022     ; 0.359      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst1'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.067 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; 0.000        ; 0.512      ; 0.768      ;
; 0.576 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; -0.500       ; 0.512      ; 0.777      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst3'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.076 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; 0.000        ; 0.503      ; 0.768      ;
; 0.581 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; -0.500       ; 0.503      ; 0.773      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst2'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.083 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; 0.000        ; 0.500      ; 0.772      ;
; 0.593 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; -0.500       ; 0.500      ; 0.782      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst1'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.083 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; 0.000        ; 0.499      ; 0.771      ;
; 0.584 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; -0.500       ; 0.499      ; 0.772      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst2'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.083 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; 0.000        ; 0.444      ; 0.716      ;
; 0.604 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; -0.500       ; 0.444      ; 0.737      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CPUCLK'                                                                                                              ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+
; 0.085 ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; CPUCLK      ; 0.000        ; 1.605      ; 1.899      ;
; 0.163 ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; CPUCLK      ; 0.000        ; 1.574      ; 1.946      ;
; 0.590 ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; ClockDivider32:CLKD1|inst ; CPUCLK      ; -0.500       ; 1.605      ; 1.904      ;
; 0.678 ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; ClockDivider64:CLKD2|inst ; CPUCLK      ; -0.500       ; 1.574      ; 1.961      ;
+-------+---------------------------+---------------------------+---------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.091 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst ; 0.000        ; 0.444      ; 0.724      ;
; 0.611 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst ; -0.500       ; 0.444      ; 0.744      ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.091 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst ; 0.000        ; 0.444      ; 0.724      ;
; 0.611 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst ; -0.500       ; 0.444      ; 0.744      ;
+-------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockDivider32:CLKD1|inst3'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.208 ; ClockDivider32:CLKD1|inst4 ; ClockDivider32:CLKD1|inst4 ; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; 0.000        ; 0.022      ; 0.314      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockDivider64:CLKD2|inst4'                                                                                                            ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.208 ; ClockDivider64:CLKD2|inst5 ; ClockDivider64:CLKD2|inst5 ; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; 0.000        ; 0.022      ; 0.314      ;
+-------+----------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CPUCLK'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CPUCLK ; Rise       ; CPUCLK                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPUCLK ; Rise       ; ClockDivider32:CLKD1|inst    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPUCLK ; Rise       ; ClockDivider64:CLKD2|inst    ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; CPUCLK ; Rise       ; ClockDivider32:CLKD1|inst    ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; CPUCLK ; Rise       ; ClockDivider64:CLKD2|inst    ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CLKD2|inst|clk               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CLKD1|inst|clk               ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CPUCLK~input|o               ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CPUCLK~inputclkctrl|inclk[0] ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CPUCLK~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CPUCLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPUCLK ; Rise       ; CPUCLK~input|i               ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; CPUCLK ; Rise       ; ClockDivider32:CLKD1|inst    ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; CPUCLK ; Rise       ; ClockDivider64:CLKD2|inst    ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CPUCLK~inputclkctrl|inclk[0] ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CPUCLK~inputclkctrl|outclk   ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CPUCLK~input|o               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CLKD1|inst|clk               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; CPUCLK ; Rise       ; CLKD2|inst|clk               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst'                                                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ClockDivider32:CLKD1|inst ; Rise       ; ClockDivider32:CLKD1|inst1 ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst ; Rise       ; ClockDivider32:CLKD1|inst1 ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; ClockDivider32:CLKD1|inst ; Rise       ; ClockDivider32:CLKD1|inst1 ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst ; Rise       ; CLKD1|inst1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst ; Rise       ; CLKD1|inst|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst ; Rise       ; CLKD1|inst|q               ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst ; Rise       ; CLKD1|inst1|clk            ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst1'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ClockDivider32:CLKD1|inst1 ; Rise       ; ClockDivider32:CLKD1|inst2 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst1 ; Rise       ; ClockDivider32:CLKD1|inst2 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; ClockDivider32:CLKD1|inst1 ; Rise       ; ClockDivider32:CLKD1|inst2 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst1 ; Rise       ; CLKD1|inst2|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst1 ; Rise       ; CLKD1|inst1|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst1 ; Rise       ; CLKD1|inst1|q              ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst1 ; Rise       ; CLKD1|inst2|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst2'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ClockDivider32:CLKD1|inst2 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst2 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; ClockDivider32:CLKD1|inst2 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst2 ; Rise       ; CLKD1|inst3|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst2 ; Rise       ; CLKD1|inst2|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst2 ; Rise       ; CLKD1|inst2|q              ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst2 ; Rise       ; CLKD1|inst3|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider32:CLKD1|inst3'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ClockDivider32:CLKD1|inst3 ; Rise       ; ClockDivider32:CLKD1|inst4 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst3 ; Rise       ; ClockDivider32:CLKD1|inst4 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; ClockDivider32:CLKD1|inst3 ; Rise       ; ClockDivider32:CLKD1|inst4 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst3 ; Rise       ; CLKD1|inst4|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst3 ; Rise       ; CLKD1|inst3|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider32:CLKD1|inst3 ; Rise       ; CLKD1|inst3|q              ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; ClockDivider32:CLKD1|inst3 ; Rise       ; CLKD1|inst4|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst'                                                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ClockDivider64:CLKD2|inst ; Rise       ; ClockDivider64:CLKD2|inst1 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst ; Rise       ; ClockDivider64:CLKD2|inst1 ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; ClockDivider64:CLKD2|inst ; Rise       ; ClockDivider64:CLKD2|inst1 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst ; Rise       ; CLKD2|inst1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst ; Rise       ; CLKD2|inst|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst ; Rise       ; CLKD2|inst|q               ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst ; Rise       ; CLKD2|inst1|clk            ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst1'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ClockDivider64:CLKD2|inst1 ; Rise       ; ClockDivider64:CLKD2|inst2 ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst1 ; Rise       ; ClockDivider64:CLKD2|inst2 ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; ClockDivider64:CLKD2|inst1 ; Rise       ; ClockDivider64:CLKD2|inst2 ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst1 ; Rise       ; CLKD2|inst2|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst1 ; Rise       ; CLKD2|inst1|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst1 ; Rise       ; CLKD2|inst1|q              ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst1 ; Rise       ; CLKD2|inst2|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst2'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ClockDivider64:CLKD2|inst2 ; Rise       ; ClockDivider64:CLKD2|inst3 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst2 ; Rise       ; ClockDivider64:CLKD2|inst3 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; ClockDivider64:CLKD2|inst2 ; Rise       ; ClockDivider64:CLKD2|inst3 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst2 ; Rise       ; CLKD2|inst3|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst2 ; Rise       ; CLKD2|inst2|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst2 ; Rise       ; CLKD2|inst2|q              ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst2 ; Rise       ; CLKD2|inst3|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst3'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ClockDivider64:CLKD2|inst3 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst3 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; ClockDivider64:CLKD2|inst3 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst3 ; Rise       ; CLKD2|inst4|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst3 ; Rise       ; CLKD2|inst3|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst3 ; Rise       ; CLKD2|inst3|q              ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst3 ; Rise       ; CLKD2|inst4|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ClockDivider64:CLKD2|inst4'                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ClockDivider64:CLKD2|inst4 ; Rise       ; ClockDivider64:CLKD2|inst5 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst4 ; Rise       ; ClockDivider64:CLKD2|inst5 ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; ClockDivider64:CLKD2|inst4 ; Rise       ; ClockDivider64:CLKD2|inst5 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst4 ; Rise       ; CLKD2|inst5|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst4 ; Rise       ; CLKD2|inst4|q              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ClockDivider64:CLKD2|inst4 ; Rise       ; CLKD2|inst4|q              ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; ClockDivider64:CLKD2|inst4 ; Rise       ; CLKD2|inst5|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; c32       ; ClockDivider32:CLKD1|inst3 ; 2.824 ; 2.932 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; c64       ; ClockDivider64:CLKD2|inst4 ; 2.671 ; 2.774 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; c32       ; ClockDivider32:CLKD1|inst3 ; 2.725 ; 2.829 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; c64       ; ClockDivider64:CLKD2|inst4 ; 2.577 ; 2.675 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                     ;
+-----------------------------+--------+-------+----------+---------+---------------------+
; Clock                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack            ; -0.408 ; 0.067 ; N/A      ; N/A     ; -3.000              ;
;  CPUCLK                     ; -0.408 ; 0.085 ; N/A      ; N/A     ; -3.000              ;
;  ClockDivider32:CLKD1|inst  ; -0.196 ; 0.091 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider32:CLKD1|inst1 ; 0.006  ; 0.067 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider32:CLKD1|inst2 ; -0.027 ; 0.083 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider32:CLKD1|inst3 ; 0.210  ; 0.208 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider64:CLKD2|inst  ; -0.199 ; 0.091 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider64:CLKD2|inst1 ; -0.001 ; 0.083 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider64:CLKD2|inst2 ; -0.192 ; 0.083 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider64:CLKD2|inst3 ; 0.007  ; 0.076 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider64:CLKD2|inst4 ; 0.210  ; 0.208 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS             ; -1.408 ; 0.0   ; 0.0      ; 0.0     ; -17.135             ;
;  CPUCLK                     ; -0.793 ; 0.000 ; N/A      ; N/A     ; -5.570              ;
;  ClockDivider32:CLKD1|inst  ; -0.196 ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider32:CLKD1|inst1 ; 0.000  ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider32:CLKD1|inst2 ; -0.027 ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider32:CLKD1|inst3 ; 0.000  ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider64:CLKD2|inst  ; -0.199 ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider64:CLKD2|inst1 ; -0.001 ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider64:CLKD2|inst2 ; -0.192 ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider64:CLKD2|inst3 ; 0.000  ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  ClockDivider64:CLKD2|inst4 ; 0.000  ; 0.000 ; N/A      ; N/A     ; -1.285              ;
+-----------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; c32       ; ClockDivider32:CLKD1|inst3 ; 5.414 ; 5.403 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; c64       ; ClockDivider64:CLKD2|inst4 ; 5.125 ; 5.151 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; c32       ; ClockDivider32:CLKD1|inst3 ; 2.725 ; 2.829 ; Rise       ; ClockDivider32:CLKD1|inst3 ;
; c64       ; ClockDivider64:CLKD2|inst4 ; 2.577 ; 2.675 ; Rise       ; ClockDivider64:CLKD2|inst4 ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; c32           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c64           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; int[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; int[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; int[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; int[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; int[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DACDAT[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[18]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[19]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[20]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[21]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[22]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DACDAT[23]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CPUCLK                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; c32           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; c64           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; int[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; int[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; int[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; int[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; int[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; c32           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; c64           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; int[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; int[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; int[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; int[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; int[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; c32           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; c64           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; int[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; int[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; int[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; int[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; int[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst  ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; 1        ; 0        ; 0        ; 0        ;
; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst  ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; 1        ; 0        ; 0        ; 0        ;
; ClockDivider32:CLKD1|inst  ; CPUCLK                     ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider64:CLKD2|inst  ; CPUCLK                     ; 1        ; 1        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; ClockDivider32:CLKD1|inst1 ; ClockDivider32:CLKD1|inst  ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider32:CLKD1|inst2 ; ClockDivider32:CLKD1|inst1 ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst2 ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider32:CLKD1|inst3 ; ClockDivider32:CLKD1|inst3 ; 1        ; 0        ; 0        ; 0        ;
; ClockDivider64:CLKD2|inst1 ; ClockDivider64:CLKD2|inst  ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider64:CLKD2|inst2 ; ClockDivider64:CLKD2|inst1 ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider64:CLKD2|inst3 ; ClockDivider64:CLKD2|inst2 ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst3 ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider64:CLKD2|inst4 ; ClockDivider64:CLKD2|inst4 ; 1        ; 0        ; 0        ; 0        ;
; ClockDivider32:CLKD1|inst  ; CPUCLK                     ; 1        ; 1        ; 0        ; 0        ;
; ClockDivider64:CLKD2|inst  ; CPUCLK                     ; 1        ; 1        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Wed Aug 26 19:48:15 2015
Info: Command: quartus_sta CODECSystem -c CODECSystem
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CODECSystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ClockDivider32:CLKD1|inst3 ClockDivider32:CLKD1|inst3
    Info (332105): create_clock -period 1.000 -name ClockDivider32:CLKD1|inst2 ClockDivider32:CLKD1|inst2
    Info (332105): create_clock -period 1.000 -name ClockDivider32:CLKD1|inst1 ClockDivider32:CLKD1|inst1
    Info (332105): create_clock -period 1.000 -name ClockDivider32:CLKD1|inst ClockDivider32:CLKD1|inst
    Info (332105): create_clock -period 1.000 -name CPUCLK CPUCLK
    Info (332105): create_clock -period 1.000 -name ClockDivider64:CLKD2|inst4 ClockDivider64:CLKD2|inst4
    Info (332105): create_clock -period 1.000 -name ClockDivider64:CLKD2|inst3 ClockDivider64:CLKD2|inst3
    Info (332105): create_clock -period 1.000 -name ClockDivider64:CLKD2|inst2 ClockDivider64:CLKD2|inst2
    Info (332105): create_clock -period 1.000 -name ClockDivider64:CLKD2|inst1 ClockDivider64:CLKD2|inst1
    Info (332105): create_clock -period 1.000 -name ClockDivider64:CLKD2|inst ClockDivider64:CLKD2|inst
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "Add0~6|datab"
    Warning (332126): Node "Add0~6|combout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "Add0~4|dataa"
    Warning (332126): Node "Add0~4|combout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "Add0~2|datab"
    Warning (332126): Node "Add0~2|combout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "Add0~0|dataa"
    Warning (332126): Node "Add0~0|combout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "int[0]~5|combout"
    Warning (332126): Node "int[0]~5|datad"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.408              -0.793 CPUCLK 
    Info (332119):    -0.199              -0.199 ClockDivider64:CLKD2|inst 
    Info (332119):    -0.196              -0.196 ClockDivider32:CLKD1|inst 
    Info (332119):    -0.192              -0.192 ClockDivider64:CLKD2|inst2 
    Info (332119):    -0.027              -0.027 ClockDivider32:CLKD1|inst2 
    Info (332119):    -0.001              -0.001 ClockDivider64:CLKD2|inst1 
    Info (332119):     0.006               0.000 ClockDivider32:CLKD1|inst1 
    Info (332119):     0.007               0.000 ClockDivider64:CLKD2|inst3 
    Info (332119):     0.210               0.000 ClockDivider32:CLKD1|inst3 
    Info (332119):     0.210               0.000 ClockDivider64:CLKD2|inst4 
Info (332146): Worst-case hold slack is 0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.157               0.000 ClockDivider64:CLKD2|inst3 
    Info (332119):     0.165               0.000 ClockDivider64:CLKD2|inst1 
    Info (332119):     0.170               0.000 ClockDivider32:CLKD1|inst1 
    Info (332119):     0.189               0.000 ClockDivider64:CLKD2|inst2 
    Info (332119):     0.193               0.000 ClockDivider32:CLKD1|inst 
    Info (332119):     0.195               0.000 ClockDivider64:CLKD2|inst 
    Info (332119):     0.196               0.000 ClockDivider32:CLKD1|inst2 
    Info (332119):     0.350               0.000 CPUCLK 
    Info (332119):     0.445               0.000 ClockDivider32:CLKD1|inst3 
    Info (332119):     0.445               0.000 ClockDivider64:CLKD2|inst4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CPUCLK 
    Info (332119):    -1.285              -1.285 ClockDivider32:CLKD1|inst 
    Info (332119):    -1.285              -1.285 ClockDivider32:CLKD1|inst1 
    Info (332119):    -1.285              -1.285 ClockDivider32:CLKD1|inst2 
    Info (332119):    -1.285              -1.285 ClockDivider32:CLKD1|inst3 
    Info (332119):    -1.285              -1.285 ClockDivider64:CLKD2|inst 
    Info (332119):    -1.285              -1.285 ClockDivider64:CLKD2|inst1 
    Info (332119):    -1.285              -1.285 ClockDivider64:CLKD2|inst2 
    Info (332119):    -1.285              -1.285 ClockDivider64:CLKD2|inst3 
    Info (332119):    -1.285              -1.285 ClockDivider64:CLKD2|inst4 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.357              -0.687 CPUCLK 
    Info (332119):    -0.124              -0.124 ClockDivider64:CLKD2|inst 
    Info (332119):    -0.121              -0.121 ClockDivider32:CLKD1|inst 
    Info (332119):    -0.118              -0.118 ClockDivider64:CLKD2|inst2 
    Info (332119):     0.029               0.000 ClockDivider32:CLKD1|inst2 
    Info (332119):     0.048               0.000 ClockDivider64:CLKD2|inst1 
    Info (332119):     0.055               0.000 ClockDivider64:CLKD2|inst3 
    Info (332119):     0.059               0.000 ClockDivider32:CLKD1|inst1 
    Info (332119):     0.297               0.000 ClockDivider32:CLKD1|inst3 
    Info (332119):     0.297               0.000 ClockDivider64:CLKD2|inst4 
Info (332146): Worst-case hold slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 ClockDivider64:CLKD2|inst3 
    Info (332119):     0.133               0.000 ClockDivider64:CLKD2|inst1 
    Info (332119):     0.147               0.000 ClockDivider32:CLKD1|inst1 
    Info (332119):     0.159               0.000 ClockDivider64:CLKD2|inst2 
    Info (332119):     0.160               0.000 ClockDivider32:CLKD1|inst 
    Info (332119):     0.164               0.000 ClockDivider64:CLKD2|inst 
    Info (332119):     0.172               0.000 ClockDivider32:CLKD1|inst2 
    Info (332119):     0.339               0.000 CPUCLK 
    Info (332119):     0.398               0.000 ClockDivider32:CLKD1|inst3 
    Info (332119):     0.398               0.000 ClockDivider64:CLKD2|inst4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CPUCLK 
    Info (332119):    -1.285              -1.285 ClockDivider32:CLKD1|inst 
    Info (332119):    -1.285              -1.285 ClockDivider32:CLKD1|inst1 
    Info (332119):    -1.285              -1.285 ClockDivider32:CLKD1|inst2 
    Info (332119):    -1.285              -1.285 ClockDivider32:CLKD1|inst3 
    Info (332119):    -1.285              -1.285 ClockDivider64:CLKD2|inst 
    Info (332119):    -1.285              -1.285 ClockDivider64:CLKD2|inst1 
    Info (332119):    -1.285              -1.285 ClockDivider64:CLKD2|inst2 
    Info (332119):    -1.285              -1.285 ClockDivider64:CLKD2|inst3 
    Info (332119):    -1.285              -1.285 ClockDivider64:CLKD2|inst4 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.064
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.064               0.000 CPUCLK 
    Info (332119):     0.173               0.000 ClockDivider32:CLKD1|inst 
    Info (332119):     0.173               0.000 ClockDivider64:CLKD2|inst 
    Info (332119):     0.179               0.000 ClockDivider64:CLKD2|inst2 
    Info (332119):     0.271               0.000 ClockDivider32:CLKD1|inst2 
    Info (332119):     0.277               0.000 ClockDivider64:CLKD2|inst1 
    Info (332119):     0.279               0.000 ClockDivider64:CLKD2|inst3 
    Info (332119):     0.288               0.000 ClockDivider32:CLKD1|inst1 
    Info (332119):     0.626               0.000 ClockDivider32:CLKD1|inst3 
    Info (332119):     0.626               0.000 ClockDivider64:CLKD2|inst4 
Info (332146): Worst-case hold slack is 0.067
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.067               0.000 ClockDivider32:CLKD1|inst1 
    Info (332119):     0.076               0.000 ClockDivider64:CLKD2|inst3 
    Info (332119):     0.083               0.000 ClockDivider32:CLKD1|inst2 
    Info (332119):     0.083               0.000 ClockDivider64:CLKD2|inst1 
    Info (332119):     0.083               0.000 ClockDivider64:CLKD2|inst2 
    Info (332119):     0.085               0.000 CPUCLK 
    Info (332119):     0.091               0.000 ClockDivider32:CLKD1|inst 
    Info (332119):     0.091               0.000 ClockDivider64:CLKD2|inst 
    Info (332119):     0.208               0.000 ClockDivider32:CLKD1|inst3 
    Info (332119):     0.208               0.000 ClockDivider64:CLKD2|inst4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.122 CPUCLK 
    Info (332119):    -1.000              -1.000 ClockDivider32:CLKD1|inst 
    Info (332119):    -1.000              -1.000 ClockDivider32:CLKD1|inst1 
    Info (332119):    -1.000              -1.000 ClockDivider32:CLKD1|inst2 
    Info (332119):    -1.000              -1.000 ClockDivider32:CLKD1|inst3 
    Info (332119):    -1.000              -1.000 ClockDivider64:CLKD2|inst 
    Info (332119):    -1.000              -1.000 ClockDivider64:CLKD2|inst1 
    Info (332119):    -1.000              -1.000 ClockDivider64:CLKD2|inst2 
    Info (332119):    -1.000              -1.000 ClockDivider64:CLKD2|inst3 
    Info (332119):    -1.000              -1.000 ClockDivider64:CLKD2|inst4 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 694 megabytes
    Info: Processing ended: Wed Aug 26 19:48:19 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


