<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<module id="LPF5" XML_version="1" HW_revision="Unknown" description="ipxact12_to_ccs_generated">
    <register id="__ALL___SL2_BUF_ADDR_MBHDRINFO_TOP" description="TOP MBHDRinfo Part1 SL2 Base Address ( Used for Encode Only; Kept for future potential need of reading Mbinfo in Decode)" width="32" offset="0x0" page="1" acronym="__ALL___SL2_BUF_ADDR_MBHDRINFO_TOP">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_MBMVINFO_TOP" description="TOP MBinfo Part2 SL2 Base Address ( Used for Encoder Only; Kept for future potential need of reading Mbinfo in Decode)" width="32" offset="0x4" page="1" acronym="__ALL___SL2_BUF_ADDR_MBMVINFO_TOP">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_MBHDRINFO_BOT" description="BOT MBinfo Part1 SL2 Base Address (Kept for future potential need of reading Mbinfo in Decode/Encode)" width="32" offset="0x8" page="1" acronym="__ALL___SL2_BUF_ADDR_MBHDRINFO_BOT">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_MBMVINFO_BOT" description="BOT MBinfo Part2 SL2 Base Address (Kept for future potential need of reading Mbinfo in Decode/Encode)" width="32" offset="0xC" page="1" acronym="__ALL___SL2_BUF_ADDR_MBMVINFO_BOT">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SLICEINFO" description="SliceInfo Buffer SL2 Base Address" width="32" offset="0x10" page="1" acronym="__ALL___SL2_BUF_ADDR_SLICEINFO">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Resreved1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_NEIGHBORNEARFLAG" description="NeighborNear Flag ( BS=1) from ECD Buffer SL2 BA" width="32" offset="0x14" page="1" acronym="__ALL___SL2_BUF_ADDR_NEIGHBORNEARFLAG">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SLICERPL" description="RPL Buffer SL2 BA ( Used only in case of Encoder to calculate refpic_id)" width="32" offset="0x18" page="1" acronym="__ALL___SL2_BUF_ADDR_SLICERPL">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_FILT_Y_TOP" description="Even lines of Filtered Luma Tiled-Buffer SL2 Base Addr" width="32" offset="0x1C" page="1" acronym="__ALL___SL2_BUF_ADDR_FILT_Y_TOP">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_FILT_Y_BOT" description="Odd lines of Filtered Luma  Tiled-Buffer SL2 Base Addr" width="32" offset="0x20" page="1" acronym="__ALL___SL2_BUF_ADDR_FILT_Y_BOT">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_FILT_UV_TOP" description="Even lines of Filtered Chroma(interleaved NV12)  Tiled-Buffer SL2 Base Addr" width="32" offset="0x24" page="1" acronym="__ALL___SL2_BUF_ADDR_FILT_UV_TOP">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_FILT_UV_BOT" description="Odd lines of Filtered Chroma(interleaved NV12)  Tiled-Buffer SL2 Base Addr" width="32" offset="0x28" page="1" acronym="__ALL___SL2_BUF_ADDR_FILT_UV_BOT">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_FILT_RASTER_Y_TOP" description="Even lines of Filtered Luma Raster-Buffer SL2 Base Addr" width="32" offset="0x2C" page="1" acronym="__ALL___SL2_BUF_ADDR_FILT_RASTER_Y_TOP">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_FILT_RASTER_Y_BOT" description="Odd lines of Filtered Luma  Raster-Buffer SL2 Base Addr" width="32" offset="0x30" page="1" acronym="__ALL___SL2_BUF_ADDR_FILT_RASTER_Y_BOT">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_FILT_RASTER_UV_TOP" description="Even lines of Filtered Chroma(interleaved NV12)  Raster-Buffer SL2 Base Addr" width="32" offset="0x34" page="1" acronym="__ALL___SL2_BUF_ADDR_FILT_RASTER_UV_TOP">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_FILT_RASTER_UV_BOT" description="Odd lines of Filtered Chroma(interleaved NV12)  Raster-Buffer SL2 Base Addr" width="32" offset="0x38" page="1" acronym="__ALL___SL2_BUF_ADDR_FILT_RASTER_UV_BOT">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_TOP_ROW_Y" description="TOP Row of Partially filtered  Data Buffer SL2 Base Address.&#xD;&#xA;This is same as base adress for Luma.&#xD;&#xA;Cb and Cr base adresses are derived out of Luma base address by LPF5." width="32" offset="0x3C" page="1" acronym="__ALL___SL2_BUF_ADDR_TOP_ROW_Y">
        <bitfield id="Address" rwaccess="RW" range="" description="Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Lower 4 bits of 128 bit aligned Sl2 Address." resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_MBHDRINFO_TOP" description="EVEN MBINFO Buffer depth configuration register" width="32" offset="0x100" page="1" acronym="__ALL___SL2_BUF_DEPTH_MBHDRINFO_TOP">
        <bitfield id="Actual_Depth_Minus1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Virtual_Depth_Minus1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_MBHDRINFO_TOP" description="EVEN MBINFO Buffer Pointer configuration register" width="32" offset="0x104" page="1" acronym="__ALL___SL2_BUF_PTR_MBHDRINFO_TOP">
        <bitfield id="wr_pointer" rwaccess="RW" range="" description="Start value of Write pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="rd_pointer" rwaccess="RW" range="" description="Start value of Read pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_MBHDRINFO_TOP" description="Configures the increment offset for buffer pointers of EVENMBInfo" width="32" offset="0x108" page="1" acronym="__ALL___SL2_BUF_PTR_INC_MBHDRINFO_TOP">
        <bitfield id="wr_pointer_inc" rwaccess="RW" range="" description="Increment value for write pointer on wr_core_busy deassertion.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="rd_pointer_inc" rwaccess="RW" range="" description="Increment value for read pointer on rd_core_busy deassertion.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="1" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PARAM_MBMVINFO_TOP" description="MBMVinfo Buffer parameters" width="32" offset="0x10C" page="1" acronym="__ALL___SL2_BUF_PARAM_MBMVINFO_TOP">
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Page Size of MBMV info in terms of Byte" resetval="0" end="4" begin="28" width="25"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of MVinfo Pages" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_MBHDRINFO_BOT" description="ODD MBINFO Buffer depth configuration register" width="32" offset="0x110" page="1" acronym="__ALL___SL2_BUF_DEPTH_MBHDRINFO_BOT">
        <bitfield id="Actual_Depth_Minus1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Virtual_Depth_Minus1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_MBHDRINFO_BOT" description="ODD MBINFO Buffer Pointer configuration register" width="32" offset="0x114" page="1" acronym="__ALL___SL2_BUF_PTR_MBHDRINFO_BOT">
        <bitfield id="wr_pointer" rwaccess="RW" range="" description="Start value of Write pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="rd_pointer" rwaccess="RW" range="" description="Start value of Read pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_MBHDRINFO_BOT" description="Configures the increment offset for buffer pointers of ODD MBInfo" width="32" offset="0x118" page="1" acronym="__ALL___SL2_BUF_PTR_INC_MBHDRINFO_BOT">
        <bitfield id="wr_pointer_inc" rwaccess="RW" range="" description="Increment value for write pointer on wr_core_busy deassertion.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="rd_pointer_inc" rwaccess="RW" range="" description="Increment value for read pointer on rd_core_busy deassertion.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="1" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PARAM_MBMVINFO_BOT" description="MBMVinfo Buffer parameters" width="32" offset="0x11C" page="1" acronym="__ALL___SL2_BUF_PARAM_MBMVINFO_BOT">
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Page Size of MBMV info in terms of Byte" resetval="0" end="4" begin="28" width="25"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of MVinfo Pages" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="29" begin="31" width="3"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_SLICEINFO" description="SliceInfo Buffer depth configuration register" width="32" offset="0x120" page="1" acronym="__ALL___SL2_BUF_DEPTH_SLICEINFO">
        <bitfield id="Actual_Depth_Minus1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Virtual_Depth_Minus1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_SLICEINFO" description="SliceInfo Buffer Pointer configuration register" width="32" offset="0x124" page="1" acronym="__ALL___SL2_BUF_PTR_SLICEINFO">
        <bitfield id="wr_pointer" rwaccess="RW" range="" description="Start value of Write pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="rd_pointer" rwaccess="RW" range="" description="Start value of Read pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_SLICEINFO" description="Configures the increment offset for buffer pointers of SliceInfo" width="32" offset="0x128" page="1" acronym="__ALL___SL2_BUF_PTR_INC_SLICEINFO">
        <bitfield id="wr_pointer_inc" rwaccess="RW" range="" description="Increment value for write pointer on wr_core_busy deassertion.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="rd_pointer_inc" rwaccess="RW" range="" description="Increment value for read pointer on rd_core_busy deassertion.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="1" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_NEIGHBORNEARFLAG" description="NearFlag Buffer depth configuration register" width="32" offset="0x12C" page="1" acronym="__ALL___SL2_BUF_DEPTH_NEIGHBORNEARFLAG">
        <bitfield id="Actual_Depth_Minus1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Virtual_Depth_Minus1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_NEIGHBORNEARFLAG" description="NeighborNear Flag Buffer Pointer configuration register" width="32" offset="0x130" page="1" acronym="__ALL___SL2_BUF_PTR_NEIGHBORNEARFLAG">
        <bitfield id="wr_pointer" rwaccess="RW" range="" description="Start value of Write pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="rd_pointer" rwaccess="RW" range="" description="Start value of Read pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_NEIGHBORNEARFLAG" description="Configures the increment offset for buffer pointers of NeighborNear Flag" width="32" offset="0x134" page="1" acronym="__ALL___SL2_BUF_PTR_INC_NEIGHBORNEARFLAG">
        <bitfield id="wr_pointer_inc" rwaccess="RW" range="" description="Increment value for write pointer on wr_core_busy deassertion.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="rd_pointer_inc" rwaccess="RW" range="" description="Increment value for read pointer on rd_core_busy deassertion.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="1" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_CONSM_SPARE_0" description="CONSM_SPARE_0 Buffer depth configuration register" width="32" offset="0x138" page="1" acronym="__ALL___SL2_BUF_DEPTH_CONSM_SPARE_0">
        <bitfield id="Actual_Depth_Minus1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Virtual_Depth_Minus1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_CONSM_SPARE_0" description="consumer spare 0 Buffer Pointer configuration register" width="32" offset="0x13C" page="1" acronym="__ALL___SL2_BUF_PTR_CONSM_SPARE_0">
        <bitfield id="wr_pointer" rwaccess="RW" range="" description="Start value of Write pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="rd_pointer" rwaccess="RW" range="" description="Start value of Read pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_CONSM_SPARE_0" description="Configures the increment offset for buffer pointers of consumer spare 0 buffer" width="32" offset="0x140" page="1" acronym="__ALL___SL2_BUF_PTR_INC_CONSM_SPARE_0">
        <bitfield id="wr_pointer_inc" rwaccess="RW" range="" description="Increment value for write pointer on wr_core_busy deassertion.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="rd_pointer_inc" rwaccess="RW" range="" description="Increment value for read pointer on rd_core_busy deassertion.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="1" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___LBC_BUF_DEPTH_RECON_YUV" description="CALC RECON  Buffer depth configuration register" width="32" offset="0x150" page="1" acronym="__ALL___LBC_BUF_DEPTH_RECON_YUV">
        <bitfield id="Actual_Depth_Minus1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Virtual_Depth_Minus1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___LBC_BUF_PTR_RECON_YUV" description="CALC Recon  Buffer Pointer configuration register" width="32" offset="0x154" page="1" acronym="__ALL___LBC_BUF_PTR_RECON_YUV">
        <bitfield id="wr_pointer" rwaccess="RW" range="" description="Start value of Write pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="rd_pointer" rwaccess="RW" range="" description="Start value of Read pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___LBC_BUF_PTR_INC_RECON_YUV" description="Configures the increment offset for buffer pointers of CALC DFIFO" width="32" offset="0x158" page="1" acronym="__ALL___LBC_BUF_PTR_INC_RECON_YUV">
        <bitfield id="wr_pointer_inc" rwaccess="RW" range="" description="Increment value for write pointer on wr_core_busy deassertion.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="rd_pointer_inc" rwaccess="RW" range="" description="Increment value for read pointer on rd_core_busy deassertion.&#xD;&#xA;Range: 0 to Actual_buffer_depth_minus1" resetval="1" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
    </register>
    <register id="__ALL___LBC_BUF_BUFFER_ENTRY_SIZE" description="Number of words in each BUFFER_ENTRY" width="32" offset="0x160" page="1" acronym="__ALL___LBC_BUF_BUFFER_ENTRY_SIZE">
        <bitfield id="BUFFER_ENTRY_SIZE_MINUS1" rwaccess="RW" range="" description="Number of words in each BUFFER_ENTRY = BUFFER_ENTRY_SIZE_MINUS1+1&#xD;&#xA;(4:2:2 --&gt; 1024 Byte / MB of RECON_YUV otherwise 512Byte / MB)" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___SL2_BUF_PARAM_FILT_Y_TOP" description="Even lines of Filterd Luma Tiled Buffer parameters" width="32" offset="0x164" page="1" acronym="__ALL___SL2_BUF_PARAM_FILT_Y_TOP">
        <bitfield id="BUF_WIDTH_MINUS_1" rwaccess="RW" range="" description="Width of Filter-Buffer in terms of 16byte ( Supported N-MB flow is for 1,2,4,8,16 MB )" resetval="0" end="0" begin="6" width="7"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="7" begin="13" width="7"/>
        <bitfield id="RESERVED_BUF_HEIGHT" rwaccess="R" range="" description="Filter Buffer Height ( Max 20 for H.264)&#xD;&#xA;reserved(read 0)" resetval="0" end="14" begin="17" width="4"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="18" begin="20" width="3"/>
        <bitfield id="BUF_DEPTH_MINUS_1" rwaccess="RW" range="" description="Number of Filter Buffer as interface between LPF and vDMA.&#xD;&#xA; 2 = Ping-pong Filter Buffers ( 2 set of filter buffers)&#xD;&#xA; 3 = 3 set of Filter Buffers.&#xD;&#xA;16=16 set of Filter Buffers" resetval="0" end="21" begin="30" width="10"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PARAM_FILT_UV_TOP" description="Even lines of Filterd Chroma Tiled Buffer parameters" width="32" offset="0x168" page="1" acronym="__ALL___SL2_BUF_PARAM_FILT_UV_TOP">
        <bitfield id="BUF_WIDTH_MINUS_1" rwaccess="RW" range="" description="Width of Buffer in terms of 16byte ( Supported N-MB flow is for 1,2,4,8,16 MB )" resetval="0" end="0" begin="6" width="7"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="7" begin="13" width="7"/>
        <bitfield id="reserved_BUF_HEIGHT" rwaccess="R" range="" description="Filter Buffer Height ( Max 6 for H.264)&#xD;&#xA;reserved(read0)" resetval="0" end="14" begin="17" width="4"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="18" begin="20" width="3"/>
        <bitfield id="BUF_DEPTH_MINUS_1" rwaccess="RW" range="" description="Number of Filter Buffer as interface between LPF and vDMA.&#xD;&#xA; 2 = Ping-pong Filter Buffers ( 2 set of filter buffers)&#xD;&#xA; 3 = 3 set of Filter Buffers.&#xD;&#xA;16=16 set of Filter Buffers" resetval="0" end="21" begin="30" width="10"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PARAM_FILT_Y_BOT" description="Odd lines of Filterd Luma Tiled Buffer parameters" width="32" offset="0x16C" page="1" acronym="__ALL___SL2_BUF_PARAM_FILT_Y_BOT">
        <bitfield id="Reserved_BUF_WIDTH" rwaccess="R" range="" description="Width of Buffer in terms of byte ( Supported N-MB flow is for 1,2,4,8,16 MB )" resetval="0" end="0" begin="6" width="7"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="7" begin="13" width="7"/>
        <bitfield id="reserved_BUF_HEIGHT" rwaccess="R" range="" description="Filter Buffer Height ( Max 20 for H.264)" resetval="0" end="14" begin="17" width="4"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="18" begin="20" width="3"/>
        <bitfield id="reserved_BUF_DEPTH" rwaccess="R" range="" description="Number of Filter Buffer as interface between LPF and vDMA.&#xD;&#xA; 2 = Ping-pong Filter Buffers ( 2 set of filter buffers)&#xD;&#xA; 3 = 3 set of Filter Buffers.&#xD;&#xA;16=16 set of Filter Buffers" resetval="0" end="21" begin="30" width="10"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PARAM_FILT_UV_BOT" description="Odd lines of Filterd Chroma Tiled Buffer parameters" width="32" offset="0x170" page="1" acronym="__ALL___SL2_BUF_PARAM_FILT_UV_BOT">
        <bitfield id="reserved_BUF_WIDTH" rwaccess="R" range="" description="Width of Buffer in terms of byte ( Supported N-MB flow is for 1,2,4,8,16 MB )" resetval="0" end="0" begin="6" width="7"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="7" begin="13" width="7"/>
        <bitfield id="reserved_BUF_HEIGHT" rwaccess="R" range="" description="Filter Buffer Height ( Max 6 for H.264)" resetval="0" end="14" begin="17" width="4"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="18" begin="20" width="3"/>
        <bitfield id="reserved_BUF_DEPTH" rwaccess="R" range="" description="Number of Filter Buffer as interface between LPF and vDMA.&#xD;&#xA; 2 = Ping-pong Filter Buffers ( 2 set of filter buffers)&#xD;&#xA; 3 = 3 set of Filter Buffers.&#xD;&#xA;16=16 set of Filter Buffers" resetval="0" end="21" begin="30" width="10"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PARAM_FILT_RASTER_Y_TOP" description="Even lines of Filterd Luma Ratsre Buffer parameters" width="32" offset="0x174" page="1" acronym="__ALL___SL2_BUF_PARAM_FILT_RASTER_Y_TOP">
        <bitfield id="BUF_WIDTH_MINUS_1" rwaccess="RW" range="" description="Width of 1 entry of Filter-Buffer in terms of 16byte (Supported N-MB flow is for 1,2,4,8,16 MB)" resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="5" begin="11" width="7"/>
        <bitfield id="RESERVED_BUF_HEIGHT" rwaccess="R" range="" description="Height of Filter-Buffer  ( Max 20 for H.264 Non-MBAFF; 40 for MBAFF)&#xD;&#xA;Reserved (Read 0)" resetval="0" end="12" begin="17" width="6"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="64x64 support" resetval="0" end="18" begin="20" width="3"/>
        <bitfield id="BUF_DEPTH_MINUS_1" rwaccess="RW" range="" description="Number of Filter-Buffers as interface between LPF and vDMA.&#xD;&#xA; 2 = Ping-pong Filter Buffers ( 2 set of filter buffers)&#xD;&#xA; 3 = 3 set of Filter Buffers.&#xD;&#xA;16=16 set of Filter Buffers" resetval="0" end="21" begin="30" width="10"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PARAM_FILT_RASTER_UV_TOP" description="Even lines of Filterd Chroma(interleaved,NV12) Raster Buffer parameters" width="32" offset="0x178" page="1" acronym="__ALL___SL2_BUF_PARAM_FILT_RASTER_UV_TOP">
        <bitfield id="BUF_WIDTH_MINUS_1" rwaccess="RW" range="" description="Width of Buffer in terms of 16byte ( Supported N-MB flow is for 1,2,4,8,16 MB )" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="RESERVED_BUF_HEIGHT" rwaccess="R" range="" description="Filter Buffer Height ( Max 12 for H.264)&#xD;&#xA;Reserved(read 0)" resetval="0" end="12" begin="17" width="6"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="18" begin="20" width="3"/>
        <bitfield id="BUF_DEPTH_MINUS_1" rwaccess="RW" range="" description="Number of Filter Buffer as interface between LPF and vDMA.&#xD;&#xA; 2 = Ping-pong Filter Buffers ( 2 set of filter buffers)&#xD;&#xA; 3 = 3 set of Filter Buffers.&#xD;&#xA;16=16 set of Filter Buffers" resetval="0" end="21" begin="30" width="10"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PARAM_FILT_RASTER_Y_BOT" description="Odd lines of Filterd Luma Ratsre Buffer parameters" width="32" offset="0x17C" page="1" acronym="__ALL___SL2_BUF_PARAM_FILT_RASTER_Y_BOT">
        <bitfield id="RESERVED_BUF_WIDTH_MINUS_1" rwaccess="R" range="" description="Width of 1 entry of Filter-Buffer in terms of 16byte ( Supported N-MB flow is for 1,2,4,8,16 MB )" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="RESERVED_BUF_HEIGHT" rwaccess="R" range="" description="Height of Filter-Buffer  ( Max 20 for H.264)&#xD;&#xA;Reserved (Read 0)" resetval="0" end="12" begin="17" width="6"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="64x64 support" resetval="0" end="18" begin="20" width="3"/>
        <bitfield id="RESERVED_BUF_DEPTH_MINUS_1" rwaccess="R" range="" description="Number of Filter-Buffers as interface between LPF and vDMA.&#xD;&#xA; 2 = Ping-pong Filter Buffers ( 2 set of filter buffers)&#xD;&#xA; 3 = 3 set of Filter Buffers.&#xD;&#xA;16=16 set of Filter Buffers" resetval="0" end="21" begin="30" width="10"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PARAM_FILT_RASTER_UV_BOT" description="Odd lines of Filterd Chroma(interleaved,NV12) Raster Buffer parameters" width="32" offset="0x180" page="1" acronym="__ALL___SL2_BUF_PARAM_FILT_RASTER_UV_BOT">
        <bitfield id="RESERVED_BUF_WIDTH" rwaccess="R" range="" description="Width of Buffer in terms of 16byte ( Supported N-MB flow is for 1,2,4,8,16 MB )" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="6" begin="11" width="6"/>
        <bitfield id="RESERVED_BUF_HEIGHT" rwaccess="R" range="" description="Filter Buffer Height ( Max 12 for H.264)" resetval="0" end="12" begin="17" width="6"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="18" begin="20" width="3"/>
        <bitfield id="RESERVED_BUF_DEPTH" rwaccess="R" range="" description="Number of Filter Buffer as interface between LPF and vDMA.&#xD;&#xA; 2 = Ping-pong Filter Buffers ( 2 set of filter buffers)&#xD;&#xA; 3 = 3 set of Filter Buffers.&#xD;&#xA;16=16 set of Filter Buffers" resetval="0" end="21" begin="30" width="10"/>
        <bitfield id="Reserved2" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PARAM_TOP_ROW" description="TOP ROW Pixels Buffer parameters" width="32" offset="0x184" page="1" acronym="__ALL___SL2_BUF_PARAM_TOP_ROW">
        <bitfield id="BUF_WIDTH_MINUS_1" rwaccess="RW" range="" description="Buffer Width in terms of 16Bytes.&#xD;&#xA;Worst case for 16K frame width with no store into DDR." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="BUF_DEPTH_MINUS_1" rwaccess="RW" range="" description="Configure it to 2 always whenver store into DDR is configured.&#xD;&#xA;Configure it to 0 always whenver store into DDR is NOT configured.&#xD;&#xA; Kept for future expansion." resetval="0" end="15" begin="17" width="3"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="14" width="5"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="18" begin="31" width="14"/>
    </register>
    <register id="__ALL___SL2_BUF_PARAM_TOP_ROW_STORE_CTRL" description="Control parameter for top-row buffer Store into DDR" width="32" offset="0x190" page="1" acronym="__ALL___SL2_BUF_PARAM_TOP_ROW_STORE_CTRL">
        <bitfield id="Group_ID" rwaccess="RW" range="" description="Group ID used to trigger vDMA transfer for Store" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___SL2_BUF_PARAM_TOP_ROW_LOAD_CTRL" description="Control parameter for top-row buffer load from DDR" width="32" offset="0x194" page="1" acronym="__ALL___SL2_BUF_PARAM_TOP_ROW_LOAD_CTRL">
        <bitfield id="Group_ID" rwaccess="RW" range="" description="Group ID used to trigger vDMA transfer for Load" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___SL2_BUF_FILT_REGION0_CTRL" description="Region0 Control Parameters" width="32" offset="0x198" page="1" acronym="__ALL___SL2_BUF_FILT_REGION0_CTRL">
        <bitfield id="Group_ID" rwaccess="RW" range="" description="Group ID used to trigger vDMA transfer for Region#0." resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="reserved_NUM_X_TRIGGER" rwaccess="R" range="" description="Number of X Trigger used to trigger vDMA transfer for Region#0." resetval="0" end="7" begin="16" width="10"/>
        <bitfield id="Reserved_NUM_Y_TRIGGER" rwaccess="R" range="" description="Number of Y Trigger used to trigger vDMA transfer for Region#0." resetval="0" end="17" begin="26" width="10"/>
        <bitfield id="Byte_misalignment_Raster_Y" rwaccess="RW" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="27" begin="28" width="2"/>
        <bitfield id="Byte_misalignment_Raster_UV" rwaccess="RW" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="29" begin="30" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_FILT_REGION1_CTRL" description="Region1 Control Parameters" width="32" offset="0x19C" page="1" acronym="__ALL___SL2_BUF_FILT_REGION1_CTRL">
        <bitfield id="Group_ID" rwaccess="RW" range="" description="Group ID used to trigger vDMA transfer for Region#1." resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_NUM_X_TRIGGER" rwaccess="R" range="" description="Number of X Trigger used to trigger vDMA transfer for Region#1." resetval="0" end="7" begin="16" width="10"/>
        <bitfield id="Reserved_NUM_Y_TRIGGER" rwaccess="R" range="" description="Number of Y Trigger used to trigger vDMA transfer for Region#1." resetval="0" end="17" begin="26" width="10"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_Y" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="27" begin="28" width="2"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_UV" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="29" begin="30" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_FILT_REGION2_CTRL" description="Region2 Control Parameters" width="32" offset="0x1A0" page="1" acronym="__ALL___SL2_BUF_FILT_REGION2_CTRL">
        <bitfield id="Group_ID" rwaccess="RW" range="" description="Group ID used to trigger vDMA transfer for Region#2." resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Rsvd_NUM_X_TRIGGER" rwaccess="R" range="" description="Number of X Trigger used to trigger vDMA transfer for Region#2." resetval="0" end="7" begin="16" width="10"/>
        <bitfield id="Rsvd_NUM_Y_TRIGGER" rwaccess="R" range="" description="Number of Y Trigger used to trigger vDMA transfer for Region#2." resetval="0" end="17" begin="26" width="10"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_Y" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="27" begin="28" width="2"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_UV" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="29" begin="30" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_FILT_REGION3_CTRL" description="Region3 Control Parameters" width="32" offset="0x1A4" page="1" acronym="__ALL___SL2_BUF_FILT_REGION3_CTRL">
        <bitfield id="Group_ID" rwaccess="RW" range="" description="Group ID used to trigger vDMA transfer for Region#3." resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Rsvd_NUM_X_TRIGGER" rwaccess="R" range="" description="Number of X Trigger used to trigger vDMA transfer for Region#3." resetval="0" end="7" begin="16" width="10"/>
        <bitfield id="Rsvd_NUM_Y_TRIGGER" rwaccess="R" range="" description="Number of Y Trigger used to trigger vDMA transfer for Region#3." resetval="0" end="17" begin="26" width="10"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_Y" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="27" begin="28" width="2"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_UV" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="29" begin="30" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_FILT_REGION4_CTRL" description="Region4 Control Parameters" width="32" offset="0x1A8" page="1" acronym="__ALL___SL2_BUF_FILT_REGION4_CTRL">
        <bitfield id="Group_ID" rwaccess="RW" range="" description="Group ID used to trigger vDMA transfer for Region#4." resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Rsvd_NUM_X_TRIGGER" rwaccess="R" range="" description="Number of X Trigger used to trigger vDMA transfer for Region#4." resetval="0" end="7" begin="16" width="10"/>
        <bitfield id="Rsvd_NUM_Y_TRIGGER" rwaccess="R" range="" description="Number of Y Trigger used to trigger vDMA transfer for Region#4." resetval="0" end="17" begin="26" width="10"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_Y" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="27" begin="28" width="2"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_UV" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="29" begin="30" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_FILT_REGION5_CTRL" description="Region5 Control Parameters" width="32" offset="0x1AC" page="1" acronym="__ALL___SL2_BUF_FILT_REGION5_CTRL">
        <bitfield id="Group_ID" rwaccess="RW" range="" description="Group ID used to trigger vDMA transfer for Region#5." resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Rsvd_NUM_X_TRIGGER" rwaccess="R" range="" description="Number of X Trigger used to trigger vDMA transfer for Region#5." resetval="0" end="7" begin="16" width="10"/>
        <bitfield id="Rsvd_NUM_Y_TRIGGER" rwaccess="R" range="" description="Number of Y Trigger used to trigger vDMA transfer for Region#5." resetval="0" end="17" begin="26" width="10"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_Y" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="27" begin="28" width="2"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_UV" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="29" begin="30" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_FILT_REGION6_CTRL" description="Region6 Control Parameters" width="32" offset="0x1B0" page="1" acronym="__ALL___SL2_BUF_FILT_REGION6_CTRL">
        <bitfield id="Group_ID" rwaccess="RW" range="" description="Group ID used to trigger vDMA transfer for Region#6." resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Rsvd_NUM_X_TRIGGER" rwaccess="R" range="" description="Number of X Trigger used to trigger vDMA transfer for Region#6." resetval="0" end="7" begin="16" width="10"/>
        <bitfield id="Rsvd_NUM_Y_TRIGGER" rwaccess="R" range="" description="Number of Y Trigger used to trigger vDMA transfer for Region#6." resetval="0" end="17" begin="26" width="10"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_Y" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="27" begin="28" width="2"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_UV" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="29" begin="30" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_FILT_REGION7_CTRL" description="Region7 Control Parameters" width="32" offset="0x1B4" page="1" acronym="__ALL___SL2_BUF_FILT_REGION7_CTRL">
        <bitfield id="Group_ID" rwaccess="RW" range="" description="Group ID used to trigger vDMA transfer for Region#7." resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Rsvd_NUM_X_TRIGGER" rwaccess="R" range="" description="Number of X Trigger used to trigger vDMA transfer for Region#7." resetval="0" end="7" begin="16" width="10"/>
        <bitfield id="Rsvd_NUM_Y_TRIGGER" rwaccess="R" range="" description="Number of Y Trigger used to trigger vDMA transfer for Region#7." resetval="0" end="17" begin="26" width="10"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_Y" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="27" begin="28" width="2"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_UV" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="29" begin="30" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_FILT_REGION8_CTRL" description="Region8 Control Parameters" width="32" offset="0x1B8" page="1" acronym="__ALL___SL2_BUF_FILT_REGION8_CTRL">
        <bitfield id="Group_ID" rwaccess="RW" range="" description="Group ID used to trigger vDMA transfer for Region#8." resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Rsvd_NUM_X_TRIGGER" rwaccess="R" range="" description="Number of X Trigger used to trigger vDMA transfer for Region#8." resetval="0" end="7" begin="16" width="10"/>
        <bitfield id="Rsvd_NUM_Y_TRIGGER" rwaccess="R" range="" description="Number of Y Trigger used to trigger vDMA transfer for Region#8." resetval="0" end="17" begin="26" width="10"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_Y" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="27" begin="28" width="2"/>
        <bitfield id="Rsvd_Byte_misalignment_Raster_UV" rwaccess="R" range="" description="Multiple of 4Byte misalignent in writing Luma data into Filter Buffer for Raster OUT" resetval="0" end="29" begin="30" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___MODE" description="LPF Mode register" width="32" offset="0x300" page="1" acronym="__ALL___MODE">
        <bitfield id="ENCODER" rwaccess="RW" range="" description="0=&gt;Decoder, 1=&gt;Encoder" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="MODE" rwaccess="RW" range="" description="0=&gt;H.241, 1=&gt;Normal" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="1" begin="7" width="7"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="9" begin="31" width="23"/>
    </register>
    <register id="__ALL___CODEC_TYPE" description="LPF codec type register" width="32" offset="0x304" page="1" acronym="__ALL___CODEC_TYPE">
        <bitfield id="CODEC_TYPE" rwaccess="RW" range="" description="0=&gt;H.264, 1=&gt;SVC, 2=&gt; reserved" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
    </register>
    <register id="__ALL___LF_CONFIG" description="Configuraiton parameter for LPF operation" width="32" offset="0x308" page="1" acronym="__ALL___LF_CONFIG">
        <bitfield id="RASTER_OUT" rwaccess="RW" range="" description="RASTER OUT filter data" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TILER_OUT" rwaccess="RW" range="" description="TILER OUT filter data" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_COMP_NF1" rwaccess="RW" range="" description="Compute NeighborNear Flag inside ECD5 or LPF5.&#xD;&#xA;SW MUST Write '0' into this bit." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="TOP_ROW_STORE_DDR" rwaccess="RW" range="" description="TOP row store/load into/from DDR" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="BYPASS_LPF5" rwaccess="RW" range="" description="Bypass LPF5 operations, except loading pixels from REOCN_YUV and storing into SL2.&#xD;&#xA;No need to create Left column and create top row or buffer inside SL2. use single descriptor to transfer full RECON_YUV buffer into SL2. ALways use region#4 descriptors." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
    </register>
    <register id="__ALL___LF_VDMA_PARAM" description="" width="32" offset="0x30C" page="1" acronym="__ALL___LF_VDMA_PARAM">
        <bitfield id="N_MB" rwaccess="RW" range="" description="Value of N to be used for transferring N-MB filtered data through VDMA.&#xD;&#xA;Legal Values of N=1,2,4,8,16&#xD;&#xA;N_MB parameter is fixed for complete frame. It can't change during frame/picture processing." resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="TN_MB" rwaccess="RW" range="" description="Value of TN to be used for storing/loading TN_MB partially filtered top-row data through VDMA.&#xD;&#xA;Legal Values of TN=16,32,64,128" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_FILT_Y_TOP_STATUS" description="Buffer Status of Even lines of Luma as Tiled" width="32" offset="0x400" page="1" acronym="__ALL___SL2_BUF_FILT_Y_TOP_STATUS">
        <bitfield id="BUF_COUNT" rwaccess="RW" range="" description="Buffer Count within Circular Buffer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="Byte_misalignment_Write" rwaccess="RW" range="" description="" resetval="0" end="11" begin="21" width="11"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_FILT_UV_TOP_STATUS" description="Buffer Status of Even lines of Chroma as Tiled" width="32" offset="0x404" page="1" acronym="__ALL___SL2_BUF_FILT_UV_TOP_STATUS">
        <bitfield id="BUF_COUNT" rwaccess="RW" range="" description="Buffer Count within Circular Buffer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="Byte_misalignment_Write" rwaccess="RW" range="" description="Byte Misalignment from Filter Buffer for current N-MB container." resetval="0" end="11" begin="21" width="11"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_FILT_RASTER_Y_TOP_STATUS" description="Buffer Status of Even lines of Luma as Raster" width="32" offset="0x408" page="1" acronym="__ALL___SL2_BUF_FILT_RASTER_Y_TOP_STATUS">
        <bitfield id="BUF_COUNT" rwaccess="RW" range="" description="Buffer Count within Filter-Buffer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="Byte_misalignment_Write" rwaccess="RW" range="" description="BYte migalignment from Current Filter Buffer start" resetval="0" end="11" begin="19" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="20" begin="31" width="12"/>
    </register>
    <register id="__ALL___SL2_BUF_FILT_RASTER_UV_TOP_STATUS" description="Buffer Status of Even lines of Chroma as Raster" width="32" offset="0x40C" page="1" acronym="__ALL___SL2_BUF_FILT_RASTER_UV_TOP_STATUS">
        <bitfield id="BUF_COUNT" rwaccess="RW" range="" description="Buffer Count within Circular Buffer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="Byte_misalignment_Write" rwaccess="RW" range="" description="" resetval="0" end="11" begin="19" width="9"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="20" begin="31" width="12"/>
    </register>
    <register id="__ALL___LF_FILT_MB_STATUS" description="MB number which is fully filtered into SL2" width="32" offset="0x410" page="1" acronym="__ALL___LF_FILT_MB_STATUS">
        <bitfield id="MB_X" rwaccess="RW" range="" description="column number of MB filtered and stored into SL2" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="MB_Y" rwaccess="RW" range="" description="row number of MB filtered and stored into SL2" resetval="0" end="12" begin="21" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="VALID" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___LF_VDMA_MB_STATUS" description="MB number which is fully transferrred into DDR" width="32" offset="0x414" page="1" acronym="__ALL___LF_VDMA_MB_STATUS">
        <bitfield id="MB_X" rwaccess="RW" range="" description="column number of MB transferred into DDR" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="MB_Y" rwaccess="RW" range="" description="Row number of MB transferred into DDR" resetval="0" end="12" begin="21" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="VALID" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___TOP_ROW_MB_STATUS" description="MB number whose partially filtered bottom pixels are fully transferred into DDR.&#xD;&#xA;This register is also used to track MB number which is fully loaded from DDR. Hence in bottom row of Frame, this register is used to extract loaded MB position, as no store takes place in bottom of frame" width="32" offset="0x418" page="1" acronym="__ALL___TOP_ROW_MB_STATUS">
        <bitfield id="MB_X" rwaccess="RW" range="" description="column number of MB. If MB_X &gt;= frame_width in MB, which means end of row has reached." resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="MB_Y" rwaccess="RW" range="" description="row number of MB" resetval="0" end="12" begin="21" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="VALID" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_TOP_ROW_Y_RD" description="Operational Read parameters of TOP ROW pixels for Luma" width="32" offset="0x41C" page="1" acronym="__ALL___SL2_BUF_STATUS_TOP_ROW_Y_RD">
        <bitfield id="buf_count" rwaccess="RW" range="" description="Buffer count of top-row buffer for Luma Loading" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="addr_shift" rwaccess="RW" range="" description="address shift from current Buffer for reading next top row 4x4 block" resetval="0" end="6" begin="15" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="4" begin="5" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_TOP_ROW_Y_WR" description="Operational Write parameters of TOP ROW pixels for Luma" width="32" offset="0x420" page="1" acronym="__ALL___SL2_BUF_STATUS_TOP_ROW_Y_WR">
        <bitfield id="buf_count" rwaccess="RW" range="" description="Buffer count of top-row buffer for Luma Storing" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="4" begin="5" width="2"/>
        <bitfield id="addr_shift" rwaccess="RW" range="" description="address shift from current Buffer for storing next top row 4x4 block" resetval="0" end="6" begin="15" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_TOP_ROW_U_RD" description="Operational Read parameters of TOP ROW pixels for Cb" width="32" offset="0x424" page="1" acronym="__ALL___SL2_BUF_STATUS_TOP_ROW_U_RD">
        <bitfield id="buf_count" rwaccess="RW" range="" description="Buffer count of top-row buffer for Cb Loading" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="addr_shift" rwaccess="RW" range="" description="address shift from current Buffer for reading next top row 4x4 block" resetval="0" end="6" begin="15" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="4" begin="5" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_TOP_ROW_U_WR" description="Operational Write parameters of TOP ROW pixels for Cb" width="32" offset="0x428" page="1" acronym="__ALL___SL2_BUF_STATUS_TOP_ROW_U_WR">
        <bitfield id="buf_count" rwaccess="RW" range="" description="Buffer count of top-row buffer for Cb Storing" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="4" begin="5" width="2"/>
        <bitfield id="addr_shift" rwaccess="RW" range="" description="address shift from current Buffer for storing next top row 4x4 block" resetval="0" end="6" begin="15" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_TOP_ROW_V_RD" description="Operational Read parameters of TOP ROW pixels for Cr" width="32" offset="0x42C" page="1" acronym="__ALL___SL2_BUF_STATUS_TOP_ROW_V_RD">
        <bitfield id="buf_count" rwaccess="RW" range="" description="Buffer count of top-row buffer for Cr Loading" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="addr_shift" rwaccess="RW" range="" description="address shift from current Buffer for reading next top row 4x4 block" resetval="0" end="6" begin="15" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="4" begin="5" width="2"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_TOP_ROW_V_WR" description="Operational Write parameters of TOP ROW pixels for Cr" width="32" offset="0x430" page="1" acronym="__ALL___SL2_BUF_STATUS_TOP_ROW_V_WR">
        <bitfield id="buf_count" rwaccess="RW" range="" description="Buffer count of top-row buffer for Cr Storing" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="4" begin="5" width="2"/>
        <bitfield id="addr_shift" rwaccess="RW" range="" description="address shift from current Buffer for storing next top row 4x4 block" resetval="0" end="6" begin="15" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___TOP_ROW_STORE_STATUS" description="Buffer status info for storing into DDR" width="32" offset="0x434" page="1" acronym="__ALL___TOP_ROW_STORE_STATUS">
        <bitfield id="BUF_COUNT" rwaccess="RW" range="" description="Buffer Count within Circular Buffer" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
    </register>
    <register id="__ALL___TOP_ROW_LOAD_STATUS" description="Buffer status info for Loading from DDR" width="32" offset="0x438" page="1" acronym="__ALL___TOP_ROW_LOAD_STATUS">
        <bitfield id="BUF_COUNT" rwaccess="RW" range="" description="Buffer Count within Circular Buffer" resetval="0" end="0" begin="3" width="4"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_VDMA_TRIGGER" description="VDMA TRIGGer Buffer Pointer configuration register" width="32" offset="0x43C" page="1" acronym="__ALL___SL2_BUF_PTR_VDMA_TRIGGER">
        <bitfield id="wr_pointer" rwaccess="RW" range="" description="Start value of Write pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to frame_width_in_MB_Minus_1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="rd_pointer" rwaccess="RW" range="" description="Start value of Read pointer, initialized on BC_CLR.&#xD;&#xA;Range: 0 to frame_width_in_MB_Minus_1" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___LF_LEFT_TOP_LF_PARAM" description="Left Top MB Parameters" width="32" offset="0x440" page="1" acronym="__ALL___LF_LEFT_TOP_LF_PARAM">
        <bitfield id="INTRA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Frame_MB" rwaccess="RW" range="" description="Frame/Field MB for MBAFF." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="QP_Y" rwaccess="RW" range="" description="QP(Luma)" resetval="0" end="2" begin="8" width="7"/>
        <bitfield id="QP_CB" rwaccess="RW" range="" description="QP(Cb)" resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="QP_CR" rwaccess="RW" range="" description="QP(Cr)" resetval="0" end="16" begin="22" width="7"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
    </register>
    <register id="__ALL___LF_LEFT_BOT_LF_PARAM" description="Left Bot  MB Parameters" width="32" offset="0x444" page="1" acronym="__ALL___LF_LEFT_BOT_LF_PARAM">
        <bitfield id="INTRA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Frame_MB" rwaccess="RW" range="" description="Frame/Field MB for MBAFF." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="QP_Y" rwaccess="RW" range="" description="QP(Luma)" resetval="0" end="2" begin="8" width="7"/>
        <bitfield id="QP_CB" rwaccess="RW" range="" description="QP(Cb)" resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="QP_CR" rwaccess="RW" range="" description="QP(Cr)" resetval="0" end="16" begin="22" width="7"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
    </register>
    <register id="__ALL___LF_LEFT_CBP" description="Calculated CBP for Left MB/MB-pair ( Saving relevent CBP fileds from current MB/MB-pair for Left MB))" width="32" offset="0x448" page="1" acronym="__ALL___LF_LEFT_CBP">
        <bitfield id="LEFT_TOP_MB_NEIGHBOR_CBP_0" rwaccess="RW" range="" description="Neighbor Blockid[5]" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="LEFT_TOP_MB_NEIGHBOR_CBP_1" rwaccess="RW" range="" description="Neighbor Blockid[7]" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="LEFT_TOP_MB_NEIGHBOR_CBP_2" rwaccess="RW" range="" description="Neighbor Blockid[13]" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="LEFT_TOP_MB_NEIGHBOR_CBP_3" rwaccess="RW" range="" description="Neighbor Blockid[15]" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="LEFT_BOT_MB_NEIGHBOR_CBP_0" rwaccess="RW" range="" description="Neighbor Blockid[5] of LEFT BOT (MB-pair )" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="LEFT_BOT_MB_NEIGHBOR_CBP_1" rwaccess="RW" range="" description="Neighbor Blockid[7] (MB-pair)" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="LEFT_BOT_MB_NEIGHBOR_CBP_2" rwaccess="RW" range="" description="Neighbor Blockid[13]  (MB-Pair)" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="LEFT_BOT_MB_NEIGHBOR_CBP_3" rwaccess="RW" range="" description="Neighbor Blockid[15] (MB-pair)" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="20" begin="31" width="12"/>
    </register>
    <register id="__ALL___LF_CURMB_PROPERTY" description="Operational property of Current MB/MB-pair." width="32" offset="0x44C" page="1" acronym="__ALL___LF_CURMB_PROPERTY">
        <bitfield id="FRAME_TOP_ROW" rwaccess="RW" range="" description="indicates whether current MB belongs to top row of Frame." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="MBAFF_TOP_MB" rwaccess="RW" range="" description="indicates top/bot of MBAFF MB-pair." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="SLICE_VALID" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___PID" description="IP Revision Identifier&#xD;&#xA;This allows a PID showing X.Y.R  in silicon to relate the RTL release with a (close-to-correct) spec version X.Y.S." width="32" offset="0x600" page="1" acronym="__ALL___PID">
        <bitfield id="minor" rwaccess="R" range="" description="Minor Revision.  &#xD;&#xA;Y as described in PDR with additional clarifications/definitions below. &#xD;&#xA;This number is owned/maintained by IP specification owner. &#xD;&#xA;&#xD;&#xA;Y changes ONLY when: &#xD;&#xA;(1) Features are scaled (up or down). Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indicates which features are exactly available. &#xD;&#xA;(2) When feature creeps from Is-Not list to Is list. But this may not be the case once it sees silicon; in which case X will change. &#xD;&#xA;&#xD;&#xA;Y does NOT change due to: &#xD;&#xA;(1) Bug fixes &#xD;&#xA;(2) Typos or clarifications &#xD;&#xA;(3) major functional/feature change/addition/deletion. Instead these changes may be reflected via R, S, X as applicable. &#xD;&#xA;&#xD;&#xA;Spec owner maintains a customer-invisible number 'S' which changes due to: &#xD;&#xA;(1) Typos/clarifications &#xD;&#xA;(2) Bug documentation. Note that this bug is not due to a spec change but due to implementation. Nevertheless, the spec tracks the IP bugs. An RTL release (say for silicon PG1.1) that occurs due to bug fix should document the corresponding spec number (X.Y.S) in its release notes." resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="custom" rwaccess="R" range="" description="Indicates a special version for a particular device.  Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers.  &#xD;&#xA;0 if non-custom." resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="major" rwaccess="R" range="" description="Major Revision.  &#xD;&#xA;X as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner. &#xD;&#xA;&#xD;&#xA;X changes ONLY when: &#xD;&#xA;(1) There is a major feature addition. An example would be adding Master Mode to Utopia Level2. The Func field (or Class/Type in old PID format) will remain the same. &#xD;&#xA;&#xD;&#xA;X does NOT change due to: &#xD;&#xA;(1) Bug fixes &#xD;&#xA;(2) Change in feature parameters." resetval="0" end="8" begin="10" width="3"/>
        <bitfield id="rtl" rwaccess="R" range="" description="RTL Version. &#xD;&#xA;R as described in PDR with additional clarifications/definitions below.  Must be easily ECO-able or controlled during fabrication.  Ideally through a top level metal mask or e-fuse. This number is maintained/owned by IP design owner. &#xD;&#xA;&#xD;&#xA;RTL follows a numbering such as X.Y.R.Z which are explained in this table. &#xD;&#xA;&#xD;&#xA;R changes ONLY when: &#xD;&#xA;(1) PDS uploads occur which may have been due to spec changes &#xD;&#xA;(2) Bug fixes occur &#xD;&#xA;(3) Resets to '0' when X or Y changes. &#xD;&#xA;&#xD;&#xA;Design team has an internal 'Z' (customer invisible) number which increments on every drop that happens due to DV and RTL updates. Z resets to 0 when R increments." resetval="0" end="11" begin="15" width="5"/>
        <bitfield id="func" rwaccess="R" range="" description="Function indicates a software compatible module family.  &#xD;&#xA;If there is no level of software compatibility a new Func number (and hence PID) should be assigned." resetval="0" end="16" begin="27" width="12"/>
        <bitfield id="reserved" rwaccess="R" range="" description="Reserved" resetval="0" end="28" begin="29" width="2"/>
        <bitfield id="scheme" rwaccess="R" range="" description="Used to distinguish between old Scheme and current. &#xD;&#xA;Spare bit to encode future schemes.&#xD;&#xA;Highlander 0.8 value: 0b01" resetval="1" end="30" begin="31" width="2"/>
    </register>
    <register id="__ALL___SYSCONFIG" description="Clock management configuration" width="32" offset="0x604" page="1" acronym="__ALL___SYSCONFIG">
        <bitfield id="softreset" rwaccess="RW" range="" description="Software reset. &#xD;&#xA;Read 0: &#x9;Software reset done, no pending action &#xD;&#xA;Write 0: &#x9;No action &#xD;&#xA;Write 1: &#x9;Initiate software reset &#xD;&#xA;Read 1: &#x9;Software reset ongoing&#xD;&#xA;&#xD;&#xA;Note that great care should be taken when SW user fires SW reset. SW must ensure that all interacting thread with IVAHD level (SL2,AUx-SL2,vDMA groyup one etc ) is idle before issuing SW reset. Otherwise behavior is unpredictable." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="AUTOCLOCKGATING_OFF" rwaccess="RW" range="" description="By Default LPF internal sub-modules clocks would be gated based on their activity, for power saving. IF user wishes to run LPF with all its internal clocks are free-running wrt input clock of LPF this bit can be used.&#xD;&#xA;   0 = Auto clock gating ON&#xD;&#xA;   1 = Auto clock gating OFF" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="idlemode" rwaccess="RW" range="" description="Configuration of the local target state management mode.&#xD;&#xA;By definition, target can handle read/write transaction as long as it is out of IDLE state." resetval="2" end="2" begin="3" width="2"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved" resetval="0" end="4" begin="31" width="28"/>
    </register>
    <register id="__ALL___IRQ_STATUS_RAW_0" description="Per-event raw interrupt status vector, line #0. &#xD;&#xA;Raw status is set even if event is not enabled.Write 1 to set the (raw) status, mostly for debug.&#xD;&#xA;Write 0: &#x9;No action &#xD;&#xA;Read 0:   No event pending &#xD;&#xA;Read 1:   Event pending &#xD;&#xA;Write 1: &#x9;Set event (debug)" width="32" offset="0x60C" page="1" acronym="__ALL___IRQ_STATUS_RAW_0">
        <bitfield id="END_OF_MB" rwaccess="RW" range="" description="settable raw status at End of MB processing ( LPF filtered data for current MB available in SL2; vDMA transfer status NOT known)" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="END_OF_SLICE" rwaccess="RW" range="" description="settable raw status at End of Slice processing  ( LPF filtered data for current Slice fully/partially available in SL2; vDMA transfer status NOT known)" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="END_OF_ROW" rwaccess="RW" range="" description="settable raw status at End of ROW processing  ( LPF filtered data for current MB ROW is fully/partially available in SL2; vDMA transfer status NOT known)" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="PIPE_DOWN" rwaccess="RW" range="" description="settable raw status at End of PIPE processing  (LPF filter is over and all related vDMA thread is closed)" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="DATA_SYNC" rwaccess="RW" range="" description="settable raw status at DATA SYNC point." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="TIMEOUT_ERROR" rwaccess="RW" range="" description="Timeout Error Detected as per LPF_** MMR" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="REWIND_ACK" rwaccess="RW" range="" description="LPF finished pending MB processing including all pending (same stage included) vDMA thread closed , after receiving rewind_pipeline." resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="FILT_TRANSFER_DONE" rwaccess="RW" range="" description="LPF5 vdma trigger for filtered data transfer is serviced (group done received)." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="TOP_ROW_TRANSFER_DONE" rwaccess="RW" range="" description="LPF5 vdma trigger for top-rowbuffer load/store is serviced (group done received)." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="9" begin="31" width="23"/>
    </register>
    <register id="__ALL___IRQ_STATUS_0" description="Per-event &quot;enabled&quot; interrupt status vector, line #0.&#xD;&#xA;Enabled status isn't set unless event is enabled.&#xD;&#xA;Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled).&#xD;&#xA;Write 0: &#x9;No action &#xD;&#xA;Read 0:   No Enabled event pending &#xD;&#xA;Read 1:   Enabled Event pending &#xD;&#xA;Write 1: &#x9;CLear raw event" width="32" offset="0x610" page="1" acronym="__ALL___IRQ_STATUS_0">
        <bitfield id="END_OF_MB" rwaccess="RW" range="" description="settable  status at End of MB processing ( LPF filtered data for current MB available in SL2; vDMA transfer status NOT known)" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="END_OF_SLICE" rwaccess="RW" range="" description="End of Slice processing if enabled  ( LPF filtered data for current Slice fully/partially available in SL2; vDMA transfer status NOT known)" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="END_OF_ROW" rwaccess="RW" range="" description="End of ROW processing if enabled ( LPF filtered data for current MB ROW is fully/partially available in SL2; vDMA transfer status NOT known)" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="PIPE_DOWN" rwaccess="RW" range="" description="End of PIPE processing if enabled (LPF filter is over and all related vDMA thread is closed)" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="DATA_SYNC" rwaccess="RW" range="" description="DATA SYNC point if enabled" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="TIMEOUT_ERROR" rwaccess="RW" range="" description="Timeout Error if enabled" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="REWIND_ACK" rwaccess="RW" range="" description="If enabled, LPF finished pending MB processing including all pending (same stage included) vDMA thread closed , after receiving rewind_pipeline." resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="FILT_TRANSFER_DONE" rwaccess="RW" range="" description="If enabled, LPF5 vdma trigger for filtered data transfer is serviced (group done received)." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="TOP_ROW_TRANSFER_DONE" rwaccess="RW" range="" description="If enabled, LPF5 vdma trigger for top-rowbuffer load/store is serviced (group done received)." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="9" begin="31" width="23"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_SET_0" description="Per-event interrupt enable bit vector, line #0. &#xD;&#xA;Write 1 to set (enable interrupt).&#xD;&#xA;Readout equal to corresponding _CLR register.&#xD;&#xA;Write 0: &#x9;No action &#xD;&#xA;Read 0:   Interrupt disabled (masked)&#xD;&#xA;Read 1:   Interrupt enabled&#xD;&#xA;Write 1: &#x9;Enable interrupt" width="32" offset="0x614" page="1" acronym="__ALL___IRQ_ENABLE_SET_0">
        <bitfield id="END_OF_MB" rwaccess="RW" range="" description="enable for END_OF_MB" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="END_OF_SLICE" rwaccess="RW" range="" description="Enable for END_OF_SLICE" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="END_OF_ROW" rwaccess="RW" range="" description="Enable for END_OF_ROW" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="PIPE_DOWN" rwaccess="RW" range="" description="Enable for PIPE_DOWN" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="DATA_SYNC" rwaccess="RW" range="" description="Enable for DATA_SYNC" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="TIMEOUT_ERROR" rwaccess="RW" range="" description="Enable for TIMEOUT_ERROR" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="REWIND_ACK" rwaccess="RW" range="" description="Enable for REWIND_ACK" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="FILT_TRANSFER_DONE" rwaccess="RW" range="" description="Enable for FILT_TRANSFER_DONE" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="TOP_ROW_TRANSFER_DONE" rwaccess="RW" range="" description="Enable for TOP_ROW_TRANSFER_DONE" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="9" begin="31" width="23"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_CLR_0" description="Per-event interrupt enable bit vector, line #0. &#xD;&#xA;Write 1 to clear (disable interrupt).&#xD;&#xA;Readout equal to corresponding _SET register.&#xD;&#xA;Write 0: &#x9;No action &#xD;&#xA;Read 0:   Interrupt disabled (masked)&#xD;&#xA;Read 1:   Interrupt enabled&#xD;&#xA;Write 1: &#x9;Disable  interrupt" width="32" offset="0x618" page="1" acronym="__ALL___IRQ_ENABLE_CLR_0">
        <bitfield id="END_OF_MB" rwaccess="RW" range="" description="enable for END_OF_MB" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="END_OF_SLICE" rwaccess="RW" range="" description="Enable for END_OF_SLICE" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="END_OF_ROW" rwaccess="RW" range="" description="Enable for END_OF_ROW" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="PIPE_DOWN" rwaccess="RW" range="" description="Enable for PIPE_DOWN" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="DATA_SYNC" rwaccess="RW" range="" description="Enable for DATA_SYNC" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="TIMEOUT_ERROR" rwaccess="RW" range="" description="Enable for TIMEOUT_ERROR" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="REWIND_ACK" rwaccess="RW" range="" description="Enable for REWIND_ACK" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="FILT_TRANSFER_DONE" rwaccess="RW" range="" description="Enable for FILT_TRANSFER_DONE" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="TOP_ROW_TRANSFER_DONE" rwaccess="RW" range="" description="Enable for TOP_ROW_TRANSFER_DONE" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="9" begin="31" width="23"/>
    </register>
    <register id="__ALL___IRQ_BLOCKING_CFG_0" description="Interrupt blocking configuration for interrupt line - 0" width="32" offset="0x61C" page="1" acronym="__ALL___IRQ_BLOCKING_CFG_0">
        <bitfield id="END_OF_MB" rwaccess="RW" range="" description="Blocking configuration for interrupt source_0&#xD;&#xA;1: interrupt source is blocking type&#xD;&#xA;0: interrupt source is non-blocking type.&#xD;&#xA;The configuration in this register only apply to enabled interrupt sources" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="END_OF_SLICE" rwaccess="RW" range="" description="Blocking configuration for interrupt source_0&#xD;&#xA;1: interrupt source is blocking type&#xD;&#xA;0: interrupt source is non-blocking type.&#xD;&#xA;The configuration in this register only apply to enabled interrupt sources" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="END_OF_ROW" rwaccess="RW" range="" description="Blocking configuration for interrupt source_0&#xD;&#xA;1: interrupt source is blocking type&#xD;&#xA;0: interrupt source is non-blocking type.&#xD;&#xA;The configuration in this register only apply to enabled interrupt sources" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="PIPE_DOWN" rwaccess="RW" range="" description="Blocking configuration for interrupt source_0&#xD;&#xA;1: interrupt source is blocking type&#xD;&#xA;0: interrupt source is non-blocking type.&#xD;&#xA;The configuration in this register only apply to enabled interrupt sources" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="DATA_SYNC" rwaccess="RW" range="" description="Blocking configuration for interrupt source_0&#xD;&#xA;1: interrupt source is blocking type&#xD;&#xA;0: interrupt source is non-blocking type.&#xD;&#xA;The configuration in this register only apply to enabled interrupt sources" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="TIMEOUT_ERROR" rwaccess="RW" range="" description="Blocking configuration for interrupt source_0&#xD;&#xA;1: interrupt source is blocking type&#xD;&#xA;0: interrupt source is non-blocking type.&#xD;&#xA;The configuration in this register only apply to enabled interrupt sources" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="REWIND_ACK" rwaccess="RW" range="" description="Blocking configuration for interrupt source_0&#xD;&#xA;1: interrupt source is blocking type&#xD;&#xA;0: interrupt source is non-blocking type.&#xD;&#xA;The configuration in this register only apply to enabled interrupt sources" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="FILT_TRANSFER_DONE" rwaccess="RW" range="" description="Blocking configuration for interrupt source_0&#xD;&#xA;1: interrupt source is blocking type&#xD;&#xA;0: interrupt source is non-blocking type.&#xD;&#xA;The configuration in this register only apply to enabled interrupt sources" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="TOP_ROW_TRANSFER_DONE" rwaccess="RW" range="" description="Blocking configuration for interrupt source_0&#xD;&#xA;1: interrupt source is blocking type&#xD;&#xA;0: interrupt source is non-blocking type.&#xD;&#xA;The configuration in this register only apply to enabled interrupt sources" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="9" begin="31" width="23"/>
    </register>
    <register id="__ALL___LF_ENABLE" description="LPF5 Enable Register" width="32" offset="0x640" page="1" acronym="__ALL___LF_ENABLE">
        <bitfield id="ENABLE" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___PROGRAM_AUTO_LOAD" description="Enable and SL2 location of the Auto Load MMR Image" width="32" offset="0x644" page="1" acronym="__ALL___PROGRAM_AUTO_LOAD">
        <bitfield id="AUTO_PROGRAM_LOAD_EN" rwaccess="RW" range="" description="Auto Load Enabled&#xD;&#xA;1 =&gt; Program Auto Load Enabled" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="AUTO_PROGRAM_ADDR" rwaccess="RW" range="" description="Program Auto Load SL2 Base Address" resetval="0" end="4" begin="22" width="19"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="23" begin="30" width="8"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___LF_DATA_SYNC" description="Number of rows to generate interrupt after finishing filter and complete transfer of filtered data of N Rows in DDR( Taske care of vDMA thread)" width="32" offset="0x64C" page="1" acronym="__ALL___LF_DATA_SYNC">
        <bitfield id="NUM_ROWS" rwaccess="RW" range="" description="Starting with Row No = 0 till Row No= 511(for 8K);&#xD;&#xA;Interrupt would be generated after filterring and completing vDMA transfer of all MB of number of rows configured here from previous interrupt generation.&#xD;&#xA;i.e. interrupt would be generated after row_number NUM_ROWS, 2*NUM_ROWS, 3*NUM_ROWS and continues.." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="9" begin="31" width="23"/>
    </register>
    <register id="__ALL___LF_BC_CLR" description="SYNCBOX5 register&#xD;&#xA;Initializes the BC pointers to the configured values (as configured in the BC_PTR MMR). &#xD;&#xA;Single BC_CLR register in HWA with a CLEAR bit per buffer. CLEAR bits should exist for both output &amp; input buffers.&#xD;&#xA;BC_CLR should be set only when the BC is in IDLE State and all the other BC registers are programmed to avoid the undefined behaviour. Software needs to ensure that BC_CLR write is non-posted." width="32" offset="0x650" page="1" acronym="__ALL___LF_BC_CLR">
        <bitfield id="SL2_BUF_MBHDRINFO_TOP_CLEAR" rwaccess="W" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="SL2_BUF_MBHDRINFO_BOT_CLEAR" rwaccess="W" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="SL2_BUF_SLICEINFO_CLEAR" rwaccess="W" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="SL2_BUF_NEIGHBORNEARFLAG_CLEAR" rwaccess="W" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="LBC_BUF_RECON_YUV_CLEAR" rwaccess="W" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="SL2_BUF_CONSM_SPARE_0_CLEAR" rwaccess="W" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="LF_VDMA_TRIGGER" rwaccess="W" range="" description="Internal SL2BC for vDMA trigger management." resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="7" begin="31" width="25"/>
    </register>
    <register id="__ALL___LF_CORE_TIMEOUT" description="Timeout Error detection" width="32" offset="0x654" page="1" acronym="__ALL___LF_CORE_TIMEOUT">
        <bitfield id="EN" rwaccess="RW" range="" description="Enabling timeout feature" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="CYCLE_COUNT" rwaccess="RW" range="" description="Cycle count for Time out detection." resetval="2000" end="1" begin="12" width="12"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="13" begin="31" width="19"/>
    </register>
    <register id="__ALL___LF_VDMA_TIMEOUT" description="Timeout Error detection" width="32" offset="0x658" page="1" acronym="__ALL___LF_VDMA_TIMEOUT">
        <bitfield id="EN" rwaccess="RW" range="" description="Enabling timeout feature" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="CYCLE_COUNT" rwaccess="RW" range="" description="Cycle count for Time out detection." resetval="2000" end="1" begin="12" width="12"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="13" begin="31" width="19"/>
    </register>
    <register id="__ALL___BC_ENABLE" description="Enable MMR for BCs in LPF5. If register bit is 0, the corresponding BC's ready is not looked for thread to proceed its execution.&#xD;&#xA;'1' = Enable BC Ready&#xD;&#xA;'0' = Disable BC ready" width="32" offset="0x65C" page="1" acronym="__ALL___BC_ENABLE">
        <bitfield id="BC_EN_MBHDRINFO_TOP" rwaccess="RW" range="" description="Enabling BC Readys" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="BC_EN_MBHDRINFO_BOT" rwaccess="RW" range="" description="Enabling BC Readys" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="BC_EN_SLICEINFO" rwaccess="RW" range="" description="Enabling BC Readys" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="BC_EN_NEIGHBORNEARFLAG" rwaccess="RW" range="" description="Enabling BC Readys" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="BC_EN_CONSM_SPARE_0" rwaccess="RW" range="" description="Enabling BC Readys" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="BC_EN_PROD_SPARE_0" rwaccess="RW" range="" description="Enabling BC Readys" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="BC_EN_RECON_YUV" rwaccess="RW" range="" description="Enabling BC Readys" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="BC_EN_VDMA_FILT_TRIGGER" rwaccess="RW" range="" description="Enabling BC Readys" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="BC_EN_VDMA_TOP_ROW_STORE_TRIGGER" rwaccess="RW" range="" description="Enabling BC Readys" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="BC_EN_VDMA_TOP_ROW_LOAD_TRIGGER" rwaccess="RW" range="" description="Enabling BC Readys" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___LF_BC_GLUE_CLR" description="Always write '0' into this register." width="32" offset="0x660" page="1" acronym="__ALL___LF_BC_GLUE_CLR">
        <bitfield id="SL2_BUF_MBHDRINFO_TOP_GLUE_CLR" rwaccess="W" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="SL2_BUF_MBHDRINFO_BOT_GLUE_CLR" rwaccess="W" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="SL2_BUF_SLICEINFO_GLUE_CLR" rwaccess="W" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="SL2_BUF_NEIGHBORNEARFLAG_GLUE_CLR" rwaccess="W" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="LBC_BUF_RECON_YUV_GLUE_CLR" rwaccess="W" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="SL2_BUF_CONSM_SPARE_0_GLUE_CLR" rwaccess="W" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="SL2_BUF_PROD_SPARE_0_GLUE_CLR" rwaccess="W" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="LF_VDMA_FILT_TRIGGER_GLUE_CLR" rwaccess="W" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="LF_VDMA_TOP_ROW_STORE_GLUE_CLR" rwaccess="RW" range="" description="" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="LF_VDMA_TOP_ROW_LOAD_GLUE_CLR" rwaccess="RW" range="" description="" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
    </register>
    <register id="__ALL___BC_IDLE" description="Disables the bc_ready generation. Bc_pointer is untouched" width="32" offset="0x664" page="1" acronym="__ALL___BC_IDLE">
        <bitfield id="SL2_BUF_MBHDRINFO_TOP_IDLE" rwaccess="W" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="SL2_BUF_MBHDRINFO_BOT_IDLE" rwaccess="W" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="SL2_BUF_SLICEINFO_IDLE" rwaccess="W" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="SL2_BUF_NEIGHBORNEARFLAG_IDLE" rwaccess="W" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="LBC_BUF_RECON_YUV_IDLE" rwaccess="W" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="SL2_BUF_CONSM_SPARE_0_IDLE" rwaccess="W" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="LF_VDMA_TRIGGER_IDLE" rwaccess="W" range="" description="Internal SL2BC for vDMA trigger management." resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="LF_VDMA_TOP_ROW_STORE_IDLE" rwaccess="W" range="" description="Internal custom fifo to handle top-row trigger generation for store. Load Buffer interface is handled through this bit only.&#xD;&#xA;Back up bit for future." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="LF_VDMA_TOP_ROW_LOAD_IDLE" rwaccess="W" range="" description="Internal custom fifo to handle top-row trigger generation for load.&#xD;&#xA;Don't use this bit." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="9" begin="31" width="23"/>
    </register>
    <register id="__ALL___DBG_CAP" description="This register contains the node revision code (all syncbox types)&#xD;&#xA;and all debug capacities of the module for HWa based syncbox only" width="32" offset="0x700" page="1" acronym="__ALL___DBG_CAP">
        <bitfield id="NUM_BPS" rwaccess="R" range="" description="The number of breakpoint modules that exist.  The registers supporting the breakpoint modules must be implemented consecutively in the memory map" resetval="0" end="8" begin="11" width="4"/>
        <bitfield id="NUM_WPS" rwaccess="R" range="" description="The number of watchpoint modules that exist.  The registers supporting the watchpoint modules must be implemented consecutively in the memory map" resetval="0" end="12" begin="15" width="4"/>
        <bitfield id="NUM_CNTS" rwaccess="R" range="" description="The number of counter modules that exist.  The registers supporting the counter modules must be implemented consecutively in the memory map" resetval="0" end="16" begin="19" width="4"/>
        <bitfield id="TRIG_CHNS" rwaccess="R" range="" description="Number of Trigger Channels Supported&#xD;&#xA;b00 ------ No channels supported&#xD;&#xA;b01 ------ One channel supported&#xD;&#xA;b10 ------ Two channels supported&#xD;&#xA;Others ---- Reserved" resetval="1" end="20" begin="21" width="2"/>
        <bitfield id="TRIG_INPUT" rwaccess="R" range="" description="b0  -  Trigger Inputs are not supported&#xD;&#xA;b1  -  Trigger Inputs are supported" resetval="1" end="22" begin="22" width="1"/>
        <bitfield id="TRIG_OUTPUT" rwaccess="R" range="" description="b0 – Trigger Outputs are not supported&#xD;&#xA;b1  - Trigger Outputs are supported" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="SYS_EXE_REQ" rwaccess="R" range="" description="Whether HWA Core Execution status and control is supported.&#xD;&#xA;b0 – Not Supported&#xD;&#xA;b1 – Supported" resetval="0" end="24" begin="24" width="1"/>
        <bitfield id="DBQ_RESET_SUP" rwaccess="R" range="" description="Whether HWA Core reset is supported or not which does not affect debug logic.&#xD;&#xA;b0 – Not Supported&#xD;&#xA;b1 – Supported" resetval="0" end="25" begin="25" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="Reserved – Write as 0" resetval="0" end="27" begin="31" width="5"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="Reserved – Write as 0" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="DBG_SWBP_SUP" rwaccess="R" range="" description="Whether HWA Core supports SWBP or not.&#xD;&#xA;b0 – Not Supported&#xD;&#xA;b1 – Supported" resetval="0" end="26" begin="26" width="1"/>
    </register>
    <register id="__ALL___DBG_CNTL" description="" width="32" offset="0x704" page="1" acronym="__ALL___DBG_CNTL">
        <bitfield id="DBG_HALT" rwaccess="RW" range="" description="Global debug run control&#xD;&#xA;The bit will be read as being set upon entry to HALTED state due to halted state being entered because of SWBP, HWBP, HWWP, EMU0 / 1 trigger or manual halt requested through this control.&#xD;&#xA;•&#x9;Writing ‘1’ when read ‘0’ shall cause a halt on the next possible halt boundary.&#xD;&#xA;•&#x9;Writing ‘0’ when read ‘1’ returns the system to the natural execution state. A synchronous run hardware request has the same effect.&#xD;&#xA;•&#x9;Reading ‘1’ means that the halted state has been reached or been requested by the manual halt mechanism&#xD;&#xA;•&#x9;Reading ‘0’ means that the target is in its natural execution state.&#xD;&#xA;NOTE:&#xD;&#xA;1.&#x9;The natural execution state means the FSM state entered prior to last entry into Halted state. &#xD;&#xA;2.&#x9;This would be the last application requested FSM state unless the DBG_SYS_EXE_REQ control was used to change it." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="DBG_RESTART" rwaccess="RW" range="" description="Debug Restart Status bit. This bit is normally set when the DBG_HALT bit transitions from ‘1’ to ‘0’ when the natural execution state is entered. It is a sticky bit. It may also be set when a synchronous run causes the accelerator to leave halted state.&#xD;&#xA;•&#x9;Reading ‘1’ means HWA Core exited halted state (at least temporarily).&#xD;&#xA;•&#x9;Reading ‘0’ means HWA Core did not exit halted state.&#xD;&#xA;•&#x9;Writing ‘1’ shall clear the bit if set. There is no restriction on when it can be cleared.&#xD;&#xA;•&#x9;Writing ‘0’ shall have no effect." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="DBG_SINGLE_STEP_EN" rwaccess="RW" range="" description="Single Step Execution enable.&#xD;&#xA;When this bit is set, the accelerator core shall be halted upon execution of   a single instruction. This is after the accelerator core has left the halted &#xD;&#xA;state by clearing the DBG_HALT control bit.&#xD;&#xA;&#xD;&#xA;•&#x9;Writing ‘1’ enables halting when the next instruction following exit from halted state is executed. &#xD;&#xA;•&#x9;Writing ‘0’ disables halts via single step.&#xD;&#xA;                               &#xD;&#xA;NOTE:&#xD;&#xA;1.&#x9;When the accelerator core enters its natural execution state, it may or may not execute an instruction and re-enter HALTED state." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="reserved" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="DBG_EMU0_EN" rwaccess="RW" range="" description="EMU0 input trigger enable&#xD;&#xA;•&#x9;Writing ‘1’ enables halting on the falling edge of the EMU0 input&#xD;&#xA;•&#x9;Writing ‘0’ disables halts via EMU0 input" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="reserved1" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="DBG_EXE_STAT" rwaccess="R" range="" description="The execution status of the module&#xD;&#xA;•&#x9;Set to ‘1’ when halted due to debug event&#xD;&#xA;•&#x9;Set to ‘0’ when execution resumes" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="reserved2" rwaccess="R" range="" description="" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="DBG_HALT_STEP" rwaccess="R" range="" description="Execution halted due to single step completion&#xD;&#xA;•&#x9;Set to ‘1’ when the single step completes&#xD;&#xA;•&#x9;Set to ‘0’ when execution resumes" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="DBG_HALT_USER" rwaccess="R" range="" description="Execution halted due to register update of DBG_HALT&#xD;&#xA;•&#x9;Set to ‘1’ when halt due to DBG_HALT update completes&#xD;&#xA;•&#x9;Set to ‘0’ when execution resumes" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="DBG_HALT_EMU0" rwaccess="R" range="" description="Execution halted due to trigger in on EMU0 input&#xD;&#xA;•&#x9;Set to ‘1’ when halt due to EMU0 input completes&#xD;&#xA;•&#x9;Set to ‘0’ when execution resumes" resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="reserved3" rwaccess="R" range="" description="" resetval="0" end="13" begin="13" width="1"/>
        <bitfield id="DBG_WPBP_EN" rwaccess="RW" range="" description="This bit enables the halts on watchpoint or hardware breakpoint trigger  events.&#xD;&#xA;•&#x9;Writing ‘1’ enables halting on any hardware breakpoint or watchpoint trigger&#xD;&#xA;&#x9;Each breakpoint or watchpoint resource also has a local enable&#xD;&#xA;•&#x9;Writing ‘0’ disables halts via hardware breakpoints or watchpoints" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="DBG_HALT_BPWP" rwaccess="R" range="" description="Execution halted due to trigger from HWBP or WP. &#xD;&#xA;•&#x9;Set to ‘1’ halt due to breakpoint or watchpoint completes&#xD;&#xA;•&#x9;Set to ‘0’ when execution resumes" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="DBG_STAT_EMU0" rwaccess="R" range="" description="Statues of EMU0 input. This bit indicates the current value of the EMU0 input" resetval="0" end="14" begin="14" width="1"/>
        <bitfield id="Reserved4" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="DBG_EMU0_CNTL" rwaccess="R" range="" description="EMU0 output control. The  cross trigger output control.  This values in this field determine the behavior of the outputs generated on EMU0.  &#xD;&#xA;NOTE: &#xD;&#xA;The effect of setting ‘1’ is ignored if the HWA Core is currently in HALTED state until the HWA core exits and re-enters HALTED state.&#xD;&#xA;&#xD;&#xA;DBG_EMUn_CNTL&#x9;Output Enable&#x9;Output&#x9;Pulse&#x9;Description&#xD;&#xA;0&#x9;De-asserted&#x9;0&#x9;NA&#x9;No output.  Input only&#xD;&#xA;1&#x9;Stopping &#x9;0&#x9;Yes&#x9;Pulse on halt. If this bit is set when halted then no effect until the HWA re-enters halted state.&#xD;&#xA;2&#x9;HWBP&#x9;0&#x9;Yes&#x9;Pulse when any HWBP triggers&#xD;&#xA;3&#x9;HWWP&#x9;0&#x9;Yes&#x9;Pulse when any HWWP triggers&#xD;&#xA;4&#x9;Asserted&#x9;1&#x9;No&#x9;Drive pin high&#xD;&#xA;5&#x9;Asserted&#x9;0&#x9;No&#x9;Drive pin low&#xD;&#xA;6-15&#x9;-&#x9;-&#x9;&#x9;Reserved" resetval="0" end="16" begin="19" width="4"/>
        <bitfield id="Reserved5" rwaccess="R" range="" description="" resetval="0" end="20" begin="31" width="12"/>
    </register>
    <register id="__ALL___DBG_HWBP_0_CNTL" description="Hardware Brakepoint-0 Control (at MB-Index)&#xD;&#xA;(LPF Execute Thread)" width="32" offset="0x708" page="1" acronym="__ALL___DBG_HWBP_0_CNTL">
        <bitfield id="ENBALE" rwaccess="RW" range="" description="This is the local enable for the hardware breakpoint module&#xD;&#xA;Writing ‘1’ to this bit enables the module to generate an instruction address match trigger&#xD;&#xA;Writing ‘0’ to this bit disables the module" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="HALT" rwaccess="RW" range="" description="This bit configures the module to generate halt when triggered&#xD;&#xA;Writing ‘1’ enables a HWA halt when triggered.  The DBG_CNTL:DBG_HALT_BPWP must also be set for the halt to occur&#xD;&#xA;Writing ‘0’ disables halt upon trigger" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="TRIGGERED" rwaccess="RW" range="" description="This bit is Set to &quot;1&quot; when HWBP located at the MB_Index in DBG_HWBP_n_MB_Index is executed&#xD;&#xA;Set to ‘1’ when executing the MB index = DBG_HWBP_n_MB_Index&#xD;&#xA;Cleared to ‘0’ by writing ‘1’ to this bit" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
    </register>
    <register id="__ALL___DBG_HWBP_0_MB_Index" description="Hardware Brakepoint-0 : At MB-Index&#xD;&#xA;(LPF Execute Thread)" width="32" offset="0x70C" page="1" acronym="__ALL___DBG_HWBP_0_MB_Index">
        <bitfield id="Row_Index" rwaccess="RW" range="" description="" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Column_Index" rwaccess="RW" range="" description="" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___DBG_HWBP_1_CNTL" description="Hardware Brakepoint-0 Control (at MB-Index)&#xD;&#xA;(LPF-vDMA Thread)" width="32" offset="0x710" page="1" acronym="__ALL___DBG_HWBP_1_CNTL">
        <bitfield id="ENBALE" rwaccess="RW" range="" description="This is the local enable for the hardware breakpoint module&#xD;&#xA;Writing ‘1’ to this bit enables the module to generate an instruction address match trigger&#xD;&#xA;Writing ‘0’ to this bit disables the module" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="HALT" rwaccess="RW" range="" description="This bit configures the module to generate halt when triggered&#xD;&#xA;Writing ‘1’ enables a HWA halt when triggered.  The DBG_CNTL:DBG_HALT_BPWP must also be set for the halt to occur&#xD;&#xA;Writing ‘0’ disables halt upon trigger" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="TRIGGERED" rwaccess="RW" range="" description="This bit is Set to &quot;1&quot; when HWBP located at the MB_Index in DBG_HWBP_n_MB_Index is executed&#xD;&#xA;Set to ‘1’ when executing the MB index = DBG_HWBP_n_MB_Index&#xD;&#xA;Cleared to ‘0’ by writing ‘1’ to this bit" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
    </register>
    <register id="__ALL___DBG_HWBP_1_MB_Index" description="Hardware Brakepoint-0 : At MB-Index&#xD;&#xA;(LPF-vDMA Thread)" width="32" offset="0x714" page="1" acronym="__ALL___DBG_HWBP_1_MB_Index">
        <bitfield id="Row_Index" rwaccess="RW" range="" description="" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Column_Index" rwaccess="RW" range="" description="" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
    </register>
    <register id="__ALL___LF_DEBUG0" description="" width="32" offset="0x730" page="1" acronym="__ALL___LF_DEBUG0">
        <bitfield id="BYPASS_CompBS" rwaccess="RW" range="" description="Bypass comp BS function" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="BYPASS_FILTER" rwaccess="RW" range="" description="Bypass Filter operation. CompBS, Loading of Param, Loading of Data and Storing of data happens as usual. ONLY filter engine is switched of." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="BYPASS_NF1_LOAD" rwaccess="RW" range="" description="Bypass NF1 loading from SL2&#xD;&#xA;'1' = don't load NF1 from SL2, instead use programmed value&#xD;&#xA;'0' = NOrmal functional behavior" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
    </register>
    <register id="__ALL___DESIGN_RESERVED" description="SW MUST Write 0 into all of its bits&#xD;&#xA;NO Coverage required for contents of this register.&#xD;&#xA;Primary usecase is to implement some controlled feature in future after MMR freeze." width="32" offset="0x740" page="1" acronym="__ALL___DESIGN_RESERVED">
        <bitfield id="FEATURE0_RESERVED" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="FEATURE1_RESERVED" rwaccess="RW" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="FEATURE2_RESERVED" rwaccess="RW" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="FEATURE3_RESERVED" rwaccess="RW" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="FEATURE4_RESERVED" rwaccess="RW" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="FEATURE5_RESERVED" rwaccess="RW" range="" description="" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="FEATURE6_RESERVED" rwaccess="RW" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="FEATURE7_RESERVED" rwaccess="RW" range="" description="" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_MBHDRINFO_TOP" description="Refer to SYNCBOX-5 functional specification" width="32" offset="0x780" page="1" acronym="__ALL___SL2_BUF_STATUS_MBHDRINFO_TOP">
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="full" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_MBHDRINFO_BOT" description="Refer to SYNCBOX-5 functional specification" width="32" offset="0x784" page="1" acronym="__ALL___SL2_BUF_STATUS_MBHDRINFO_BOT">
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="full" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_SLICEINFO" description="Refer to SYNCBOX-5 functional specification" width="32" offset="0x788" page="1" acronym="__ALL___SL2_BUF_STATUS_SLICEINFO">
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="full" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_NEIGHBORNEARFLAG" description="Refer to SYNCBOX-5 functional specification" width="32" offset="0x78C" page="1" acronym="__ALL___SL2_BUF_STATUS_NEIGHBORNEARFLAG">
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="full" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_CONSM_SPARE_0" description="Refer to SYNCBOX-5 functional specification" width="32" offset="0x790" page="1" acronym="__ALL___SL2_BUF_STATUS_CONSM_SPARE_0">
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="full" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
    </register>
    <register id="__ALL___LBC_BUF_STATUS_RECON_YUV" description="Refer to SYNCBOX-5 functional specification" width="32" offset="0x798" page="1" acronym="__ALL___LBC_BUF_STATUS_RECON_YUV">
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="full" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_VDMA_TRIGGER" description="Refer to SYNCBOX-5 functional specification" width="32" offset="0x79C" page="1" acronym="__ALL___SL2_BUF_STATUS_VDMA_TRIGGER">
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="READ_STATUS" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="full" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
    </register>
    <register id="__ALL___LF_CUR_MB_INFO_0" description="" width="32" offset="0x800" page="1" acronym="__ALL___LF_CUR_MB_INFO_0">
        <bitfield id="CUR_MB_INFO_0" rwaccess="R" range="" description="CUR MBInfo[31:0]" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LF_CUR_MB_INFO_1" description="" width="32" offset="0x804" page="1" acronym="__ALL___LF_CUR_MB_INFO_1">
        <bitfield id="CUR_MB_INFO_1" rwaccess="R" range="" description="CUR MBInfo[63:32]" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LF_CUR_MB_INFO_2" description="" width="32" offset="0x808" page="1" acronym="__ALL___LF_CUR_MB_INFO_2">
        <bitfield id="CUR_MB_INFO_2" rwaccess="R" range="" description="CUR MBInfo[95:64]" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LF_CUR_MB_INFO_3" description="" width="32" offset="0x80C" page="1" acronym="__ALL___LF_CUR_MB_INFO_3">
        <bitfield id="CUR_MB_INFO_3" rwaccess="R" range="" description="CUR MBInfo[127:96]" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LF_SLICE_INFO_0" description="" width="32" offset="0x810" page="1" acronym="__ALL___LF_SLICE_INFO_0">
        <bitfield id="SLICEINFO_WORD0" rwaccess="R" range="" description="SliceInfo[31:0]" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LF_SLICE_INFO_1" description="" width="32" offset="0x814" page="1" acronym="__ALL___LF_SLICE_INFO_1">
        <bitfield id="SLICEINFO_WORD1" rwaccess="R" range="" description="SliceInfo[63:32]" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LF_SLICE_INFO_2" description="" width="32" offset="0x818" page="1" acronym="__ALL___LF_SLICE_INFO_2">
        <bitfield id="SLICEINFO_WORD2" rwaccess="R" range="" description="SliceInfo[95:64]" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LF_SLICE_INFO_3" description="" width="32" offset="0x81C" page="1" acronym="__ALL___LF_SLICE_INFO_3">
        <bitfield id="SLICEINFO_WORD3" rwaccess="R" range="" description="SliceInfo[127:96]" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LF_CUR_CBP" description="Calculated CBP for Current MB/MB-pair ( Using RSD_VALID from CALC ; details refer to LPF spec)" width="32" offset="0x820" page="1" acronym="__ALL___LF_CUR_CBP">
        <bitfield id="CBP_CUR_MB" rwaccess="R" range="" description="CBP[15:0]" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="CBP_COMP_MB" rwaccess="R" range="" description="CBP of complementry MB( MB-pair) [15:0]" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___LF_MBAFF_COMP_MB_LF_PARAM" description="MBAFF Complimentary MB parameters.&#xD;&#xA;For current=TOP MB, this register is useless.&#xD;&#xA;For current=BOT MB of MBAFF, this register contains parameters of TOP MB of MBAFF-pair." width="32" offset="0x824" page="1" acronym="__ALL___LF_MBAFF_COMP_MB_LF_PARAM">
        <bitfield id="INTRA" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Frame_MB" rwaccess="R" range="" description="Frame/Field MB for MBAFF." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="QP_Y" rwaccess="R" range="" description="QP(Luma)" resetval="0" end="2" begin="8" width="7"/>
        <bitfield id="QP_CB" rwaccess="R" range="" description="QP(Cb)" resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="QP_CR" rwaccess="R" range="" description="QP(Cr)" resetval="0" end="16" begin="22" width="7"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
    </register>
    <register id="__ALL___LF_UPPER_TOP_LF_PARAM" description="Upper TOP  MB Parameters (Only MBAFF)" width="32" offset="0x828" page="1" acronym="__ALL___LF_UPPER_TOP_LF_PARAM">
        <bitfield id="INTRA" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Frame_MB" rwaccess="R" range="" description="Frame/Field MB for MBAFF." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="QP_Y" rwaccess="R" range="" description="QP(Luma)" resetval="0" end="2" begin="8" width="7"/>
        <bitfield id="QP_CB" rwaccess="R" range="" description="QP(Cb)" resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="QP_CR" rwaccess="R" range="" description="QP(Cr)" resetval="0" end="16" begin="22" width="7"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
    </register>
    <register id="__ALL___LF_UPPER_BOT_LF_PARAM" description="Upper BOT  MB Parameters (MBAFF)&#xD;&#xA;Upper MB for Non-MBAFF" width="32" offset="0x82C" page="1" acronym="__ALL___LF_UPPER_BOT_LF_PARAM">
        <bitfield id="INTRA" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Frame_MB" rwaccess="R" range="" description="Frame/Field MB for MBAFF." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="QP_Y" rwaccess="R" range="" description="QP(Luma)" resetval="0" end="2" begin="8" width="7"/>
        <bitfield id="QP_CB" rwaccess="R" range="" description="QP(Cb)" resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="QP_CR" rwaccess="R" range="" description="QP(Cr)" resetval="0" end="16" begin="22" width="7"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="23" begin="31" width="9"/>
    </register>
    <register id="__ALL___LF_UPPER_CBP" description="Calculated CBP for Upper MB/MB-pair" width="32" offset="0x830" page="1" acronym="__ALL___LF_UPPER_CBP">
        <bitfield id="UPPER_TOP_MB_NEIGHBOR_CBP_0" rwaccess="R" range="" description="Neighbor Blockid[10]" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="UPPER_TOP_MB_NEIGHBOR_CBP_1" rwaccess="R" range="" description="Neighbor Blockid[11]" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="UPPER_TOP_MB_NEIGHBOR_CBP_2" rwaccess="R" range="" description="Neighbor Blockid[14]" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UPPER_TOP_MB_NEIGHBOR_CBP_3" rwaccess="R" range="" description="Neighbor Blockid[15]" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="UPPER_BOT_MB_NEIGHBOR_CBP_0" rwaccess="R" range="" description="Neighbor Blockid[10]" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="UPPER_BOT_MB_NEIGHBOR_CBP_1" rwaccess="R" range="" description="Neighbor Blockid[11]" resetval="0" end="17" begin="17" width="1"/>
        <bitfield id="UPPER_BOT_MB_NEIGHBOR_CBP_2" rwaccess="R" range="" description="Neighbor Blockid[14]" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="UPPER_BOT_MB_NEIGHBOR_CBP_3" rwaccess="R" range="" description="Neighbor Blockid[15]" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="UPPER_BOT_FRAMEPAIR_NEIGHBOR_CBP_0" rwaccess="R" range="" description="Neighbor Blockid[8] (Only MBAFF+Frame-pair)" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="UPPER_BOT_FRAMEPAIR_NEIGHBOR_CBP_1" rwaccess="R" range="" description="Neighbor Blockid[9] (Only MBAFF+Frame-pair)" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="UPPER_BOT_FRAMEPAIR_NEIGHBOR_CBP_2" rwaccess="R" range="" description="Neighbor Blockid[12] (Only MBAFF+Frame-pair)" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="UPPER_BOT_FRAMEPAIR_NEIGHBOR_CBP_3" rwaccess="R" range="" description="Neighbor Blockid[13] (Only MBAFF+Frame-pair)" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="Reserved1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___LF_NEIGHBOR_MB" description="Neighbor MB number created during compBS to be used for averaging Qp values.&#xD;&#xA;neighbor_mb contains neibhbor MB number for All 8 pixels on Left MB Edge and one MB number for horizontal Mb Edge." width="32" offset="0x83C" page="1" acronym="__ALL___LF_NEIGHBOR_MB">
        <bitfield id="Neighbor_mb" rwaccess="RW" range="" description="[11:0]   = MB_number for bs_edges [3,2,1,0] (Vertical MB edge)&#xD;&#xA;[23:12] = MB_number for bs_edges [35,34,33,32] (Vertical MB edge)&#xD;&#xA;[26:24] = MB_number for bs_edges [22] ( Horizontal MB edge)" resetval="0" end="0" begin="26" width="27"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
    </register>
    <register id="__ALL___LF_NF" description="Neighbor Near Flag  Value" width="32" offset="0x840" page="1" acronym="__ALL___LF_NF">
        <bitfield id="NeighborNear_Flag" rwaccess="RW" range="" description="Neighbor Near flag&#xD;&#xA;bit0=edge0 bit31=edge31 as per NeighborNear Flag indexing as specified in spec.&#xD;&#xA;Value dumped by ECD5 into SL2 and loaded from SL2." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LF_BS_0" description="Boundary Strength Value" width="32" offset="0x844" page="1" acronym="__ALL___LF_BS_0">
        <bitfield id="BS_EDGE_0" rwaccess="RW" range="" description="BS value" resetval="0" end="0" begin="2" width="3"/>
        <bitfield id="BS_EDGE_1" rwaccess="RW" range="" description="BS value" resetval="0" end="3" begin="5" width="3"/>
        <bitfield id="BS_EDGE_2" rwaccess="RW" range="" description="BS value" resetval="0" end="6" begin="8" width="3"/>
        <bitfield id="BS_EDGE_3" rwaccess="RW" range="" description="BS value" resetval="0" end="9" begin="11" width="3"/>
        <bitfield id="BS_EDGE_4" rwaccess="RW" range="" description="BS value" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BS_EDGE_5" rwaccess="RW" range="" description="BS value" resetval="0" end="15" begin="17" width="3"/>
        <bitfield id="BS_EDGE_6" rwaccess="RW" range="" description="BS value" resetval="0" end="18" begin="20" width="3"/>
        <bitfield id="BS_EDGE_7" rwaccess="RW" range="" description="BS value" resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="BS_EDGE_8" rwaccess="RW" range="" description="BS value" resetval="0" end="24" begin="26" width="3"/>
        <bitfield id="BS_EDGE_9" rwaccess="RW" range="" description="BS value" resetval="0" end="27" begin="29" width="3"/>
        <bitfield id="reserved" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
    </register>
    <register id="__ALL___LF_BS_1" description="Boundary Strength Value" width="32" offset="0x848" page="1" acronym="__ALL___LF_BS_1">
        <bitfield id="BS_EDGE_10" rwaccess="RW" range="" description="BS value&#xD;&#xA;1 msb of 3 bit of BS_EDGE_10" resetval="0" end="0" begin="2" width="3"/>
        <bitfield id="BS_EDGE_11" rwaccess="RW" range="" description="BS value" resetval="0" end="3" begin="5" width="3"/>
        <bitfield id="BS_EDGE_12" rwaccess="RW" range="" description="BS value" resetval="0" end="6" begin="8" width="3"/>
        <bitfield id="BS_EDGE_13" rwaccess="RW" range="" description="BS value" resetval="0" end="9" begin="11" width="3"/>
        <bitfield id="BS_EDGE_14" rwaccess="RW" range="" description="BS value" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BS_EDGE_15" rwaccess="RW" range="" description="BS value" resetval="0" end="15" begin="17" width="3"/>
        <bitfield id="BS_EDGE_16" rwaccess="RW" range="" description="BS value" resetval="0" end="18" begin="20" width="3"/>
        <bitfield id="BS_EDGE_17" rwaccess="RW" range="" description="BS value" resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="BS_EDGE_18" rwaccess="RW" range="" description="BS value" resetval="0" end="24" begin="26" width="3"/>
        <bitfield id="BS_EDGE_19" rwaccess="RW" range="" description="BS value" resetval="0" end="27" begin="29" width="3"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
    </register>
    <register id="__ALL___LF_BS_2" description="Boundary Strength Value" width="32" offset="0x84C" page="1" acronym="__ALL___LF_BS_2">
        <bitfield id="BS_EDGE_21" rwaccess="RW" range="" description="BS value&#xD;&#xA;2 msb of 3 bit of BS_EDGE_21" resetval="0" end="3" begin="5" width="3"/>
        <bitfield id="BS_EDGE_22" rwaccess="RW" range="" description="" resetval="0" end="6" begin="8" width="3"/>
        <bitfield id="BS_EDGE_23" rwaccess="RW" range="" description="" resetval="0" end="9" begin="11" width="3"/>
        <bitfield id="BS_EDGE_24" rwaccess="RW" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BS_EDGE_25" rwaccess="RW" range="" description="" resetval="0" end="15" begin="17" width="3"/>
        <bitfield id="BS_EDGE_26" rwaccess="RW" range="" description="" resetval="0" end="18" begin="20" width="3"/>
        <bitfield id="BS_EDGE_27" rwaccess="RW" range="" description="" resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="BS_EDGE_28" rwaccess="RW" range="" description="" resetval="0" end="24" begin="26" width="3"/>
        <bitfield id="BS_EDGE_29" rwaccess="RW" range="" description="" resetval="0" end="27" begin="29" width="3"/>
        <bitfield id="BS_EDGE_20" rwaccess="RW" range="" description="" resetval="0" end="0" begin="2" width="3"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
    </register>
    <register id="__ALL___LF_BS_3" description="Boundary Strength Value for some extra edges in case of MBAFF MB boundary." width="32" offset="0x850" page="1" acronym="__ALL___LF_BS_3">
        <bitfield id="BS_EDGE_32" rwaccess="RW" range="" description="BS value" resetval="0" end="6" begin="8" width="3"/>
        <bitfield id="BS_EDGE_33" rwaccess="RW" range="" description="BS value" resetval="0" end="9" begin="11" width="3"/>
        <bitfield id="BS_EDGE_34" rwaccess="RW" range="" description="BS value" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BS_EDGE_35" rwaccess="RW" range="" description="BS value" resetval="0" end="15" begin="17" width="3"/>
        <bitfield id="BS_EDGE_36" rwaccess="RW" range="" description="BS value" resetval="0" end="18" begin="20" width="3"/>
        <bitfield id="BS_EDGE_37" rwaccess="RW" range="" description="BS value" resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="BS_EDGE_38" rwaccess="RW" range="" description="BS value" resetval="0" end="24" begin="26" width="3"/>
        <bitfield id="BS_EDGE_39" rwaccess="RW" range="" description="BS value" resetval="0" end="27" begin="29" width="3"/>
        <bitfield id="BS_EDGE_30" rwaccess="RW" range="" description="BS value" resetval="0" end="0" begin="2" width="3"/>
        <bitfield id="BS_EDGE_31" rwaccess="RW" range="" description="BS value" resetval="0" end="3" begin="5" width="3"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
    </register>
    <register id="__ALL___LF_STATUS_0" description="All internal state machine status" width="32" offset="0x854" page="1" acronym="__ALL___LF_STATUS_0">
        <bitfield id="LPF_INTERNAL_STATUS" rwaccess="R" range="" description="LPF_INTERNAL_STATUS" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___LF_VDMA_FILT_STATUS" description="filter buffer VDMA transfer status" width="32" offset="0x858" page="1" acronym="__ALL___LF_VDMA_FILT_STATUS">
        <bitfield id="VDMA_TRIGGER_STATUS" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="VDMA_TRANSFER_STATUS" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="TRIG_REGION" rwaccess="R" range="" description="Triggered Region" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___LF_VDMA_TOP_ROW_STATUS" description="top-row buffer VDMA transfer status" width="32" offset="0x85C" page="1" acronym="__ALL___LF_VDMA_TOP_ROW_STATUS">
        <bitfield id="VDMA_TRIGGER_STATUS" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="VDMA_TRANSFER_STATUS" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="TRIG_REGION" rwaccess="R" range="" description="Triggered Region" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_0" description="Thread[0] Status" width="32" offset="0x860" page="1" acronym="__ALL___HWA_THREAD_STATUS_0">
        <bitfield id="WAIT" rwaccess="R" range="" description="Waiting for the Tstart_req" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="Execution state" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="Halted because of interrupt request" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="Thread piped down" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="Halted because of rewind" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_DEBUG_IN" rwaccess="R" range="" description="Halted because of pi_emu" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG_OUT" rwaccess="R" range="" description="Halted because of debug out request" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="7" begin="31" width="25"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_1" description="Thread[1] Status" width="32" offset="0x864" page="1" acronym="__ALL___HWA_THREAD_STATUS_1">
        <bitfield id="WAIT" rwaccess="R" range="" description="Waiting for the Tstart_req" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="Execution state" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="Halted because of interrupt request" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="Thread piped down" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="Halted because of rewind" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_DEBUG_IN" rwaccess="R" range="" description="Halted because of pi_emu" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG_OUT" rwaccess="R" range="" description="Halted because of debug out request" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="7" begin="31" width="25"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_2" description="Thread[2] Status" width="32" offset="0x868" page="1" acronym="__ALL___HWA_THREAD_STATUS_2">
        <bitfield id="WAIT" rwaccess="R" range="" description="Waiting for the Tstart_req" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="Execution state" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="Halted because of interrupt request" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="Thread piped down" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="Halted because of rewind" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="HALT_DEBUG_IN" rwaccess="R" range="" description="Halted because of pi_emu" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_DEBUG_OUT" rwaccess="R" range="" description="Halted because of debug out request" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="7" begin="31" width="25"/>
    </register>
    <register id="__ALL___SCHEDULER_STATUS" description="Indicates HWA Status" width="32" offset="0x86C" page="1" acronym="__ALL___SCHEDULER_STATUS">
        <bitfield id="INIT" rwaccess="R" range="" description="HWA is autoloading/initializing" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="HWA is executing" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="PIPEDOWN" rwaccess="R" range="" description="HWA is in pipedown" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__0_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x900" page="1" acronym="LEFT_MEM_ENTRIES__0_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__0_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x904" page="1" acronym="LEFT_MEM_ENTRIES__0_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__0_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x908" page="1" acronym="LEFT_MEM_ENTRIES__0_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__0_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x90C" page="1" acronym="LEFT_MEM_ENTRIES__0_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__1_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x910" page="1" acronym="LEFT_MEM_ENTRIES__1_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__1_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x914" page="1" acronym="LEFT_MEM_ENTRIES__1_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__1_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x918" page="1" acronym="LEFT_MEM_ENTRIES__1_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__1_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x91C" page="1" acronym="LEFT_MEM_ENTRIES__1_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__2_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x920" page="1" acronym="LEFT_MEM_ENTRIES__2_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__2_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x924" page="1" acronym="LEFT_MEM_ENTRIES__2_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__2_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x928" page="1" acronym="LEFT_MEM_ENTRIES__2_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__2_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x92C" page="1" acronym="LEFT_MEM_ENTRIES__2_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__3_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x930" page="1" acronym="LEFT_MEM_ENTRIES__3_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__3_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x934" page="1" acronym="LEFT_MEM_ENTRIES__3_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__3_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x938" page="1" acronym="LEFT_MEM_ENTRIES__3_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__3_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x93C" page="1" acronym="LEFT_MEM_ENTRIES__3_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__4_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x940" page="1" acronym="LEFT_MEM_ENTRIES__4_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__4_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x944" page="1" acronym="LEFT_MEM_ENTRIES__4_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__4_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x948" page="1" acronym="LEFT_MEM_ENTRIES__4_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__4_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x94C" page="1" acronym="LEFT_MEM_ENTRIES__4_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__5_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x950" page="1" acronym="LEFT_MEM_ENTRIES__5_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__5_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x954" page="1" acronym="LEFT_MEM_ENTRIES__5_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__5_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x958" page="1" acronym="LEFT_MEM_ENTRIES__5_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__5_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x95C" page="1" acronym="LEFT_MEM_ENTRIES__5_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__6_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x960" page="1" acronym="LEFT_MEM_ENTRIES__6_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__6_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x964" page="1" acronym="LEFT_MEM_ENTRIES__6_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__6_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x968" page="1" acronym="LEFT_MEM_ENTRIES__6_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__6_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x96C" page="1" acronym="LEFT_MEM_ENTRIES__6_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__7_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x970" page="1" acronym="LEFT_MEM_ENTRIES__7_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__7_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x974" page="1" acronym="LEFT_MEM_ENTRIES__7_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__7_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x978" page="1" acronym="LEFT_MEM_ENTRIES__7_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__7_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x97C" page="1" acronym="LEFT_MEM_ENTRIES__7_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__8_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x980" page="1" acronym="LEFT_MEM_ENTRIES__8_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__8_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x984" page="1" acronym="LEFT_MEM_ENTRIES__8_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__8_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x988" page="1" acronym="LEFT_MEM_ENTRIES__8_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__8_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x98C" page="1" acronym="LEFT_MEM_ENTRIES__8_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__9_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x990" page="1" acronym="LEFT_MEM_ENTRIES__9_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__9_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x994" page="1" acronym="LEFT_MEM_ENTRIES__9_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__9_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x998" page="1" acronym="LEFT_MEM_ENTRIES__9_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__9_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x99C" page="1" acronym="LEFT_MEM_ENTRIES__9_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__10_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9A0" page="1" acronym="LEFT_MEM_ENTRIES__10_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__10_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9A4" page="1" acronym="LEFT_MEM_ENTRIES__10_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__10_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9A8" page="1" acronym="LEFT_MEM_ENTRIES__10_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__10_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9AC" page="1" acronym="LEFT_MEM_ENTRIES__10_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__11_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9B0" page="1" acronym="LEFT_MEM_ENTRIES__11_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__11_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9B4" page="1" acronym="LEFT_MEM_ENTRIES__11_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__11_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9B8" page="1" acronym="LEFT_MEM_ENTRIES__11_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__11_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9BC" page="1" acronym="LEFT_MEM_ENTRIES__11_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__12_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9C0" page="1" acronym="LEFT_MEM_ENTRIES__12_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__12_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9C4" page="1" acronym="LEFT_MEM_ENTRIES__12_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__12_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9C8" page="1" acronym="LEFT_MEM_ENTRIES__12_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__12_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9CC" page="1" acronym="LEFT_MEM_ENTRIES__12_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__13_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9D0" page="1" acronym="LEFT_MEM_ENTRIES__13_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__13_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9D4" page="1" acronym="LEFT_MEM_ENTRIES__13_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__13_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9D8" page="1" acronym="LEFT_MEM_ENTRIES__13_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__13_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9DC" page="1" acronym="LEFT_MEM_ENTRIES__13_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__14_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9E0" page="1" acronym="LEFT_MEM_ENTRIES__14_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__14_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9E4" page="1" acronym="LEFT_MEM_ENTRIES__14_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__14_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9E8" page="1" acronym="LEFT_MEM_ENTRIES__14_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__14_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9EC" page="1" acronym="LEFT_MEM_ENTRIES__14_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__15_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9F0" page="1" acronym="LEFT_MEM_ENTRIES__15_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__15_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9F4" page="1" acronym="LEFT_MEM_ENTRIES__15_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__15_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9F8" page="1" acronym="LEFT_MEM_ENTRIES__15_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__15_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0x9FC" page="1" acronym="LEFT_MEM_ENTRIES__15_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__16_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA00" page="1" acronym="LEFT_MEM_ENTRIES__16_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__16_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA04" page="1" acronym="LEFT_MEM_ENTRIES__16_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__16_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA08" page="1" acronym="LEFT_MEM_ENTRIES__16_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__16_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA0C" page="1" acronym="LEFT_MEM_ENTRIES__16_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__17_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA10" page="1" acronym="LEFT_MEM_ENTRIES__17_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__17_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA14" page="1" acronym="LEFT_MEM_ENTRIES__17_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__17_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA18" page="1" acronym="LEFT_MEM_ENTRIES__17_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__17_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA1C" page="1" acronym="LEFT_MEM_ENTRIES__17_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__18_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA20" page="1" acronym="LEFT_MEM_ENTRIES__18_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__18_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA24" page="1" acronym="LEFT_MEM_ENTRIES__18_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__18_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA28" page="1" acronym="LEFT_MEM_ENTRIES__18_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__18_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA2C" page="1" acronym="LEFT_MEM_ENTRIES__18_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__19_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA30" page="1" acronym="LEFT_MEM_ENTRIES__19_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__19_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA34" page="1" acronym="LEFT_MEM_ENTRIES__19_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__19_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA38" page="1" acronym="LEFT_MEM_ENTRIES__19_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__19_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA3C" page="1" acronym="LEFT_MEM_ENTRIES__19_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__20_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA40" page="1" acronym="LEFT_MEM_ENTRIES__20_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__20_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA44" page="1" acronym="LEFT_MEM_ENTRIES__20_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__20_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA48" page="1" acronym="LEFT_MEM_ENTRIES__20_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__20_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA4C" page="1" acronym="LEFT_MEM_ENTRIES__20_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__21_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA50" page="1" acronym="LEFT_MEM_ENTRIES__21_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__21_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA54" page="1" acronym="LEFT_MEM_ENTRIES__21_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__21_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA58" page="1" acronym="LEFT_MEM_ENTRIES__21_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__21_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA5C" page="1" acronym="LEFT_MEM_ENTRIES__21_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__22_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA60" page="1" acronym="LEFT_MEM_ENTRIES__22_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__22_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA64" page="1" acronym="LEFT_MEM_ENTRIES__22_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__22_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA68" page="1" acronym="LEFT_MEM_ENTRIES__22_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__22_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA6C" page="1" acronym="LEFT_MEM_ENTRIES__22_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__23_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA70" page="1" acronym="LEFT_MEM_ENTRIES__23_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__23_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA74" page="1" acronym="LEFT_MEM_ENTRIES__23_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__23_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA78" page="1" acronym="LEFT_MEM_ENTRIES__23_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__23_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA7C" page="1" acronym="LEFT_MEM_ENTRIES__23_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__24_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA80" page="1" acronym="LEFT_MEM_ENTRIES__24_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__24_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA84" page="1" acronym="LEFT_MEM_ENTRIES__24_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__24_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA88" page="1" acronym="LEFT_MEM_ENTRIES__24_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__24_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA8C" page="1" acronym="LEFT_MEM_ENTRIES__24_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__25_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA90" page="1" acronym="LEFT_MEM_ENTRIES__25_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__25_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA94" page="1" acronym="LEFT_MEM_ENTRIES__25_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__25_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA98" page="1" acronym="LEFT_MEM_ENTRIES__25_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__25_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xA9C" page="1" acronym="LEFT_MEM_ENTRIES__25_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__26_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAA0" page="1" acronym="LEFT_MEM_ENTRIES__26_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__26_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAA4" page="1" acronym="LEFT_MEM_ENTRIES__26_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__26_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAA8" page="1" acronym="LEFT_MEM_ENTRIES__26_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__26_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAAC" page="1" acronym="LEFT_MEM_ENTRIES__26_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__27_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAB0" page="1" acronym="LEFT_MEM_ENTRIES__27_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__27_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAB4" page="1" acronym="LEFT_MEM_ENTRIES__27_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__27_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAB8" page="1" acronym="LEFT_MEM_ENTRIES__27_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__27_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xABC" page="1" acronym="LEFT_MEM_ENTRIES__27_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__28_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAC0" page="1" acronym="LEFT_MEM_ENTRIES__28_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__28_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAC4" page="1" acronym="LEFT_MEM_ENTRIES__28_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__28_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAC8" page="1" acronym="LEFT_MEM_ENTRIES__28_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__28_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xACC" page="1" acronym="LEFT_MEM_ENTRIES__28_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__29_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAD0" page="1" acronym="LEFT_MEM_ENTRIES__29_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__29_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAD4" page="1" acronym="LEFT_MEM_ENTRIES__29_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__29_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAD8" page="1" acronym="LEFT_MEM_ENTRIES__29_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__29_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xADC" page="1" acronym="LEFT_MEM_ENTRIES__29_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__30_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAE0" page="1" acronym="LEFT_MEM_ENTRIES__30_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__30_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAE4" page="1" acronym="LEFT_MEM_ENTRIES__30_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__30_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAE8" page="1" acronym="LEFT_MEM_ENTRIES__30_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__30_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAEC" page="1" acronym="LEFT_MEM_ENTRIES__30_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__31_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAF0" page="1" acronym="LEFT_MEM_ENTRIES__31_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__31_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAF4" page="1" acronym="LEFT_MEM_ENTRIES__31_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__31_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAF8" page="1" acronym="LEFT_MEM_ENTRIES__31_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__31_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xAFC" page="1" acronym="LEFT_MEM_ENTRIES__31_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__32_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB00" page="1" acronym="LEFT_MEM_ENTRIES__32_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__32_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB04" page="1" acronym="LEFT_MEM_ENTRIES__32_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__32_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB08" page="1" acronym="LEFT_MEM_ENTRIES__32_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__32_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB0C" page="1" acronym="LEFT_MEM_ENTRIES__32_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__33_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB10" page="1" acronym="LEFT_MEM_ENTRIES__33_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__33_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB14" page="1" acronym="LEFT_MEM_ENTRIES__33_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__33_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB18" page="1" acronym="LEFT_MEM_ENTRIES__33_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__33_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB1C" page="1" acronym="LEFT_MEM_ENTRIES__33_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__34_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB20" page="1" acronym="LEFT_MEM_ENTRIES__34_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__34_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB24" page="1" acronym="LEFT_MEM_ENTRIES__34_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__34_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB28" page="1" acronym="LEFT_MEM_ENTRIES__34_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__34_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB2C" page="1" acronym="LEFT_MEM_ENTRIES__34_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__35_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB30" page="1" acronym="LEFT_MEM_ENTRIES__35_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__35_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB34" page="1" acronym="LEFT_MEM_ENTRIES__35_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__35_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB38" page="1" acronym="LEFT_MEM_ENTRIES__35_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__35_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB3C" page="1" acronym="LEFT_MEM_ENTRIES__35_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__36_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB40" page="1" acronym="LEFT_MEM_ENTRIES__36_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__36_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB44" page="1" acronym="LEFT_MEM_ENTRIES__36_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__36_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB48" page="1" acronym="LEFT_MEM_ENTRIES__36_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__36_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB4C" page="1" acronym="LEFT_MEM_ENTRIES__36_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__37_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB50" page="1" acronym="LEFT_MEM_ENTRIES__37_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__37_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB54" page="1" acronym="LEFT_MEM_ENTRIES__37_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__37_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB58" page="1" acronym="LEFT_MEM_ENTRIES__37_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__37_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB5C" page="1" acronym="LEFT_MEM_ENTRIES__37_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__38_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB60" page="1" acronym="LEFT_MEM_ENTRIES__38_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__38_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB64" page="1" acronym="LEFT_MEM_ENTRIES__38_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__38_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB68" page="1" acronym="LEFT_MEM_ENTRIES__38_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__38_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB6C" page="1" acronym="LEFT_MEM_ENTRIES__38_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__39_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB70" page="1" acronym="LEFT_MEM_ENTRIES__39_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__39_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB74" page="1" acronym="LEFT_MEM_ENTRIES__39_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__39_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB78" page="1" acronym="LEFT_MEM_ENTRIES__39_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__39_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB7C" page="1" acronym="LEFT_MEM_ENTRIES__39_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__40_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB80" page="1" acronym="LEFT_MEM_ENTRIES__40_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__40_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB84" page="1" acronym="LEFT_MEM_ENTRIES__40_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__40_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB88" page="1" acronym="LEFT_MEM_ENTRIES__40_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__40_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB8C" page="1" acronym="LEFT_MEM_ENTRIES__40_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__41_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB90" page="1" acronym="LEFT_MEM_ENTRIES__41_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__41_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB94" page="1" acronym="LEFT_MEM_ENTRIES__41_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__41_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB98" page="1" acronym="LEFT_MEM_ENTRIES__41_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__41_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xB9C" page="1" acronym="LEFT_MEM_ENTRIES__41_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__42_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBA0" page="1" acronym="LEFT_MEM_ENTRIES__42_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__42_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBA4" page="1" acronym="LEFT_MEM_ENTRIES__42_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__42_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBA8" page="1" acronym="LEFT_MEM_ENTRIES__42_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__42_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBAC" page="1" acronym="LEFT_MEM_ENTRIES__42_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__43_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBB0" page="1" acronym="LEFT_MEM_ENTRIES__43_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__43_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBB4" page="1" acronym="LEFT_MEM_ENTRIES__43_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__43_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBB8" page="1" acronym="LEFT_MEM_ENTRIES__43_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__43_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBBC" page="1" acronym="LEFT_MEM_ENTRIES__43_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__44_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBC0" page="1" acronym="LEFT_MEM_ENTRIES__44_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__44_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBC4" page="1" acronym="LEFT_MEM_ENTRIES__44_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__44_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBC8" page="1" acronym="LEFT_MEM_ENTRIES__44_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__44_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBCC" page="1" acronym="LEFT_MEM_ENTRIES__44_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__45_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBD0" page="1" acronym="LEFT_MEM_ENTRIES__45_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__45_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBD4" page="1" acronym="LEFT_MEM_ENTRIES__45_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__45_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBD8" page="1" acronym="LEFT_MEM_ENTRIES__45_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__45_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBDC" page="1" acronym="LEFT_MEM_ENTRIES__45_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__46_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBE0" page="1" acronym="LEFT_MEM_ENTRIES__46_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__46_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBE4" page="1" acronym="LEFT_MEM_ENTRIES__46_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__46_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBE8" page="1" acronym="LEFT_MEM_ENTRIES__46_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__46_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBEC" page="1" acronym="LEFT_MEM_ENTRIES__46_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__47_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBF0" page="1" acronym="LEFT_MEM_ENTRIES__47_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__47_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBF4" page="1" acronym="LEFT_MEM_ENTRIES__47_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__47_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBF8" page="1" acronym="LEFT_MEM_ENTRIES__47_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__47_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xBFC" page="1" acronym="LEFT_MEM_ENTRIES__47_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__48_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC00" page="1" acronym="LEFT_MEM_ENTRIES__48_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__48_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC04" page="1" acronym="LEFT_MEM_ENTRIES__48_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__48_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC08" page="1" acronym="LEFT_MEM_ENTRIES__48_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__48_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC0C" page="1" acronym="LEFT_MEM_ENTRIES__48_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__49_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC10" page="1" acronym="LEFT_MEM_ENTRIES__49_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__49_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC14" page="1" acronym="LEFT_MEM_ENTRIES__49_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__49_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC18" page="1" acronym="LEFT_MEM_ENTRIES__49_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__49_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC1C" page="1" acronym="LEFT_MEM_ENTRIES__49_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__50_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC20" page="1" acronym="LEFT_MEM_ENTRIES__50_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__50_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC24" page="1" acronym="LEFT_MEM_ENTRIES__50_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__50_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC28" page="1" acronym="LEFT_MEM_ENTRIES__50_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__50_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC2C" page="1" acronym="LEFT_MEM_ENTRIES__50_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__51_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC30" page="1" acronym="LEFT_MEM_ENTRIES__51_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__51_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC34" page="1" acronym="LEFT_MEM_ENTRIES__51_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__51_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC38" page="1" acronym="LEFT_MEM_ENTRIES__51_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__51_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC3C" page="1" acronym="LEFT_MEM_ENTRIES__51_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__52_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC40" page="1" acronym="LEFT_MEM_ENTRIES__52_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__52_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC44" page="1" acronym="LEFT_MEM_ENTRIES__52_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__52_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC48" page="1" acronym="LEFT_MEM_ENTRIES__52_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__52_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC4C" page="1" acronym="LEFT_MEM_ENTRIES__52_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__53_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC50" page="1" acronym="LEFT_MEM_ENTRIES__53_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__53_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC54" page="1" acronym="LEFT_MEM_ENTRIES__53_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__53_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC58" page="1" acronym="LEFT_MEM_ENTRIES__53_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__53_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC5C" page="1" acronym="LEFT_MEM_ENTRIES__53_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__54_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC60" page="1" acronym="LEFT_MEM_ENTRIES__54_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__54_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC64" page="1" acronym="LEFT_MEM_ENTRIES__54_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__54_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC68" page="1" acronym="LEFT_MEM_ENTRIES__54_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__54_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC6C" page="1" acronym="LEFT_MEM_ENTRIES__54_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__55_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC70" page="1" acronym="LEFT_MEM_ENTRIES__55_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__55_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC74" page="1" acronym="LEFT_MEM_ENTRIES__55_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__55_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC78" page="1" acronym="LEFT_MEM_ENTRIES__55_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__55_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC7C" page="1" acronym="LEFT_MEM_ENTRIES__55_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__56_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC80" page="1" acronym="LEFT_MEM_ENTRIES__56_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__56_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC84" page="1" acronym="LEFT_MEM_ENTRIES__56_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__56_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC88" page="1" acronym="LEFT_MEM_ENTRIES__56_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__56_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC8C" page="1" acronym="LEFT_MEM_ENTRIES__56_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__57_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC90" page="1" acronym="LEFT_MEM_ENTRIES__57_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__57_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC94" page="1" acronym="LEFT_MEM_ENTRIES__57_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__57_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC98" page="1" acronym="LEFT_MEM_ENTRIES__57_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__57_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xC9C" page="1" acronym="LEFT_MEM_ENTRIES__57_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__58_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCA0" page="1" acronym="LEFT_MEM_ENTRIES__58_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__58_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCA4" page="1" acronym="LEFT_MEM_ENTRIES__58_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__58_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCA8" page="1" acronym="LEFT_MEM_ENTRIES__58_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__58_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCAC" page="1" acronym="LEFT_MEM_ENTRIES__58_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__59_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCB0" page="1" acronym="LEFT_MEM_ENTRIES__59_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__59_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCB4" page="1" acronym="LEFT_MEM_ENTRIES__59_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__59_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCB8" page="1" acronym="LEFT_MEM_ENTRIES__59_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__59_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCBC" page="1" acronym="LEFT_MEM_ENTRIES__59_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__60_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCC0" page="1" acronym="LEFT_MEM_ENTRIES__60_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__60_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCC4" page="1" acronym="LEFT_MEM_ENTRIES__60_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__60_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCC8" page="1" acronym="LEFT_MEM_ENTRIES__60_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__60_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCCC" page="1" acronym="LEFT_MEM_ENTRIES__60_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__61_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCD0" page="1" acronym="LEFT_MEM_ENTRIES__61_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__61_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCD4" page="1" acronym="LEFT_MEM_ENTRIES__61_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__61_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCD8" page="1" acronym="LEFT_MEM_ENTRIES__61_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__61_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCDC" page="1" acronym="LEFT_MEM_ENTRIES__61_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__62_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCE0" page="1" acronym="LEFT_MEM_ENTRIES__62_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__62_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCE4" page="1" acronym="LEFT_MEM_ENTRIES__62_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__62_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCE8" page="1" acronym="LEFT_MEM_ENTRIES__62_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__62_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCEC" page="1" acronym="LEFT_MEM_ENTRIES__62_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__63_LEFT_MEM_W_BUF_WORD0" description="32b LSB of 128 bit word at one of Location[0:63]&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCF0" page="1" acronym="LEFT_MEM_ENTRIES__63_LEFT_MEM_W_BUF_WORD0">
        <bitfield id="bits_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__63_LEFT_MEM_W_BUF_WORD1" description="32b at bitposition [63:32] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCF4" page="1" acronym="LEFT_MEM_ENTRIES__63_LEFT_MEM_W_BUF_WORD1">
        <bitfield id="bits_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__63_LEFT_MEM_W_BUF_WORD2" description="32b at bitposition [95:64] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCF8" page="1" acronym="LEFT_MEM_ENTRIES__63_LEFT_MEM_W_BUF_WORD2">
        <bitfield id="bits_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LEFT_MEM_ENTRIES__63_LEFT_MEM_W_BUF_WORD3" description="32b at bitposition [127:96] of 128 bit word at one of Location of Left Memory&#xD;&#xA;above pixels for one of 64 locations of Left Memory.Content of Each Location is described in Spec" width="32" offset="0xCFC" page="1" acronym="LEFT_MEM_ENTRIES__63_LEFT_MEM_W_BUF_WORD3">
        <bitfield id="bits_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__0_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1100" page="1" acronym="LBC_MEM_ENTRIES__0_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__0_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1104" page="1" acronym="LBC_MEM_ENTRIES__0_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__0_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1108" page="1" acronym="LBC_MEM_ENTRIES__0_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__0_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x110C" page="1" acronym="LBC_MEM_ENTRIES__0_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__1_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1110" page="1" acronym="LBC_MEM_ENTRIES__1_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__1_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1114" page="1" acronym="LBC_MEM_ENTRIES__1_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__1_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1118" page="1" acronym="LBC_MEM_ENTRIES__1_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__1_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x111C" page="1" acronym="LBC_MEM_ENTRIES__1_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__2_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1120" page="1" acronym="LBC_MEM_ENTRIES__2_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__2_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1124" page="1" acronym="LBC_MEM_ENTRIES__2_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__2_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1128" page="1" acronym="LBC_MEM_ENTRIES__2_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__2_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x112C" page="1" acronym="LBC_MEM_ENTRIES__2_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__3_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1130" page="1" acronym="LBC_MEM_ENTRIES__3_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__3_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1134" page="1" acronym="LBC_MEM_ENTRIES__3_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__3_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1138" page="1" acronym="LBC_MEM_ENTRIES__3_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__3_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x113C" page="1" acronym="LBC_MEM_ENTRIES__3_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__4_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1140" page="1" acronym="LBC_MEM_ENTRIES__4_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__4_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1144" page="1" acronym="LBC_MEM_ENTRIES__4_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__4_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1148" page="1" acronym="LBC_MEM_ENTRIES__4_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__4_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x114C" page="1" acronym="LBC_MEM_ENTRIES__4_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__5_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1150" page="1" acronym="LBC_MEM_ENTRIES__5_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__5_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1154" page="1" acronym="LBC_MEM_ENTRIES__5_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__5_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1158" page="1" acronym="LBC_MEM_ENTRIES__5_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__5_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x115C" page="1" acronym="LBC_MEM_ENTRIES__5_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__6_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1160" page="1" acronym="LBC_MEM_ENTRIES__6_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__6_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1164" page="1" acronym="LBC_MEM_ENTRIES__6_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__6_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1168" page="1" acronym="LBC_MEM_ENTRIES__6_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__6_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x116C" page="1" acronym="LBC_MEM_ENTRIES__6_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__7_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1170" page="1" acronym="LBC_MEM_ENTRIES__7_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__7_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1174" page="1" acronym="LBC_MEM_ENTRIES__7_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__7_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1178" page="1" acronym="LBC_MEM_ENTRIES__7_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__7_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x117C" page="1" acronym="LBC_MEM_ENTRIES__7_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__8_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1180" page="1" acronym="LBC_MEM_ENTRIES__8_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__8_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1184" page="1" acronym="LBC_MEM_ENTRIES__8_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__8_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1188" page="1" acronym="LBC_MEM_ENTRIES__8_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__8_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x118C" page="1" acronym="LBC_MEM_ENTRIES__8_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__9_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1190" page="1" acronym="LBC_MEM_ENTRIES__9_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__9_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1194" page="1" acronym="LBC_MEM_ENTRIES__9_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__9_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1198" page="1" acronym="LBC_MEM_ENTRIES__9_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__9_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x119C" page="1" acronym="LBC_MEM_ENTRIES__9_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__10_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11A0" page="1" acronym="LBC_MEM_ENTRIES__10_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__10_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11A4" page="1" acronym="LBC_MEM_ENTRIES__10_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__10_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11A8" page="1" acronym="LBC_MEM_ENTRIES__10_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__10_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11AC" page="1" acronym="LBC_MEM_ENTRIES__10_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__11_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11B0" page="1" acronym="LBC_MEM_ENTRIES__11_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__11_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11B4" page="1" acronym="LBC_MEM_ENTRIES__11_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__11_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11B8" page="1" acronym="LBC_MEM_ENTRIES__11_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__11_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11BC" page="1" acronym="LBC_MEM_ENTRIES__11_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__12_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11C0" page="1" acronym="LBC_MEM_ENTRIES__12_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__12_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11C4" page="1" acronym="LBC_MEM_ENTRIES__12_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__12_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11C8" page="1" acronym="LBC_MEM_ENTRIES__12_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__12_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11CC" page="1" acronym="LBC_MEM_ENTRIES__12_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__13_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11D0" page="1" acronym="LBC_MEM_ENTRIES__13_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__13_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11D4" page="1" acronym="LBC_MEM_ENTRIES__13_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__13_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11D8" page="1" acronym="LBC_MEM_ENTRIES__13_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__13_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11DC" page="1" acronym="LBC_MEM_ENTRIES__13_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__14_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11E0" page="1" acronym="LBC_MEM_ENTRIES__14_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__14_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11E4" page="1" acronym="LBC_MEM_ENTRIES__14_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__14_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11E8" page="1" acronym="LBC_MEM_ENTRIES__14_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__14_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11EC" page="1" acronym="LBC_MEM_ENTRIES__14_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__15_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11F0" page="1" acronym="LBC_MEM_ENTRIES__15_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__15_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11F4" page="1" acronym="LBC_MEM_ENTRIES__15_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__15_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11F8" page="1" acronym="LBC_MEM_ENTRIES__15_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__15_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x11FC" page="1" acronym="LBC_MEM_ENTRIES__15_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__16_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1200" page="1" acronym="LBC_MEM_ENTRIES__16_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__16_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1204" page="1" acronym="LBC_MEM_ENTRIES__16_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__16_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1208" page="1" acronym="LBC_MEM_ENTRIES__16_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__16_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x120C" page="1" acronym="LBC_MEM_ENTRIES__16_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__17_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1210" page="1" acronym="LBC_MEM_ENTRIES__17_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__17_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1214" page="1" acronym="LBC_MEM_ENTRIES__17_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__17_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1218" page="1" acronym="LBC_MEM_ENTRIES__17_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__17_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x121C" page="1" acronym="LBC_MEM_ENTRIES__17_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__18_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1220" page="1" acronym="LBC_MEM_ENTRIES__18_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__18_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1224" page="1" acronym="LBC_MEM_ENTRIES__18_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__18_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1228" page="1" acronym="LBC_MEM_ENTRIES__18_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__18_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x122C" page="1" acronym="LBC_MEM_ENTRIES__18_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__19_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1230" page="1" acronym="LBC_MEM_ENTRIES__19_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__19_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1234" page="1" acronym="LBC_MEM_ENTRIES__19_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__19_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1238" page="1" acronym="LBC_MEM_ENTRIES__19_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__19_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x123C" page="1" acronym="LBC_MEM_ENTRIES__19_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__20_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1240" page="1" acronym="LBC_MEM_ENTRIES__20_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__20_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1244" page="1" acronym="LBC_MEM_ENTRIES__20_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__20_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1248" page="1" acronym="LBC_MEM_ENTRIES__20_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__20_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x124C" page="1" acronym="LBC_MEM_ENTRIES__20_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__21_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1250" page="1" acronym="LBC_MEM_ENTRIES__21_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__21_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1254" page="1" acronym="LBC_MEM_ENTRIES__21_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__21_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1258" page="1" acronym="LBC_MEM_ENTRIES__21_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__21_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x125C" page="1" acronym="LBC_MEM_ENTRIES__21_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__22_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1260" page="1" acronym="LBC_MEM_ENTRIES__22_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__22_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1264" page="1" acronym="LBC_MEM_ENTRIES__22_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__22_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1268" page="1" acronym="LBC_MEM_ENTRIES__22_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__22_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x126C" page="1" acronym="LBC_MEM_ENTRIES__22_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__23_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1270" page="1" acronym="LBC_MEM_ENTRIES__23_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__23_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1274" page="1" acronym="LBC_MEM_ENTRIES__23_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__23_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1278" page="1" acronym="LBC_MEM_ENTRIES__23_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__23_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x127C" page="1" acronym="LBC_MEM_ENTRIES__23_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__24_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1280" page="1" acronym="LBC_MEM_ENTRIES__24_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__24_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1284" page="1" acronym="LBC_MEM_ENTRIES__24_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__24_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1288" page="1" acronym="LBC_MEM_ENTRIES__24_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__24_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x128C" page="1" acronym="LBC_MEM_ENTRIES__24_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__25_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1290" page="1" acronym="LBC_MEM_ENTRIES__25_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__25_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1294" page="1" acronym="LBC_MEM_ENTRIES__25_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__25_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1298" page="1" acronym="LBC_MEM_ENTRIES__25_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__25_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x129C" page="1" acronym="LBC_MEM_ENTRIES__25_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__26_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12A0" page="1" acronym="LBC_MEM_ENTRIES__26_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__26_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12A4" page="1" acronym="LBC_MEM_ENTRIES__26_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__26_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12A8" page="1" acronym="LBC_MEM_ENTRIES__26_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__26_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12AC" page="1" acronym="LBC_MEM_ENTRIES__26_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__27_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12B0" page="1" acronym="LBC_MEM_ENTRIES__27_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__27_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12B4" page="1" acronym="LBC_MEM_ENTRIES__27_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__27_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12B8" page="1" acronym="LBC_MEM_ENTRIES__27_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__27_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12BC" page="1" acronym="LBC_MEM_ENTRIES__27_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__28_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12C0" page="1" acronym="LBC_MEM_ENTRIES__28_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__28_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12C4" page="1" acronym="LBC_MEM_ENTRIES__28_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__28_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12C8" page="1" acronym="LBC_MEM_ENTRIES__28_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__28_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12CC" page="1" acronym="LBC_MEM_ENTRIES__28_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__29_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12D0" page="1" acronym="LBC_MEM_ENTRIES__29_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__29_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12D4" page="1" acronym="LBC_MEM_ENTRIES__29_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__29_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12D8" page="1" acronym="LBC_MEM_ENTRIES__29_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__29_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12DC" page="1" acronym="LBC_MEM_ENTRIES__29_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__30_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12E0" page="1" acronym="LBC_MEM_ENTRIES__30_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__30_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12E4" page="1" acronym="LBC_MEM_ENTRIES__30_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__30_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12E8" page="1" acronym="LBC_MEM_ENTRIES__30_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__30_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12EC" page="1" acronym="LBC_MEM_ENTRIES__30_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__31_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12F0" page="1" acronym="LBC_MEM_ENTRIES__31_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__31_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12F4" page="1" acronym="LBC_MEM_ENTRIES__31_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__31_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12F8" page="1" acronym="LBC_MEM_ENTRIES__31_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__31_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x12FC" page="1" acronym="LBC_MEM_ENTRIES__31_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__32_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1300" page="1" acronym="LBC_MEM_ENTRIES__32_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__32_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1304" page="1" acronym="LBC_MEM_ENTRIES__32_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__32_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1308" page="1" acronym="LBC_MEM_ENTRIES__32_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__32_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x130C" page="1" acronym="LBC_MEM_ENTRIES__32_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__33_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1310" page="1" acronym="LBC_MEM_ENTRIES__33_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__33_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1314" page="1" acronym="LBC_MEM_ENTRIES__33_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__33_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1318" page="1" acronym="LBC_MEM_ENTRIES__33_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__33_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x131C" page="1" acronym="LBC_MEM_ENTRIES__33_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__34_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1320" page="1" acronym="LBC_MEM_ENTRIES__34_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__34_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1324" page="1" acronym="LBC_MEM_ENTRIES__34_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__34_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1328" page="1" acronym="LBC_MEM_ENTRIES__34_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__34_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x132C" page="1" acronym="LBC_MEM_ENTRIES__34_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__35_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1330" page="1" acronym="LBC_MEM_ENTRIES__35_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__35_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1334" page="1" acronym="LBC_MEM_ENTRIES__35_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__35_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1338" page="1" acronym="LBC_MEM_ENTRIES__35_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__35_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x133C" page="1" acronym="LBC_MEM_ENTRIES__35_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__36_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1340" page="1" acronym="LBC_MEM_ENTRIES__36_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__36_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1344" page="1" acronym="LBC_MEM_ENTRIES__36_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__36_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1348" page="1" acronym="LBC_MEM_ENTRIES__36_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__36_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x134C" page="1" acronym="LBC_MEM_ENTRIES__36_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__37_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1350" page="1" acronym="LBC_MEM_ENTRIES__37_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__37_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1354" page="1" acronym="LBC_MEM_ENTRIES__37_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__37_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1358" page="1" acronym="LBC_MEM_ENTRIES__37_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__37_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x135C" page="1" acronym="LBC_MEM_ENTRIES__37_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__38_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1360" page="1" acronym="LBC_MEM_ENTRIES__38_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__38_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1364" page="1" acronym="LBC_MEM_ENTRIES__38_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__38_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1368" page="1" acronym="LBC_MEM_ENTRIES__38_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__38_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x136C" page="1" acronym="LBC_MEM_ENTRIES__38_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__39_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1370" page="1" acronym="LBC_MEM_ENTRIES__39_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__39_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1374" page="1" acronym="LBC_MEM_ENTRIES__39_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__39_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1378" page="1" acronym="LBC_MEM_ENTRIES__39_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__39_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x137C" page="1" acronym="LBC_MEM_ENTRIES__39_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__40_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1380" page="1" acronym="LBC_MEM_ENTRIES__40_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__40_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1384" page="1" acronym="LBC_MEM_ENTRIES__40_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__40_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1388" page="1" acronym="LBC_MEM_ENTRIES__40_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__40_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x138C" page="1" acronym="LBC_MEM_ENTRIES__40_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__41_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1390" page="1" acronym="LBC_MEM_ENTRIES__41_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__41_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1394" page="1" acronym="LBC_MEM_ENTRIES__41_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__41_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1398" page="1" acronym="LBC_MEM_ENTRIES__41_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__41_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x139C" page="1" acronym="LBC_MEM_ENTRIES__41_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__42_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13A0" page="1" acronym="LBC_MEM_ENTRIES__42_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__42_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13A4" page="1" acronym="LBC_MEM_ENTRIES__42_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__42_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13A8" page="1" acronym="LBC_MEM_ENTRIES__42_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__42_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13AC" page="1" acronym="LBC_MEM_ENTRIES__42_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__43_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13B0" page="1" acronym="LBC_MEM_ENTRIES__43_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__43_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13B4" page="1" acronym="LBC_MEM_ENTRIES__43_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__43_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13B8" page="1" acronym="LBC_MEM_ENTRIES__43_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__43_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13BC" page="1" acronym="LBC_MEM_ENTRIES__43_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__44_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13C0" page="1" acronym="LBC_MEM_ENTRIES__44_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__44_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13C4" page="1" acronym="LBC_MEM_ENTRIES__44_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__44_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13C8" page="1" acronym="LBC_MEM_ENTRIES__44_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__44_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13CC" page="1" acronym="LBC_MEM_ENTRIES__44_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__45_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13D0" page="1" acronym="LBC_MEM_ENTRIES__45_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__45_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13D4" page="1" acronym="LBC_MEM_ENTRIES__45_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__45_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13D8" page="1" acronym="LBC_MEM_ENTRIES__45_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__45_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13DC" page="1" acronym="LBC_MEM_ENTRIES__45_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__46_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13E0" page="1" acronym="LBC_MEM_ENTRIES__46_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__46_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13E4" page="1" acronym="LBC_MEM_ENTRIES__46_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__46_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13E8" page="1" acronym="LBC_MEM_ENTRIES__46_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__46_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13EC" page="1" acronym="LBC_MEM_ENTRIES__46_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__47_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13F0" page="1" acronym="LBC_MEM_ENTRIES__47_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__47_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13F4" page="1" acronym="LBC_MEM_ENTRIES__47_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__47_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13F8" page="1" acronym="LBC_MEM_ENTRIES__47_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__47_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x13FC" page="1" acronym="LBC_MEM_ENTRIES__47_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__48_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1400" page="1" acronym="LBC_MEM_ENTRIES__48_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__48_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1404" page="1" acronym="LBC_MEM_ENTRIES__48_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__48_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1408" page="1" acronym="LBC_MEM_ENTRIES__48_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__48_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x140C" page="1" acronym="LBC_MEM_ENTRIES__48_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__49_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1410" page="1" acronym="LBC_MEM_ENTRIES__49_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__49_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1414" page="1" acronym="LBC_MEM_ENTRIES__49_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__49_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1418" page="1" acronym="LBC_MEM_ENTRIES__49_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__49_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x141C" page="1" acronym="LBC_MEM_ENTRIES__49_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__50_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1420" page="1" acronym="LBC_MEM_ENTRIES__50_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__50_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1424" page="1" acronym="LBC_MEM_ENTRIES__50_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__50_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1428" page="1" acronym="LBC_MEM_ENTRIES__50_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__50_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x142C" page="1" acronym="LBC_MEM_ENTRIES__50_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__51_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1430" page="1" acronym="LBC_MEM_ENTRIES__51_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__51_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1434" page="1" acronym="LBC_MEM_ENTRIES__51_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__51_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1438" page="1" acronym="LBC_MEM_ENTRIES__51_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__51_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x143C" page="1" acronym="LBC_MEM_ENTRIES__51_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__52_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1440" page="1" acronym="LBC_MEM_ENTRIES__52_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__52_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1444" page="1" acronym="LBC_MEM_ENTRIES__52_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__52_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1448" page="1" acronym="LBC_MEM_ENTRIES__52_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__52_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x144C" page="1" acronym="LBC_MEM_ENTRIES__52_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__53_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1450" page="1" acronym="LBC_MEM_ENTRIES__53_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__53_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1454" page="1" acronym="LBC_MEM_ENTRIES__53_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__53_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1458" page="1" acronym="LBC_MEM_ENTRIES__53_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__53_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x145C" page="1" acronym="LBC_MEM_ENTRIES__53_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__54_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1460" page="1" acronym="LBC_MEM_ENTRIES__54_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__54_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1464" page="1" acronym="LBC_MEM_ENTRIES__54_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__54_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1468" page="1" acronym="LBC_MEM_ENTRIES__54_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__54_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x146C" page="1" acronym="LBC_MEM_ENTRIES__54_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__55_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1470" page="1" acronym="LBC_MEM_ENTRIES__55_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__55_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1474" page="1" acronym="LBC_MEM_ENTRIES__55_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__55_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1478" page="1" acronym="LBC_MEM_ENTRIES__55_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__55_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x147C" page="1" acronym="LBC_MEM_ENTRIES__55_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__56_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1480" page="1" acronym="LBC_MEM_ENTRIES__56_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__56_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1484" page="1" acronym="LBC_MEM_ENTRIES__56_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__56_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1488" page="1" acronym="LBC_MEM_ENTRIES__56_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__56_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x148C" page="1" acronym="LBC_MEM_ENTRIES__56_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__57_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1490" page="1" acronym="LBC_MEM_ENTRIES__57_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__57_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1494" page="1" acronym="LBC_MEM_ENTRIES__57_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__57_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1498" page="1" acronym="LBC_MEM_ENTRIES__57_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__57_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x149C" page="1" acronym="LBC_MEM_ENTRIES__57_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__58_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14A0" page="1" acronym="LBC_MEM_ENTRIES__58_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__58_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14A4" page="1" acronym="LBC_MEM_ENTRIES__58_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__58_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14A8" page="1" acronym="LBC_MEM_ENTRIES__58_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__58_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14AC" page="1" acronym="LBC_MEM_ENTRIES__58_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__59_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14B0" page="1" acronym="LBC_MEM_ENTRIES__59_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__59_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14B4" page="1" acronym="LBC_MEM_ENTRIES__59_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__59_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14B8" page="1" acronym="LBC_MEM_ENTRIES__59_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__59_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14BC" page="1" acronym="LBC_MEM_ENTRIES__59_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__60_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14C0" page="1" acronym="LBC_MEM_ENTRIES__60_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__60_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14C4" page="1" acronym="LBC_MEM_ENTRIES__60_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__60_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14C8" page="1" acronym="LBC_MEM_ENTRIES__60_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__60_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14CC" page="1" acronym="LBC_MEM_ENTRIES__60_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__61_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14D0" page="1" acronym="LBC_MEM_ENTRIES__61_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__61_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14D4" page="1" acronym="LBC_MEM_ENTRIES__61_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__61_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14D8" page="1" acronym="LBC_MEM_ENTRIES__61_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__61_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14DC" page="1" acronym="LBC_MEM_ENTRIES__61_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__62_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14E0" page="1" acronym="LBC_MEM_ENTRIES__62_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__62_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14E4" page="1" acronym="LBC_MEM_ENTRIES__62_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__62_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14E8" page="1" acronym="LBC_MEM_ENTRIES__62_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__62_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14EC" page="1" acronym="LBC_MEM_ENTRIES__62_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__63_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14F0" page="1" acronym="LBC_MEM_ENTRIES__63_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__63_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14F4" page="1" acronym="LBC_MEM_ENTRIES__63_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__63_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14F8" page="1" acronym="LBC_MEM_ENTRIES__63_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__63_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x14FC" page="1" acronym="LBC_MEM_ENTRIES__63_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__64_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1500" page="1" acronym="LBC_MEM_ENTRIES__64_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__64_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1504" page="1" acronym="LBC_MEM_ENTRIES__64_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__64_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1508" page="1" acronym="LBC_MEM_ENTRIES__64_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__64_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x150C" page="1" acronym="LBC_MEM_ENTRIES__64_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__65_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1510" page="1" acronym="LBC_MEM_ENTRIES__65_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__65_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1514" page="1" acronym="LBC_MEM_ENTRIES__65_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__65_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1518" page="1" acronym="LBC_MEM_ENTRIES__65_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__65_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x151C" page="1" acronym="LBC_MEM_ENTRIES__65_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__66_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1520" page="1" acronym="LBC_MEM_ENTRIES__66_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__66_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1524" page="1" acronym="LBC_MEM_ENTRIES__66_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__66_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1528" page="1" acronym="LBC_MEM_ENTRIES__66_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__66_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x152C" page="1" acronym="LBC_MEM_ENTRIES__66_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__67_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1530" page="1" acronym="LBC_MEM_ENTRIES__67_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__67_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1534" page="1" acronym="LBC_MEM_ENTRIES__67_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__67_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1538" page="1" acronym="LBC_MEM_ENTRIES__67_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__67_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x153C" page="1" acronym="LBC_MEM_ENTRIES__67_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__68_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1540" page="1" acronym="LBC_MEM_ENTRIES__68_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__68_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1544" page="1" acronym="LBC_MEM_ENTRIES__68_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__68_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1548" page="1" acronym="LBC_MEM_ENTRIES__68_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__68_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x154C" page="1" acronym="LBC_MEM_ENTRIES__68_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__69_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1550" page="1" acronym="LBC_MEM_ENTRIES__69_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__69_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1554" page="1" acronym="LBC_MEM_ENTRIES__69_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__69_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1558" page="1" acronym="LBC_MEM_ENTRIES__69_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__69_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x155C" page="1" acronym="LBC_MEM_ENTRIES__69_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__70_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1560" page="1" acronym="LBC_MEM_ENTRIES__70_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__70_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1564" page="1" acronym="LBC_MEM_ENTRIES__70_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__70_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1568" page="1" acronym="LBC_MEM_ENTRIES__70_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__70_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x156C" page="1" acronym="LBC_MEM_ENTRIES__70_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__71_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1570" page="1" acronym="LBC_MEM_ENTRIES__71_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__71_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1574" page="1" acronym="LBC_MEM_ENTRIES__71_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__71_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1578" page="1" acronym="LBC_MEM_ENTRIES__71_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__71_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x157C" page="1" acronym="LBC_MEM_ENTRIES__71_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__72_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1580" page="1" acronym="LBC_MEM_ENTRIES__72_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__72_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1584" page="1" acronym="LBC_MEM_ENTRIES__72_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__72_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1588" page="1" acronym="LBC_MEM_ENTRIES__72_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__72_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x158C" page="1" acronym="LBC_MEM_ENTRIES__72_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__73_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1590" page="1" acronym="LBC_MEM_ENTRIES__73_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__73_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1594" page="1" acronym="LBC_MEM_ENTRIES__73_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__73_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1598" page="1" acronym="LBC_MEM_ENTRIES__73_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__73_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x159C" page="1" acronym="LBC_MEM_ENTRIES__73_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__74_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15A0" page="1" acronym="LBC_MEM_ENTRIES__74_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__74_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15A4" page="1" acronym="LBC_MEM_ENTRIES__74_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__74_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15A8" page="1" acronym="LBC_MEM_ENTRIES__74_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__74_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15AC" page="1" acronym="LBC_MEM_ENTRIES__74_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__75_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15B0" page="1" acronym="LBC_MEM_ENTRIES__75_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__75_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15B4" page="1" acronym="LBC_MEM_ENTRIES__75_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__75_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15B8" page="1" acronym="LBC_MEM_ENTRIES__75_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__75_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15BC" page="1" acronym="LBC_MEM_ENTRIES__75_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__76_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15C0" page="1" acronym="LBC_MEM_ENTRIES__76_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__76_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15C4" page="1" acronym="LBC_MEM_ENTRIES__76_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__76_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15C8" page="1" acronym="LBC_MEM_ENTRIES__76_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__76_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15CC" page="1" acronym="LBC_MEM_ENTRIES__76_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__77_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15D0" page="1" acronym="LBC_MEM_ENTRIES__77_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__77_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15D4" page="1" acronym="LBC_MEM_ENTRIES__77_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__77_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15D8" page="1" acronym="LBC_MEM_ENTRIES__77_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__77_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15DC" page="1" acronym="LBC_MEM_ENTRIES__77_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__78_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15E0" page="1" acronym="LBC_MEM_ENTRIES__78_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__78_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15E4" page="1" acronym="LBC_MEM_ENTRIES__78_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__78_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15E8" page="1" acronym="LBC_MEM_ENTRIES__78_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__78_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15EC" page="1" acronym="LBC_MEM_ENTRIES__78_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__79_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15F0" page="1" acronym="LBC_MEM_ENTRIES__79_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__79_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15F4" page="1" acronym="LBC_MEM_ENTRIES__79_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__79_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15F8" page="1" acronym="LBC_MEM_ENTRIES__79_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__79_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x15FC" page="1" acronym="LBC_MEM_ENTRIES__79_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__80_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1600" page="1" acronym="LBC_MEM_ENTRIES__80_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__80_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1604" page="1" acronym="LBC_MEM_ENTRIES__80_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__80_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1608" page="1" acronym="LBC_MEM_ENTRIES__80_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__80_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x160C" page="1" acronym="LBC_MEM_ENTRIES__80_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__81_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1610" page="1" acronym="LBC_MEM_ENTRIES__81_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__81_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1614" page="1" acronym="LBC_MEM_ENTRIES__81_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__81_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1618" page="1" acronym="LBC_MEM_ENTRIES__81_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__81_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x161C" page="1" acronym="LBC_MEM_ENTRIES__81_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__82_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1620" page="1" acronym="LBC_MEM_ENTRIES__82_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__82_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1624" page="1" acronym="LBC_MEM_ENTRIES__82_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__82_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1628" page="1" acronym="LBC_MEM_ENTRIES__82_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__82_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x162C" page="1" acronym="LBC_MEM_ENTRIES__82_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__83_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1630" page="1" acronym="LBC_MEM_ENTRIES__83_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__83_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1634" page="1" acronym="LBC_MEM_ENTRIES__83_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__83_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1638" page="1" acronym="LBC_MEM_ENTRIES__83_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__83_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x163C" page="1" acronym="LBC_MEM_ENTRIES__83_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__84_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1640" page="1" acronym="LBC_MEM_ENTRIES__84_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__84_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1644" page="1" acronym="LBC_MEM_ENTRIES__84_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__84_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1648" page="1" acronym="LBC_MEM_ENTRIES__84_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__84_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x164C" page="1" acronym="LBC_MEM_ENTRIES__84_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__85_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1650" page="1" acronym="LBC_MEM_ENTRIES__85_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__85_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1654" page="1" acronym="LBC_MEM_ENTRIES__85_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__85_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1658" page="1" acronym="LBC_MEM_ENTRIES__85_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__85_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x165C" page="1" acronym="LBC_MEM_ENTRIES__85_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__86_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1660" page="1" acronym="LBC_MEM_ENTRIES__86_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__86_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1664" page="1" acronym="LBC_MEM_ENTRIES__86_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__86_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1668" page="1" acronym="LBC_MEM_ENTRIES__86_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__86_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x166C" page="1" acronym="LBC_MEM_ENTRIES__86_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__87_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1670" page="1" acronym="LBC_MEM_ENTRIES__87_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__87_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1674" page="1" acronym="LBC_MEM_ENTRIES__87_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__87_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1678" page="1" acronym="LBC_MEM_ENTRIES__87_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__87_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x167C" page="1" acronym="LBC_MEM_ENTRIES__87_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__88_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1680" page="1" acronym="LBC_MEM_ENTRIES__88_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__88_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1684" page="1" acronym="LBC_MEM_ENTRIES__88_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__88_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1688" page="1" acronym="LBC_MEM_ENTRIES__88_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__88_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x168C" page="1" acronym="LBC_MEM_ENTRIES__88_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__89_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1690" page="1" acronym="LBC_MEM_ENTRIES__89_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__89_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1694" page="1" acronym="LBC_MEM_ENTRIES__89_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__89_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1698" page="1" acronym="LBC_MEM_ENTRIES__89_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__89_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x169C" page="1" acronym="LBC_MEM_ENTRIES__89_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__90_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16A0" page="1" acronym="LBC_MEM_ENTRIES__90_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__90_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16A4" page="1" acronym="LBC_MEM_ENTRIES__90_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__90_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16A8" page="1" acronym="LBC_MEM_ENTRIES__90_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__90_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16AC" page="1" acronym="LBC_MEM_ENTRIES__90_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__91_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16B0" page="1" acronym="LBC_MEM_ENTRIES__91_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__91_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16B4" page="1" acronym="LBC_MEM_ENTRIES__91_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__91_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16B8" page="1" acronym="LBC_MEM_ENTRIES__91_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__91_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16BC" page="1" acronym="LBC_MEM_ENTRIES__91_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__92_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16C0" page="1" acronym="LBC_MEM_ENTRIES__92_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__92_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16C4" page="1" acronym="LBC_MEM_ENTRIES__92_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__92_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16C8" page="1" acronym="LBC_MEM_ENTRIES__92_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__92_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16CC" page="1" acronym="LBC_MEM_ENTRIES__92_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__93_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16D0" page="1" acronym="LBC_MEM_ENTRIES__93_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__93_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16D4" page="1" acronym="LBC_MEM_ENTRIES__93_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__93_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16D8" page="1" acronym="LBC_MEM_ENTRIES__93_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__93_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16DC" page="1" acronym="LBC_MEM_ENTRIES__93_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__94_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16E0" page="1" acronym="LBC_MEM_ENTRIES__94_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__94_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16E4" page="1" acronym="LBC_MEM_ENTRIES__94_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__94_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16E8" page="1" acronym="LBC_MEM_ENTRIES__94_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__94_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16EC" page="1" acronym="LBC_MEM_ENTRIES__94_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__95_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16F0" page="1" acronym="LBC_MEM_ENTRIES__95_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__95_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16F4" page="1" acronym="LBC_MEM_ENTRIES__95_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__95_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16F8" page="1" acronym="LBC_MEM_ENTRIES__95_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__95_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x16FC" page="1" acronym="LBC_MEM_ENTRIES__95_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__96_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1700" page="1" acronym="LBC_MEM_ENTRIES__96_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__96_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1704" page="1" acronym="LBC_MEM_ENTRIES__96_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__96_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1708" page="1" acronym="LBC_MEM_ENTRIES__96_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__96_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x170C" page="1" acronym="LBC_MEM_ENTRIES__96_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__97_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1710" page="1" acronym="LBC_MEM_ENTRIES__97_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__97_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1714" page="1" acronym="LBC_MEM_ENTRIES__97_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__97_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1718" page="1" acronym="LBC_MEM_ENTRIES__97_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__97_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x171C" page="1" acronym="LBC_MEM_ENTRIES__97_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__98_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1720" page="1" acronym="LBC_MEM_ENTRIES__98_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__98_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1724" page="1" acronym="LBC_MEM_ENTRIES__98_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__98_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1728" page="1" acronym="LBC_MEM_ENTRIES__98_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__98_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x172C" page="1" acronym="LBC_MEM_ENTRIES__98_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__99_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1730" page="1" acronym="LBC_MEM_ENTRIES__99_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__99_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1734" page="1" acronym="LBC_MEM_ENTRIES__99_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__99_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1738" page="1" acronym="LBC_MEM_ENTRIES__99_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__99_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x173C" page="1" acronym="LBC_MEM_ENTRIES__99_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__100_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1740" page="1" acronym="LBC_MEM_ENTRIES__100_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__100_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1744" page="1" acronym="LBC_MEM_ENTRIES__100_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__100_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1748" page="1" acronym="LBC_MEM_ENTRIES__100_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__100_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x174C" page="1" acronym="LBC_MEM_ENTRIES__100_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__101_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1750" page="1" acronym="LBC_MEM_ENTRIES__101_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__101_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1754" page="1" acronym="LBC_MEM_ENTRIES__101_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__101_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1758" page="1" acronym="LBC_MEM_ENTRIES__101_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__101_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x175C" page="1" acronym="LBC_MEM_ENTRIES__101_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__102_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1760" page="1" acronym="LBC_MEM_ENTRIES__102_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__102_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1764" page="1" acronym="LBC_MEM_ENTRIES__102_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__102_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1768" page="1" acronym="LBC_MEM_ENTRIES__102_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__102_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x176C" page="1" acronym="LBC_MEM_ENTRIES__102_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__103_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1770" page="1" acronym="LBC_MEM_ENTRIES__103_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__103_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1774" page="1" acronym="LBC_MEM_ENTRIES__103_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__103_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1778" page="1" acronym="LBC_MEM_ENTRIES__103_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__103_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x177C" page="1" acronym="LBC_MEM_ENTRIES__103_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__104_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1780" page="1" acronym="LBC_MEM_ENTRIES__104_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__104_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1784" page="1" acronym="LBC_MEM_ENTRIES__104_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__104_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1788" page="1" acronym="LBC_MEM_ENTRIES__104_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__104_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x178C" page="1" acronym="LBC_MEM_ENTRIES__104_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__105_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1790" page="1" acronym="LBC_MEM_ENTRIES__105_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__105_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1794" page="1" acronym="LBC_MEM_ENTRIES__105_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__105_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1798" page="1" acronym="LBC_MEM_ENTRIES__105_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__105_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x179C" page="1" acronym="LBC_MEM_ENTRIES__105_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__106_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17A0" page="1" acronym="LBC_MEM_ENTRIES__106_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__106_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17A4" page="1" acronym="LBC_MEM_ENTRIES__106_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__106_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17A8" page="1" acronym="LBC_MEM_ENTRIES__106_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__106_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17AC" page="1" acronym="LBC_MEM_ENTRIES__106_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__107_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17B0" page="1" acronym="LBC_MEM_ENTRIES__107_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__107_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17B4" page="1" acronym="LBC_MEM_ENTRIES__107_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__107_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17B8" page="1" acronym="LBC_MEM_ENTRIES__107_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__107_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17BC" page="1" acronym="LBC_MEM_ENTRIES__107_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__108_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17C0" page="1" acronym="LBC_MEM_ENTRIES__108_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__108_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17C4" page="1" acronym="LBC_MEM_ENTRIES__108_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__108_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17C8" page="1" acronym="LBC_MEM_ENTRIES__108_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__108_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17CC" page="1" acronym="LBC_MEM_ENTRIES__108_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__109_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17D0" page="1" acronym="LBC_MEM_ENTRIES__109_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__109_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17D4" page="1" acronym="LBC_MEM_ENTRIES__109_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__109_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17D8" page="1" acronym="LBC_MEM_ENTRIES__109_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__109_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17DC" page="1" acronym="LBC_MEM_ENTRIES__109_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__110_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17E0" page="1" acronym="LBC_MEM_ENTRIES__110_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__110_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17E4" page="1" acronym="LBC_MEM_ENTRIES__110_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__110_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17E8" page="1" acronym="LBC_MEM_ENTRIES__110_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__110_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17EC" page="1" acronym="LBC_MEM_ENTRIES__110_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__111_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17F0" page="1" acronym="LBC_MEM_ENTRIES__111_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__111_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17F4" page="1" acronym="LBC_MEM_ENTRIES__111_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__111_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17F8" page="1" acronym="LBC_MEM_ENTRIES__111_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__111_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x17FC" page="1" acronym="LBC_MEM_ENTRIES__111_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__112_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1800" page="1" acronym="LBC_MEM_ENTRIES__112_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__112_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1804" page="1" acronym="LBC_MEM_ENTRIES__112_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__112_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1808" page="1" acronym="LBC_MEM_ENTRIES__112_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__112_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x180C" page="1" acronym="LBC_MEM_ENTRIES__112_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__113_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1810" page="1" acronym="LBC_MEM_ENTRIES__113_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__113_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1814" page="1" acronym="LBC_MEM_ENTRIES__113_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__113_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1818" page="1" acronym="LBC_MEM_ENTRIES__113_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__113_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x181C" page="1" acronym="LBC_MEM_ENTRIES__113_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__114_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1820" page="1" acronym="LBC_MEM_ENTRIES__114_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__114_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1824" page="1" acronym="LBC_MEM_ENTRIES__114_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__114_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1828" page="1" acronym="LBC_MEM_ENTRIES__114_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__114_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x182C" page="1" acronym="LBC_MEM_ENTRIES__114_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__115_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1830" page="1" acronym="LBC_MEM_ENTRIES__115_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__115_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1834" page="1" acronym="LBC_MEM_ENTRIES__115_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__115_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1838" page="1" acronym="LBC_MEM_ENTRIES__115_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__115_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x183C" page="1" acronym="LBC_MEM_ENTRIES__115_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__116_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1840" page="1" acronym="LBC_MEM_ENTRIES__116_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__116_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1844" page="1" acronym="LBC_MEM_ENTRIES__116_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__116_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1848" page="1" acronym="LBC_MEM_ENTRIES__116_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__116_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x184C" page="1" acronym="LBC_MEM_ENTRIES__116_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__117_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1850" page="1" acronym="LBC_MEM_ENTRIES__117_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__117_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1854" page="1" acronym="LBC_MEM_ENTRIES__117_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__117_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1858" page="1" acronym="LBC_MEM_ENTRIES__117_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__117_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x185C" page="1" acronym="LBC_MEM_ENTRIES__117_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__118_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1860" page="1" acronym="LBC_MEM_ENTRIES__118_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__118_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1864" page="1" acronym="LBC_MEM_ENTRIES__118_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__118_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1868" page="1" acronym="LBC_MEM_ENTRIES__118_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__118_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x186C" page="1" acronym="LBC_MEM_ENTRIES__118_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__119_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1870" page="1" acronym="LBC_MEM_ENTRIES__119_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__119_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1874" page="1" acronym="LBC_MEM_ENTRIES__119_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__119_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1878" page="1" acronym="LBC_MEM_ENTRIES__119_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__119_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x187C" page="1" acronym="LBC_MEM_ENTRIES__119_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__120_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1880" page="1" acronym="LBC_MEM_ENTRIES__120_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__120_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1884" page="1" acronym="LBC_MEM_ENTRIES__120_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__120_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1888" page="1" acronym="LBC_MEM_ENTRIES__120_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__120_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x188C" page="1" acronym="LBC_MEM_ENTRIES__120_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__121_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1890" page="1" acronym="LBC_MEM_ENTRIES__121_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__121_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1894" page="1" acronym="LBC_MEM_ENTRIES__121_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__121_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1898" page="1" acronym="LBC_MEM_ENTRIES__121_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__121_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x189C" page="1" acronym="LBC_MEM_ENTRIES__121_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__122_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18A0" page="1" acronym="LBC_MEM_ENTRIES__122_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__122_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18A4" page="1" acronym="LBC_MEM_ENTRIES__122_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__122_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18A8" page="1" acronym="LBC_MEM_ENTRIES__122_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__122_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18AC" page="1" acronym="LBC_MEM_ENTRIES__122_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__123_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18B0" page="1" acronym="LBC_MEM_ENTRIES__123_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__123_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18B4" page="1" acronym="LBC_MEM_ENTRIES__123_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__123_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18B8" page="1" acronym="LBC_MEM_ENTRIES__123_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__123_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18BC" page="1" acronym="LBC_MEM_ENTRIES__123_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__124_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18C0" page="1" acronym="LBC_MEM_ENTRIES__124_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__124_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18C4" page="1" acronym="LBC_MEM_ENTRIES__124_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__124_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18C8" page="1" acronym="LBC_MEM_ENTRIES__124_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__124_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18CC" page="1" acronym="LBC_MEM_ENTRIES__124_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__125_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18D0" page="1" acronym="LBC_MEM_ENTRIES__125_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__125_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18D4" page="1" acronym="LBC_MEM_ENTRIES__125_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__125_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18D8" page="1" acronym="LBC_MEM_ENTRIES__125_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__125_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18DC" page="1" acronym="LBC_MEM_ENTRIES__125_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__126_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18E0" page="1" acronym="LBC_MEM_ENTRIES__126_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__126_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18E4" page="1" acronym="LBC_MEM_ENTRIES__126_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__126_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18E8" page="1" acronym="LBC_MEM_ENTRIES__126_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__126_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18EC" page="1" acronym="LBC_MEM_ENTRIES__126_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__127_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18F0" page="1" acronym="LBC_MEM_ENTRIES__127_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__127_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18F4" page="1" acronym="LBC_MEM_ENTRIES__127_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__127_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18F8" page="1" acronym="LBC_MEM_ENTRIES__127_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__127_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x18FC" page="1" acronym="LBC_MEM_ENTRIES__127_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__128_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1900" page="1" acronym="LBC_MEM_ENTRIES__128_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__128_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1904" page="1" acronym="LBC_MEM_ENTRIES__128_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__128_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1908" page="1" acronym="LBC_MEM_ENTRIES__128_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__128_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x190C" page="1" acronym="LBC_MEM_ENTRIES__128_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__129_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1910" page="1" acronym="LBC_MEM_ENTRIES__129_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__129_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1914" page="1" acronym="LBC_MEM_ENTRIES__129_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__129_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1918" page="1" acronym="LBC_MEM_ENTRIES__129_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__129_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x191C" page="1" acronym="LBC_MEM_ENTRIES__129_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__130_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1920" page="1" acronym="LBC_MEM_ENTRIES__130_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__130_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1924" page="1" acronym="LBC_MEM_ENTRIES__130_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__130_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1928" page="1" acronym="LBC_MEM_ENTRIES__130_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__130_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x192C" page="1" acronym="LBC_MEM_ENTRIES__130_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__131_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1930" page="1" acronym="LBC_MEM_ENTRIES__131_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__131_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1934" page="1" acronym="LBC_MEM_ENTRIES__131_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__131_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1938" page="1" acronym="LBC_MEM_ENTRIES__131_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__131_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x193C" page="1" acronym="LBC_MEM_ENTRIES__131_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__132_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1940" page="1" acronym="LBC_MEM_ENTRIES__132_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__132_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1944" page="1" acronym="LBC_MEM_ENTRIES__132_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__132_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1948" page="1" acronym="LBC_MEM_ENTRIES__132_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__132_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x194C" page="1" acronym="LBC_MEM_ENTRIES__132_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__133_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1950" page="1" acronym="LBC_MEM_ENTRIES__133_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__133_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1954" page="1" acronym="LBC_MEM_ENTRIES__133_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__133_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1958" page="1" acronym="LBC_MEM_ENTRIES__133_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__133_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x195C" page="1" acronym="LBC_MEM_ENTRIES__133_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__134_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1960" page="1" acronym="LBC_MEM_ENTRIES__134_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__134_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1964" page="1" acronym="LBC_MEM_ENTRIES__134_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__134_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1968" page="1" acronym="LBC_MEM_ENTRIES__134_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__134_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x196C" page="1" acronym="LBC_MEM_ENTRIES__134_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__135_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1970" page="1" acronym="LBC_MEM_ENTRIES__135_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__135_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1974" page="1" acronym="LBC_MEM_ENTRIES__135_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__135_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1978" page="1" acronym="LBC_MEM_ENTRIES__135_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__135_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x197C" page="1" acronym="LBC_MEM_ENTRIES__135_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__136_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1980" page="1" acronym="LBC_MEM_ENTRIES__136_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__136_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1984" page="1" acronym="LBC_MEM_ENTRIES__136_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__136_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1988" page="1" acronym="LBC_MEM_ENTRIES__136_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__136_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x198C" page="1" acronym="LBC_MEM_ENTRIES__136_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__137_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1990" page="1" acronym="LBC_MEM_ENTRIES__137_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__137_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1994" page="1" acronym="LBC_MEM_ENTRIES__137_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__137_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1998" page="1" acronym="LBC_MEM_ENTRIES__137_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__137_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x199C" page="1" acronym="LBC_MEM_ENTRIES__137_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__138_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19A0" page="1" acronym="LBC_MEM_ENTRIES__138_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__138_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19A4" page="1" acronym="LBC_MEM_ENTRIES__138_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__138_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19A8" page="1" acronym="LBC_MEM_ENTRIES__138_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__138_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19AC" page="1" acronym="LBC_MEM_ENTRIES__138_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__139_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19B0" page="1" acronym="LBC_MEM_ENTRIES__139_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__139_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19B4" page="1" acronym="LBC_MEM_ENTRIES__139_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__139_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19B8" page="1" acronym="LBC_MEM_ENTRIES__139_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__139_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19BC" page="1" acronym="LBC_MEM_ENTRIES__139_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__140_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19C0" page="1" acronym="LBC_MEM_ENTRIES__140_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__140_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19C4" page="1" acronym="LBC_MEM_ENTRIES__140_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__140_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19C8" page="1" acronym="LBC_MEM_ENTRIES__140_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__140_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19CC" page="1" acronym="LBC_MEM_ENTRIES__140_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__141_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19D0" page="1" acronym="LBC_MEM_ENTRIES__141_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__141_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19D4" page="1" acronym="LBC_MEM_ENTRIES__141_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__141_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19D8" page="1" acronym="LBC_MEM_ENTRIES__141_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__141_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19DC" page="1" acronym="LBC_MEM_ENTRIES__141_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__142_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19E0" page="1" acronym="LBC_MEM_ENTRIES__142_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__142_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19E4" page="1" acronym="LBC_MEM_ENTRIES__142_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__142_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19E8" page="1" acronym="LBC_MEM_ENTRIES__142_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__142_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19EC" page="1" acronym="LBC_MEM_ENTRIES__142_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__143_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19F0" page="1" acronym="LBC_MEM_ENTRIES__143_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__143_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19F4" page="1" acronym="LBC_MEM_ENTRIES__143_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__143_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19F8" page="1" acronym="LBC_MEM_ENTRIES__143_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__143_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x19FC" page="1" acronym="LBC_MEM_ENTRIES__143_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__144_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A00" page="1" acronym="LBC_MEM_ENTRIES__144_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__144_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A04" page="1" acronym="LBC_MEM_ENTRIES__144_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__144_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A08" page="1" acronym="LBC_MEM_ENTRIES__144_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__144_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A0C" page="1" acronym="LBC_MEM_ENTRIES__144_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__145_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A10" page="1" acronym="LBC_MEM_ENTRIES__145_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__145_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A14" page="1" acronym="LBC_MEM_ENTRIES__145_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__145_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A18" page="1" acronym="LBC_MEM_ENTRIES__145_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__145_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A1C" page="1" acronym="LBC_MEM_ENTRIES__145_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__146_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A20" page="1" acronym="LBC_MEM_ENTRIES__146_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__146_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A24" page="1" acronym="LBC_MEM_ENTRIES__146_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__146_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A28" page="1" acronym="LBC_MEM_ENTRIES__146_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__146_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A2C" page="1" acronym="LBC_MEM_ENTRIES__146_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__147_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A30" page="1" acronym="LBC_MEM_ENTRIES__147_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__147_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A34" page="1" acronym="LBC_MEM_ENTRIES__147_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__147_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A38" page="1" acronym="LBC_MEM_ENTRIES__147_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__147_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A3C" page="1" acronym="LBC_MEM_ENTRIES__147_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__148_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A40" page="1" acronym="LBC_MEM_ENTRIES__148_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__148_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A44" page="1" acronym="LBC_MEM_ENTRIES__148_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__148_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A48" page="1" acronym="LBC_MEM_ENTRIES__148_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__148_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A4C" page="1" acronym="LBC_MEM_ENTRIES__148_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__149_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A50" page="1" acronym="LBC_MEM_ENTRIES__149_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__149_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A54" page="1" acronym="LBC_MEM_ENTRIES__149_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__149_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A58" page="1" acronym="LBC_MEM_ENTRIES__149_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__149_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A5C" page="1" acronym="LBC_MEM_ENTRIES__149_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__150_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A60" page="1" acronym="LBC_MEM_ENTRIES__150_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__150_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A64" page="1" acronym="LBC_MEM_ENTRIES__150_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__150_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A68" page="1" acronym="LBC_MEM_ENTRIES__150_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__150_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A6C" page="1" acronym="LBC_MEM_ENTRIES__150_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__151_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A70" page="1" acronym="LBC_MEM_ENTRIES__151_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__151_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A74" page="1" acronym="LBC_MEM_ENTRIES__151_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__151_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A78" page="1" acronym="LBC_MEM_ENTRIES__151_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__151_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A7C" page="1" acronym="LBC_MEM_ENTRIES__151_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__152_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A80" page="1" acronym="LBC_MEM_ENTRIES__152_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__152_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A84" page="1" acronym="LBC_MEM_ENTRIES__152_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__152_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A88" page="1" acronym="LBC_MEM_ENTRIES__152_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__152_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A8C" page="1" acronym="LBC_MEM_ENTRIES__152_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__153_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A90" page="1" acronym="LBC_MEM_ENTRIES__153_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__153_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A94" page="1" acronym="LBC_MEM_ENTRIES__153_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__153_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A98" page="1" acronym="LBC_MEM_ENTRIES__153_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__153_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1A9C" page="1" acronym="LBC_MEM_ENTRIES__153_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__154_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AA0" page="1" acronym="LBC_MEM_ENTRIES__154_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__154_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AA4" page="1" acronym="LBC_MEM_ENTRIES__154_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__154_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AA8" page="1" acronym="LBC_MEM_ENTRIES__154_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__154_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AAC" page="1" acronym="LBC_MEM_ENTRIES__154_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__155_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AB0" page="1" acronym="LBC_MEM_ENTRIES__155_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__155_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AB4" page="1" acronym="LBC_MEM_ENTRIES__155_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__155_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AB8" page="1" acronym="LBC_MEM_ENTRIES__155_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__155_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1ABC" page="1" acronym="LBC_MEM_ENTRIES__155_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__156_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AC0" page="1" acronym="LBC_MEM_ENTRIES__156_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__156_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AC4" page="1" acronym="LBC_MEM_ENTRIES__156_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__156_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AC8" page="1" acronym="LBC_MEM_ENTRIES__156_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__156_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1ACC" page="1" acronym="LBC_MEM_ENTRIES__156_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__157_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AD0" page="1" acronym="LBC_MEM_ENTRIES__157_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__157_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AD4" page="1" acronym="LBC_MEM_ENTRIES__157_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__157_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AD8" page="1" acronym="LBC_MEM_ENTRIES__157_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__157_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1ADC" page="1" acronym="LBC_MEM_ENTRIES__157_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__158_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AE0" page="1" acronym="LBC_MEM_ENTRIES__158_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__158_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AE4" page="1" acronym="LBC_MEM_ENTRIES__158_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__158_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AE8" page="1" acronym="LBC_MEM_ENTRIES__158_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__158_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AEC" page="1" acronym="LBC_MEM_ENTRIES__158_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__159_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AF0" page="1" acronym="LBC_MEM_ENTRIES__159_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__159_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AF4" page="1" acronym="LBC_MEM_ENTRIES__159_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__159_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AF8" page="1" acronym="LBC_MEM_ENTRIES__159_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__159_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1AFC" page="1" acronym="LBC_MEM_ENTRIES__159_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__160_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B00" page="1" acronym="LBC_MEM_ENTRIES__160_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__160_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B04" page="1" acronym="LBC_MEM_ENTRIES__160_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__160_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B08" page="1" acronym="LBC_MEM_ENTRIES__160_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__160_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B0C" page="1" acronym="LBC_MEM_ENTRIES__160_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__161_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B10" page="1" acronym="LBC_MEM_ENTRIES__161_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__161_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B14" page="1" acronym="LBC_MEM_ENTRIES__161_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__161_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B18" page="1" acronym="LBC_MEM_ENTRIES__161_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__161_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B1C" page="1" acronym="LBC_MEM_ENTRIES__161_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__162_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B20" page="1" acronym="LBC_MEM_ENTRIES__162_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__162_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B24" page="1" acronym="LBC_MEM_ENTRIES__162_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__162_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B28" page="1" acronym="LBC_MEM_ENTRIES__162_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__162_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B2C" page="1" acronym="LBC_MEM_ENTRIES__162_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__163_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B30" page="1" acronym="LBC_MEM_ENTRIES__163_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__163_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B34" page="1" acronym="LBC_MEM_ENTRIES__163_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__163_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B38" page="1" acronym="LBC_MEM_ENTRIES__163_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__163_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B3C" page="1" acronym="LBC_MEM_ENTRIES__163_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__164_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B40" page="1" acronym="LBC_MEM_ENTRIES__164_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__164_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B44" page="1" acronym="LBC_MEM_ENTRIES__164_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__164_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B48" page="1" acronym="LBC_MEM_ENTRIES__164_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__164_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B4C" page="1" acronym="LBC_MEM_ENTRIES__164_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__165_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B50" page="1" acronym="LBC_MEM_ENTRIES__165_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__165_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B54" page="1" acronym="LBC_MEM_ENTRIES__165_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__165_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B58" page="1" acronym="LBC_MEM_ENTRIES__165_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__165_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B5C" page="1" acronym="LBC_MEM_ENTRIES__165_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__166_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B60" page="1" acronym="LBC_MEM_ENTRIES__166_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__166_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B64" page="1" acronym="LBC_MEM_ENTRIES__166_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__166_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B68" page="1" acronym="LBC_MEM_ENTRIES__166_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__166_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B6C" page="1" acronym="LBC_MEM_ENTRIES__166_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__167_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B70" page="1" acronym="LBC_MEM_ENTRIES__167_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__167_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B74" page="1" acronym="LBC_MEM_ENTRIES__167_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__167_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B78" page="1" acronym="LBC_MEM_ENTRIES__167_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__167_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B7C" page="1" acronym="LBC_MEM_ENTRIES__167_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__168_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B80" page="1" acronym="LBC_MEM_ENTRIES__168_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__168_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B84" page="1" acronym="LBC_MEM_ENTRIES__168_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__168_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B88" page="1" acronym="LBC_MEM_ENTRIES__168_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__168_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B8C" page="1" acronym="LBC_MEM_ENTRIES__168_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__169_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B90" page="1" acronym="LBC_MEM_ENTRIES__169_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__169_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B94" page="1" acronym="LBC_MEM_ENTRIES__169_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__169_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B98" page="1" acronym="LBC_MEM_ENTRIES__169_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__169_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1B9C" page="1" acronym="LBC_MEM_ENTRIES__169_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__170_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BA0" page="1" acronym="LBC_MEM_ENTRIES__170_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__170_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BA4" page="1" acronym="LBC_MEM_ENTRIES__170_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__170_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BA8" page="1" acronym="LBC_MEM_ENTRIES__170_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__170_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BAC" page="1" acronym="LBC_MEM_ENTRIES__170_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__171_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BB0" page="1" acronym="LBC_MEM_ENTRIES__171_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__171_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BB4" page="1" acronym="LBC_MEM_ENTRIES__171_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__171_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BB8" page="1" acronym="LBC_MEM_ENTRIES__171_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__171_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BBC" page="1" acronym="LBC_MEM_ENTRIES__171_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__172_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BC0" page="1" acronym="LBC_MEM_ENTRIES__172_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__172_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BC4" page="1" acronym="LBC_MEM_ENTRIES__172_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__172_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BC8" page="1" acronym="LBC_MEM_ENTRIES__172_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__172_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BCC" page="1" acronym="LBC_MEM_ENTRIES__172_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__173_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BD0" page="1" acronym="LBC_MEM_ENTRIES__173_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__173_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BD4" page="1" acronym="LBC_MEM_ENTRIES__173_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__173_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BD8" page="1" acronym="LBC_MEM_ENTRIES__173_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__173_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BDC" page="1" acronym="LBC_MEM_ENTRIES__173_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__174_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BE0" page="1" acronym="LBC_MEM_ENTRIES__174_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__174_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BE4" page="1" acronym="LBC_MEM_ENTRIES__174_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__174_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BE8" page="1" acronym="LBC_MEM_ENTRIES__174_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__174_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BEC" page="1" acronym="LBC_MEM_ENTRIES__174_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__175_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BF0" page="1" acronym="LBC_MEM_ENTRIES__175_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__175_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BF4" page="1" acronym="LBC_MEM_ENTRIES__175_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__175_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BF8" page="1" acronym="LBC_MEM_ENTRIES__175_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__175_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1BFC" page="1" acronym="LBC_MEM_ENTRIES__175_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__176_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C00" page="1" acronym="LBC_MEM_ENTRIES__176_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__176_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C04" page="1" acronym="LBC_MEM_ENTRIES__176_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__176_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C08" page="1" acronym="LBC_MEM_ENTRIES__176_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__176_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C0C" page="1" acronym="LBC_MEM_ENTRIES__176_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__177_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C10" page="1" acronym="LBC_MEM_ENTRIES__177_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__177_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C14" page="1" acronym="LBC_MEM_ENTRIES__177_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__177_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C18" page="1" acronym="LBC_MEM_ENTRIES__177_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__177_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C1C" page="1" acronym="LBC_MEM_ENTRIES__177_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__178_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C20" page="1" acronym="LBC_MEM_ENTRIES__178_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__178_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C24" page="1" acronym="LBC_MEM_ENTRIES__178_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__178_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C28" page="1" acronym="LBC_MEM_ENTRIES__178_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__178_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C2C" page="1" acronym="LBC_MEM_ENTRIES__178_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__179_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C30" page="1" acronym="LBC_MEM_ENTRIES__179_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__179_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C34" page="1" acronym="LBC_MEM_ENTRIES__179_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__179_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C38" page="1" acronym="LBC_MEM_ENTRIES__179_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__179_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C3C" page="1" acronym="LBC_MEM_ENTRIES__179_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__180_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C40" page="1" acronym="LBC_MEM_ENTRIES__180_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__180_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C44" page="1" acronym="LBC_MEM_ENTRIES__180_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__180_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C48" page="1" acronym="LBC_MEM_ENTRIES__180_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__180_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C4C" page="1" acronym="LBC_MEM_ENTRIES__180_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__181_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C50" page="1" acronym="LBC_MEM_ENTRIES__181_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__181_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C54" page="1" acronym="LBC_MEM_ENTRIES__181_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__181_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C58" page="1" acronym="LBC_MEM_ENTRIES__181_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__181_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C5C" page="1" acronym="LBC_MEM_ENTRIES__181_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__182_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C60" page="1" acronym="LBC_MEM_ENTRIES__182_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__182_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C64" page="1" acronym="LBC_MEM_ENTRIES__182_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__182_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C68" page="1" acronym="LBC_MEM_ENTRIES__182_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__182_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C6C" page="1" acronym="LBC_MEM_ENTRIES__182_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__183_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C70" page="1" acronym="LBC_MEM_ENTRIES__183_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__183_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C74" page="1" acronym="LBC_MEM_ENTRIES__183_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__183_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C78" page="1" acronym="LBC_MEM_ENTRIES__183_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__183_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C7C" page="1" acronym="LBC_MEM_ENTRIES__183_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__184_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C80" page="1" acronym="LBC_MEM_ENTRIES__184_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__184_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C84" page="1" acronym="LBC_MEM_ENTRIES__184_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__184_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C88" page="1" acronym="LBC_MEM_ENTRIES__184_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__184_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C8C" page="1" acronym="LBC_MEM_ENTRIES__184_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__185_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C90" page="1" acronym="LBC_MEM_ENTRIES__185_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__185_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C94" page="1" acronym="LBC_MEM_ENTRIES__185_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__185_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C98" page="1" acronym="LBC_MEM_ENTRIES__185_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__185_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1C9C" page="1" acronym="LBC_MEM_ENTRIES__185_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__186_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CA0" page="1" acronym="LBC_MEM_ENTRIES__186_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__186_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CA4" page="1" acronym="LBC_MEM_ENTRIES__186_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__186_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CA8" page="1" acronym="LBC_MEM_ENTRIES__186_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__186_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CAC" page="1" acronym="LBC_MEM_ENTRIES__186_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__187_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CB0" page="1" acronym="LBC_MEM_ENTRIES__187_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__187_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CB4" page="1" acronym="LBC_MEM_ENTRIES__187_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__187_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CB8" page="1" acronym="LBC_MEM_ENTRIES__187_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__187_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CBC" page="1" acronym="LBC_MEM_ENTRIES__187_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__188_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CC0" page="1" acronym="LBC_MEM_ENTRIES__188_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__188_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CC4" page="1" acronym="LBC_MEM_ENTRIES__188_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__188_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CC8" page="1" acronym="LBC_MEM_ENTRIES__188_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__188_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CCC" page="1" acronym="LBC_MEM_ENTRIES__188_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__189_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CD0" page="1" acronym="LBC_MEM_ENTRIES__189_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__189_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CD4" page="1" acronym="LBC_MEM_ENTRIES__189_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__189_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CD8" page="1" acronym="LBC_MEM_ENTRIES__189_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__189_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CDC" page="1" acronym="LBC_MEM_ENTRIES__189_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__190_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CE0" page="1" acronym="LBC_MEM_ENTRIES__190_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__190_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CE4" page="1" acronym="LBC_MEM_ENTRIES__190_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__190_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CE8" page="1" acronym="LBC_MEM_ENTRIES__190_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__190_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CEC" page="1" acronym="LBC_MEM_ENTRIES__190_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__191_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CF0" page="1" acronym="LBC_MEM_ENTRIES__191_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__191_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CF4" page="1" acronym="LBC_MEM_ENTRIES__191_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__191_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CF8" page="1" acronym="LBC_MEM_ENTRIES__191_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__191_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1CFC" page="1" acronym="LBC_MEM_ENTRIES__191_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__192_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D00" page="1" acronym="LBC_MEM_ENTRIES__192_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__192_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D04" page="1" acronym="LBC_MEM_ENTRIES__192_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__192_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D08" page="1" acronym="LBC_MEM_ENTRIES__192_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__192_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D0C" page="1" acronym="LBC_MEM_ENTRIES__192_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__193_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D10" page="1" acronym="LBC_MEM_ENTRIES__193_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__193_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D14" page="1" acronym="LBC_MEM_ENTRIES__193_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__193_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D18" page="1" acronym="LBC_MEM_ENTRIES__193_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__193_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D1C" page="1" acronym="LBC_MEM_ENTRIES__193_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__194_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D20" page="1" acronym="LBC_MEM_ENTRIES__194_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__194_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D24" page="1" acronym="LBC_MEM_ENTRIES__194_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__194_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D28" page="1" acronym="LBC_MEM_ENTRIES__194_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__194_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D2C" page="1" acronym="LBC_MEM_ENTRIES__194_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__195_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D30" page="1" acronym="LBC_MEM_ENTRIES__195_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__195_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D34" page="1" acronym="LBC_MEM_ENTRIES__195_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__195_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D38" page="1" acronym="LBC_MEM_ENTRIES__195_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__195_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D3C" page="1" acronym="LBC_MEM_ENTRIES__195_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__196_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D40" page="1" acronym="LBC_MEM_ENTRIES__196_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__196_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D44" page="1" acronym="LBC_MEM_ENTRIES__196_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__196_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D48" page="1" acronym="LBC_MEM_ENTRIES__196_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__196_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D4C" page="1" acronym="LBC_MEM_ENTRIES__196_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__197_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D50" page="1" acronym="LBC_MEM_ENTRIES__197_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__197_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D54" page="1" acronym="LBC_MEM_ENTRIES__197_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__197_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D58" page="1" acronym="LBC_MEM_ENTRIES__197_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__197_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D5C" page="1" acronym="LBC_MEM_ENTRIES__197_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__198_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D60" page="1" acronym="LBC_MEM_ENTRIES__198_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__198_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D64" page="1" acronym="LBC_MEM_ENTRIES__198_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__198_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D68" page="1" acronym="LBC_MEM_ENTRIES__198_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__198_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D6C" page="1" acronym="LBC_MEM_ENTRIES__198_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__199_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D70" page="1" acronym="LBC_MEM_ENTRIES__199_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__199_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D74" page="1" acronym="LBC_MEM_ENTRIES__199_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__199_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D78" page="1" acronym="LBC_MEM_ENTRIES__199_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__199_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D7C" page="1" acronym="LBC_MEM_ENTRIES__199_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__200_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D80" page="1" acronym="LBC_MEM_ENTRIES__200_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__200_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D84" page="1" acronym="LBC_MEM_ENTRIES__200_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__200_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D88" page="1" acronym="LBC_MEM_ENTRIES__200_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__200_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D8C" page="1" acronym="LBC_MEM_ENTRIES__200_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__201_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D90" page="1" acronym="LBC_MEM_ENTRIES__201_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__201_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D94" page="1" acronym="LBC_MEM_ENTRIES__201_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__201_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D98" page="1" acronym="LBC_MEM_ENTRIES__201_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__201_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1D9C" page="1" acronym="LBC_MEM_ENTRIES__201_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__202_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DA0" page="1" acronym="LBC_MEM_ENTRIES__202_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__202_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DA4" page="1" acronym="LBC_MEM_ENTRIES__202_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__202_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DA8" page="1" acronym="LBC_MEM_ENTRIES__202_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__202_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DAC" page="1" acronym="LBC_MEM_ENTRIES__202_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__203_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DB0" page="1" acronym="LBC_MEM_ENTRIES__203_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__203_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DB4" page="1" acronym="LBC_MEM_ENTRIES__203_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__203_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DB8" page="1" acronym="LBC_MEM_ENTRIES__203_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__203_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DBC" page="1" acronym="LBC_MEM_ENTRIES__203_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__204_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DC0" page="1" acronym="LBC_MEM_ENTRIES__204_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__204_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DC4" page="1" acronym="LBC_MEM_ENTRIES__204_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__204_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DC8" page="1" acronym="LBC_MEM_ENTRIES__204_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__204_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DCC" page="1" acronym="LBC_MEM_ENTRIES__204_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__205_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DD0" page="1" acronym="LBC_MEM_ENTRIES__205_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__205_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DD4" page="1" acronym="LBC_MEM_ENTRIES__205_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__205_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DD8" page="1" acronym="LBC_MEM_ENTRIES__205_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__205_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DDC" page="1" acronym="LBC_MEM_ENTRIES__205_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__206_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DE0" page="1" acronym="LBC_MEM_ENTRIES__206_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__206_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DE4" page="1" acronym="LBC_MEM_ENTRIES__206_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__206_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DE8" page="1" acronym="LBC_MEM_ENTRIES__206_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__206_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DEC" page="1" acronym="LBC_MEM_ENTRIES__206_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__207_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DF0" page="1" acronym="LBC_MEM_ENTRIES__207_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__207_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DF4" page="1" acronym="LBC_MEM_ENTRIES__207_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__207_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DF8" page="1" acronym="LBC_MEM_ENTRIES__207_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__207_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1DFC" page="1" acronym="LBC_MEM_ENTRIES__207_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__208_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E00" page="1" acronym="LBC_MEM_ENTRIES__208_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__208_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E04" page="1" acronym="LBC_MEM_ENTRIES__208_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__208_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E08" page="1" acronym="LBC_MEM_ENTRIES__208_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__208_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E0C" page="1" acronym="LBC_MEM_ENTRIES__208_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__209_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E10" page="1" acronym="LBC_MEM_ENTRIES__209_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__209_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E14" page="1" acronym="LBC_MEM_ENTRIES__209_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__209_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E18" page="1" acronym="LBC_MEM_ENTRIES__209_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__209_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E1C" page="1" acronym="LBC_MEM_ENTRIES__209_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__210_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E20" page="1" acronym="LBC_MEM_ENTRIES__210_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__210_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E24" page="1" acronym="LBC_MEM_ENTRIES__210_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__210_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E28" page="1" acronym="LBC_MEM_ENTRIES__210_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__210_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E2C" page="1" acronym="LBC_MEM_ENTRIES__210_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__211_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E30" page="1" acronym="LBC_MEM_ENTRIES__211_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__211_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E34" page="1" acronym="LBC_MEM_ENTRIES__211_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__211_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E38" page="1" acronym="LBC_MEM_ENTRIES__211_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__211_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E3C" page="1" acronym="LBC_MEM_ENTRIES__211_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__212_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E40" page="1" acronym="LBC_MEM_ENTRIES__212_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__212_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E44" page="1" acronym="LBC_MEM_ENTRIES__212_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__212_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E48" page="1" acronym="LBC_MEM_ENTRIES__212_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__212_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E4C" page="1" acronym="LBC_MEM_ENTRIES__212_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__213_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E50" page="1" acronym="LBC_MEM_ENTRIES__213_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__213_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E54" page="1" acronym="LBC_MEM_ENTRIES__213_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__213_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E58" page="1" acronym="LBC_MEM_ENTRIES__213_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__213_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E5C" page="1" acronym="LBC_MEM_ENTRIES__213_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__214_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E60" page="1" acronym="LBC_MEM_ENTRIES__214_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__214_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E64" page="1" acronym="LBC_MEM_ENTRIES__214_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__214_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E68" page="1" acronym="LBC_MEM_ENTRIES__214_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__214_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E6C" page="1" acronym="LBC_MEM_ENTRIES__214_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__215_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E70" page="1" acronym="LBC_MEM_ENTRIES__215_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__215_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E74" page="1" acronym="LBC_MEM_ENTRIES__215_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__215_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E78" page="1" acronym="LBC_MEM_ENTRIES__215_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__215_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E7C" page="1" acronym="LBC_MEM_ENTRIES__215_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__216_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E80" page="1" acronym="LBC_MEM_ENTRIES__216_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__216_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E84" page="1" acronym="LBC_MEM_ENTRIES__216_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__216_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E88" page="1" acronym="LBC_MEM_ENTRIES__216_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__216_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E8C" page="1" acronym="LBC_MEM_ENTRIES__216_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__217_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E90" page="1" acronym="LBC_MEM_ENTRIES__217_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__217_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E94" page="1" acronym="LBC_MEM_ENTRIES__217_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__217_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E98" page="1" acronym="LBC_MEM_ENTRIES__217_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__217_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1E9C" page="1" acronym="LBC_MEM_ENTRIES__217_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__218_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EA0" page="1" acronym="LBC_MEM_ENTRIES__218_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__218_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EA4" page="1" acronym="LBC_MEM_ENTRIES__218_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__218_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EA8" page="1" acronym="LBC_MEM_ENTRIES__218_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__218_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EAC" page="1" acronym="LBC_MEM_ENTRIES__218_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__219_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EB0" page="1" acronym="LBC_MEM_ENTRIES__219_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__219_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EB4" page="1" acronym="LBC_MEM_ENTRIES__219_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__219_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EB8" page="1" acronym="LBC_MEM_ENTRIES__219_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__219_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EBC" page="1" acronym="LBC_MEM_ENTRIES__219_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__220_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EC0" page="1" acronym="LBC_MEM_ENTRIES__220_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__220_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EC4" page="1" acronym="LBC_MEM_ENTRIES__220_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__220_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EC8" page="1" acronym="LBC_MEM_ENTRIES__220_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__220_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1ECC" page="1" acronym="LBC_MEM_ENTRIES__220_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__221_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1ED0" page="1" acronym="LBC_MEM_ENTRIES__221_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__221_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1ED4" page="1" acronym="LBC_MEM_ENTRIES__221_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__221_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1ED8" page="1" acronym="LBC_MEM_ENTRIES__221_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__221_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EDC" page="1" acronym="LBC_MEM_ENTRIES__221_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__222_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EE0" page="1" acronym="LBC_MEM_ENTRIES__222_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__222_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EE4" page="1" acronym="LBC_MEM_ENTRIES__222_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__222_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EE8" page="1" acronym="LBC_MEM_ENTRIES__222_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__222_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EEC" page="1" acronym="LBC_MEM_ENTRIES__222_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__223_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EF0" page="1" acronym="LBC_MEM_ENTRIES__223_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__223_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EF4" page="1" acronym="LBC_MEM_ENTRIES__223_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__223_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EF8" page="1" acronym="LBC_MEM_ENTRIES__223_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__223_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1EFC" page="1" acronym="LBC_MEM_ENTRIES__223_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__224_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F00" page="1" acronym="LBC_MEM_ENTRIES__224_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__224_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F04" page="1" acronym="LBC_MEM_ENTRIES__224_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__224_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F08" page="1" acronym="LBC_MEM_ENTRIES__224_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__224_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F0C" page="1" acronym="LBC_MEM_ENTRIES__224_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__225_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F10" page="1" acronym="LBC_MEM_ENTRIES__225_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__225_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F14" page="1" acronym="LBC_MEM_ENTRIES__225_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__225_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F18" page="1" acronym="LBC_MEM_ENTRIES__225_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__225_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F1C" page="1" acronym="LBC_MEM_ENTRIES__225_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__226_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F20" page="1" acronym="LBC_MEM_ENTRIES__226_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__226_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F24" page="1" acronym="LBC_MEM_ENTRIES__226_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__226_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F28" page="1" acronym="LBC_MEM_ENTRIES__226_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__226_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F2C" page="1" acronym="LBC_MEM_ENTRIES__226_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__227_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F30" page="1" acronym="LBC_MEM_ENTRIES__227_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__227_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F34" page="1" acronym="LBC_MEM_ENTRIES__227_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__227_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F38" page="1" acronym="LBC_MEM_ENTRIES__227_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__227_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F3C" page="1" acronym="LBC_MEM_ENTRIES__227_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__228_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F40" page="1" acronym="LBC_MEM_ENTRIES__228_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__228_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F44" page="1" acronym="LBC_MEM_ENTRIES__228_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__228_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F48" page="1" acronym="LBC_MEM_ENTRIES__228_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__228_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F4C" page="1" acronym="LBC_MEM_ENTRIES__228_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__229_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F50" page="1" acronym="LBC_MEM_ENTRIES__229_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__229_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F54" page="1" acronym="LBC_MEM_ENTRIES__229_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__229_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F58" page="1" acronym="LBC_MEM_ENTRIES__229_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__229_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F5C" page="1" acronym="LBC_MEM_ENTRIES__229_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__230_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F60" page="1" acronym="LBC_MEM_ENTRIES__230_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__230_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F64" page="1" acronym="LBC_MEM_ENTRIES__230_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__230_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F68" page="1" acronym="LBC_MEM_ENTRIES__230_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__230_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F6C" page="1" acronym="LBC_MEM_ENTRIES__230_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__231_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F70" page="1" acronym="LBC_MEM_ENTRIES__231_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__231_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F74" page="1" acronym="LBC_MEM_ENTRIES__231_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__231_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F78" page="1" acronym="LBC_MEM_ENTRIES__231_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__231_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F7C" page="1" acronym="LBC_MEM_ENTRIES__231_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__232_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F80" page="1" acronym="LBC_MEM_ENTRIES__232_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__232_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F84" page="1" acronym="LBC_MEM_ENTRIES__232_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__232_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F88" page="1" acronym="LBC_MEM_ENTRIES__232_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__232_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F8C" page="1" acronym="LBC_MEM_ENTRIES__232_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__233_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F90" page="1" acronym="LBC_MEM_ENTRIES__233_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__233_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F94" page="1" acronym="LBC_MEM_ENTRIES__233_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__233_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F98" page="1" acronym="LBC_MEM_ENTRIES__233_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__233_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1F9C" page="1" acronym="LBC_MEM_ENTRIES__233_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__234_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FA0" page="1" acronym="LBC_MEM_ENTRIES__234_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__234_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FA4" page="1" acronym="LBC_MEM_ENTRIES__234_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__234_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FA8" page="1" acronym="LBC_MEM_ENTRIES__234_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__234_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FAC" page="1" acronym="LBC_MEM_ENTRIES__234_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__235_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FB0" page="1" acronym="LBC_MEM_ENTRIES__235_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__235_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FB4" page="1" acronym="LBC_MEM_ENTRIES__235_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__235_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FB8" page="1" acronym="LBC_MEM_ENTRIES__235_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__235_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FBC" page="1" acronym="LBC_MEM_ENTRIES__235_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__236_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FC0" page="1" acronym="LBC_MEM_ENTRIES__236_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__236_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FC4" page="1" acronym="LBC_MEM_ENTRIES__236_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__236_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FC8" page="1" acronym="LBC_MEM_ENTRIES__236_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__236_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FCC" page="1" acronym="LBC_MEM_ENTRIES__236_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__237_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FD0" page="1" acronym="LBC_MEM_ENTRIES__237_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__237_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FD4" page="1" acronym="LBC_MEM_ENTRIES__237_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__237_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FD8" page="1" acronym="LBC_MEM_ENTRIES__237_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__237_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FDC" page="1" acronym="LBC_MEM_ENTRIES__237_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__238_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FE0" page="1" acronym="LBC_MEM_ENTRIES__238_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__238_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FE4" page="1" acronym="LBC_MEM_ENTRIES__238_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__238_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FE8" page="1" acronym="LBC_MEM_ENTRIES__238_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__238_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FEC" page="1" acronym="LBC_MEM_ENTRIES__238_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__239_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FF0" page="1" acronym="LBC_MEM_ENTRIES__239_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__239_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FF4" page="1" acronym="LBC_MEM_ENTRIES__239_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__239_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FF8" page="1" acronym="LBC_MEM_ENTRIES__239_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__239_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x1FFC" page="1" acronym="LBC_MEM_ENTRIES__239_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__240_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2000" page="1" acronym="LBC_MEM_ENTRIES__240_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__240_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2004" page="1" acronym="LBC_MEM_ENTRIES__240_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__240_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2008" page="1" acronym="LBC_MEM_ENTRIES__240_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__240_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x200C" page="1" acronym="LBC_MEM_ENTRIES__240_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__241_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2010" page="1" acronym="LBC_MEM_ENTRIES__241_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__241_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2014" page="1" acronym="LBC_MEM_ENTRIES__241_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__241_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2018" page="1" acronym="LBC_MEM_ENTRIES__241_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__241_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x201C" page="1" acronym="LBC_MEM_ENTRIES__241_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__242_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2020" page="1" acronym="LBC_MEM_ENTRIES__242_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__242_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2024" page="1" acronym="LBC_MEM_ENTRIES__242_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__242_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2028" page="1" acronym="LBC_MEM_ENTRIES__242_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__242_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x202C" page="1" acronym="LBC_MEM_ENTRIES__242_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__243_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2030" page="1" acronym="LBC_MEM_ENTRIES__243_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__243_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2034" page="1" acronym="LBC_MEM_ENTRIES__243_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__243_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2038" page="1" acronym="LBC_MEM_ENTRIES__243_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__243_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x203C" page="1" acronym="LBC_MEM_ENTRIES__243_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__244_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2040" page="1" acronym="LBC_MEM_ENTRIES__244_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__244_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2044" page="1" acronym="LBC_MEM_ENTRIES__244_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__244_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2048" page="1" acronym="LBC_MEM_ENTRIES__244_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__244_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x204C" page="1" acronym="LBC_MEM_ENTRIES__244_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__245_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2050" page="1" acronym="LBC_MEM_ENTRIES__245_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__245_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2054" page="1" acronym="LBC_MEM_ENTRIES__245_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__245_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2058" page="1" acronym="LBC_MEM_ENTRIES__245_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__245_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x205C" page="1" acronym="LBC_MEM_ENTRIES__245_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__246_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2060" page="1" acronym="LBC_MEM_ENTRIES__246_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__246_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2064" page="1" acronym="LBC_MEM_ENTRIES__246_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__246_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2068" page="1" acronym="LBC_MEM_ENTRIES__246_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__246_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x206C" page="1" acronym="LBC_MEM_ENTRIES__246_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__247_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2070" page="1" acronym="LBC_MEM_ENTRIES__247_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__247_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2074" page="1" acronym="LBC_MEM_ENTRIES__247_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__247_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2078" page="1" acronym="LBC_MEM_ENTRIES__247_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__247_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x207C" page="1" acronym="LBC_MEM_ENTRIES__247_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__248_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2080" page="1" acronym="LBC_MEM_ENTRIES__248_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__248_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2084" page="1" acronym="LBC_MEM_ENTRIES__248_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__248_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2088" page="1" acronym="LBC_MEM_ENTRIES__248_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__248_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x208C" page="1" acronym="LBC_MEM_ENTRIES__248_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__249_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2090" page="1" acronym="LBC_MEM_ENTRIES__249_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__249_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2094" page="1" acronym="LBC_MEM_ENTRIES__249_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__249_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x2098" page="1" acronym="LBC_MEM_ENTRIES__249_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__249_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x209C" page="1" acronym="LBC_MEM_ENTRIES__249_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__250_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20A0" page="1" acronym="LBC_MEM_ENTRIES__250_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__250_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20A4" page="1" acronym="LBC_MEM_ENTRIES__250_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__250_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20A8" page="1" acronym="LBC_MEM_ENTRIES__250_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__250_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20AC" page="1" acronym="LBC_MEM_ENTRIES__250_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__251_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20B0" page="1" acronym="LBC_MEM_ENTRIES__251_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__251_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20B4" page="1" acronym="LBC_MEM_ENTRIES__251_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__251_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20B8" page="1" acronym="LBC_MEM_ENTRIES__251_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__251_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20BC" page="1" acronym="LBC_MEM_ENTRIES__251_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__252_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20C0" page="1" acronym="LBC_MEM_ENTRIES__252_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__252_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20C4" page="1" acronym="LBC_MEM_ENTRIES__252_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__252_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20C8" page="1" acronym="LBC_MEM_ENTRIES__252_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__252_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20CC" page="1" acronym="LBC_MEM_ENTRIES__252_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__253_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20D0" page="1" acronym="LBC_MEM_ENTRIES__253_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__253_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20D4" page="1" acronym="LBC_MEM_ENTRIES__253_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__253_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20D8" page="1" acronym="LBC_MEM_ENTRIES__253_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__253_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20DC" page="1" acronym="LBC_MEM_ENTRIES__253_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__254_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20E0" page="1" acronym="LBC_MEM_ENTRIES__254_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__254_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20E4" page="1" acronym="LBC_MEM_ENTRIES__254_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__254_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20E8" page="1" acronym="LBC_MEM_ENTRIES__254_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__254_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20EC" page="1" acronym="LBC_MEM_ENTRIES__254_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__255_LBC_RECON_YUV_WORD0" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20F0" page="1" acronym="LBC_MEM_ENTRIES__255_LBC_RECON_YUV_WORD0">
        <bitfield id="BITS_31_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__255_LBC_RECON_YUV_WORD1" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20F4" page="1" acronym="LBC_MEM_ENTRIES__255_LBC_RECON_YUV_WORD1">
        <bitfield id="BITS_63_32" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__255_LBC_RECON_YUV_WORD2" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20F8" page="1" acronym="LBC_MEM_ENTRIES__255_LBC_RECON_YUV_WORD2">
        <bitfield id="BITS_95_64" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="LBC_MEM_ENTRIES__255_LBC_RECON_YUV_WORD3" description="Word0(32b) of LBC Memory location.( out of 4KB memory)" width="32" offset="0x20FC" page="1" acronym="LBC_MEM_ENTRIES__255_LBC_RECON_YUV_WORD3">
        <bitfield id="BITS_127_96" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
</register>
</module>
