
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-09-12" />
<meta name="CreateTime" content="1694539500" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes NC Verilog Integration tools, commands, forms, and the NC Verilog Integration environment" />
<meta name="DocTitle" content="Virtuoso NC-Verilog Environment User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="ncveruser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-09-12" />
<meta name="ModifiedTime" content="1694539500" />
<meta name="NextFile" content="chap1.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso NC-Verilog Environment User Guide -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="ncveruserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="ncveruserTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="ncveruser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1.html" title="About the NC-Verilog Integration Environment">About the NC-Verilog Integrati ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso NC-Verilog Environment User Guide<br />Product Version IC23.1, September 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a href="chap1.html#pgfId-1008781">1</a></h2>
<h2> <a id="pgfId-135150"></a><a href="chap1.html#pgfId-1011663">About the NC-Verilog Integration Environment</a></h2>
<dd> <a id="pgfId-135152"></a><a href="chap1.html#pgfId-1022474">Licensing Requirements</a></dd>
<p> <a id="pgfId-135154"></a><a href="chap1.html#pgfId-1018020">NC-Verilog Integration Tools</a></p>
<p> <a id="pgfId-135156"></a><a href="chap1.html#pgfId-1018902">Entering the Environment</a></p>
<dd> <a id="pgfId-135158"></a><a href="chap1.html#pgfId-1020569">Entering the Environment from CIW</a></dd>
<dd> <a id="pgfId-135160"></a><a href="chap1.html#pgfId-1019588">Entering the Environment from a Schematic View</a></dd>
<p> <a id="pgfId-135162"></a><a href="chap1.html#pgfId-1018904">Main NC-Verilog Window</a></p>
<p> <a id="pgfId-135164"></a><a href="chap1.html#pgfId-1014861">SimVision Window</a></p>
<p> <a id="pgfId-135166"></a><a href="chap1.html#pgfId-1015674">SimCompare</a></p>
<p> <a id="pgfId-135168"></a><a href="chap1.html#pgfId-1018346">Managing the Run Directory</a></p>
<dd> <a id="pgfId-135170"></a><a href="chap1.html#pgfId-1018289">Test Fixture Files</a></dd>
<p> <a id="pgfId-135172"></a><a href="chap1.html#pgfId-1020123">Using Command Line Interface</a></p>
<dd> <a id="pgfId-135174"></a><a href="chap1.html#pgfId-1020515">Queuing Verilog Netlist Processes</a></dd>
<h2> <a href="chap2.html#pgfId-1017517">2</a></h2>
<h2> <a id="pgfId-135178"></a><a href="chap2.html#pgfId-1017519">NC-Verilog Integration Control Commands</a></h2>
<p> <a id="pgfId-135180"></a><a href="chap2.html#pgfId-1027738">About the Main NC-Verilog Window</a></p>
<dd> <a id="pgfId-135182"></a><a href="chap2.html#pgfId-1014445">Status Line</a></dd>
<dd> <a id="pgfId-135184"></a><a href="chap2.html#pgfId-1014499">Menu Banner</a></dd>
<dd> <a id="pgfId-135186"></a><a href="chap2.html#pgfId-1028082">Fixed Menu</a></dd>
<dd> <a id="pgfId-135188"></a><a href="chap2.html#pgfId-1028091">Run Directory</a></dd>
<dd> <a id="pgfId-135190"></a><a href="chap2.html#pgfId-1014548">Top Level Design Options</a></dd>
<dd> <a id="pgfId-135192"></a><a href="chap2.html#pgfId-1014739">Simulate Options</a></dd>
<p> <a id="pgfId-135194"></a><a href="chap2.html#pgfId-1036458">Commands Menu</a></p>
<p> <a id="pgfId-135196"></a><a href="chap2.html#pgfId-1014588">Setup Menu</a></p>
<dd> <a id="pgfId-135198"></a><a href="chap2.html#pgfId-1014598">SDF Delay Annotation</a></dd>
<dd> <a id="pgfId-135200"></a><a href="chap2.html#pgfId-1020725">Setting the Delay Annotation Options</a></dd>
<dd> <a id="pgfId-135202"></a><a href="chap2.html#pgfId-1014599">Netlist</a></dd>
<dd> <a id="pgfId-135204"></a><a href="chap2.html#pgfId-1030537">Record Signals</a></dd>
<dd> <a id="pgfId-135206"></a><a href="chap2.html#pgfId-1014601">Simulation</a></dd>
<dd> <a id="pgfId-135208"></a><a href="chap2.html#pgfId-1015462">Simulation Compare</a></dd>
<dd> <a id="pgfId-135210"></a><a href="chap2.html#pgfId-1026974">Cross Selection Setup</a></dd>
<p> <a id="pgfId-135212"></a><a href="chap2.html#pgfId-1014604">Results Menu</a></p>
<dd> <a id="pgfId-135214"></a><a href="chap2.html#pgfId-1014627">Netlist</a></dd>
<dd> <a id="pgfId-135216"></a><a href="chap2.html#pgfId-1027283">Job Monitor</a></dd>
<p> <a id="pgfId-135218"></a><a href="chap2.html#pgfId-1036078">Help Menu</a></p>
<p> <a id="pgfId-135220"></a><a href="chap2.html#pgfId-1014629">Fixed Menu</a></p>
<p> <a id="pgfId-135222"></a><a href="chap2.html#pgfId-1020210">Customizing Command Form Options</a></p>
<h2> <a href="chap3.html#pgfId-1014239">3</a></h2>
<h2> <a id="pgfId-135226"></a><a href="chap3.html#pgfId-1014240">Setting Up the Simulation Environment</a></h2>
<p> <a id="pgfId-135228"></a><a href="chap3.html#pgfId-1016822">Simulation Process Flowchart</a></p>
<p> <a id="pgfId-135230"></a><a href="chap3.html#pgfId-1016825">Selecting a Design</a></p>
<p> <a id="pgfId-135232"></a><a href="chap3.html#pgfId-1014292">Initializing a Design</a></p>
<p> <a id="pgfId-135234"></a><a href="chap3.html#pgfId-1020382">Netlisting a Design</a></p>
<dd> <a id="pgfId-135236"></a><a href="chap3.html#pgfId-1020359">Specify Netlisting Options</a></dd>
<dd> <a id="pgfId-135238"></a><a href="chap3.html#pgfId-1020461">Run Hierarchical Netlister</a></dd>
<p> <a id="pgfId-135240"></a><a href="chap3.html#pgfId-1014483">Creating Stimulus Template File</a></p>
<h2> <a href="chap4.html#pgfId-1022315">4</a></h2>
<h2> <a id="pgfId-135244"></a><a href="chap4.html#pgfId-1022316">Running the Simulation</a></h2>
<p> <a id="pgfId-135246"></a><a href="chap4.html#pgfId-1022368">Simulation Process Flowchart</a></p>
<p> <a id="pgfId-135248"></a><a href="chap4.html#pgfId-1026345">Introduction</a></p>
<p> <a id="pgfId-135250"></a><a href="chap4.html#pgfId-1014265">Setting SDF Delay Annotation</a></p>
<dd> <a id="pgfId-135252"></a><a href="chap4.html#pgfId-1014343">Setting the Delay Annotation Options</a></dd>
<p> <a id="pgfId-135254"></a><a href="chap4.html#pgfId-1014463">Setting Simulation Setup Options</a></p>
<p> <a id="pgfId-135256"></a><a href="chap4.html#pgfId-1014777">Simulating a Design</a></p>
<p> <a id="pgfId-135258"></a><a href="chap4.html#pgfId-1027628">Cross-Selecting Design Objects</a></p>
<dd> <a id="pgfId-135260"></a><a href="chap4.html#pgfId-1028873">Cross-Selecting Objects during Interactive Simulation</a></dd>
<dd> <a id="pgfId-135262"></a><a href="chap4.html#pgfId-1029319">Cross-Selecting Objects Using Simulation Data</a></dd>
<dd> <a id="pgfId-135264"></a><a href="chap4.html#pgfId-1033557">Cross-Selecting Iterated Instances</a></dd>
<p> <a id="pgfId-135266"></a><a href="chap4.html#pgfId-1014792">Running a Batch Simulation</a></p>
<dd> <a id="pgfId-135268"></a><a href="chap4.html#pgfId-1014842">Monitoring Batch Simulations</a></dd>
<p> <a id="pgfId-135270"></a><a href="chap4.html#pgfId-1014994">Comparing Simulation Results</a></p>
<h2> <a href="chap5.html#pgfId-1023400">5</a></h2>
<h2> <a id="pgfId-135274"></a><a href="chap5.html#pgfId-1023402">Netlisting</a></h2>
<p> <a id="pgfId-135276"></a><a href="chap5.html#pgfId-1048678">Simulation Process Flowchart</a></p>
<p> <a id="pgfId-135278"></a><a href="chap5.html#pgfId-1048480">Netlister Inputs and Outputs</a></p>
<p> <a id="pgfId-135280"></a><a href="chap5.html#pgfId-1014471">Property Types</a></p>
<dd> <a id="pgfId-135282"></a><a href="chap5.html#pgfId-1014479">Verilog Properties</a></dd>
<dd> <a id="pgfId-135284"></a><a href="chap5.html#pgfId-1014483">Timing Delays and Drive Strengths</a></dd>
<dd> <a id="pgfId-135286"></a><a href="chap5.html#pgfId-1014485">Verilog Views</a></dd>
<dd> <a id="pgfId-135288"></a><a href="chap5.html#pgfId-1014495">Netlister Actions</a></dd>
<p> <a id="pgfId-135290"></a><a href="chap5.html#pgfId-1014499">Inherited Connection Support</a></p>
<dd> <a id="pgfId-135292"></a><a href="chap5.html#pgfId-1014518">Features</a></dd>
<dd> <a id="pgfId-135294"></a><a href="chap5.html#pgfId-1014522">Limitations</a></dd>
<dd> <a id="pgfId-135296"></a><a href="chap5.html#pgfId-1014528">Design Example</a></dd>
<dd> <a id="pgfId-135298"></a><a href="chap5.html#pgfId-1014703">Netlist Example</a></dd>
<dd> <a id="pgfId-135300"></a><a href="chap5.html#pgfId-1023640">Enhanced Support for Inherited Connections</a></dd>
<p> <a id="pgfId-135302"></a><a href="chap5.html#pgfId-1061236">Using a Verilog File Reference</a></p>
<p> <a id="pgfId-135304"></a><a href="chap5.html#pgfId-1061250">Iterated Instances Support</a></p>
<p> <a id="pgfId-135306"></a><a href="chap5.html#pgfId-1023712">Controlling Netlister Actions</a></p>
<dd> <a id="pgfId-135308"></a><a href="chap5.html#pgfId-1014942">Using View Lists</a></dd>
<dd> <a id="pgfId-135310"></a><a href="chap5.html#pgfId-1014949">Using Stop Lists</a></dd>
<dd> <a id="pgfId-135312"></a><a href="chap5.html#pgfId-1014957">Starting the Netlister</a></dd>
<dd> <a id="pgfId-135314"></a><a href="chap5.html#pgfId-1014968">User Messages</a></dd>
<dd> <a id="pgfId-135316"></a><a href="chap5.html#pgfId-1014978">Global Nets Not Power or Ground</a></dd>
<dd> <a id="pgfId-135318"></a><a href="chap5.html#pgfId-1038528">Synchronizing Terminals</a></dd>
<p> <a id="pgfId-135320"></a><a href="chap5.html#pgfId-1038653">Adding Simulation Properties</a></p>
<dd> <a id="pgfId-135322"></a><a href="chap5.html#pgfId-1015017">Properties Added for Imported Modules</a></dd>
<dd> <a id="pgfId-135324"></a><a href="chap5.html#pgfId-1062303">Adding Verilog Properties</a></dd>
<dd> <a id="pgfId-135326"></a><a href="chap5.html#pgfId-1015237">Adding Delay Properties</a></dd>
<dd> <a id="pgfId-135328"></a><a href="chap5.html#pgfId-1015362">Adding Drive Strength Properties</a></dd>
<dd> <a id="pgfId-135330"></a><a href="chap5.html#pgfId-1015444">Adding nlAction Properties</a></dd>
<dd> <a id="pgfId-135332"></a><a href="chap5.html#pgfId-1015536">Adding Ancillary Data Files</a></dd>
<p> <a id="pgfId-135334"></a><a href="chap5.html#pgfId-1015825">Netlisting Switch-RC Cells</a></p>
<dd> <a id="pgfId-135336"></a><a href="chap5.html#pgfId-1015828">Setting the RC Data Variable</a></dd>
<dd> <a id="pgfId-135338"></a><a href="chap5.html#pgfId-1015838">Entering Switch-RC Properties</a></dd>
<dd> <a id="pgfId-135340"></a><a href="chap5.html#pgfId-1015842">Formatting Functions for MOS Cells</a></dd>
<dd> <a id="pgfId-135342"></a><a href="chap5.html#pgfId-1062358">Switch-RC Instance Properties</a></dd>
<dd> <a id="pgfId-135344"></a><a href="chap5.html#pgfId-1068301">Switch-RC Net Properties</a></dd>
<p> <a id="pgfId-135346"></a><a href="chap5.html#pgfId-1016421">Using CDF Properties</a></p>
<dd> <a id="pgfId-135348"></a><a href="chap5.html#pgfId-1074820">Printing CDF Parameters in Inline Explicit Format</a></dd>
<p> <a id="pgfId-135350"></a><a href="chap5.html#pgfId-1073489">Formatting Netlists</a></p>
<dd> <a id="pgfId-135352"></a><a href="chap5.html#pgfId-1072853">hnlVerilogFormatInst Property</a></dd>
<dd> <a id="pgfId-135354"></a><a href="chap5.html#pgfId-1073075">verilogFormatProc Property</a></dd>
<p> <a id="pgfId-135356"></a><a href="chap5.html#pgfId-1072887">Netlisting AutoLayout Views</a></p>
<p> <a id="pgfId-135358"></a><a href="chap5.html#pgfId-1016601">Customizing Test Fixture Variables</a></p>
<dd> <a id="pgfId-135360"></a><a href="chap5.html#pgfId-1016603">Modifying the Test Module Name</a></dd>
<dd> <a id="pgfId-135362"></a><a href="chap5.html#pgfId-1016605">Modifying the Test Fixture Template Name</a></dd>
<dd> <a id="pgfId-135364"></a><a href="chap5.html#pgfId-1016607">Saving the Template File</a></dd>
<dd> <a id="pgfId-135366"></a><a href="chap5.html#pgfId-1016610">Accessing the Map Table in the Stimulus File</a></dd>
<dd> <a id="pgfId-135368"></a><a href="chap5.html#pgfId-1016612">Adding Design Kits to the Test Fixture File</a></dd>
<p> <a id="pgfId-135370"></a><a href="chap5.html#pgfId-1016621">Customizing the Netlisting Variables</a></p>
<dd> <a id="pgfId-135372"></a><a href="chap5.html#pgfId-1048280">Variables for Netlist Setup Form Controls</a></dd>
<dd> <a id="pgfId-135374"></a><a href="chap5.html#pgfId-1048443">Other Variables used by Verilog Formatter</a></dd>
<p> <a id="pgfId-135376"></a><a href="chap5.html#pgfId-1023419">File Structure Created by the Netlister </a></p>
<dd> <a id="pgfId-135378"></a><a href="chap5.html#pgfId-1016733">Directories</a></dd>
<dd> <a id="pgfId-135380"></a><a href="chap5.html#pgfId-1016792">Files</a></dd>
<p> <a id="pgfId-135382"></a><a href="chap5.html#pgfId-1020247">Split Bus</a></p>
<p> <a id="pgfId-135384"></a><a href="chap5.html#pgfId-1025181">Support for Verilog IEEE 1364-2001</a></p>
<h2> <a href="chap6.html#pgfId-1014259">6</a></h2>
<h2> <a id="pgfId-135388"></a><a href="chap6.html#pgfId-1029064">Working with the Stimulus</a></h2>
<p> <a id="pgfId-135390"></a><a href="chap6.html#pgfId-1025637">Simulation Process Flowchart</a></p>
<p> <a id="pgfId-135392"></a><a href="chap6.html#pgfId-1025250">Specifying the Test Fixture</a></p>
<dd> <a id="pgfId-135394"></a><a href="chap6.html#pgfId-1025345">Using Default Test Fixture Files</a></dd>
<dd> <a id="pgfId-135396"></a><a href="chap6.html#pgfId-1023612">Editing an Existing Test Fixture</a></dd>
<p> <a id="pgfId-135398"></a><a href="chap6.html#pgfId-1025668">Working with Test Fixture Files</a></p>
<h2> <a href="appA.html#pgfId-1018095">A</a></h2>
<h2> <a id="pgfId-135402"></a><a href="appA.html#pgfId-1018097">Customizing Your Environment</a></h2>
<p> <a id="pgfId-135404"></a><a href="appA.html#pgfId-1019825">Customizing Command Form Option Settings</a></p>
<dd> <a id="pgfId-135406"></a><a href="appA.html#pgfId-1017909">Form Options and SKILL Variables</a></dd>
<p> <a id="pgfId-135408"></a><a href="appA.html#pgfId-1019763">Specifying an Editor for Text Files</a></p>
<p> <a id="pgfId-135410"></a><a href="appA.html#pgfId-1031789">Generating Logical Verilog Netlists of Designs</a></p>
<dd> <a id="pgfId-135412"></a><a href="appA.html#pgfId-1025299">Overview</a></dd>
<dd> <a id="pgfId-135414"></a><a href="appA.html#pgfId-1021567">Terminology</a></dd>
<dd> <a id="pgfId-135416"></a><a href="appA.html#pgfId-1028058">Generating a Logical Verilog Netlist</a></dd>
<dd> <a id="pgfId-135418"></a><a href="appA.html#pgfId-1029672">Comparison Between a Regular and a Logical Verilog Netlist</a></dd>
<h2> <a href="appB.html#pgfId-1036155">B</a></h2>
<h2> <a id="pgfId-135422"></a><a href="appB.html#pgfId-1036168">Running Simulations with Xcelium</a></h2>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="chap1.html" id="nex" title="About the NC-Verilog Integration Environment">About the NC-Verilog Integrati ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>