
fr_44_Cmsis-Rtos_MessageQueues.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006720  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  080068c0  080068c0  000168c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069b0  080069b0  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  080069b0  080069b0  000169b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080069b8  080069b8  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069b8  080069b8  000169b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080069bc  080069bc  000169bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080069c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b88  2000006c  08006a2c  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004bf4  08006a2c  00024bf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016af7  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003385  00000000  00000000  00036bd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001488  00000000  00000000  00039f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fed  00000000  00000000  0003b3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000490a  00000000  00000000  0003c3d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016494  00000000  00000000  00040cdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00099fde  00000000  00000000  00057173  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005e10  00000000  00000000  000f1154  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000f6f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080068a8 	.word	0x080068a8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	080068a8 	.word	0x080068a8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <main>:
const osMessageQueueAttr_t msgQueueAtrribs = {
		.name = "Msg1 Queue"
};

int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b0a4      	sub	sp, #144	; 0x90
 8000580:	af00      	add	r7, sp, #0

  HAL_Init();
 8000582:	f000 fc0d 	bl	8000da0 <HAL_Init>

  SystemClock_Config();
 8000586:	f000 f96b 	bl	8000860 <SystemClock_Config>


  MX_GPIO_Init();
 800058a:	f000 f9f1 	bl	8000970 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800058e:	f000 f9c5 	bl	800091c <MX_USART2_UART_Init>

  // Initial Kernal
  osKernelInitialize();
 8000592:	f002 f8bd 	bl	8002710 <osKernelInitialize>

  timer_1_id = osTimerNew(Timer1_Callback, osTimerOnce, NULL, NULL);
 8000596:	2300      	movs	r3, #0
 8000598:	2200      	movs	r2, #0
 800059a:	2100      	movs	r1, #0
 800059c:	483f      	ldr	r0, [pc, #252]	; (800069c <main+0x120>)
 800059e:	f002 f9c3 	bl	8002928 <osTimerNew>
 80005a2:	4603      	mov	r3, r0
 80005a4:	4a3e      	ldr	r2, [pc, #248]	; (80006a0 <main+0x124>)
 80005a6:	6013      	str	r3, [r2, #0]
  timer_2_id = osTimerNew(Timer2_Callback, osTimerPeriodic, NULL, NULL);
 80005a8:	2300      	movs	r3, #0
 80005aa:	2200      	movs	r2, #0
 80005ac:	2101      	movs	r1, #1
 80005ae:	483d      	ldr	r0, [pc, #244]	; (80006a4 <main+0x128>)
 80005b0:	f002 f9ba 	bl	8002928 <osTimerNew>
 80005b4:	4603      	mov	r3, r0
 80005b6:	4a3c      	ldr	r2, [pc, #240]	; (80006a8 <main+0x12c>)
 80005b8:	6013      	str	r3, [r2, #0]

  // Create Threads
  osThreadAttr_t greenThreadAtrribs = {
 80005ba:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80005be:	2224      	movs	r2, #36	; 0x24
 80005c0:	2100      	movs	r1, #0
 80005c2:	4618      	mov	r0, r3
 80005c4:	f005 fb41 	bl	8005c4a <memset>
 80005c8:	4b38      	ldr	r3, [pc, #224]	; (80006ac <main+0x130>)
 80005ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80005cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80005d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80005d4:	2318      	movs	r3, #24
 80005d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		  .name = "GreenTask",
		  .stack_size = STACK_SIZE,
		  .priority = osPriorityNormal
  };

  green_id = osThreadNew(vGreenLedControllerTask, NULL, &greenThreadAtrribs);
 80005da:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80005de:	461a      	mov	r2, r3
 80005e0:	2100      	movs	r1, #0
 80005e2:	4833      	ldr	r0, [pc, #204]	; (80006b0 <main+0x134>)
 80005e4:	f002 f8de 	bl	80027a4 <osThreadNew>
 80005e8:	4603      	mov	r3, r0
 80005ea:	4a32      	ldr	r2, [pc, #200]	; (80006b4 <main+0x138>)
 80005ec:	6013      	str	r3, [r2, #0]

  osThreadAttr_t redThreadAtrribs = {
 80005ee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80005f2:	2224      	movs	r2, #36	; 0x24
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f005 fb27 	bl	8005c4a <memset>
 80005fc:	4b2e      	ldr	r3, [pc, #184]	; (80006b8 <main+0x13c>)
 80005fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8000600:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000604:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000606:	2318      	movs	r3, #24
 8000608:	663b      	str	r3, [r7, #96]	; 0x60
		  .name = "RedTask",
		  .stack_size = STACK_SIZE,
		  .priority = osPriorityNormal
  };

  red_id = osThreadNew(vRedLedControllerTask, NULL, &redThreadAtrribs);
 800060a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800060e:	461a      	mov	r2, r3
 8000610:	2100      	movs	r1, #0
 8000612:	482a      	ldr	r0, [pc, #168]	; (80006bc <main+0x140>)
 8000614:	f002 f8c6 	bl	80027a4 <osThreadNew>
 8000618:	4603      	mov	r3, r0
 800061a:	4a29      	ldr	r2, [pc, #164]	; (80006c0 <main+0x144>)
 800061c:	6013      	str	r3, [r2, #0]

  osThreadAttr_t oragneThreadAtrribs = {
 800061e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000622:	2224      	movs	r2, #36	; 0x24
 8000624:	2100      	movs	r1, #0
 8000626:	4618      	mov	r0, r3
 8000628:	f005 fb0f 	bl	8005c4a <memset>
 800062c:	4b25      	ldr	r3, [pc, #148]	; (80006c4 <main+0x148>)
 800062e:	627b      	str	r3, [r7, #36]	; 0x24
 8000630:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000634:	63bb      	str	r3, [r7, #56]	; 0x38
 8000636:	2318      	movs	r3, #24
 8000638:	63fb      	str	r3, [r7, #60]	; 0x3c
		  .name = "OrangeTask",
		  .stack_size = STACK_SIZE,
		  .priority = osPriorityNormal
  };

  orange_id = osThreadNew(vOrangeLedControllerTask, NULL, &oragneThreadAtrribs);
 800063a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800063e:	461a      	mov	r2, r3
 8000640:	2100      	movs	r1, #0
 8000642:	4821      	ldr	r0, [pc, #132]	; (80006c8 <main+0x14c>)
 8000644:	f002 f8ae 	bl	80027a4 <osThreadNew>
 8000648:	4603      	mov	r3, r0
 800064a:	4a20      	ldr	r2, [pc, #128]	; (80006cc <main+0x150>)
 800064c:	6013      	str	r3, [r2, #0]

  osThreadAttr_t blueThreadAtrribs = {
 800064e:	463b      	mov	r3, r7
 8000650:	2224      	movs	r2, #36	; 0x24
 8000652:	2100      	movs	r1, #0
 8000654:	4618      	mov	r0, r3
 8000656:	f005 faf8 	bl	8005c4a <memset>
 800065a:	4b1d      	ldr	r3, [pc, #116]	; (80006d0 <main+0x154>)
 800065c:	603b      	str	r3, [r7, #0]
 800065e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000662:	617b      	str	r3, [r7, #20]
 8000664:	2318      	movs	r3, #24
 8000666:	61bb      	str	r3, [r7, #24]
		  .name = "BlueTask",
		  .stack_size = STACK_SIZE,
		  .priority = osPriorityNormal
  };

  blue_id = osThreadNew(vBlueLedControllerTask, NULL, &blueThreadAtrribs);
 8000668:	463b      	mov	r3, r7
 800066a:	461a      	mov	r2, r3
 800066c:	2100      	movs	r1, #0
 800066e:	4819      	ldr	r0, [pc, #100]	; (80006d4 <main+0x158>)
 8000670:	f002 f898 	bl	80027a4 <osThreadNew>
 8000674:	4603      	mov	r3, r0
 8000676:	4a18      	ldr	r2, [pc, #96]	; (80006d8 <main+0x15c>)
 8000678:	6013      	str	r3, [r2, #0]

 // uart_sem_id = osSemaphoreNew(1, 1, &uartSemAtrribs);
  uart_mut_id = osMutexNew(&uartMutexAtrribs);
 800067a:	4818      	ldr	r0, [pc, #96]	; (80006dc <main+0x160>)
 800067c:	f002 f9fe 	bl	8002a7c <osMutexNew>
 8000680:	4603      	mov	r3, r0
 8000682:	4a17      	ldr	r2, [pc, #92]	; (80006e0 <main+0x164>)
 8000684:	6013      	str	r3, [r2, #0]

  msg_queue_id = osMessageQueueNew(5, sizeof(uint16_t), &msgQueueAtrribs);
 8000686:	4a17      	ldr	r2, [pc, #92]	; (80006e4 <main+0x168>)
 8000688:	2102      	movs	r1, #2
 800068a:	2005      	movs	r0, #5
 800068c:	f002 fa7c 	bl	8002b88 <osMessageQueueNew>
 8000690:	4603      	mov	r3, r0
 8000692:	4a15      	ldr	r2, [pc, #84]	; (80006e8 <main+0x16c>)
 8000694:	6013      	str	r3, [r2, #0]

  // Start Kernal
  osKernelStart();
 8000696:	f002 f85f 	bl	8002758 <osKernelStart>

  while (1)
 800069a:	e7fe      	b.n	800069a <main+0x11e>
 800069c:	080007d1 	.word	0x080007d1
 80006a0:	200000f4 	.word	0x200000f4
 80006a4:	080007f5 	.word	0x080007f5
 80006a8:	200000f8 	.word	0x200000f8
 80006ac:	080068d8 	.word	0x080068d8
 80006b0:	08000745 	.word	0x08000745
 80006b4:	200000e8 	.word	0x200000e8
 80006b8:	080068e4 	.word	0x080068e4
 80006bc:	080006ed 	.word	0x080006ed
 80006c0:	200000e4 	.word	0x200000e4
 80006c4:	080068ec 	.word	0x080068ec
 80006c8:	08000725 	.word	0x08000725
 80006cc:	200000f0 	.word	0x200000f0
 80006d0:	080068f8 	.word	0x080068f8
 80006d4:	08000765 	.word	0x08000765
 80006d8:	200000ec 	.word	0x200000ec
 80006dc:	0800693c 	.word	0x0800693c
 80006e0:	200000fc 	.word	0x200000fc
 80006e4:	0800694c 	.word	0x0800694c
 80006e8:	20000100 	.word	0x20000100

080006ec <vRedLedControllerTask>:
}

int32_t rcv_msg[1];


void vRedLedControllerTask(void *pvParameters) {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]

	uint16_t valueToSend[1] = {2050};
 80006f4:	f640 0302 	movw	r3, #2050	; 0x802
 80006f8:	81bb      	strh	r3, [r7, #12]

	while(1) {
		Red_TaskProfiler++;
 80006fa:	4b08      	ldr	r3, [pc, #32]	; (800071c <vRedLedControllerTask+0x30>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	3301      	adds	r3, #1
 8000700:	4a06      	ldr	r2, [pc, #24]	; (800071c <vRedLedControllerTask+0x30>)
 8000702:	6013      	str	r3, [r2, #0]
		osMessageQueuePut(msg_queue_id, &valueToSend, 0, 0);
 8000704:	4b06      	ldr	r3, [pc, #24]	; (8000720 <vRedLedControllerTask+0x34>)
 8000706:	6818      	ldr	r0, [r3, #0]
 8000708:	f107 010c 	add.w	r1, r7, #12
 800070c:	2300      	movs	r3, #0
 800070e:	2200      	movs	r2, #0
 8000710:	f002 faae 	bl	8002c70 <osMessageQueuePut>
		osDelay(100);
 8000714:	2064      	movs	r0, #100	; 0x64
 8000716:	f002 f8d7 	bl	80028c8 <osDelay>
		Red_TaskProfiler++;
 800071a:	e7ee      	b.n	80006fa <vRedLedControllerTask+0xe>
 800071c:	200000d0 	.word	0x200000d0
 8000720:	20000100 	.word	0x20000100

08000724 <vOrangeLedControllerTask>:


	}
}

void vOrangeLedControllerTask(void *pvParameters) {
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]

	while(1) {
		Orange_TaskProfiler++;
 800072c:	4b04      	ldr	r3, [pc, #16]	; (8000740 <vOrangeLedControllerTask+0x1c>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	3301      	adds	r3, #1
 8000732:	4a03      	ldr	r2, [pc, #12]	; (8000740 <vOrangeLedControllerTask+0x1c>)
 8000734:	6013      	str	r3, [r2, #0]

		osDelay(100);
 8000736:	2064      	movs	r0, #100	; 0x64
 8000738:	f002 f8c6 	bl	80028c8 <osDelay>
		Orange_TaskProfiler++;
 800073c:	e7f6      	b.n	800072c <vOrangeLedControllerTask+0x8>
 800073e:	bf00      	nop
 8000740:	200000cc 	.word	0x200000cc

08000744 <vGreenLedControllerTask>:
	}
}

void vGreenLedControllerTask(void *pvParameters) {
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]


	while(1) {
		Green_TaskProfiler++;
 800074c:	4b04      	ldr	r3, [pc, #16]	; (8000760 <vGreenLedControllerTask+0x1c>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	3301      	adds	r3, #1
 8000752:	4a03      	ldr	r2, [pc, #12]	; (8000760 <vGreenLedControllerTask+0x1c>)
 8000754:	6013      	str	r3, [r2, #0]

		osDelay(100);
 8000756:	2064      	movs	r0, #100	; 0x64
 8000758:	f002 f8b6 	bl	80028c8 <osDelay>
		Green_TaskProfiler++;
 800075c:	e7f6      	b.n	800074c <vGreenLedControllerTask+0x8>
 800075e:	bf00      	nop
 8000760:	200000d4 	.word	0x200000d4

08000764 <vBlueLedControllerTask>:

	}
}

void vBlueLedControllerTask(void *pvParameters) {
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]


	osTimerStart(timer_1_id, 5000); // Set timer 1 period to 5000 ticks
 800076c:	4b12      	ldr	r3, [pc, #72]	; (80007b8 <vBlueLedControllerTask+0x54>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	f241 3188 	movw	r1, #5000	; 0x1388
 8000774:	4618      	mov	r0, r3
 8000776:	f002 f953 	bl	8002a20 <osTimerStart>
	osTimerStart(timer_2_id, 1000); // Set timer 2 period to 1000 ticks
 800077a:	4b10      	ldr	r3, [pc, #64]	; (80007bc <vBlueLedControllerTask+0x58>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000782:	4618      	mov	r0, r3
 8000784:	f002 f94c 	bl	8002a20 <osTimerStart>



	while(1) {
		Blue_TaskProfiler++;
 8000788:	4b0d      	ldr	r3, [pc, #52]	; (80007c0 <vBlueLedControllerTask+0x5c>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	3301      	adds	r3, #1
 800078e:	4a0c      	ldr	r2, [pc, #48]	; (80007c0 <vBlueLedControllerTask+0x5c>)
 8000790:	6013      	str	r3, [r2, #0]
		osMessageQueueGet(msg_queue_id, &rcv_msg, NULL, osWaitForever);
 8000792:	4b0c      	ldr	r3, [pc, #48]	; (80007c4 <vBlueLedControllerTask+0x60>)
 8000794:	6818      	ldr	r0, [r3, #0]
 8000796:	f04f 33ff 	mov.w	r3, #4294967295
 800079a:	2200      	movs	r2, #0
 800079c:	490a      	ldr	r1, [pc, #40]	; (80007c8 <vBlueLedControllerTask+0x64>)
 800079e:	f002 fac7 	bl	8002d30 <osMessageQueueGet>
		printf("The message received is: %d \n\r", (int)rcv_msg[0]);
 80007a2:	4b09      	ldr	r3, [pc, #36]	; (80007c8 <vBlueLedControllerTask+0x64>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	4619      	mov	r1, r3
 80007a8:	4808      	ldr	r0, [pc, #32]	; (80007cc <vBlueLedControllerTask+0x68>)
 80007aa:	f005 f9f9 	bl	8005ba0 <iprintf>

		osDelay(100);
 80007ae:	2064      	movs	r0, #100	; 0x64
 80007b0:	f002 f88a 	bl	80028c8 <osDelay>
		Blue_TaskProfiler++;
 80007b4:	e7e8      	b.n	8000788 <vBlueLedControllerTask+0x24>
 80007b6:	bf00      	nop
 80007b8:	200000f4 	.word	0x200000f4
 80007bc:	200000f8 	.word	0x200000f8
 80007c0:	200000d8 	.word	0x200000d8
 80007c4:	20000100 	.word	0x20000100
 80007c8:	20000104 	.word	0x20000104
 80007cc:	08006904 	.word	0x08006904

080007d0 <Timer1_Callback>:
	}
}

void Timer1_Callback(void *arg) {
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	Timer_1_TaskProfiler++;
 80007d8:	4b05      	ldr	r3, [pc, #20]	; (80007f0 <Timer1_Callback+0x20>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	3301      	adds	r3, #1
 80007de:	4a04      	ldr	r2, [pc, #16]	; (80007f0 <Timer1_Callback+0x20>)
 80007e0:	6013      	str	r3, [r2, #0]
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	200000dc 	.word	0x200000dc

080007f4 <Timer2_Callback>:

void Timer2_Callback(void *arg) {
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
	Timer_2_TaskProfiler++;
 80007fc:	4b05      	ldr	r3, [pc, #20]	; (8000814 <Timer2_Callback+0x20>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	3301      	adds	r3, #1
 8000802:	4a04      	ldr	r2, [pc, #16]	; (8000814 <Timer2_Callback+0x20>)
 8000804:	6013      	str	r3, [r2, #0]
}
 8000806:	bf00      	nop
 8000808:	370c      	adds	r7, #12
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	200000e0 	.word	0x200000e0

08000818 <USART2_write>:

int USART2_write(int ch) {
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]

	while(!(USART2->SR & 0x0080)){}
 8000820:	bf00      	nop
 8000822:	4b08      	ldr	r3, [pc, #32]	; (8000844 <USART2_write+0x2c>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800082a:	2b00      	cmp	r3, #0
 800082c:	d0f9      	beq.n	8000822 <USART2_write+0xa>
	USART2->DR = (ch & 0xFF);
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	4a04      	ldr	r2, [pc, #16]	; (8000844 <USART2_write+0x2c>)
 8000832:	b2db      	uxtb	r3, r3
 8000834:	6053      	str	r3, [r2, #4]

	return ch;
 8000836:	687b      	ldr	r3, [r7, #4]
}
 8000838:	4618      	mov	r0, r3
 800083a:	370c      	adds	r7, #12
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr
 8000844:	40004400 	.word	0x40004400

08000848 <__io_putchar>:

int __io_putchar(int ch){
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
	USART2_write(ch);
 8000850:	6878      	ldr	r0, [r7, #4]
 8000852:	f7ff ffe1 	bl	8000818 <USART2_write>
	return ch;
 8000856:	687b      	ldr	r3, [r7, #4]
}
 8000858:	4618      	mov	r0, r3
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <SystemClock_Config>:


void SystemClock_Config(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b094      	sub	sp, #80	; 0x50
 8000864:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000866:	f107 0320 	add.w	r3, r7, #32
 800086a:	2230      	movs	r2, #48	; 0x30
 800086c:	2100      	movs	r1, #0
 800086e:	4618      	mov	r0, r3
 8000870:	f005 f9eb 	bl	8005c4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000874:	f107 030c 	add.w	r3, r7, #12
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]
 800087c:	605a      	str	r2, [r3, #4]
 800087e:	609a      	str	r2, [r3, #8]
 8000880:	60da      	str	r2, [r3, #12]
 8000882:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000884:	2300      	movs	r3, #0
 8000886:	60bb      	str	r3, [r7, #8]
 8000888:	4b22      	ldr	r3, [pc, #136]	; (8000914 <SystemClock_Config+0xb4>)
 800088a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800088c:	4a21      	ldr	r2, [pc, #132]	; (8000914 <SystemClock_Config+0xb4>)
 800088e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000892:	6413      	str	r3, [r2, #64]	; 0x40
 8000894:	4b1f      	ldr	r3, [pc, #124]	; (8000914 <SystemClock_Config+0xb4>)
 8000896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800089c:	60bb      	str	r3, [r7, #8]
 800089e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008a0:	2300      	movs	r3, #0
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	4b1c      	ldr	r3, [pc, #112]	; (8000918 <SystemClock_Config+0xb8>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a1b      	ldr	r2, [pc, #108]	; (8000918 <SystemClock_Config+0xb8>)
 80008aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80008ae:	6013      	str	r3, [r2, #0]
 80008b0:	4b19      	ldr	r3, [pc, #100]	; (8000918 <SystemClock_Config+0xb8>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008b8:	607b      	str	r3, [r7, #4]
 80008ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008bc:	2302      	movs	r3, #2
 80008be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c0:	2301      	movs	r3, #1
 80008c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008c4:	2310      	movs	r3, #16
 80008c6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008c8:	2300      	movs	r3, #0
 80008ca:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008cc:	f107 0320 	add.w	r3, r7, #32
 80008d0:	4618      	mov	r0, r3
 80008d2:	f000 fd0d 	bl	80012f0 <HAL_RCC_OscConfig>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80008dc:	f000 f874 	bl	80009c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e0:	230f      	movs	r3, #15
 80008e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008e4:	2300      	movs	r3, #0
 80008e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e8:	2300      	movs	r3, #0
 80008ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008ec:	2300      	movs	r3, #0
 80008ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008f4:	f107 030c 	add.w	r3, r7, #12
 80008f8:	2100      	movs	r1, #0
 80008fa:	4618      	mov	r0, r3
 80008fc:	f000 ff70 	bl	80017e0 <HAL_RCC_ClockConfig>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000906:	f000 f85f 	bl	80009c8 <Error_Handler>
  }
}
 800090a:	bf00      	nop
 800090c:	3750      	adds	r7, #80	; 0x50
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40023800 	.word	0x40023800
 8000918:	40007000 	.word	0x40007000

0800091c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000920:	4b11      	ldr	r3, [pc, #68]	; (8000968 <MX_USART2_UART_Init+0x4c>)
 8000922:	4a12      	ldr	r2, [pc, #72]	; (800096c <MX_USART2_UART_Init+0x50>)
 8000924:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000926:	4b10      	ldr	r3, [pc, #64]	; (8000968 <MX_USART2_UART_Init+0x4c>)
 8000928:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800092c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800092e:	4b0e      	ldr	r3, [pc, #56]	; (8000968 <MX_USART2_UART_Init+0x4c>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000934:	4b0c      	ldr	r3, [pc, #48]	; (8000968 <MX_USART2_UART_Init+0x4c>)
 8000936:	2200      	movs	r2, #0
 8000938:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800093a:	4b0b      	ldr	r3, [pc, #44]	; (8000968 <MX_USART2_UART_Init+0x4c>)
 800093c:	2200      	movs	r2, #0
 800093e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000940:	4b09      	ldr	r3, [pc, #36]	; (8000968 <MX_USART2_UART_Init+0x4c>)
 8000942:	220c      	movs	r2, #12
 8000944:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000946:	4b08      	ldr	r3, [pc, #32]	; (8000968 <MX_USART2_UART_Init+0x4c>)
 8000948:	2200      	movs	r2, #0
 800094a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800094c:	4b06      	ldr	r3, [pc, #24]	; (8000968 <MX_USART2_UART_Init+0x4c>)
 800094e:	2200      	movs	r2, #0
 8000950:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000952:	4805      	ldr	r0, [pc, #20]	; (8000968 <MX_USART2_UART_Init+0x4c>)
 8000954:	f001 fbd6 	bl	8002104 <HAL_UART_Init>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800095e:	f000 f833 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000088 	.word	0x20000088
 800096c:	40004400 	.word	0x40004400

08000970 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	607b      	str	r3, [r7, #4]
 800097a:	4b09      	ldr	r3, [pc, #36]	; (80009a0 <MX_GPIO_Init+0x30>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097e:	4a08      	ldr	r2, [pc, #32]	; (80009a0 <MX_GPIO_Init+0x30>)
 8000980:	f043 0301 	orr.w	r3, r3, #1
 8000984:	6313      	str	r3, [r2, #48]	; 0x30
 8000986:	4b06      	ldr	r3, [pc, #24]	; (80009a0 <MX_GPIO_Init+0x30>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098a:	f003 0301 	and.w	r3, r3, #1
 800098e:	607b      	str	r3, [r7, #4]
 8000990:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000992:	bf00      	nop
 8000994:	370c      	adds	r7, #12
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	40023800 	.word	0x40023800

080009a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a04      	ldr	r2, [pc, #16]	; (80009c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d101      	bne.n	80009ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009b6:	f000 fa15 	bl	8000de4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009ba:	bf00      	nop
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40010000 	.word	0x40010000

080009c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009cc:	b672      	cpsid	i
}
 80009ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009d0:	e7fe      	b.n	80009d0 <Error_Handler+0x8>
	...

080009d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	607b      	str	r3, [r7, #4]
 80009de:	4b12      	ldr	r3, [pc, #72]	; (8000a28 <HAL_MspInit+0x54>)
 80009e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009e2:	4a11      	ldr	r2, [pc, #68]	; (8000a28 <HAL_MspInit+0x54>)
 80009e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009e8:	6453      	str	r3, [r2, #68]	; 0x44
 80009ea:	4b0f      	ldr	r3, [pc, #60]	; (8000a28 <HAL_MspInit+0x54>)
 80009ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009f2:	607b      	str	r3, [r7, #4]
 80009f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	603b      	str	r3, [r7, #0]
 80009fa:	4b0b      	ldr	r3, [pc, #44]	; (8000a28 <HAL_MspInit+0x54>)
 80009fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009fe:	4a0a      	ldr	r2, [pc, #40]	; (8000a28 <HAL_MspInit+0x54>)
 8000a00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a04:	6413      	str	r3, [r2, #64]	; 0x40
 8000a06:	4b08      	ldr	r3, [pc, #32]	; (8000a28 <HAL_MspInit+0x54>)
 8000a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a0e:	603b      	str	r3, [r7, #0]
 8000a10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a12:	2200      	movs	r2, #0
 8000a14:	210f      	movs	r1, #15
 8000a16:	f06f 0001 	mvn.w	r0, #1
 8000a1a:	f000 fabb 	bl	8000f94 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1e:	bf00      	nop
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40023800 	.word	0x40023800

08000a2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b08a      	sub	sp, #40	; 0x28
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	f107 0314 	add.w	r3, r7, #20
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
 8000a42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a19      	ldr	r2, [pc, #100]	; (8000ab0 <HAL_UART_MspInit+0x84>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d12b      	bne.n	8000aa6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	613b      	str	r3, [r7, #16]
 8000a52:	4b18      	ldr	r3, [pc, #96]	; (8000ab4 <HAL_UART_MspInit+0x88>)
 8000a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a56:	4a17      	ldr	r2, [pc, #92]	; (8000ab4 <HAL_UART_MspInit+0x88>)
 8000a58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a5c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a5e:	4b15      	ldr	r3, [pc, #84]	; (8000ab4 <HAL_UART_MspInit+0x88>)
 8000a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a66:	613b      	str	r3, [r7, #16]
 8000a68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60fb      	str	r3, [r7, #12]
 8000a6e:	4b11      	ldr	r3, [pc, #68]	; (8000ab4 <HAL_UART_MspInit+0x88>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	4a10      	ldr	r2, [pc, #64]	; (8000ab4 <HAL_UART_MspInit+0x88>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	6313      	str	r3, [r2, #48]	; 0x30
 8000a7a:	4b0e      	ldr	r3, [pc, #56]	; (8000ab4 <HAL_UART_MspInit+0x88>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a86:	230c      	movs	r3, #12
 8000a88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a92:	2303      	movs	r3, #3
 8000a94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a96:	2307      	movs	r3, #7
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9a:	f107 0314 	add.w	r3, r7, #20
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4805      	ldr	r0, [pc, #20]	; (8000ab8 <HAL_UART_MspInit+0x8c>)
 8000aa2:	f000 faa1 	bl	8000fe8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aa6:	bf00      	nop
 8000aa8:	3728      	adds	r7, #40	; 0x28
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40004400 	.word	0x40004400
 8000ab4:	40023800 	.word	0x40023800
 8000ab8:	40020000 	.word	0x40020000

08000abc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08c      	sub	sp, #48	; 0x30
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000acc:	2300      	movs	r3, #0
 8000ace:	60bb      	str	r3, [r7, #8]
 8000ad0:	4b2e      	ldr	r3, [pc, #184]	; (8000b8c <HAL_InitTick+0xd0>)
 8000ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ad4:	4a2d      	ldr	r2, [pc, #180]	; (8000b8c <HAL_InitTick+0xd0>)
 8000ad6:	f043 0301 	orr.w	r3, r3, #1
 8000ada:	6453      	str	r3, [r2, #68]	; 0x44
 8000adc:	4b2b      	ldr	r3, [pc, #172]	; (8000b8c <HAL_InitTick+0xd0>)
 8000ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae0:	f003 0301 	and.w	r3, r3, #1
 8000ae4:	60bb      	str	r3, [r7, #8]
 8000ae6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ae8:	f107 020c 	add.w	r2, r7, #12
 8000aec:	f107 0310 	add.w	r3, r7, #16
 8000af0:	4611      	mov	r1, r2
 8000af2:	4618      	mov	r0, r3
 8000af4:	f001 f854 	bl	8001ba0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000af8:	f001 f83e 	bl	8001b78 <HAL_RCC_GetPCLK2Freq>
 8000afc:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b00:	4a23      	ldr	r2, [pc, #140]	; (8000b90 <HAL_InitTick+0xd4>)
 8000b02:	fba2 2303 	umull	r2, r3, r2, r3
 8000b06:	0c9b      	lsrs	r3, r3, #18
 8000b08:	3b01      	subs	r3, #1
 8000b0a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000b0c:	4b21      	ldr	r3, [pc, #132]	; (8000b94 <HAL_InitTick+0xd8>)
 8000b0e:	4a22      	ldr	r2, [pc, #136]	; (8000b98 <HAL_InitTick+0xdc>)
 8000b10:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000b12:	4b20      	ldr	r3, [pc, #128]	; (8000b94 <HAL_InitTick+0xd8>)
 8000b14:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b18:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000b1a:	4a1e      	ldr	r2, [pc, #120]	; (8000b94 <HAL_InitTick+0xd8>)
 8000b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b1e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000b20:	4b1c      	ldr	r3, [pc, #112]	; (8000b94 <HAL_InitTick+0xd8>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b26:	4b1b      	ldr	r3, [pc, #108]	; (8000b94 <HAL_InitTick+0xd8>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b2c:	4b19      	ldr	r3, [pc, #100]	; (8000b94 <HAL_InitTick+0xd8>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000b32:	4818      	ldr	r0, [pc, #96]	; (8000b94 <HAL_InitTick+0xd8>)
 8000b34:	f001 f866 	bl	8001c04 <HAL_TIM_Base_Init>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000b3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d11b      	bne.n	8000b7e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000b46:	4813      	ldr	r0, [pc, #76]	; (8000b94 <HAL_InitTick+0xd8>)
 8000b48:	f001 f8b6 	bl	8001cb8 <HAL_TIM_Base_Start_IT>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000b52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d111      	bne.n	8000b7e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000b5a:	2019      	movs	r0, #25
 8000b5c:	f000 fa36 	bl	8000fcc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	2b0f      	cmp	r3, #15
 8000b64:	d808      	bhi.n	8000b78 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000b66:	2200      	movs	r2, #0
 8000b68:	6879      	ldr	r1, [r7, #4]
 8000b6a:	2019      	movs	r0, #25
 8000b6c:	f000 fa12 	bl	8000f94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b70:	4a0a      	ldr	r2, [pc, #40]	; (8000b9c <HAL_InitTick+0xe0>)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6013      	str	r3, [r2, #0]
 8000b76:	e002      	b.n	8000b7e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000b7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3730      	adds	r7, #48	; 0x30
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	431bde83 	.word	0x431bde83
 8000b94:	20000108 	.word	0x20000108
 8000b98:	40010000 	.word	0x40010000
 8000b9c:	20000004 	.word	0x20000004

08000ba0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ba4:	e7fe      	b.n	8000ba4 <NMI_Handler+0x4>

08000ba6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000baa:	e7fe      	b.n	8000baa <HardFault_Handler+0x4>

08000bac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bb0:	e7fe      	b.n	8000bb0 <MemManage_Handler+0x4>

08000bb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bb6:	e7fe      	b.n	8000bb6 <BusFault_Handler+0x4>

08000bb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bbc:	e7fe      	b.n	8000bbc <UsageFault_Handler+0x4>

08000bbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr

08000bcc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000bd0:	4802      	ldr	r0, [pc, #8]	; (8000bdc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000bd2:	f001 f8d3 	bl	8001d7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	20000108 	.word	0x20000108

08000be0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60f8      	str	r0, [r7, #12]
 8000be8:	60b9      	str	r1, [r7, #8]
 8000bea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bec:	2300      	movs	r3, #0
 8000bee:	617b      	str	r3, [r7, #20]
 8000bf0:	e00a      	b.n	8000c08 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bf2:	f3af 8000 	nop.w
 8000bf6:	4601      	mov	r1, r0
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	1c5a      	adds	r2, r3, #1
 8000bfc:	60ba      	str	r2, [r7, #8]
 8000bfe:	b2ca      	uxtb	r2, r1
 8000c00:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	3301      	adds	r3, #1
 8000c06:	617b      	str	r3, [r7, #20]
 8000c08:	697a      	ldr	r2, [r7, #20]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	dbf0      	blt.n	8000bf2 <_read+0x12>
  }

  return len;
 8000c10:	687b      	ldr	r3, [r7, #4]
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3718      	adds	r7, #24
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b086      	sub	sp, #24
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	60f8      	str	r0, [r7, #12]
 8000c22:	60b9      	str	r1, [r7, #8]
 8000c24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c26:	2300      	movs	r3, #0
 8000c28:	617b      	str	r3, [r7, #20]
 8000c2a:	e009      	b.n	8000c40 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	1c5a      	adds	r2, r3, #1
 8000c30:	60ba      	str	r2, [r7, #8]
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff fe07 	bl	8000848 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	617b      	str	r3, [r7, #20]
 8000c40:	697a      	ldr	r2, [r7, #20]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	dbf1      	blt.n	8000c2c <_write+0x12>
  }
  return len;
 8000c48:	687b      	ldr	r3, [r7, #4]
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3718      	adds	r7, #24
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <_close>:

int _close(int file)
{
 8000c52:	b480      	push	{r7}
 8000c54:	b083      	sub	sp, #12
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr

08000c6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	b083      	sub	sp, #12
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
 8000c72:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c7a:	605a      	str	r2, [r3, #4]
  return 0;
 8000c7c:	2300      	movs	r3, #0
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr

08000c8a <_isatty>:

int _isatty(int file)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b083      	sub	sp, #12
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c92:	2301      	movs	r3, #1
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr

08000ca0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cac:	2300      	movs	r3, #0
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3714      	adds	r7, #20
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
	...

08000cbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc4:	4a14      	ldr	r2, [pc, #80]	; (8000d18 <_sbrk+0x5c>)
 8000cc6:	4b15      	ldr	r3, [pc, #84]	; (8000d1c <_sbrk+0x60>)
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cd0:	4b13      	ldr	r3, [pc, #76]	; (8000d20 <_sbrk+0x64>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d102      	bne.n	8000cde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cd8:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <_sbrk+0x64>)
 8000cda:	4a12      	ldr	r2, [pc, #72]	; (8000d24 <_sbrk+0x68>)
 8000cdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cde:	4b10      	ldr	r3, [pc, #64]	; (8000d20 <_sbrk+0x64>)
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d207      	bcs.n	8000cfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cec:	f004 fffc 	bl	8005ce8 <__errno>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	220c      	movs	r2, #12
 8000cf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfa:	e009      	b.n	8000d10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cfc:	4b08      	ldr	r3, [pc, #32]	; (8000d20 <_sbrk+0x64>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d02:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <_sbrk+0x64>)
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4413      	add	r3, r2
 8000d0a:	4a05      	ldr	r2, [pc, #20]	; (8000d20 <_sbrk+0x64>)
 8000d0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d0e:	68fb      	ldr	r3, [r7, #12]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3718      	adds	r7, #24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20020000 	.word	0x20020000
 8000d1c:	00000400 	.word	0x00000400
 8000d20:	20000150 	.word	0x20000150
 8000d24:	20004bf8 	.word	0x20004bf8

08000d28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d2c:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <SystemInit+0x20>)
 8000d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d32:	4a05      	ldr	r2, [pc, #20]	; (8000d48 <SystemInit+0x20>)
 8000d34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d3c:	bf00      	nop
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d84 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d50:	480d      	ldr	r0, [pc, #52]	; (8000d88 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d52:	490e      	ldr	r1, [pc, #56]	; (8000d8c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d54:	4a0e      	ldr	r2, [pc, #56]	; (8000d90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d58:	e002      	b.n	8000d60 <LoopCopyDataInit>

08000d5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d5e:	3304      	adds	r3, #4

08000d60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d64:	d3f9      	bcc.n	8000d5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d66:	4a0b      	ldr	r2, [pc, #44]	; (8000d94 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d68:	4c0b      	ldr	r4, [pc, #44]	; (8000d98 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d6c:	e001      	b.n	8000d72 <LoopFillZerobss>

08000d6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d70:	3204      	adds	r2, #4

08000d72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d74:	d3fb      	bcc.n	8000d6e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d76:	f7ff ffd7 	bl	8000d28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d7a:	f004 ffbb 	bl	8005cf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d7e:	f7ff fbfd 	bl	800057c <main>
  bx  lr    
 8000d82:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d8c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000d90:	080069c0 	.word	0x080069c0
  ldr r2, =_sbss
 8000d94:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000d98:	20004bf4 	.word	0x20004bf4

08000d9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d9c:	e7fe      	b.n	8000d9c <ADC_IRQHandler>
	...

08000da0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000da4:	4b0e      	ldr	r3, [pc, #56]	; (8000de0 <HAL_Init+0x40>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a0d      	ldr	r2, [pc, #52]	; (8000de0 <HAL_Init+0x40>)
 8000daa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000db0:	4b0b      	ldr	r3, [pc, #44]	; (8000de0 <HAL_Init+0x40>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a0a      	ldr	r2, [pc, #40]	; (8000de0 <HAL_Init+0x40>)
 8000db6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dbc:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <HAL_Init+0x40>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a07      	ldr	r2, [pc, #28]	; (8000de0 <HAL_Init+0x40>)
 8000dc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc8:	2003      	movs	r0, #3
 8000dca:	f000 f8d8 	bl	8000f7e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dce:	200f      	movs	r0, #15
 8000dd0:	f7ff fe74 	bl	8000abc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dd4:	f7ff fdfe 	bl	80009d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dd8:	2300      	movs	r3, #0
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40023c00 	.word	0x40023c00

08000de4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000de8:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <HAL_IncTick+0x20>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	461a      	mov	r2, r3
 8000dee:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <HAL_IncTick+0x24>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4413      	add	r3, r2
 8000df4:	4a04      	ldr	r2, [pc, #16]	; (8000e08 <HAL_IncTick+0x24>)
 8000df6:	6013      	str	r3, [r2, #0]
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	20000008 	.word	0x20000008
 8000e08:	20000154 	.word	0x20000154

08000e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e10:	4b03      	ldr	r3, [pc, #12]	; (8000e20 <HAL_GetTick+0x14>)
 8000e12:	681b      	ldr	r3, [r3, #0]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	20000154 	.word	0x20000154

08000e24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b085      	sub	sp, #20
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	f003 0307 	and.w	r3, r3, #7
 8000e32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e34:	4b0c      	ldr	r3, [pc, #48]	; (8000e68 <__NVIC_SetPriorityGrouping+0x44>)
 8000e36:	68db      	ldr	r3, [r3, #12]
 8000e38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e3a:	68ba      	ldr	r2, [r7, #8]
 8000e3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e40:	4013      	ands	r3, r2
 8000e42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e56:	4a04      	ldr	r2, [pc, #16]	; (8000e68 <__NVIC_SetPriorityGrouping+0x44>)
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	60d3      	str	r3, [r2, #12]
}
 8000e5c:	bf00      	nop
 8000e5e:	3714      	adds	r7, #20
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr
 8000e68:	e000ed00 	.word	0xe000ed00

08000e6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e70:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <__NVIC_GetPriorityGrouping+0x18>)
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	0a1b      	lsrs	r3, r3, #8
 8000e76:	f003 0307 	and.w	r3, r3, #7
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr
 8000e84:	e000ed00 	.word	0xe000ed00

08000e88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	db0b      	blt.n	8000eb2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	f003 021f 	and.w	r2, r3, #31
 8000ea0:	4907      	ldr	r1, [pc, #28]	; (8000ec0 <__NVIC_EnableIRQ+0x38>)
 8000ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea6:	095b      	lsrs	r3, r3, #5
 8000ea8:	2001      	movs	r0, #1
 8000eaa:	fa00 f202 	lsl.w	r2, r0, r2
 8000eae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000eb2:	bf00      	nop
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	e000e100 	.word	0xe000e100

08000ec4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	6039      	str	r1, [r7, #0]
 8000ece:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	db0a      	blt.n	8000eee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	b2da      	uxtb	r2, r3
 8000edc:	490c      	ldr	r1, [pc, #48]	; (8000f10 <__NVIC_SetPriority+0x4c>)
 8000ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee2:	0112      	lsls	r2, r2, #4
 8000ee4:	b2d2      	uxtb	r2, r2
 8000ee6:	440b      	add	r3, r1
 8000ee8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eec:	e00a      	b.n	8000f04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	b2da      	uxtb	r2, r3
 8000ef2:	4908      	ldr	r1, [pc, #32]	; (8000f14 <__NVIC_SetPriority+0x50>)
 8000ef4:	79fb      	ldrb	r3, [r7, #7]
 8000ef6:	f003 030f 	and.w	r3, r3, #15
 8000efa:	3b04      	subs	r3, #4
 8000efc:	0112      	lsls	r2, r2, #4
 8000efe:	b2d2      	uxtb	r2, r2
 8000f00:	440b      	add	r3, r1
 8000f02:	761a      	strb	r2, [r3, #24]
}
 8000f04:	bf00      	nop
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	e000e100 	.word	0xe000e100
 8000f14:	e000ed00 	.word	0xe000ed00

08000f18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b089      	sub	sp, #36	; 0x24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f003 0307 	and.w	r3, r3, #7
 8000f2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	f1c3 0307 	rsb	r3, r3, #7
 8000f32:	2b04      	cmp	r3, #4
 8000f34:	bf28      	it	cs
 8000f36:	2304      	movcs	r3, #4
 8000f38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	3304      	adds	r3, #4
 8000f3e:	2b06      	cmp	r3, #6
 8000f40:	d902      	bls.n	8000f48 <NVIC_EncodePriority+0x30>
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	3b03      	subs	r3, #3
 8000f46:	e000      	b.n	8000f4a <NVIC_EncodePriority+0x32>
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	fa02 f303 	lsl.w	r3, r2, r3
 8000f56:	43da      	mvns	r2, r3
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	401a      	ands	r2, r3
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f60:	f04f 31ff 	mov.w	r1, #4294967295
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6a:	43d9      	mvns	r1, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f70:	4313      	orrs	r3, r2
         );
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3724      	adds	r7, #36	; 0x24
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr

08000f7e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b082      	sub	sp, #8
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff ff4c 	bl	8000e24 <__NVIC_SetPriorityGrouping>
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	607a      	str	r2, [r7, #4]
 8000fa0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fa6:	f7ff ff61 	bl	8000e6c <__NVIC_GetPriorityGrouping>
 8000faa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fac:	687a      	ldr	r2, [r7, #4]
 8000fae:	68b9      	ldr	r1, [r7, #8]
 8000fb0:	6978      	ldr	r0, [r7, #20]
 8000fb2:	f7ff ffb1 	bl	8000f18 <NVIC_EncodePriority>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fbc:	4611      	mov	r1, r2
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff ff80 	bl	8000ec4 <__NVIC_SetPriority>
}
 8000fc4:	bf00      	nop
 8000fc6:	3718      	adds	r7, #24
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff ff54 	bl	8000e88 <__NVIC_EnableIRQ>
}
 8000fe0:	bf00      	nop
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b089      	sub	sp, #36	; 0x24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ffe:	2300      	movs	r3, #0
 8001000:	61fb      	str	r3, [r7, #28]
 8001002:	e159      	b.n	80012b8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001004:	2201      	movs	r2, #1
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	697a      	ldr	r2, [r7, #20]
 8001014:	4013      	ands	r3, r2
 8001016:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001018:	693a      	ldr	r2, [r7, #16]
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	429a      	cmp	r2, r3
 800101e:	f040 8148 	bne.w	80012b2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f003 0303 	and.w	r3, r3, #3
 800102a:	2b01      	cmp	r3, #1
 800102c:	d005      	beq.n	800103a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001036:	2b02      	cmp	r3, #2
 8001038:	d130      	bne.n	800109c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	2203      	movs	r2, #3
 8001046:	fa02 f303 	lsl.w	r3, r2, r3
 800104a:	43db      	mvns	r3, r3
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	4013      	ands	r3, r2
 8001050:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	68da      	ldr	r2, [r3, #12]
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	fa02 f303 	lsl.w	r3, r2, r3
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	4313      	orrs	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001070:	2201      	movs	r2, #1
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	43db      	mvns	r3, r3
 800107a:	69ba      	ldr	r2, [r7, #24]
 800107c:	4013      	ands	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	091b      	lsrs	r3, r3, #4
 8001086:	f003 0201 	and.w	r2, r3, #1
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	4313      	orrs	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f003 0303 	and.w	r3, r3, #3
 80010a4:	2b03      	cmp	r3, #3
 80010a6:	d017      	beq.n	80010d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	2203      	movs	r2, #3
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	43db      	mvns	r3, r3
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4013      	ands	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	689a      	ldr	r2, [r3, #8]
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f003 0303 	and.w	r3, r3, #3
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d123      	bne.n	800112c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	08da      	lsrs	r2, r3, #3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3208      	adds	r2, #8
 80010ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	f003 0307 	and.w	r3, r3, #7
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	220f      	movs	r2, #15
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	43db      	mvns	r3, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4013      	ands	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	691a      	ldr	r2, [r3, #16]
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	f003 0307 	and.w	r3, r3, #7
 8001112:	009b      	lsls	r3, r3, #2
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4313      	orrs	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	08da      	lsrs	r2, r3, #3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	3208      	adds	r2, #8
 8001126:	69b9      	ldr	r1, [r7, #24]
 8001128:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	2203      	movs	r2, #3
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	43db      	mvns	r3, r3
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	4013      	ands	r3, r2
 8001142:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f003 0203 	and.w	r2, r3, #3
 800114c:	69fb      	ldr	r3, [r7, #28]
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	4313      	orrs	r3, r2
 8001158:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001168:	2b00      	cmp	r3, #0
 800116a:	f000 80a2 	beq.w	80012b2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	60fb      	str	r3, [r7, #12]
 8001172:	4b57      	ldr	r3, [pc, #348]	; (80012d0 <HAL_GPIO_Init+0x2e8>)
 8001174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001176:	4a56      	ldr	r2, [pc, #344]	; (80012d0 <HAL_GPIO_Init+0x2e8>)
 8001178:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800117c:	6453      	str	r3, [r2, #68]	; 0x44
 800117e:	4b54      	ldr	r3, [pc, #336]	; (80012d0 <HAL_GPIO_Init+0x2e8>)
 8001180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001182:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800118a:	4a52      	ldr	r2, [pc, #328]	; (80012d4 <HAL_GPIO_Init+0x2ec>)
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	089b      	lsrs	r3, r3, #2
 8001190:	3302      	adds	r3, #2
 8001192:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001196:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	f003 0303 	and.w	r3, r3, #3
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	220f      	movs	r2, #15
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	43db      	mvns	r3, r3
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4013      	ands	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4a49      	ldr	r2, [pc, #292]	; (80012d8 <HAL_GPIO_Init+0x2f0>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d019      	beq.n	80011ea <HAL_GPIO_Init+0x202>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a48      	ldr	r2, [pc, #288]	; (80012dc <HAL_GPIO_Init+0x2f4>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d013      	beq.n	80011e6 <HAL_GPIO_Init+0x1fe>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a47      	ldr	r2, [pc, #284]	; (80012e0 <HAL_GPIO_Init+0x2f8>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d00d      	beq.n	80011e2 <HAL_GPIO_Init+0x1fa>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a46      	ldr	r2, [pc, #280]	; (80012e4 <HAL_GPIO_Init+0x2fc>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d007      	beq.n	80011de <HAL_GPIO_Init+0x1f6>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a45      	ldr	r2, [pc, #276]	; (80012e8 <HAL_GPIO_Init+0x300>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d101      	bne.n	80011da <HAL_GPIO_Init+0x1f2>
 80011d6:	2304      	movs	r3, #4
 80011d8:	e008      	b.n	80011ec <HAL_GPIO_Init+0x204>
 80011da:	2307      	movs	r3, #7
 80011dc:	e006      	b.n	80011ec <HAL_GPIO_Init+0x204>
 80011de:	2303      	movs	r3, #3
 80011e0:	e004      	b.n	80011ec <HAL_GPIO_Init+0x204>
 80011e2:	2302      	movs	r3, #2
 80011e4:	e002      	b.n	80011ec <HAL_GPIO_Init+0x204>
 80011e6:	2301      	movs	r3, #1
 80011e8:	e000      	b.n	80011ec <HAL_GPIO_Init+0x204>
 80011ea:	2300      	movs	r3, #0
 80011ec:	69fa      	ldr	r2, [r7, #28]
 80011ee:	f002 0203 	and.w	r2, r2, #3
 80011f2:	0092      	lsls	r2, r2, #2
 80011f4:	4093      	lsls	r3, r2
 80011f6:	69ba      	ldr	r2, [r7, #24]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011fc:	4935      	ldr	r1, [pc, #212]	; (80012d4 <HAL_GPIO_Init+0x2ec>)
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	089b      	lsrs	r3, r3, #2
 8001202:	3302      	adds	r3, #2
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800120a:	4b38      	ldr	r3, [pc, #224]	; (80012ec <HAL_GPIO_Init+0x304>)
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	43db      	mvns	r3, r3
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	4013      	ands	r3, r2
 8001218:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d003      	beq.n	800122e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	4313      	orrs	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800122e:	4a2f      	ldr	r2, [pc, #188]	; (80012ec <HAL_GPIO_Init+0x304>)
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001234:	4b2d      	ldr	r3, [pc, #180]	; (80012ec <HAL_GPIO_Init+0x304>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	43db      	mvns	r3, r3
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	4013      	ands	r3, r2
 8001242:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800124c:	2b00      	cmp	r3, #0
 800124e:	d003      	beq.n	8001258 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	4313      	orrs	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001258:	4a24      	ldr	r2, [pc, #144]	; (80012ec <HAL_GPIO_Init+0x304>)
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800125e:	4b23      	ldr	r3, [pc, #140]	; (80012ec <HAL_GPIO_Init+0x304>)
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	43db      	mvns	r3, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4013      	ands	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d003      	beq.n	8001282 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	4313      	orrs	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001282:	4a1a      	ldr	r2, [pc, #104]	; (80012ec <HAL_GPIO_Init+0x304>)
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001288:	4b18      	ldr	r3, [pc, #96]	; (80012ec <HAL_GPIO_Init+0x304>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	43db      	mvns	r3, r3
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4013      	ands	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d003      	beq.n	80012ac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012ac:	4a0f      	ldr	r2, [pc, #60]	; (80012ec <HAL_GPIO_Init+0x304>)
 80012ae:	69bb      	ldr	r3, [r7, #24]
 80012b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	3301      	adds	r3, #1
 80012b6:	61fb      	str	r3, [r7, #28]
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	2b0f      	cmp	r3, #15
 80012bc:	f67f aea2 	bls.w	8001004 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012c0:	bf00      	nop
 80012c2:	bf00      	nop
 80012c4:	3724      	adds	r7, #36	; 0x24
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	40023800 	.word	0x40023800
 80012d4:	40013800 	.word	0x40013800
 80012d8:	40020000 	.word	0x40020000
 80012dc:	40020400 	.word	0x40020400
 80012e0:	40020800 	.word	0x40020800
 80012e4:	40020c00 	.word	0x40020c00
 80012e8:	40021000 	.word	0x40021000
 80012ec:	40013c00 	.word	0x40013c00

080012f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d101      	bne.n	8001302 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e267      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	2b00      	cmp	r3, #0
 800130c:	d075      	beq.n	80013fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800130e:	4b88      	ldr	r3, [pc, #544]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	f003 030c 	and.w	r3, r3, #12
 8001316:	2b04      	cmp	r3, #4
 8001318:	d00c      	beq.n	8001334 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800131a:	4b85      	ldr	r3, [pc, #532]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001322:	2b08      	cmp	r3, #8
 8001324:	d112      	bne.n	800134c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001326:	4b82      	ldr	r3, [pc, #520]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800132e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001332:	d10b      	bne.n	800134c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001334:	4b7e      	ldr	r3, [pc, #504]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d05b      	beq.n	80013f8 <HAL_RCC_OscConfig+0x108>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d157      	bne.n	80013f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e242      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001354:	d106      	bne.n	8001364 <HAL_RCC_OscConfig+0x74>
 8001356:	4b76      	ldr	r3, [pc, #472]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a75      	ldr	r2, [pc, #468]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 800135c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001360:	6013      	str	r3, [r2, #0]
 8001362:	e01d      	b.n	80013a0 <HAL_RCC_OscConfig+0xb0>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800136c:	d10c      	bne.n	8001388 <HAL_RCC_OscConfig+0x98>
 800136e:	4b70      	ldr	r3, [pc, #448]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a6f      	ldr	r2, [pc, #444]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001374:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001378:	6013      	str	r3, [r2, #0]
 800137a:	4b6d      	ldr	r3, [pc, #436]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a6c      	ldr	r2, [pc, #432]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001380:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001384:	6013      	str	r3, [r2, #0]
 8001386:	e00b      	b.n	80013a0 <HAL_RCC_OscConfig+0xb0>
 8001388:	4b69      	ldr	r3, [pc, #420]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a68      	ldr	r2, [pc, #416]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 800138e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001392:	6013      	str	r3, [r2, #0]
 8001394:	4b66      	ldr	r3, [pc, #408]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a65      	ldr	r2, [pc, #404]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 800139a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800139e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d013      	beq.n	80013d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a8:	f7ff fd30 	bl	8000e0c <HAL_GetTick>
 80013ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ae:	e008      	b.n	80013c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013b0:	f7ff fd2c 	bl	8000e0c <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	2b64      	cmp	r3, #100	; 0x64
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e207      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c2:	4b5b      	ldr	r3, [pc, #364]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d0f0      	beq.n	80013b0 <HAL_RCC_OscConfig+0xc0>
 80013ce:	e014      	b.n	80013fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d0:	f7ff fd1c 	bl	8000e0c <HAL_GetTick>
 80013d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013d6:	e008      	b.n	80013ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013d8:	f7ff fd18 	bl	8000e0c <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	2b64      	cmp	r3, #100	; 0x64
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e1f3      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ea:	4b51      	ldr	r3, [pc, #324]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d1f0      	bne.n	80013d8 <HAL_RCC_OscConfig+0xe8>
 80013f6:	e000      	b.n	80013fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	2b00      	cmp	r3, #0
 8001404:	d063      	beq.n	80014ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001406:	4b4a      	ldr	r3, [pc, #296]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	f003 030c 	and.w	r3, r3, #12
 800140e:	2b00      	cmp	r3, #0
 8001410:	d00b      	beq.n	800142a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001412:	4b47      	ldr	r3, [pc, #284]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800141a:	2b08      	cmp	r3, #8
 800141c:	d11c      	bne.n	8001458 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800141e:	4b44      	ldr	r3, [pc, #272]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d116      	bne.n	8001458 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800142a:	4b41      	ldr	r3, [pc, #260]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d005      	beq.n	8001442 <HAL_RCC_OscConfig+0x152>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	68db      	ldr	r3, [r3, #12]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d001      	beq.n	8001442 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e1c7      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001442:	4b3b      	ldr	r3, [pc, #236]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	691b      	ldr	r3, [r3, #16]
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	4937      	ldr	r1, [pc, #220]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001452:	4313      	orrs	r3, r2
 8001454:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001456:	e03a      	b.n	80014ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d020      	beq.n	80014a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001460:	4b34      	ldr	r3, [pc, #208]	; (8001534 <HAL_RCC_OscConfig+0x244>)
 8001462:	2201      	movs	r2, #1
 8001464:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001466:	f7ff fcd1 	bl	8000e0c <HAL_GetTick>
 800146a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800146c:	e008      	b.n	8001480 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800146e:	f7ff fccd 	bl	8000e0c <HAL_GetTick>
 8001472:	4602      	mov	r2, r0
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	2b02      	cmp	r3, #2
 800147a:	d901      	bls.n	8001480 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800147c:	2303      	movs	r3, #3
 800147e:	e1a8      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001480:	4b2b      	ldr	r3, [pc, #172]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 0302 	and.w	r3, r3, #2
 8001488:	2b00      	cmp	r3, #0
 800148a:	d0f0      	beq.n	800146e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800148c:	4b28      	ldr	r3, [pc, #160]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	691b      	ldr	r3, [r3, #16]
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	4925      	ldr	r1, [pc, #148]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 800149c:	4313      	orrs	r3, r2
 800149e:	600b      	str	r3, [r1, #0]
 80014a0:	e015      	b.n	80014ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014a2:	4b24      	ldr	r3, [pc, #144]	; (8001534 <HAL_RCC_OscConfig+0x244>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014a8:	f7ff fcb0 	bl	8000e0c <HAL_GetTick>
 80014ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014ae:	e008      	b.n	80014c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014b0:	f7ff fcac 	bl	8000e0c <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e187      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014c2:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d1f0      	bne.n	80014b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0308 	and.w	r3, r3, #8
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d036      	beq.n	8001548 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	695b      	ldr	r3, [r3, #20]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d016      	beq.n	8001510 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014e2:	4b15      	ldr	r3, [pc, #84]	; (8001538 <HAL_RCC_OscConfig+0x248>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014e8:	f7ff fc90 	bl	8000e0c <HAL_GetTick>
 80014ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ee:	e008      	b.n	8001502 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014f0:	f7ff fc8c 	bl	8000e0c <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d901      	bls.n	8001502 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014fe:	2303      	movs	r3, #3
 8001500:	e167      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001502:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <HAL_RCC_OscConfig+0x240>)
 8001504:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	2b00      	cmp	r3, #0
 800150c:	d0f0      	beq.n	80014f0 <HAL_RCC_OscConfig+0x200>
 800150e:	e01b      	b.n	8001548 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <HAL_RCC_OscConfig+0x248>)
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001516:	f7ff fc79 	bl	8000e0c <HAL_GetTick>
 800151a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800151c:	e00e      	b.n	800153c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800151e:	f7ff fc75 	bl	8000e0c <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d907      	bls.n	800153c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e150      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
 8001530:	40023800 	.word	0x40023800
 8001534:	42470000 	.word	0x42470000
 8001538:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800153c:	4b88      	ldr	r3, [pc, #544]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 800153e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	2b00      	cmp	r3, #0
 8001546:	d1ea      	bne.n	800151e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0304 	and.w	r3, r3, #4
 8001550:	2b00      	cmp	r3, #0
 8001552:	f000 8097 	beq.w	8001684 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001556:	2300      	movs	r3, #0
 8001558:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800155a:	4b81      	ldr	r3, [pc, #516]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d10f      	bne.n	8001586 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	60bb      	str	r3, [r7, #8]
 800156a:	4b7d      	ldr	r3, [pc, #500]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156e:	4a7c      	ldr	r2, [pc, #496]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 8001570:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001574:	6413      	str	r3, [r2, #64]	; 0x40
 8001576:	4b7a      	ldr	r3, [pc, #488]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 8001578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001582:	2301      	movs	r3, #1
 8001584:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001586:	4b77      	ldr	r3, [pc, #476]	; (8001764 <HAL_RCC_OscConfig+0x474>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800158e:	2b00      	cmp	r3, #0
 8001590:	d118      	bne.n	80015c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001592:	4b74      	ldr	r3, [pc, #464]	; (8001764 <HAL_RCC_OscConfig+0x474>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a73      	ldr	r2, [pc, #460]	; (8001764 <HAL_RCC_OscConfig+0x474>)
 8001598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800159c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800159e:	f7ff fc35 	bl	8000e0c <HAL_GetTick>
 80015a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a4:	e008      	b.n	80015b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015a6:	f7ff fc31 	bl	8000e0c <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e10c      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b8:	4b6a      	ldr	r3, [pc, #424]	; (8001764 <HAL_RCC_OscConfig+0x474>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0f0      	beq.n	80015a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d106      	bne.n	80015da <HAL_RCC_OscConfig+0x2ea>
 80015cc:	4b64      	ldr	r3, [pc, #400]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 80015ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015d0:	4a63      	ldr	r2, [pc, #396]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 80015d2:	f043 0301 	orr.w	r3, r3, #1
 80015d6:	6713      	str	r3, [r2, #112]	; 0x70
 80015d8:	e01c      	b.n	8001614 <HAL_RCC_OscConfig+0x324>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	2b05      	cmp	r3, #5
 80015e0:	d10c      	bne.n	80015fc <HAL_RCC_OscConfig+0x30c>
 80015e2:	4b5f      	ldr	r3, [pc, #380]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 80015e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e6:	4a5e      	ldr	r2, [pc, #376]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 80015e8:	f043 0304 	orr.w	r3, r3, #4
 80015ec:	6713      	str	r3, [r2, #112]	; 0x70
 80015ee:	4b5c      	ldr	r3, [pc, #368]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 80015f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015f2:	4a5b      	ldr	r2, [pc, #364]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	6713      	str	r3, [r2, #112]	; 0x70
 80015fa:	e00b      	b.n	8001614 <HAL_RCC_OscConfig+0x324>
 80015fc:	4b58      	ldr	r3, [pc, #352]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 80015fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001600:	4a57      	ldr	r2, [pc, #348]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 8001602:	f023 0301 	bic.w	r3, r3, #1
 8001606:	6713      	str	r3, [r2, #112]	; 0x70
 8001608:	4b55      	ldr	r3, [pc, #340]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 800160a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800160c:	4a54      	ldr	r2, [pc, #336]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 800160e:	f023 0304 	bic.w	r3, r3, #4
 8001612:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d015      	beq.n	8001648 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800161c:	f7ff fbf6 	bl	8000e0c <HAL_GetTick>
 8001620:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001622:	e00a      	b.n	800163a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001624:	f7ff fbf2 	bl	8000e0c <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001632:	4293      	cmp	r3, r2
 8001634:	d901      	bls.n	800163a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001636:	2303      	movs	r3, #3
 8001638:	e0cb      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800163a:	4b49      	ldr	r3, [pc, #292]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 800163c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	2b00      	cmp	r3, #0
 8001644:	d0ee      	beq.n	8001624 <HAL_RCC_OscConfig+0x334>
 8001646:	e014      	b.n	8001672 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001648:	f7ff fbe0 	bl	8000e0c <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800164e:	e00a      	b.n	8001666 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001650:	f7ff fbdc 	bl	8000e0c <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	f241 3288 	movw	r2, #5000	; 0x1388
 800165e:	4293      	cmp	r3, r2
 8001660:	d901      	bls.n	8001666 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e0b5      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001666:	4b3e      	ldr	r3, [pc, #248]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 8001668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800166a:	f003 0302 	and.w	r3, r3, #2
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1ee      	bne.n	8001650 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001672:	7dfb      	ldrb	r3, [r7, #23]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d105      	bne.n	8001684 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001678:	4b39      	ldr	r3, [pc, #228]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 800167a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167c:	4a38      	ldr	r2, [pc, #224]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 800167e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001682:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	2b00      	cmp	r3, #0
 800168a:	f000 80a1 	beq.w	80017d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800168e:	4b34      	ldr	r3, [pc, #208]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	f003 030c 	and.w	r3, r3, #12
 8001696:	2b08      	cmp	r3, #8
 8001698:	d05c      	beq.n	8001754 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	699b      	ldr	r3, [r3, #24]
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d141      	bne.n	8001726 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016a2:	4b31      	ldr	r3, [pc, #196]	; (8001768 <HAL_RCC_OscConfig+0x478>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a8:	f7ff fbb0 	bl	8000e0c <HAL_GetTick>
 80016ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016ae:	e008      	b.n	80016c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016b0:	f7ff fbac 	bl	8000e0c <HAL_GetTick>
 80016b4:	4602      	mov	r2, r0
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e087      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016c2:	4b27      	ldr	r3, [pc, #156]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d1f0      	bne.n	80016b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	69da      	ldr	r2, [r3, #28]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6a1b      	ldr	r3, [r3, #32]
 80016d6:	431a      	orrs	r2, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016dc:	019b      	lsls	r3, r3, #6
 80016de:	431a      	orrs	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016e4:	085b      	lsrs	r3, r3, #1
 80016e6:	3b01      	subs	r3, #1
 80016e8:	041b      	lsls	r3, r3, #16
 80016ea:	431a      	orrs	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f0:	061b      	lsls	r3, r3, #24
 80016f2:	491b      	ldr	r1, [pc, #108]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 80016f4:	4313      	orrs	r3, r2
 80016f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016f8:	4b1b      	ldr	r3, [pc, #108]	; (8001768 <HAL_RCC_OscConfig+0x478>)
 80016fa:	2201      	movs	r2, #1
 80016fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016fe:	f7ff fb85 	bl	8000e0c <HAL_GetTick>
 8001702:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001704:	e008      	b.n	8001718 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001706:	f7ff fb81 	bl	8000e0c <HAL_GetTick>
 800170a:	4602      	mov	r2, r0
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	2b02      	cmp	r3, #2
 8001712:	d901      	bls.n	8001718 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001714:	2303      	movs	r3, #3
 8001716:	e05c      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001718:	4b11      	ldr	r3, [pc, #68]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001720:	2b00      	cmp	r3, #0
 8001722:	d0f0      	beq.n	8001706 <HAL_RCC_OscConfig+0x416>
 8001724:	e054      	b.n	80017d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001726:	4b10      	ldr	r3, [pc, #64]	; (8001768 <HAL_RCC_OscConfig+0x478>)
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800172c:	f7ff fb6e 	bl	8000e0c <HAL_GetTick>
 8001730:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001732:	e008      	b.n	8001746 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001734:	f7ff fb6a 	bl	8000e0c <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	2b02      	cmp	r3, #2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e045      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001746:	4b06      	ldr	r3, [pc, #24]	; (8001760 <HAL_RCC_OscConfig+0x470>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d1f0      	bne.n	8001734 <HAL_RCC_OscConfig+0x444>
 8001752:	e03d      	b.n	80017d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d107      	bne.n	800176c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e038      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
 8001760:	40023800 	.word	0x40023800
 8001764:	40007000 	.word	0x40007000
 8001768:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800176c:	4b1b      	ldr	r3, [pc, #108]	; (80017dc <HAL_RCC_OscConfig+0x4ec>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	2b01      	cmp	r3, #1
 8001778:	d028      	beq.n	80017cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001784:	429a      	cmp	r2, r3
 8001786:	d121      	bne.n	80017cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001792:	429a      	cmp	r2, r3
 8001794:	d11a      	bne.n	80017cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001796:	68fa      	ldr	r2, [r7, #12]
 8001798:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800179c:	4013      	ands	r3, r2
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80017a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d111      	bne.n	80017cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b2:	085b      	lsrs	r3, r3, #1
 80017b4:	3b01      	subs	r3, #1
 80017b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d107      	bne.n	80017cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d001      	beq.n	80017d0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e000      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3718      	adds	r7, #24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40023800 	.word	0x40023800

080017e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e0cc      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017f4:	4b68      	ldr	r3, [pc, #416]	; (8001998 <HAL_RCC_ClockConfig+0x1b8>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	683a      	ldr	r2, [r7, #0]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d90c      	bls.n	800181c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001802:	4b65      	ldr	r3, [pc, #404]	; (8001998 <HAL_RCC_ClockConfig+0x1b8>)
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800180a:	4b63      	ldr	r3, [pc, #396]	; (8001998 <HAL_RCC_ClockConfig+0x1b8>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	683a      	ldr	r2, [r7, #0]
 8001814:	429a      	cmp	r2, r3
 8001816:	d001      	beq.n	800181c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e0b8      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 0302 	and.w	r3, r3, #2
 8001824:	2b00      	cmp	r3, #0
 8001826:	d020      	beq.n	800186a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0304 	and.w	r3, r3, #4
 8001830:	2b00      	cmp	r3, #0
 8001832:	d005      	beq.n	8001840 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001834:	4b59      	ldr	r3, [pc, #356]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	4a58      	ldr	r2, [pc, #352]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 800183a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800183e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0308 	and.w	r3, r3, #8
 8001848:	2b00      	cmp	r3, #0
 800184a:	d005      	beq.n	8001858 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800184c:	4b53      	ldr	r3, [pc, #332]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	4a52      	ldr	r2, [pc, #328]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001852:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001856:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001858:	4b50      	ldr	r3, [pc, #320]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	494d      	ldr	r1, [pc, #308]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001866:	4313      	orrs	r3, r2
 8001868:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	2b00      	cmp	r3, #0
 8001874:	d044      	beq.n	8001900 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d107      	bne.n	800188e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800187e:	4b47      	ldr	r3, [pc, #284]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001886:	2b00      	cmp	r3, #0
 8001888:	d119      	bne.n	80018be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e07f      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	2b02      	cmp	r3, #2
 8001894:	d003      	beq.n	800189e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800189a:	2b03      	cmp	r3, #3
 800189c:	d107      	bne.n	80018ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800189e:	4b3f      	ldr	r3, [pc, #252]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d109      	bne.n	80018be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e06f      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018ae:	4b3b      	ldr	r3, [pc, #236]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d101      	bne.n	80018be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e067      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018be:	4b37      	ldr	r3, [pc, #220]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f023 0203 	bic.w	r2, r3, #3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	4934      	ldr	r1, [pc, #208]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018d0:	f7ff fa9c 	bl	8000e0c <HAL_GetTick>
 80018d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018d6:	e00a      	b.n	80018ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018d8:	f7ff fa98 	bl	8000e0c <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e04f      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ee:	4b2b      	ldr	r3, [pc, #172]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f003 020c 	and.w	r2, r3, #12
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d1eb      	bne.n	80018d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001900:	4b25      	ldr	r3, [pc, #148]	; (8001998 <HAL_RCC_ClockConfig+0x1b8>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0307 	and.w	r3, r3, #7
 8001908:	683a      	ldr	r2, [r7, #0]
 800190a:	429a      	cmp	r2, r3
 800190c:	d20c      	bcs.n	8001928 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800190e:	4b22      	ldr	r3, [pc, #136]	; (8001998 <HAL_RCC_ClockConfig+0x1b8>)
 8001910:	683a      	ldr	r2, [r7, #0]
 8001912:	b2d2      	uxtb	r2, r2
 8001914:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001916:	4b20      	ldr	r3, [pc, #128]	; (8001998 <HAL_RCC_ClockConfig+0x1b8>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0307 	and.w	r3, r3, #7
 800191e:	683a      	ldr	r2, [r7, #0]
 8001920:	429a      	cmp	r2, r3
 8001922:	d001      	beq.n	8001928 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e032      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0304 	and.w	r3, r3, #4
 8001930:	2b00      	cmp	r3, #0
 8001932:	d008      	beq.n	8001946 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001934:	4b19      	ldr	r3, [pc, #100]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	4916      	ldr	r1, [pc, #88]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001942:	4313      	orrs	r3, r2
 8001944:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0308 	and.w	r3, r3, #8
 800194e:	2b00      	cmp	r3, #0
 8001950:	d009      	beq.n	8001966 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001952:	4b12      	ldr	r3, [pc, #72]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	691b      	ldr	r3, [r3, #16]
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	490e      	ldr	r1, [pc, #56]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001962:	4313      	orrs	r3, r2
 8001964:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001966:	f000 f821 	bl	80019ac <HAL_RCC_GetSysClockFreq>
 800196a:	4602      	mov	r2, r0
 800196c:	4b0b      	ldr	r3, [pc, #44]	; (800199c <HAL_RCC_ClockConfig+0x1bc>)
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	091b      	lsrs	r3, r3, #4
 8001972:	f003 030f 	and.w	r3, r3, #15
 8001976:	490a      	ldr	r1, [pc, #40]	; (80019a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001978:	5ccb      	ldrb	r3, [r1, r3]
 800197a:	fa22 f303 	lsr.w	r3, r2, r3
 800197e:	4a09      	ldr	r2, [pc, #36]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001980:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001982:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff f898 	bl	8000abc <HAL_InitTick>

  return HAL_OK;
 800198c:	2300      	movs	r3, #0
}
 800198e:	4618      	mov	r0, r3
 8001990:	3710      	adds	r7, #16
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40023c00 	.word	0x40023c00
 800199c:	40023800 	.word	0x40023800
 80019a0:	08006964 	.word	0x08006964
 80019a4:	20000000 	.word	0x20000000
 80019a8:	20000004 	.word	0x20000004

080019ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019b0:	b090      	sub	sp, #64	; 0x40
 80019b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019b4:	2300      	movs	r3, #0
 80019b6:	637b      	str	r3, [r7, #52]	; 0x34
 80019b8:	2300      	movs	r3, #0
 80019ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019bc:	2300      	movs	r3, #0
 80019be:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80019c0:	2300      	movs	r3, #0
 80019c2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019c4:	4b59      	ldr	r3, [pc, #356]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x180>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f003 030c 	and.w	r3, r3, #12
 80019cc:	2b08      	cmp	r3, #8
 80019ce:	d00d      	beq.n	80019ec <HAL_RCC_GetSysClockFreq+0x40>
 80019d0:	2b08      	cmp	r3, #8
 80019d2:	f200 80a1 	bhi.w	8001b18 <HAL_RCC_GetSysClockFreq+0x16c>
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d002      	beq.n	80019e0 <HAL_RCC_GetSysClockFreq+0x34>
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d003      	beq.n	80019e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80019de:	e09b      	b.n	8001b18 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019e0:	4b53      	ldr	r3, [pc, #332]	; (8001b30 <HAL_RCC_GetSysClockFreq+0x184>)
 80019e2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80019e4:	e09b      	b.n	8001b1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019e6:	4b53      	ldr	r3, [pc, #332]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x188>)
 80019e8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80019ea:	e098      	b.n	8001b1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019ec:	4b4f      	ldr	r3, [pc, #316]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x180>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019f4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019f6:	4b4d      	ldr	r3, [pc, #308]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x180>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d028      	beq.n	8001a54 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a02:	4b4a      	ldr	r3, [pc, #296]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x180>)
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	099b      	lsrs	r3, r3, #6
 8001a08:	2200      	movs	r2, #0
 8001a0a:	623b      	str	r3, [r7, #32]
 8001a0c:	627a      	str	r2, [r7, #36]	; 0x24
 8001a0e:	6a3b      	ldr	r3, [r7, #32]
 8001a10:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001a14:	2100      	movs	r1, #0
 8001a16:	4b47      	ldr	r3, [pc, #284]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a18:	fb03 f201 	mul.w	r2, r3, r1
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	fb00 f303 	mul.w	r3, r0, r3
 8001a22:	4413      	add	r3, r2
 8001a24:	4a43      	ldr	r2, [pc, #268]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a26:	fba0 1202 	umull	r1, r2, r0, r2
 8001a2a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a2c:	460a      	mov	r2, r1
 8001a2e:	62ba      	str	r2, [r7, #40]	; 0x28
 8001a30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a32:	4413      	add	r3, r2
 8001a34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a38:	2200      	movs	r2, #0
 8001a3a:	61bb      	str	r3, [r7, #24]
 8001a3c:	61fa      	str	r2, [r7, #28]
 8001a3e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a42:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a46:	f7fe fc1b 	bl	8000280 <__aeabi_uldivmod>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	4613      	mov	r3, r2
 8001a50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a52:	e053      	b.n	8001afc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a54:	4b35      	ldr	r3, [pc, #212]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x180>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	099b      	lsrs	r3, r3, #6
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	613b      	str	r3, [r7, #16]
 8001a5e:	617a      	str	r2, [r7, #20]
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001a66:	f04f 0b00 	mov.w	fp, #0
 8001a6a:	4652      	mov	r2, sl
 8001a6c:	465b      	mov	r3, fp
 8001a6e:	f04f 0000 	mov.w	r0, #0
 8001a72:	f04f 0100 	mov.w	r1, #0
 8001a76:	0159      	lsls	r1, r3, #5
 8001a78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a7c:	0150      	lsls	r0, r2, #5
 8001a7e:	4602      	mov	r2, r0
 8001a80:	460b      	mov	r3, r1
 8001a82:	ebb2 080a 	subs.w	r8, r2, sl
 8001a86:	eb63 090b 	sbc.w	r9, r3, fp
 8001a8a:	f04f 0200 	mov.w	r2, #0
 8001a8e:	f04f 0300 	mov.w	r3, #0
 8001a92:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001a96:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001a9a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001a9e:	ebb2 0408 	subs.w	r4, r2, r8
 8001aa2:	eb63 0509 	sbc.w	r5, r3, r9
 8001aa6:	f04f 0200 	mov.w	r2, #0
 8001aaa:	f04f 0300 	mov.w	r3, #0
 8001aae:	00eb      	lsls	r3, r5, #3
 8001ab0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ab4:	00e2      	lsls	r2, r4, #3
 8001ab6:	4614      	mov	r4, r2
 8001ab8:	461d      	mov	r5, r3
 8001aba:	eb14 030a 	adds.w	r3, r4, sl
 8001abe:	603b      	str	r3, [r7, #0]
 8001ac0:	eb45 030b 	adc.w	r3, r5, fp
 8001ac4:	607b      	str	r3, [r7, #4]
 8001ac6:	f04f 0200 	mov.w	r2, #0
 8001aca:	f04f 0300 	mov.w	r3, #0
 8001ace:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ad2:	4629      	mov	r1, r5
 8001ad4:	028b      	lsls	r3, r1, #10
 8001ad6:	4621      	mov	r1, r4
 8001ad8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001adc:	4621      	mov	r1, r4
 8001ade:	028a      	lsls	r2, r1, #10
 8001ae0:	4610      	mov	r0, r2
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	60bb      	str	r3, [r7, #8]
 8001aea:	60fa      	str	r2, [r7, #12]
 8001aec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001af0:	f7fe fbc6 	bl	8000280 <__aeabi_uldivmod>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4613      	mov	r3, r2
 8001afa:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001afc:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <HAL_RCC_GetSysClockFreq+0x180>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	0c1b      	lsrs	r3, r3, #16
 8001b02:	f003 0303 	and.w	r3, r3, #3
 8001b06:	3301      	adds	r3, #1
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001b0c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b14:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001b16:	e002      	b.n	8001b1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b18:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <HAL_RCC_GetSysClockFreq+0x184>)
 8001b1a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001b1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3740      	adds	r7, #64	; 0x40
 8001b24:	46bd      	mov	sp, r7
 8001b26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	00f42400 	.word	0x00f42400
 8001b34:	017d7840 	.word	0x017d7840

08001b38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b3c:	4b03      	ldr	r3, [pc, #12]	; (8001b4c <HAL_RCC_GetHCLKFreq+0x14>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	20000000 	.word	0x20000000

08001b50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b54:	f7ff fff0 	bl	8001b38 <HAL_RCC_GetHCLKFreq>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	4b05      	ldr	r3, [pc, #20]	; (8001b70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	0a9b      	lsrs	r3, r3, #10
 8001b60:	f003 0307 	and.w	r3, r3, #7
 8001b64:	4903      	ldr	r1, [pc, #12]	; (8001b74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b66:	5ccb      	ldrb	r3, [r1, r3]
 8001b68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40023800 	.word	0x40023800
 8001b74:	08006974 	.word	0x08006974

08001b78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b7c:	f7ff ffdc 	bl	8001b38 <HAL_RCC_GetHCLKFreq>
 8001b80:	4602      	mov	r2, r0
 8001b82:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	0b5b      	lsrs	r3, r3, #13
 8001b88:	f003 0307 	and.w	r3, r3, #7
 8001b8c:	4903      	ldr	r1, [pc, #12]	; (8001b9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b8e:	5ccb      	ldrb	r3, [r1, r3]
 8001b90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	08006974 	.word	0x08006974

08001ba0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	220f      	movs	r2, #15
 8001bae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001bb0:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <HAL_RCC_GetClockConfig+0x5c>)
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	f003 0203 	and.w	r2, r3, #3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	; (8001bfc <HAL_RCC_GetClockConfig+0x5c>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	; (8001bfc <HAL_RCC_GetClockConfig+0x5c>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001bd4:	4b09      	ldr	r3, [pc, #36]	; (8001bfc <HAL_RCC_GetClockConfig+0x5c>)
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	08db      	lsrs	r3, r3, #3
 8001bda:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001be2:	4b07      	ldr	r3, [pc, #28]	; (8001c00 <HAL_RCC_GetClockConfig+0x60>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0207 	and.w	r2, r3, #7
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	601a      	str	r2, [r3, #0]
}
 8001bee:	bf00      	nop
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	40023c00 	.word	0x40023c00

08001c04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d101      	bne.n	8001c16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e041      	b.n	8001c9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d106      	bne.n	8001c30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f000 f839 	bl	8001ca2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2202      	movs	r2, #2
 8001c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	3304      	adds	r3, #4
 8001c40:	4619      	mov	r1, r3
 8001c42:	4610      	mov	r0, r2
 8001c44:	f000 f9ca 	bl	8001fdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2201      	movs	r2, #1
 8001c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
	...

08001cb8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d001      	beq.n	8001cd0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e044      	b.n	8001d5a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2202      	movs	r2, #2
 8001cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	68da      	ldr	r2, [r3, #12]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 0201 	orr.w	r2, r2, #1
 8001ce6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a1e      	ldr	r2, [pc, #120]	; (8001d68 <HAL_TIM_Base_Start_IT+0xb0>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d018      	beq.n	8001d24 <HAL_TIM_Base_Start_IT+0x6c>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cfa:	d013      	beq.n	8001d24 <HAL_TIM_Base_Start_IT+0x6c>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a1a      	ldr	r2, [pc, #104]	; (8001d6c <HAL_TIM_Base_Start_IT+0xb4>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d00e      	beq.n	8001d24 <HAL_TIM_Base_Start_IT+0x6c>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a19      	ldr	r2, [pc, #100]	; (8001d70 <HAL_TIM_Base_Start_IT+0xb8>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d009      	beq.n	8001d24 <HAL_TIM_Base_Start_IT+0x6c>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a17      	ldr	r2, [pc, #92]	; (8001d74 <HAL_TIM_Base_Start_IT+0xbc>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d004      	beq.n	8001d24 <HAL_TIM_Base_Start_IT+0x6c>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a16      	ldr	r2, [pc, #88]	; (8001d78 <HAL_TIM_Base_Start_IT+0xc0>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d111      	bne.n	8001d48 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f003 0307 	and.w	r3, r3, #7
 8001d2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	2b06      	cmp	r3, #6
 8001d34:	d010      	beq.n	8001d58 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f042 0201 	orr.w	r2, r2, #1
 8001d44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d46:	e007      	b.n	8001d58 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f042 0201 	orr.w	r2, r2, #1
 8001d56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3714      	adds	r7, #20
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	40010000 	.word	0x40010000
 8001d6c:	40000400 	.word	0x40000400
 8001d70:	40000800 	.word	0x40000800
 8001d74:	40000c00 	.word	0x40000c00
 8001d78:	40014000 	.word	0x40014000

08001d7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	691b      	ldr	r3, [r3, #16]
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d122      	bne.n	8001dd8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	f003 0302 	and.w	r3, r3, #2
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d11b      	bne.n	8001dd8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f06f 0202 	mvn.w	r2, #2
 8001da8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2201      	movs	r2, #1
 8001dae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	699b      	ldr	r3, [r3, #24]
 8001db6:	f003 0303 	and.w	r3, r3, #3
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d003      	beq.n	8001dc6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 f8ee 	bl	8001fa0 <HAL_TIM_IC_CaptureCallback>
 8001dc4:	e005      	b.n	8001dd2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f000 f8e0 	bl	8001f8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f000 f8f1 	bl	8001fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	691b      	ldr	r3, [r3, #16]
 8001dde:	f003 0304 	and.w	r3, r3, #4
 8001de2:	2b04      	cmp	r3, #4
 8001de4:	d122      	bne.n	8001e2c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	f003 0304 	and.w	r3, r3, #4
 8001df0:	2b04      	cmp	r3, #4
 8001df2:	d11b      	bne.n	8001e2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f06f 0204 	mvn.w	r2, #4
 8001dfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2202      	movs	r2, #2
 8001e02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	699b      	ldr	r3, [r3, #24]
 8001e0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d003      	beq.n	8001e1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f000 f8c4 	bl	8001fa0 <HAL_TIM_IC_CaptureCallback>
 8001e18:	e005      	b.n	8001e26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f000 f8b6 	bl	8001f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f000 f8c7 	bl	8001fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	f003 0308 	and.w	r3, r3, #8
 8001e36:	2b08      	cmp	r3, #8
 8001e38:	d122      	bne.n	8001e80 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	f003 0308 	and.w	r3, r3, #8
 8001e44:	2b08      	cmp	r3, #8
 8001e46:	d11b      	bne.n	8001e80 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f06f 0208 	mvn.w	r2, #8
 8001e50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2204      	movs	r2, #4
 8001e56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	69db      	ldr	r3, [r3, #28]
 8001e5e:	f003 0303 	and.w	r3, r3, #3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d003      	beq.n	8001e6e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f000 f89a 	bl	8001fa0 <HAL_TIM_IC_CaptureCallback>
 8001e6c:	e005      	b.n	8001e7a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f000 f88c 	bl	8001f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f000 f89d 	bl	8001fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	f003 0310 	and.w	r3, r3, #16
 8001e8a:	2b10      	cmp	r3, #16
 8001e8c:	d122      	bne.n	8001ed4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	f003 0310 	and.w	r3, r3, #16
 8001e98:	2b10      	cmp	r3, #16
 8001e9a:	d11b      	bne.n	8001ed4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f06f 0210 	mvn.w	r2, #16
 8001ea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2208      	movs	r2, #8
 8001eaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d003      	beq.n	8001ec2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 f870 	bl	8001fa0 <HAL_TIM_IC_CaptureCallback>
 8001ec0:	e005      	b.n	8001ece <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 f862 	bl	8001f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f000 f873 	bl	8001fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d10e      	bne.n	8001f00 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	f003 0301 	and.w	r3, r3, #1
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d107      	bne.n	8001f00 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f06f 0201 	mvn.w	r2, #1
 8001ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f7fe fd52 	bl	80009a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	691b      	ldr	r3, [r3, #16]
 8001f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f0a:	2b80      	cmp	r3, #128	; 0x80
 8001f0c:	d10e      	bne.n	8001f2c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f18:	2b80      	cmp	r3, #128	; 0x80
 8001f1a:	d107      	bne.n	8001f2c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 f8e2 	bl	80020f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	691b      	ldr	r3, [r3, #16]
 8001f32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f36:	2b40      	cmp	r3, #64	; 0x40
 8001f38:	d10e      	bne.n	8001f58 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f44:	2b40      	cmp	r3, #64	; 0x40
 8001f46:	d107      	bne.n	8001f58 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f000 f838 	bl	8001fc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	f003 0320 	and.w	r3, r3, #32
 8001f62:	2b20      	cmp	r3, #32
 8001f64:	d10e      	bne.n	8001f84 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	f003 0320 	and.w	r3, r3, #32
 8001f70:	2b20      	cmp	r3, #32
 8001f72:	d107      	bne.n	8001f84 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f06f 0220 	mvn.w	r2, #32
 8001f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f000 f8ac 	bl	80020dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f84:	bf00      	nop
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4a34      	ldr	r2, [pc, #208]	; (80020c0 <TIM_Base_SetConfig+0xe4>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d00f      	beq.n	8002014 <TIM_Base_SetConfig+0x38>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ffa:	d00b      	beq.n	8002014 <TIM_Base_SetConfig+0x38>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4a31      	ldr	r2, [pc, #196]	; (80020c4 <TIM_Base_SetConfig+0xe8>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d007      	beq.n	8002014 <TIM_Base_SetConfig+0x38>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	4a30      	ldr	r2, [pc, #192]	; (80020c8 <TIM_Base_SetConfig+0xec>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d003      	beq.n	8002014 <TIM_Base_SetConfig+0x38>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4a2f      	ldr	r2, [pc, #188]	; (80020cc <TIM_Base_SetConfig+0xf0>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d108      	bne.n	8002026 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800201a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	68fa      	ldr	r2, [r7, #12]
 8002022:	4313      	orrs	r3, r2
 8002024:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a25      	ldr	r2, [pc, #148]	; (80020c0 <TIM_Base_SetConfig+0xe4>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d01b      	beq.n	8002066 <TIM_Base_SetConfig+0x8a>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002034:	d017      	beq.n	8002066 <TIM_Base_SetConfig+0x8a>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a22      	ldr	r2, [pc, #136]	; (80020c4 <TIM_Base_SetConfig+0xe8>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d013      	beq.n	8002066 <TIM_Base_SetConfig+0x8a>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a21      	ldr	r2, [pc, #132]	; (80020c8 <TIM_Base_SetConfig+0xec>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d00f      	beq.n	8002066 <TIM_Base_SetConfig+0x8a>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a20      	ldr	r2, [pc, #128]	; (80020cc <TIM_Base_SetConfig+0xf0>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d00b      	beq.n	8002066 <TIM_Base_SetConfig+0x8a>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a1f      	ldr	r2, [pc, #124]	; (80020d0 <TIM_Base_SetConfig+0xf4>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d007      	beq.n	8002066 <TIM_Base_SetConfig+0x8a>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4a1e      	ldr	r2, [pc, #120]	; (80020d4 <TIM_Base_SetConfig+0xf8>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d003      	beq.n	8002066 <TIM_Base_SetConfig+0x8a>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a1d      	ldr	r2, [pc, #116]	; (80020d8 <TIM_Base_SetConfig+0xfc>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d108      	bne.n	8002078 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800206c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	4313      	orrs	r3, r2
 8002076:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	4313      	orrs	r3, r2
 8002084:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a08      	ldr	r2, [pc, #32]	; (80020c0 <TIM_Base_SetConfig+0xe4>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d103      	bne.n	80020ac <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	691a      	ldr	r2, [r3, #16]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	615a      	str	r2, [r3, #20]
}
 80020b2:	bf00      	nop
 80020b4:	3714      	adds	r7, #20
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	40010000 	.word	0x40010000
 80020c4:	40000400 	.word	0x40000400
 80020c8:	40000800 	.word	0x40000800
 80020cc:	40000c00 	.word	0x40000c00
 80020d0:	40014000 	.word	0x40014000
 80020d4:	40014400 	.word	0x40014400
 80020d8:	40014800 	.word	0x40014800

080020dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e03f      	b.n	8002196 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b00      	cmp	r3, #0
 8002120:	d106      	bne.n	8002130 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f7fe fc7e 	bl	8000a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2224      	movs	r2, #36	; 0x24
 8002134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	68da      	ldr	r2, [r3, #12]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002146:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	f000 f829 	bl	80021a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	691a      	ldr	r2, [r3, #16]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800215c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	695a      	ldr	r2, [r3, #20]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800216c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	68da      	ldr	r2, [r3, #12]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800217c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2220      	movs	r2, #32
 8002188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2220      	movs	r2, #32
 8002190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
	...

080021a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021a4:	b0c0      	sub	sp, #256	; 0x100
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	691b      	ldr	r3, [r3, #16]
 80021b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80021b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021bc:	68d9      	ldr	r1, [r3, #12]
 80021be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	ea40 0301 	orr.w	r3, r0, r1
 80021c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80021ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	431a      	orrs	r2, r3
 80021d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021dc:	695b      	ldr	r3, [r3, #20]
 80021de:	431a      	orrs	r2, r3
 80021e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80021ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80021f8:	f021 010c 	bic.w	r1, r1, #12
 80021fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002206:	430b      	orrs	r3, r1
 8002208:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800220a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	695b      	ldr	r3, [r3, #20]
 8002212:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800221a:	6999      	ldr	r1, [r3, #24]
 800221c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	ea40 0301 	orr.w	r3, r0, r1
 8002226:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	4b8f      	ldr	r3, [pc, #572]	; (800246c <UART_SetConfig+0x2cc>)
 8002230:	429a      	cmp	r2, r3
 8002232:	d005      	beq.n	8002240 <UART_SetConfig+0xa0>
 8002234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	4b8d      	ldr	r3, [pc, #564]	; (8002470 <UART_SetConfig+0x2d0>)
 800223c:	429a      	cmp	r2, r3
 800223e:	d104      	bne.n	800224a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002240:	f7ff fc9a 	bl	8001b78 <HAL_RCC_GetPCLK2Freq>
 8002244:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002248:	e003      	b.n	8002252 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800224a:	f7ff fc81 	bl	8001b50 <HAL_RCC_GetPCLK1Freq>
 800224e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002256:	69db      	ldr	r3, [r3, #28]
 8002258:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800225c:	f040 810c 	bne.w	8002478 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002260:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002264:	2200      	movs	r2, #0
 8002266:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800226a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800226e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002272:	4622      	mov	r2, r4
 8002274:	462b      	mov	r3, r5
 8002276:	1891      	adds	r1, r2, r2
 8002278:	65b9      	str	r1, [r7, #88]	; 0x58
 800227a:	415b      	adcs	r3, r3
 800227c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800227e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002282:	4621      	mov	r1, r4
 8002284:	eb12 0801 	adds.w	r8, r2, r1
 8002288:	4629      	mov	r1, r5
 800228a:	eb43 0901 	adc.w	r9, r3, r1
 800228e:	f04f 0200 	mov.w	r2, #0
 8002292:	f04f 0300 	mov.w	r3, #0
 8002296:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800229a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800229e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022a2:	4690      	mov	r8, r2
 80022a4:	4699      	mov	r9, r3
 80022a6:	4623      	mov	r3, r4
 80022a8:	eb18 0303 	adds.w	r3, r8, r3
 80022ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80022b0:	462b      	mov	r3, r5
 80022b2:	eb49 0303 	adc.w	r3, r9, r3
 80022b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80022ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	2200      	movs	r2, #0
 80022c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80022c6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80022ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80022ce:	460b      	mov	r3, r1
 80022d0:	18db      	adds	r3, r3, r3
 80022d2:	653b      	str	r3, [r7, #80]	; 0x50
 80022d4:	4613      	mov	r3, r2
 80022d6:	eb42 0303 	adc.w	r3, r2, r3
 80022da:	657b      	str	r3, [r7, #84]	; 0x54
 80022dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80022e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80022e4:	f7fd ffcc 	bl	8000280 <__aeabi_uldivmod>
 80022e8:	4602      	mov	r2, r0
 80022ea:	460b      	mov	r3, r1
 80022ec:	4b61      	ldr	r3, [pc, #388]	; (8002474 <UART_SetConfig+0x2d4>)
 80022ee:	fba3 2302 	umull	r2, r3, r3, r2
 80022f2:	095b      	lsrs	r3, r3, #5
 80022f4:	011c      	lsls	r4, r3, #4
 80022f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022fa:	2200      	movs	r2, #0
 80022fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002300:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002304:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002308:	4642      	mov	r2, r8
 800230a:	464b      	mov	r3, r9
 800230c:	1891      	adds	r1, r2, r2
 800230e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002310:	415b      	adcs	r3, r3
 8002312:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002314:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002318:	4641      	mov	r1, r8
 800231a:	eb12 0a01 	adds.w	sl, r2, r1
 800231e:	4649      	mov	r1, r9
 8002320:	eb43 0b01 	adc.w	fp, r3, r1
 8002324:	f04f 0200 	mov.w	r2, #0
 8002328:	f04f 0300 	mov.w	r3, #0
 800232c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002330:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002334:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002338:	4692      	mov	sl, r2
 800233a:	469b      	mov	fp, r3
 800233c:	4643      	mov	r3, r8
 800233e:	eb1a 0303 	adds.w	r3, sl, r3
 8002342:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002346:	464b      	mov	r3, r9
 8002348:	eb4b 0303 	adc.w	r3, fp, r3
 800234c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800235c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002360:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002364:	460b      	mov	r3, r1
 8002366:	18db      	adds	r3, r3, r3
 8002368:	643b      	str	r3, [r7, #64]	; 0x40
 800236a:	4613      	mov	r3, r2
 800236c:	eb42 0303 	adc.w	r3, r2, r3
 8002370:	647b      	str	r3, [r7, #68]	; 0x44
 8002372:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002376:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800237a:	f7fd ff81 	bl	8000280 <__aeabi_uldivmod>
 800237e:	4602      	mov	r2, r0
 8002380:	460b      	mov	r3, r1
 8002382:	4611      	mov	r1, r2
 8002384:	4b3b      	ldr	r3, [pc, #236]	; (8002474 <UART_SetConfig+0x2d4>)
 8002386:	fba3 2301 	umull	r2, r3, r3, r1
 800238a:	095b      	lsrs	r3, r3, #5
 800238c:	2264      	movs	r2, #100	; 0x64
 800238e:	fb02 f303 	mul.w	r3, r2, r3
 8002392:	1acb      	subs	r3, r1, r3
 8002394:	00db      	lsls	r3, r3, #3
 8002396:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800239a:	4b36      	ldr	r3, [pc, #216]	; (8002474 <UART_SetConfig+0x2d4>)
 800239c:	fba3 2302 	umull	r2, r3, r3, r2
 80023a0:	095b      	lsrs	r3, r3, #5
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80023a8:	441c      	add	r4, r3
 80023aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023ae:	2200      	movs	r2, #0
 80023b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80023b4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80023b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80023bc:	4642      	mov	r2, r8
 80023be:	464b      	mov	r3, r9
 80023c0:	1891      	adds	r1, r2, r2
 80023c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80023c4:	415b      	adcs	r3, r3
 80023c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80023cc:	4641      	mov	r1, r8
 80023ce:	1851      	adds	r1, r2, r1
 80023d0:	6339      	str	r1, [r7, #48]	; 0x30
 80023d2:	4649      	mov	r1, r9
 80023d4:	414b      	adcs	r3, r1
 80023d6:	637b      	str	r3, [r7, #52]	; 0x34
 80023d8:	f04f 0200 	mov.w	r2, #0
 80023dc:	f04f 0300 	mov.w	r3, #0
 80023e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80023e4:	4659      	mov	r1, fp
 80023e6:	00cb      	lsls	r3, r1, #3
 80023e8:	4651      	mov	r1, sl
 80023ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023ee:	4651      	mov	r1, sl
 80023f0:	00ca      	lsls	r2, r1, #3
 80023f2:	4610      	mov	r0, r2
 80023f4:	4619      	mov	r1, r3
 80023f6:	4603      	mov	r3, r0
 80023f8:	4642      	mov	r2, r8
 80023fa:	189b      	adds	r3, r3, r2
 80023fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002400:	464b      	mov	r3, r9
 8002402:	460a      	mov	r2, r1
 8002404:	eb42 0303 	adc.w	r3, r2, r3
 8002408:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800240c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002418:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800241c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002420:	460b      	mov	r3, r1
 8002422:	18db      	adds	r3, r3, r3
 8002424:	62bb      	str	r3, [r7, #40]	; 0x28
 8002426:	4613      	mov	r3, r2
 8002428:	eb42 0303 	adc.w	r3, r2, r3
 800242c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800242e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002432:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002436:	f7fd ff23 	bl	8000280 <__aeabi_uldivmod>
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	4b0d      	ldr	r3, [pc, #52]	; (8002474 <UART_SetConfig+0x2d4>)
 8002440:	fba3 1302 	umull	r1, r3, r3, r2
 8002444:	095b      	lsrs	r3, r3, #5
 8002446:	2164      	movs	r1, #100	; 0x64
 8002448:	fb01 f303 	mul.w	r3, r1, r3
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	3332      	adds	r3, #50	; 0x32
 8002452:	4a08      	ldr	r2, [pc, #32]	; (8002474 <UART_SetConfig+0x2d4>)
 8002454:	fba2 2303 	umull	r2, r3, r2, r3
 8002458:	095b      	lsrs	r3, r3, #5
 800245a:	f003 0207 	and.w	r2, r3, #7
 800245e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4422      	add	r2, r4
 8002466:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002468:	e106      	b.n	8002678 <UART_SetConfig+0x4d8>
 800246a:	bf00      	nop
 800246c:	40011000 	.word	0x40011000
 8002470:	40011400 	.word	0x40011400
 8002474:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800247c:	2200      	movs	r2, #0
 800247e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002482:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002486:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800248a:	4642      	mov	r2, r8
 800248c:	464b      	mov	r3, r9
 800248e:	1891      	adds	r1, r2, r2
 8002490:	6239      	str	r1, [r7, #32]
 8002492:	415b      	adcs	r3, r3
 8002494:	627b      	str	r3, [r7, #36]	; 0x24
 8002496:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800249a:	4641      	mov	r1, r8
 800249c:	1854      	adds	r4, r2, r1
 800249e:	4649      	mov	r1, r9
 80024a0:	eb43 0501 	adc.w	r5, r3, r1
 80024a4:	f04f 0200 	mov.w	r2, #0
 80024a8:	f04f 0300 	mov.w	r3, #0
 80024ac:	00eb      	lsls	r3, r5, #3
 80024ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024b2:	00e2      	lsls	r2, r4, #3
 80024b4:	4614      	mov	r4, r2
 80024b6:	461d      	mov	r5, r3
 80024b8:	4643      	mov	r3, r8
 80024ba:	18e3      	adds	r3, r4, r3
 80024bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80024c0:	464b      	mov	r3, r9
 80024c2:	eb45 0303 	adc.w	r3, r5, r3
 80024c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80024ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80024d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80024da:	f04f 0200 	mov.w	r2, #0
 80024de:	f04f 0300 	mov.w	r3, #0
 80024e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80024e6:	4629      	mov	r1, r5
 80024e8:	008b      	lsls	r3, r1, #2
 80024ea:	4621      	mov	r1, r4
 80024ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024f0:	4621      	mov	r1, r4
 80024f2:	008a      	lsls	r2, r1, #2
 80024f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80024f8:	f7fd fec2 	bl	8000280 <__aeabi_uldivmod>
 80024fc:	4602      	mov	r2, r0
 80024fe:	460b      	mov	r3, r1
 8002500:	4b60      	ldr	r3, [pc, #384]	; (8002684 <UART_SetConfig+0x4e4>)
 8002502:	fba3 2302 	umull	r2, r3, r3, r2
 8002506:	095b      	lsrs	r3, r3, #5
 8002508:	011c      	lsls	r4, r3, #4
 800250a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800250e:	2200      	movs	r2, #0
 8002510:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002514:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002518:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800251c:	4642      	mov	r2, r8
 800251e:	464b      	mov	r3, r9
 8002520:	1891      	adds	r1, r2, r2
 8002522:	61b9      	str	r1, [r7, #24]
 8002524:	415b      	adcs	r3, r3
 8002526:	61fb      	str	r3, [r7, #28]
 8002528:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800252c:	4641      	mov	r1, r8
 800252e:	1851      	adds	r1, r2, r1
 8002530:	6139      	str	r1, [r7, #16]
 8002532:	4649      	mov	r1, r9
 8002534:	414b      	adcs	r3, r1
 8002536:	617b      	str	r3, [r7, #20]
 8002538:	f04f 0200 	mov.w	r2, #0
 800253c:	f04f 0300 	mov.w	r3, #0
 8002540:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002544:	4659      	mov	r1, fp
 8002546:	00cb      	lsls	r3, r1, #3
 8002548:	4651      	mov	r1, sl
 800254a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800254e:	4651      	mov	r1, sl
 8002550:	00ca      	lsls	r2, r1, #3
 8002552:	4610      	mov	r0, r2
 8002554:	4619      	mov	r1, r3
 8002556:	4603      	mov	r3, r0
 8002558:	4642      	mov	r2, r8
 800255a:	189b      	adds	r3, r3, r2
 800255c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002560:	464b      	mov	r3, r9
 8002562:	460a      	mov	r2, r1
 8002564:	eb42 0303 	adc.w	r3, r2, r3
 8002568:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800256c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	67bb      	str	r3, [r7, #120]	; 0x78
 8002576:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002578:	f04f 0200 	mov.w	r2, #0
 800257c:	f04f 0300 	mov.w	r3, #0
 8002580:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002584:	4649      	mov	r1, r9
 8002586:	008b      	lsls	r3, r1, #2
 8002588:	4641      	mov	r1, r8
 800258a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800258e:	4641      	mov	r1, r8
 8002590:	008a      	lsls	r2, r1, #2
 8002592:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002596:	f7fd fe73 	bl	8000280 <__aeabi_uldivmod>
 800259a:	4602      	mov	r2, r0
 800259c:	460b      	mov	r3, r1
 800259e:	4611      	mov	r1, r2
 80025a0:	4b38      	ldr	r3, [pc, #224]	; (8002684 <UART_SetConfig+0x4e4>)
 80025a2:	fba3 2301 	umull	r2, r3, r3, r1
 80025a6:	095b      	lsrs	r3, r3, #5
 80025a8:	2264      	movs	r2, #100	; 0x64
 80025aa:	fb02 f303 	mul.w	r3, r2, r3
 80025ae:	1acb      	subs	r3, r1, r3
 80025b0:	011b      	lsls	r3, r3, #4
 80025b2:	3332      	adds	r3, #50	; 0x32
 80025b4:	4a33      	ldr	r2, [pc, #204]	; (8002684 <UART_SetConfig+0x4e4>)
 80025b6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ba:	095b      	lsrs	r3, r3, #5
 80025bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025c0:	441c      	add	r4, r3
 80025c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025c6:	2200      	movs	r2, #0
 80025c8:	673b      	str	r3, [r7, #112]	; 0x70
 80025ca:	677a      	str	r2, [r7, #116]	; 0x74
 80025cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80025d0:	4642      	mov	r2, r8
 80025d2:	464b      	mov	r3, r9
 80025d4:	1891      	adds	r1, r2, r2
 80025d6:	60b9      	str	r1, [r7, #8]
 80025d8:	415b      	adcs	r3, r3
 80025da:	60fb      	str	r3, [r7, #12]
 80025dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025e0:	4641      	mov	r1, r8
 80025e2:	1851      	adds	r1, r2, r1
 80025e4:	6039      	str	r1, [r7, #0]
 80025e6:	4649      	mov	r1, r9
 80025e8:	414b      	adcs	r3, r1
 80025ea:	607b      	str	r3, [r7, #4]
 80025ec:	f04f 0200 	mov.w	r2, #0
 80025f0:	f04f 0300 	mov.w	r3, #0
 80025f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80025f8:	4659      	mov	r1, fp
 80025fa:	00cb      	lsls	r3, r1, #3
 80025fc:	4651      	mov	r1, sl
 80025fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002602:	4651      	mov	r1, sl
 8002604:	00ca      	lsls	r2, r1, #3
 8002606:	4610      	mov	r0, r2
 8002608:	4619      	mov	r1, r3
 800260a:	4603      	mov	r3, r0
 800260c:	4642      	mov	r2, r8
 800260e:	189b      	adds	r3, r3, r2
 8002610:	66bb      	str	r3, [r7, #104]	; 0x68
 8002612:	464b      	mov	r3, r9
 8002614:	460a      	mov	r2, r1
 8002616:	eb42 0303 	adc.w	r3, r2, r3
 800261a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800261c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	663b      	str	r3, [r7, #96]	; 0x60
 8002626:	667a      	str	r2, [r7, #100]	; 0x64
 8002628:	f04f 0200 	mov.w	r2, #0
 800262c:	f04f 0300 	mov.w	r3, #0
 8002630:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002634:	4649      	mov	r1, r9
 8002636:	008b      	lsls	r3, r1, #2
 8002638:	4641      	mov	r1, r8
 800263a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800263e:	4641      	mov	r1, r8
 8002640:	008a      	lsls	r2, r1, #2
 8002642:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002646:	f7fd fe1b 	bl	8000280 <__aeabi_uldivmod>
 800264a:	4602      	mov	r2, r0
 800264c:	460b      	mov	r3, r1
 800264e:	4b0d      	ldr	r3, [pc, #52]	; (8002684 <UART_SetConfig+0x4e4>)
 8002650:	fba3 1302 	umull	r1, r3, r3, r2
 8002654:	095b      	lsrs	r3, r3, #5
 8002656:	2164      	movs	r1, #100	; 0x64
 8002658:	fb01 f303 	mul.w	r3, r1, r3
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	011b      	lsls	r3, r3, #4
 8002660:	3332      	adds	r3, #50	; 0x32
 8002662:	4a08      	ldr	r2, [pc, #32]	; (8002684 <UART_SetConfig+0x4e4>)
 8002664:	fba2 2303 	umull	r2, r3, r2, r3
 8002668:	095b      	lsrs	r3, r3, #5
 800266a:	f003 020f 	and.w	r2, r3, #15
 800266e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4422      	add	r2, r4
 8002676:	609a      	str	r2, [r3, #8]
}
 8002678:	bf00      	nop
 800267a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800267e:	46bd      	mov	sp, r7
 8002680:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002684:	51eb851f 	.word	0x51eb851f

08002688 <__NVIC_SetPriority>:
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	4603      	mov	r3, r0
 8002690:	6039      	str	r1, [r7, #0]
 8002692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002698:	2b00      	cmp	r3, #0
 800269a:	db0a      	blt.n	80026b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	490c      	ldr	r1, [pc, #48]	; (80026d4 <__NVIC_SetPriority+0x4c>)
 80026a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a6:	0112      	lsls	r2, r2, #4
 80026a8:	b2d2      	uxtb	r2, r2
 80026aa:	440b      	add	r3, r1
 80026ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80026b0:	e00a      	b.n	80026c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	b2da      	uxtb	r2, r3
 80026b6:	4908      	ldr	r1, [pc, #32]	; (80026d8 <__NVIC_SetPriority+0x50>)
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	f003 030f 	and.w	r3, r3, #15
 80026be:	3b04      	subs	r3, #4
 80026c0:	0112      	lsls	r2, r2, #4
 80026c2:	b2d2      	uxtb	r2, r2
 80026c4:	440b      	add	r3, r1
 80026c6:	761a      	strb	r2, [r3, #24]
}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	e000e100 	.word	0xe000e100
 80026d8:	e000ed00 	.word	0xe000ed00

080026dc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80026e0:	4b05      	ldr	r3, [pc, #20]	; (80026f8 <SysTick_Handler+0x1c>)
 80026e2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80026e4:	f002 f87a 	bl	80047dc <xTaskGetSchedulerState>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d001      	beq.n	80026f2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80026ee:	f002 ff1b 	bl	8005528 <xPortSysTickHandler>
  }
}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	e000e010 	.word	0xe000e010

080026fc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002700:	2100      	movs	r1, #0
 8002702:	f06f 0004 	mvn.w	r0, #4
 8002706:	f7ff ffbf 	bl	8002688 <__NVIC_SetPriority>
#endif
}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
	...

08002710 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002716:	f3ef 8305 	mrs	r3, IPSR
 800271a:	603b      	str	r3, [r7, #0]
  return(result);
 800271c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800271e:	2b00      	cmp	r3, #0
 8002720:	d003      	beq.n	800272a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002722:	f06f 0305 	mvn.w	r3, #5
 8002726:	607b      	str	r3, [r7, #4]
 8002728:	e00c      	b.n	8002744 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800272a:	4b0a      	ldr	r3, [pc, #40]	; (8002754 <osKernelInitialize+0x44>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d105      	bne.n	800273e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002732:	4b08      	ldr	r3, [pc, #32]	; (8002754 <osKernelInitialize+0x44>)
 8002734:	2201      	movs	r2, #1
 8002736:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002738:	2300      	movs	r3, #0
 800273a:	607b      	str	r3, [r7, #4]
 800273c:	e002      	b.n	8002744 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800273e:	f04f 33ff 	mov.w	r3, #4294967295
 8002742:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002744:	687b      	ldr	r3, [r7, #4]
}
 8002746:	4618      	mov	r0, r3
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	20000158 	.word	0x20000158

08002758 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800275e:	f3ef 8305 	mrs	r3, IPSR
 8002762:	603b      	str	r3, [r7, #0]
  return(result);
 8002764:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <osKernelStart+0x1a>
    stat = osErrorISR;
 800276a:	f06f 0305 	mvn.w	r3, #5
 800276e:	607b      	str	r3, [r7, #4]
 8002770:	e010      	b.n	8002794 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002772:	4b0b      	ldr	r3, [pc, #44]	; (80027a0 <osKernelStart+0x48>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2b01      	cmp	r3, #1
 8002778:	d109      	bne.n	800278e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800277a:	f7ff ffbf 	bl	80026fc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800277e:	4b08      	ldr	r3, [pc, #32]	; (80027a0 <osKernelStart+0x48>)
 8002780:	2202      	movs	r2, #2
 8002782:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002784:	f001 fbe2 	bl	8003f4c <vTaskStartScheduler>
      stat = osOK;
 8002788:	2300      	movs	r3, #0
 800278a:	607b      	str	r3, [r7, #4]
 800278c:	e002      	b.n	8002794 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800278e:	f04f 33ff 	mov.w	r3, #4294967295
 8002792:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002794:	687b      	ldr	r3, [r7, #4]
}
 8002796:	4618      	mov	r0, r3
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20000158 	.word	0x20000158

080027a4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b08e      	sub	sp, #56	; 0x38
 80027a8:	af04      	add	r7, sp, #16
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80027b0:	2300      	movs	r3, #0
 80027b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80027b4:	f3ef 8305 	mrs	r3, IPSR
 80027b8:	617b      	str	r3, [r7, #20]
  return(result);
 80027ba:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d17e      	bne.n	80028be <osThreadNew+0x11a>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d07b      	beq.n	80028be <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80027c6:	2380      	movs	r3, #128	; 0x80
 80027c8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80027ca:	2318      	movs	r3, #24
 80027cc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80027ce:	2300      	movs	r3, #0
 80027d0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80027d2:	f04f 33ff 	mov.w	r3, #4294967295
 80027d6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d045      	beq.n	800286a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d002      	beq.n	80027ec <osThreadNew+0x48>
        name = attr->name;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	699b      	ldr	r3, [r3, #24]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d002      	beq.n	80027fa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d008      	beq.n	8002812 <osThreadNew+0x6e>
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	2b38      	cmp	r3, #56	; 0x38
 8002804:	d805      	bhi.n	8002812 <osThreadNew+0x6e>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <osThreadNew+0x72>
        return (NULL);
 8002812:	2300      	movs	r3, #0
 8002814:	e054      	b.n	80028c0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	695b      	ldr	r3, [r3, #20]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	089b      	lsrs	r3, r3, #2
 8002824:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00e      	beq.n	800284c <osThreadNew+0xa8>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	2b5b      	cmp	r3, #91	; 0x5b
 8002834:	d90a      	bls.n	800284c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800283a:	2b00      	cmp	r3, #0
 800283c:	d006      	beq.n	800284c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	695b      	ldr	r3, [r3, #20]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d002      	beq.n	800284c <osThreadNew+0xa8>
        mem = 1;
 8002846:	2301      	movs	r3, #1
 8002848:	61bb      	str	r3, [r7, #24]
 800284a:	e010      	b.n	800286e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d10c      	bne.n	800286e <osThreadNew+0xca>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d108      	bne.n	800286e <osThreadNew+0xca>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	691b      	ldr	r3, [r3, #16]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d104      	bne.n	800286e <osThreadNew+0xca>
          mem = 0;
 8002864:	2300      	movs	r3, #0
 8002866:	61bb      	str	r3, [r7, #24]
 8002868:	e001      	b.n	800286e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800286a:	2300      	movs	r3, #0
 800286c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	2b01      	cmp	r3, #1
 8002872:	d110      	bne.n	8002896 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800287c:	9202      	str	r2, [sp, #8]
 800287e:	9301      	str	r3, [sp, #4]
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	9300      	str	r3, [sp, #0]
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	6a3a      	ldr	r2, [r7, #32]
 8002888:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800288a:	68f8      	ldr	r0, [r7, #12]
 800288c:	f001 f988 	bl	8003ba0 <xTaskCreateStatic>
 8002890:	4603      	mov	r3, r0
 8002892:	613b      	str	r3, [r7, #16]
 8002894:	e013      	b.n	80028be <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d110      	bne.n	80028be <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800289c:	6a3b      	ldr	r3, [r7, #32]
 800289e:	b29a      	uxth	r2, r3
 80028a0:	f107 0310 	add.w	r3, r7, #16
 80028a4:	9301      	str	r3, [sp, #4]
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	9300      	str	r3, [sp, #0]
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80028ae:	68f8      	ldr	r0, [r7, #12]
 80028b0:	f001 f9d3 	bl	8003c5a <xTaskCreate>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d001      	beq.n	80028be <osThreadNew+0x11a>
            hTask = NULL;
 80028ba:	2300      	movs	r3, #0
 80028bc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80028be:	693b      	ldr	r3, [r7, #16]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3728      	adds	r7, #40	; 0x28
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80028d0:	f3ef 8305 	mrs	r3, IPSR
 80028d4:	60bb      	str	r3, [r7, #8]
  return(result);
 80028d6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d003      	beq.n	80028e4 <osDelay+0x1c>
    stat = osErrorISR;
 80028dc:	f06f 0305 	mvn.w	r3, #5
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	e007      	b.n	80028f4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d002      	beq.n	80028f4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f001 faf8 	bl	8003ee4 <vTaskDelay>
    }
  }

  return (stat);
 80028f4:	68fb      	ldr	r3, [r7, #12]
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 80028fe:	b580      	push	{r7, lr}
 8002900:	b084      	sub	sp, #16
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f002 fc30 	bl	800516c <pvTimerGetTimerID>
 800290c:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d005      	beq.n	8002920 <TimerCallback+0x22>
    callb->func (callb->arg);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	68fa      	ldr	r2, [r7, #12]
 800291a:	6852      	ldr	r2, [r2, #4]
 800291c:	4610      	mov	r0, r2
 800291e:	4798      	blx	r3
  }
}
 8002920:	bf00      	nop
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8002928:	b580      	push	{r7, lr}
 800292a:	b08c      	sub	sp, #48	; 0x30
 800292c:	af02      	add	r7, sp, #8
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	607a      	str	r2, [r7, #4]
 8002932:	603b      	str	r3, [r7, #0]
 8002934:	460b      	mov	r3, r1
 8002936:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8002938:	2300      	movs	r3, #0
 800293a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800293c:	f3ef 8305 	mrs	r3, IPSR
 8002940:	613b      	str	r3, [r7, #16]
  return(result);
 8002942:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8002944:	2b00      	cmp	r3, #0
 8002946:	d163      	bne.n	8002a10 <osTimerNew+0xe8>
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d060      	beq.n	8002a10 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800294e:	2008      	movs	r0, #8
 8002950:	f002 fe7a 	bl	8005648 <pvPortMalloc>
 8002954:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d059      	beq.n	8002a10 <osTimerNew+0xe8>
      callb->func = func;
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8002968:	7afb      	ldrb	r3, [r7, #11]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d102      	bne.n	8002974 <osTimerNew+0x4c>
        reload = pdFALSE;
 800296e:	2300      	movs	r3, #0
 8002970:	61fb      	str	r3, [r7, #28]
 8002972:	e001      	b.n	8002978 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8002974:	2301      	movs	r3, #1
 8002976:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8002978:	f04f 33ff 	mov.w	r3, #4294967295
 800297c:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800297e:	2300      	movs	r3, #0
 8002980:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d01c      	beq.n	80029c2 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d002      	beq.n	8002996 <osTimerNew+0x6e>
          name = attr->name;
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d006      	beq.n	80029ac <osTimerNew+0x84>
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	2b2b      	cmp	r3, #43	; 0x2b
 80029a4:	d902      	bls.n	80029ac <osTimerNew+0x84>
          mem = 1;
 80029a6:	2301      	movs	r3, #1
 80029a8:	61bb      	str	r3, [r7, #24]
 80029aa:	e00c      	b.n	80029c6 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d108      	bne.n	80029c6 <osTimerNew+0x9e>
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d104      	bne.n	80029c6 <osTimerNew+0x9e>
            mem = 0;
 80029bc:	2300      	movs	r3, #0
 80029be:	61bb      	str	r3, [r7, #24]
 80029c0:	e001      	b.n	80029c6 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 80029c2:	2300      	movs	r3, #0
 80029c4:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d10c      	bne.n	80029e6 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	9301      	str	r3, [sp, #4]
 80029d2:	4b12      	ldr	r3, [pc, #72]	; (8002a1c <osTimerNew+0xf4>)
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	69fa      	ldr	r2, [r7, #28]
 80029da:	2101      	movs	r1, #1
 80029dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029de:	f002 f846 	bl	8004a6e <xTimerCreateStatic>
 80029e2:	6238      	str	r0, [r7, #32]
 80029e4:	e00b      	b.n	80029fe <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d108      	bne.n	80029fe <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 80029ec:	4b0b      	ldr	r3, [pc, #44]	; (8002a1c <osTimerNew+0xf4>)
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	69fa      	ldr	r2, [r7, #28]
 80029f4:	2101      	movs	r1, #1
 80029f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029f8:	f002 f818 	bl	8004a2c <xTimerCreate>
 80029fc:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 80029fe:	6a3b      	ldr	r3, [r7, #32]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d105      	bne.n	8002a10 <osTimerNew+0xe8>
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d002      	beq.n	8002a10 <osTimerNew+0xe8>
        vPortFree (callb);
 8002a0a:	6978      	ldr	r0, [r7, #20]
 8002a0c:	f002 fee8 	bl	80057e0 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8002a10:	6a3b      	ldr	r3, [r7, #32]
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3728      	adds	r7, #40	; 0x28
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	080028ff 	.word	0x080028ff

08002a20 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b088      	sub	sp, #32
 8002a24:	af02      	add	r7, sp, #8
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002a2e:	f3ef 8305 	mrs	r3, IPSR
 8002a32:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a34:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d003      	beq.n	8002a42 <osTimerStart+0x22>
    stat = osErrorISR;
 8002a3a:	f06f 0305 	mvn.w	r3, #5
 8002a3e:	617b      	str	r3, [r7, #20]
 8002a40:	e017      	b.n	8002a72 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d103      	bne.n	8002a50 <osTimerStart+0x30>
    stat = osErrorParameter;
 8002a48:	f06f 0303 	mvn.w	r3, #3
 8002a4c:	617b      	str	r3, [r7, #20]
 8002a4e:	e010      	b.n	8002a72 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8002a50:	2300      	movs	r3, #0
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	2300      	movs	r3, #0
 8002a56:	683a      	ldr	r2, [r7, #0]
 8002a58:	2104      	movs	r1, #4
 8002a5a:	6938      	ldr	r0, [r7, #16]
 8002a5c:	f002 f880 	bl	8004b60 <xTimerGenericCommand>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d102      	bne.n	8002a6c <osTimerStart+0x4c>
      stat = osOK;
 8002a66:	2300      	movs	r3, #0
 8002a68:	617b      	str	r3, [r7, #20]
 8002a6a:	e002      	b.n	8002a72 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8002a6c:	f06f 0302 	mvn.w	r3, #2
 8002a70:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8002a72:	697b      	ldr	r3, [r7, #20]
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3718      	adds	r7, #24
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b088      	sub	sp, #32
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002a88:	f3ef 8305 	mrs	r3, IPSR
 8002a8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8002a8e:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d174      	bne.n	8002b7e <osMutexNew+0x102>
    if (attr != NULL) {
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d003      	beq.n	8002aa2 <osMutexNew+0x26>
      type = attr->attr_bits;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	61bb      	str	r3, [r7, #24]
 8002aa0:	e001      	b.n	8002aa6 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d002      	beq.n	8002ab6 <osMutexNew+0x3a>
      rmtx = 1U;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	617b      	str	r3, [r7, #20]
 8002ab4:	e001      	b.n	8002aba <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	f003 0308 	and.w	r3, r3, #8
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d15c      	bne.n	8002b7e <osMutexNew+0x102>
      mem = -1;
 8002ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ac8:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d015      	beq.n	8002afc <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d006      	beq.n	8002ae6 <osMutexNew+0x6a>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	2b4f      	cmp	r3, #79	; 0x4f
 8002ade:	d902      	bls.n	8002ae6 <osMutexNew+0x6a>
          mem = 1;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	613b      	str	r3, [r7, #16]
 8002ae4:	e00c      	b.n	8002b00 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d108      	bne.n	8002b00 <osMutexNew+0x84>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d104      	bne.n	8002b00 <osMutexNew+0x84>
            mem = 0;
 8002af6:	2300      	movs	r3, #0
 8002af8:	613b      	str	r3, [r7, #16]
 8002afa:	e001      	b.n	8002b00 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8002afc:	2300      	movs	r3, #0
 8002afe:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d112      	bne.n	8002b2c <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d007      	beq.n	8002b1c <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	4619      	mov	r1, r3
 8002b12:	2004      	movs	r0, #4
 8002b14:	f000 fbc1 	bl	800329a <xQueueCreateMutexStatic>
 8002b18:	61f8      	str	r0, [r7, #28]
 8002b1a:	e016      	b.n	8002b4a <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	4619      	mov	r1, r3
 8002b22:	2001      	movs	r0, #1
 8002b24:	f000 fbb9 	bl	800329a <xQueueCreateMutexStatic>
 8002b28:	61f8      	str	r0, [r7, #28]
 8002b2a:	e00e      	b.n	8002b4a <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d10b      	bne.n	8002b4a <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d004      	beq.n	8002b42 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8002b38:	2004      	movs	r0, #4
 8002b3a:	f000 fb96 	bl	800326a <xQueueCreateMutex>
 8002b3e:	61f8      	str	r0, [r7, #28]
 8002b40:	e003      	b.n	8002b4a <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8002b42:	2001      	movs	r0, #1
 8002b44:	f000 fb91 	bl	800326a <xQueueCreateMutex>
 8002b48:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00c      	beq.n	8002b6a <osMutexNew+0xee>
        if (attr != NULL) {
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <osMutexNew+0xe2>
          name = attr->name;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	e001      	b.n	8002b62 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8002b62:	68f9      	ldr	r1, [r7, #12]
 8002b64:	69f8      	ldr	r0, [r7, #28]
 8002b66:	f000 ffbd 	bl	8003ae4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d006      	beq.n	8002b7e <osMutexNew+0x102>
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d003      	beq.n	8002b7e <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	f043 0301 	orr.w	r3, r3, #1
 8002b7c:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8002b7e:	69fb      	ldr	r3, [r7, #28]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3720      	adds	r7, #32
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b08a      	sub	sp, #40	; 0x28
 8002b8c:	af02      	add	r7, sp, #8
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b98:	f3ef 8305 	mrs	r3, IPSR
 8002b9c:	613b      	str	r3, [r7, #16]
  return(result);
 8002b9e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d15f      	bne.n	8002c64 <osMessageQueueNew+0xdc>
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d05c      	beq.n	8002c64 <osMessageQueueNew+0xdc>
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d059      	beq.n	8002c64 <osMessageQueueNew+0xdc>
    mem = -1;
 8002bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8002bb4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d029      	beq.n	8002c10 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d012      	beq.n	8002bea <osMessageQueueNew+0x62>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	2b4f      	cmp	r3, #79	; 0x4f
 8002bca:	d90e      	bls.n	8002bea <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00a      	beq.n	8002bea <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	695a      	ldr	r2, [r3, #20]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	68b9      	ldr	r1, [r7, #8]
 8002bdc:	fb01 f303 	mul.w	r3, r1, r3
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d302      	bcc.n	8002bea <osMessageQueueNew+0x62>
        mem = 1;
 8002be4:	2301      	movs	r3, #1
 8002be6:	61bb      	str	r3, [r7, #24]
 8002be8:	e014      	b.n	8002c14 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d110      	bne.n	8002c14 <osMessageQueueNew+0x8c>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d10c      	bne.n	8002c14 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d108      	bne.n	8002c14 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d104      	bne.n	8002c14 <osMessageQueueNew+0x8c>
          mem = 0;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	61bb      	str	r3, [r7, #24]
 8002c0e:	e001      	b.n	8002c14 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8002c10:	2300      	movs	r3, #0
 8002c12:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d10b      	bne.n	8002c32 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	691a      	ldr	r2, [r3, #16]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	2100      	movs	r1, #0
 8002c24:	9100      	str	r1, [sp, #0]
 8002c26:	68b9      	ldr	r1, [r7, #8]
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f000 fa2f 	bl	800308c <xQueueGenericCreateStatic>
 8002c2e:	61f8      	str	r0, [r7, #28]
 8002c30:	e008      	b.n	8002c44 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d105      	bne.n	8002c44 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8002c38:	2200      	movs	r2, #0
 8002c3a:	68b9      	ldr	r1, [r7, #8]
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f000 fa9d 	bl	800317c <xQueueGenericCreate>
 8002c42:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00c      	beq.n	8002c64 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d003      	beq.n	8002c58 <osMessageQueueNew+0xd0>
        name = attr->name;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	617b      	str	r3, [r7, #20]
 8002c56:	e001      	b.n	8002c5c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8002c5c:	6979      	ldr	r1, [r7, #20]
 8002c5e:	69f8      	ldr	r0, [r7, #28]
 8002c60:	f000 ff40 	bl	8003ae4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8002c64:	69fb      	ldr	r3, [r7, #28]
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3720      	adds	r7, #32
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
	...

08002c70 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b088      	sub	sp, #32
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	603b      	str	r3, [r7, #0]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8002c84:	2300      	movs	r3, #0
 8002c86:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c88:	f3ef 8305 	mrs	r3, IPSR
 8002c8c:	617b      	str	r3, [r7, #20]
  return(result);
 8002c8e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d028      	beq.n	8002ce6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d005      	beq.n	8002ca6 <osMessageQueuePut+0x36>
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d002      	beq.n	8002ca6 <osMessageQueuePut+0x36>
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8002ca6:	f06f 0303 	mvn.w	r3, #3
 8002caa:	61fb      	str	r3, [r7, #28]
 8002cac:	e038      	b.n	8002d20 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8002cb2:	f107 0210 	add.w	r2, r7, #16
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	68b9      	ldr	r1, [r7, #8]
 8002cba:	69b8      	ldr	r0, [r7, #24]
 8002cbc:	f000 fc06 	bl	80034cc <xQueueGenericSendFromISR>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d003      	beq.n	8002cce <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8002cc6:	f06f 0302 	mvn.w	r3, #2
 8002cca:	61fb      	str	r3, [r7, #28]
 8002ccc:	e028      	b.n	8002d20 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d025      	beq.n	8002d20 <osMessageQueuePut+0xb0>
 8002cd4:	4b15      	ldr	r3, [pc, #84]	; (8002d2c <osMessageQueuePut+0xbc>)
 8002cd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	f3bf 8f4f 	dsb	sy
 8002ce0:	f3bf 8f6f 	isb	sy
 8002ce4:	e01c      	b.n	8002d20 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d002      	beq.n	8002cf2 <osMessageQueuePut+0x82>
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d103      	bne.n	8002cfa <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8002cf2:	f06f 0303 	mvn.w	r3, #3
 8002cf6:	61fb      	str	r3, [r7, #28]
 8002cf8:	e012      	b.n	8002d20 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	683a      	ldr	r2, [r7, #0]
 8002cfe:	68b9      	ldr	r1, [r7, #8]
 8002d00:	69b8      	ldr	r0, [r7, #24]
 8002d02:	f000 fae5 	bl	80032d0 <xQueueGenericSend>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d009      	beq.n	8002d20 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d003      	beq.n	8002d1a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8002d12:	f06f 0301 	mvn.w	r3, #1
 8002d16:	61fb      	str	r3, [r7, #28]
 8002d18:	e002      	b.n	8002d20 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8002d1a:	f06f 0302 	mvn.w	r3, #2
 8002d1e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8002d20:	69fb      	ldr	r3, [r7, #28]
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3720      	adds	r7, #32
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	e000ed04 	.word	0xe000ed04

08002d30 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b088      	sub	sp, #32
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	607a      	str	r2, [r7, #4]
 8002d3c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8002d42:	2300      	movs	r3, #0
 8002d44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d46:	f3ef 8305 	mrs	r3, IPSR
 8002d4a:	617b      	str	r3, [r7, #20]
  return(result);
 8002d4c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d028      	beq.n	8002da4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d005      	beq.n	8002d64 <osMessageQueueGet+0x34>
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d002      	beq.n	8002d64 <osMessageQueueGet+0x34>
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d003      	beq.n	8002d6c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8002d64:	f06f 0303 	mvn.w	r3, #3
 8002d68:	61fb      	str	r3, [r7, #28]
 8002d6a:	e037      	b.n	8002ddc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8002d70:	f107 0310 	add.w	r3, r7, #16
 8002d74:	461a      	mov	r2, r3
 8002d76:	68b9      	ldr	r1, [r7, #8]
 8002d78:	69b8      	ldr	r0, [r7, #24]
 8002d7a:	f000 fd23 	bl	80037c4 <xQueueReceiveFromISR>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d003      	beq.n	8002d8c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8002d84:	f06f 0302 	mvn.w	r3, #2
 8002d88:	61fb      	str	r3, [r7, #28]
 8002d8a:	e027      	b.n	8002ddc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d024      	beq.n	8002ddc <osMessageQueueGet+0xac>
 8002d92:	4b15      	ldr	r3, [pc, #84]	; (8002de8 <osMessageQueueGet+0xb8>)
 8002d94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	f3bf 8f4f 	dsb	sy
 8002d9e:	f3bf 8f6f 	isb	sy
 8002da2:	e01b      	b.n	8002ddc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d002      	beq.n	8002db0 <osMessageQueueGet+0x80>
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d103      	bne.n	8002db8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8002db0:	f06f 0303 	mvn.w	r3, #3
 8002db4:	61fb      	str	r3, [r7, #28]
 8002db6:	e011      	b.n	8002ddc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8002db8:	683a      	ldr	r2, [r7, #0]
 8002dba:	68b9      	ldr	r1, [r7, #8]
 8002dbc:	69b8      	ldr	r0, [r7, #24]
 8002dbe:	f000 fc21 	bl	8003604 <xQueueReceive>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d009      	beq.n	8002ddc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d003      	beq.n	8002dd6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8002dce:	f06f 0301 	mvn.w	r3, #1
 8002dd2:	61fb      	str	r3, [r7, #28]
 8002dd4:	e002      	b.n	8002ddc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8002dd6:	f06f 0302 	mvn.w	r3, #2
 8002dda:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8002ddc:	69fb      	ldr	r3, [r7, #28]
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3720      	adds	r7, #32
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	e000ed04 	.word	0xe000ed04

08002dec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	4a07      	ldr	r2, [pc, #28]	; (8002e18 <vApplicationGetIdleTaskMemory+0x2c>)
 8002dfc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	4a06      	ldr	r2, [pc, #24]	; (8002e1c <vApplicationGetIdleTaskMemory+0x30>)
 8002e02:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2280      	movs	r2, #128	; 0x80
 8002e08:	601a      	str	r2, [r3, #0]
}
 8002e0a:	bf00      	nop
 8002e0c:	3714      	adds	r7, #20
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	2000015c 	.word	0x2000015c
 8002e1c:	200001b8 	.word	0x200001b8

08002e20 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002e20:	b480      	push	{r7}
 8002e22:	b085      	sub	sp, #20
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4a07      	ldr	r2, [pc, #28]	; (8002e4c <vApplicationGetTimerTaskMemory+0x2c>)
 8002e30:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	4a06      	ldr	r2, [pc, #24]	; (8002e50 <vApplicationGetTimerTaskMemory+0x30>)
 8002e36:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e3e:	601a      	str	r2, [r3, #0]
}
 8002e40:	bf00      	nop
 8002e42:	3714      	adds	r7, #20
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr
 8002e4c:	200003b8 	.word	0x200003b8
 8002e50:	20000414 	.word	0x20000414

08002e54 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f103 0208 	add.w	r2, r3, #8
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f04f 32ff 	mov.w	r2, #4294967295
 8002e6c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f103 0208 	add.w	r2, r3, #8
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f103 0208 	add.w	r2, r3, #8
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002ea2:	bf00      	nop
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002eae:	b480      	push	{r7}
 8002eb0:	b085      	sub	sp, #20
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
 8002eb6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	683a      	ldr	r2, [r7, #0]
 8002ed2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	683a      	ldr	r2, [r7, #0]
 8002ed8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	1c5a      	adds	r2, r3, #1
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	601a      	str	r2, [r3, #0]
}
 8002eea:	bf00      	nop
 8002eec:	3714      	adds	r7, #20
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	b085      	sub	sp, #20
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
 8002efe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f0c:	d103      	bne.n	8002f16 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	60fb      	str	r3, [r7, #12]
 8002f14:	e00c      	b.n	8002f30 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	3308      	adds	r3, #8
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	e002      	b.n	8002f24 <vListInsert+0x2e>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d2f6      	bcs.n	8002f1e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	685a      	ldr	r2, [r3, #4]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	683a      	ldr	r2, [r7, #0]
 8002f3e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	1c5a      	adds	r2, r3, #1
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	601a      	str	r2, [r3, #0]
}
 8002f5c:	bf00      	nop
 8002f5e:	3714      	adds	r7, #20
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	6892      	ldr	r2, [r2, #8]
 8002f7e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	6852      	ldr	r2, [r2, #4]
 8002f88:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d103      	bne.n	8002f9c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689a      	ldr	r2, [r3, #8]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	1e5a      	subs	r2, r3, #1
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3714      	adds	r7, #20
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d10a      	bne.n	8002fe6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd4:	f383 8811 	msr	BASEPRI, r3
 8002fd8:	f3bf 8f6f 	isb	sy
 8002fdc:	f3bf 8f4f 	dsb	sy
 8002fe0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002fe2:	bf00      	nop
 8002fe4:	e7fe      	b.n	8002fe4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002fe6:	f002 fa0d 	bl	8005404 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff2:	68f9      	ldr	r1, [r7, #12]
 8002ff4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002ff6:	fb01 f303 	mul.w	r3, r1, r3
 8002ffa:	441a      	add	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2200      	movs	r2, #0
 8003004:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003016:	3b01      	subs	r3, #1
 8003018:	68f9      	ldr	r1, [r7, #12]
 800301a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800301c:	fb01 f303 	mul.w	r3, r1, r3
 8003020:	441a      	add	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	22ff      	movs	r2, #255	; 0xff
 800302a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	22ff      	movs	r2, #255	; 0xff
 8003032:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d114      	bne.n	8003066 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d01a      	beq.n	800307a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	3310      	adds	r3, #16
 8003048:	4618      	mov	r0, r3
 800304a:	f001 fa09 	bl	8004460 <xTaskRemoveFromEventList>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d012      	beq.n	800307a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003054:	4b0c      	ldr	r3, [pc, #48]	; (8003088 <xQueueGenericReset+0xcc>)
 8003056:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800305a:	601a      	str	r2, [r3, #0]
 800305c:	f3bf 8f4f 	dsb	sy
 8003060:	f3bf 8f6f 	isb	sy
 8003064:	e009      	b.n	800307a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	3310      	adds	r3, #16
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff fef2 	bl	8002e54 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	3324      	adds	r3, #36	; 0x24
 8003074:	4618      	mov	r0, r3
 8003076:	f7ff feed 	bl	8002e54 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800307a:	f002 f9f3 	bl	8005464 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800307e:	2301      	movs	r3, #1
}
 8003080:	4618      	mov	r0, r3
 8003082:	3710      	adds	r7, #16
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	e000ed04 	.word	0xe000ed04

0800308c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800308c:	b580      	push	{r7, lr}
 800308e:	b08e      	sub	sp, #56	; 0x38
 8003090:	af02      	add	r7, sp, #8
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
 8003098:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d10a      	bne.n	80030b6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80030a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030a4:	f383 8811 	msr	BASEPRI, r3
 80030a8:	f3bf 8f6f 	isb	sy
 80030ac:	f3bf 8f4f 	dsb	sy
 80030b0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80030b2:	bf00      	nop
 80030b4:	e7fe      	b.n	80030b4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d10a      	bne.n	80030d2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80030bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c0:	f383 8811 	msr	BASEPRI, r3
 80030c4:	f3bf 8f6f 	isb	sy
 80030c8:	f3bf 8f4f 	dsb	sy
 80030cc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80030ce:	bf00      	nop
 80030d0:	e7fe      	b.n	80030d0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d002      	beq.n	80030de <xQueueGenericCreateStatic+0x52>
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d001      	beq.n	80030e2 <xQueueGenericCreateStatic+0x56>
 80030de:	2301      	movs	r3, #1
 80030e0:	e000      	b.n	80030e4 <xQueueGenericCreateStatic+0x58>
 80030e2:	2300      	movs	r3, #0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10a      	bne.n	80030fe <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80030e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ec:	f383 8811 	msr	BASEPRI, r3
 80030f0:	f3bf 8f6f 	isb	sy
 80030f4:	f3bf 8f4f 	dsb	sy
 80030f8:	623b      	str	r3, [r7, #32]
}
 80030fa:	bf00      	nop
 80030fc:	e7fe      	b.n	80030fc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d102      	bne.n	800310a <xQueueGenericCreateStatic+0x7e>
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <xQueueGenericCreateStatic+0x82>
 800310a:	2301      	movs	r3, #1
 800310c:	e000      	b.n	8003110 <xQueueGenericCreateStatic+0x84>
 800310e:	2300      	movs	r3, #0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d10a      	bne.n	800312a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003118:	f383 8811 	msr	BASEPRI, r3
 800311c:	f3bf 8f6f 	isb	sy
 8003120:	f3bf 8f4f 	dsb	sy
 8003124:	61fb      	str	r3, [r7, #28]
}
 8003126:	bf00      	nop
 8003128:	e7fe      	b.n	8003128 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800312a:	2350      	movs	r3, #80	; 0x50
 800312c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	2b50      	cmp	r3, #80	; 0x50
 8003132:	d00a      	beq.n	800314a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003138:	f383 8811 	msr	BASEPRI, r3
 800313c:	f3bf 8f6f 	isb	sy
 8003140:	f3bf 8f4f 	dsb	sy
 8003144:	61bb      	str	r3, [r7, #24]
}
 8003146:	bf00      	nop
 8003148:	e7fe      	b.n	8003148 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800314a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00d      	beq.n	8003172 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003158:	2201      	movs	r2, #1
 800315a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800315e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	4613      	mov	r3, r2
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	68b9      	ldr	r1, [r7, #8]
 800316c:	68f8      	ldr	r0, [r7, #12]
 800316e:	f000 f83f 	bl	80031f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003174:	4618      	mov	r0, r3
 8003176:	3730      	adds	r7, #48	; 0x30
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800317c:	b580      	push	{r7, lr}
 800317e:	b08a      	sub	sp, #40	; 0x28
 8003180:	af02      	add	r7, sp, #8
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	4613      	mov	r3, r2
 8003188:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d10a      	bne.n	80031a6 <xQueueGenericCreate+0x2a>
	__asm volatile
 8003190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003194:	f383 8811 	msr	BASEPRI, r3
 8003198:	f3bf 8f6f 	isb	sy
 800319c:	f3bf 8f4f 	dsb	sy
 80031a0:	613b      	str	r3, [r7, #16]
}
 80031a2:	bf00      	nop
 80031a4:	e7fe      	b.n	80031a4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	68ba      	ldr	r2, [r7, #8]
 80031aa:	fb02 f303 	mul.w	r3, r2, r3
 80031ae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	3350      	adds	r3, #80	; 0x50
 80031b4:	4618      	mov	r0, r3
 80031b6:	f002 fa47 	bl	8005648 <pvPortMalloc>
 80031ba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d011      	beq.n	80031e6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	3350      	adds	r3, #80	; 0x50
 80031ca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80031d4:	79fa      	ldrb	r2, [r7, #7]
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	9300      	str	r3, [sp, #0]
 80031da:	4613      	mov	r3, r2
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	68b9      	ldr	r1, [r7, #8]
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f000 f805 	bl	80031f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80031e6:	69bb      	ldr	r3, [r7, #24]
	}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3720      	adds	r7, #32
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	607a      	str	r2, [r7, #4]
 80031fc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d103      	bne.n	800320c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003204:	69bb      	ldr	r3, [r7, #24]
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	601a      	str	r2, [r3, #0]
 800320a:	e002      	b.n	8003212 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003218:	69bb      	ldr	r3, [r7, #24]
 800321a:	68ba      	ldr	r2, [r7, #8]
 800321c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800321e:	2101      	movs	r1, #1
 8003220:	69b8      	ldr	r0, [r7, #24]
 8003222:	f7ff fecb 	bl	8002fbc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	78fa      	ldrb	r2, [r7, #3]
 800322a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800322e:	bf00      	nop
 8003230:	3710      	adds	r7, #16
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8003236:	b580      	push	{r7, lr}
 8003238:	b082      	sub	sp, #8
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d00e      	beq.n	8003262 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8003256:	2300      	movs	r3, #0
 8003258:	2200      	movs	r2, #0
 800325a:	2100      	movs	r1, #0
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f000 f837 	bl	80032d0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8003262:	bf00      	nop
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800326a:	b580      	push	{r7, lr}
 800326c:	b086      	sub	sp, #24
 800326e:	af00      	add	r7, sp, #0
 8003270:	4603      	mov	r3, r0
 8003272:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003274:	2301      	movs	r3, #1
 8003276:	617b      	str	r3, [r7, #20]
 8003278:	2300      	movs	r3, #0
 800327a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800327c:	79fb      	ldrb	r3, [r7, #7]
 800327e:	461a      	mov	r2, r3
 8003280:	6939      	ldr	r1, [r7, #16]
 8003282:	6978      	ldr	r0, [r7, #20]
 8003284:	f7ff ff7a 	bl	800317c <xQueueGenericCreate>
 8003288:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f7ff ffd3 	bl	8003236 <prvInitialiseMutex>

		return xNewQueue;
 8003290:	68fb      	ldr	r3, [r7, #12]
	}
 8003292:	4618      	mov	r0, r3
 8003294:	3718      	adds	r7, #24
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}

0800329a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800329a:	b580      	push	{r7, lr}
 800329c:	b088      	sub	sp, #32
 800329e:	af02      	add	r7, sp, #8
 80032a0:	4603      	mov	r3, r0
 80032a2:	6039      	str	r1, [r7, #0]
 80032a4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80032a6:	2301      	movs	r3, #1
 80032a8:	617b      	str	r3, [r7, #20]
 80032aa:	2300      	movs	r3, #0
 80032ac:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80032ae:	79fb      	ldrb	r3, [r7, #7]
 80032b0:	9300      	str	r3, [sp, #0]
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	2200      	movs	r2, #0
 80032b6:	6939      	ldr	r1, [r7, #16]
 80032b8:	6978      	ldr	r0, [r7, #20]
 80032ba:	f7ff fee7 	bl	800308c <xQueueGenericCreateStatic>
 80032be:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f7ff ffb8 	bl	8003236 <prvInitialiseMutex>

		return xNewQueue;
 80032c6:	68fb      	ldr	r3, [r7, #12]
	}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b08e      	sub	sp, #56	; 0x38
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
 80032dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80032de:	2300      	movs	r3, #0
 80032e0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80032e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d10a      	bne.n	8003302 <xQueueGenericSend+0x32>
	__asm volatile
 80032ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032f0:	f383 8811 	msr	BASEPRI, r3
 80032f4:	f3bf 8f6f 	isb	sy
 80032f8:	f3bf 8f4f 	dsb	sy
 80032fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80032fe:	bf00      	nop
 8003300:	e7fe      	b.n	8003300 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d103      	bne.n	8003310 <xQueueGenericSend+0x40>
 8003308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800330a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330c:	2b00      	cmp	r3, #0
 800330e:	d101      	bne.n	8003314 <xQueueGenericSend+0x44>
 8003310:	2301      	movs	r3, #1
 8003312:	e000      	b.n	8003316 <xQueueGenericSend+0x46>
 8003314:	2300      	movs	r3, #0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d10a      	bne.n	8003330 <xQueueGenericSend+0x60>
	__asm volatile
 800331a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800331e:	f383 8811 	msr	BASEPRI, r3
 8003322:	f3bf 8f6f 	isb	sy
 8003326:	f3bf 8f4f 	dsb	sy
 800332a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800332c:	bf00      	nop
 800332e:	e7fe      	b.n	800332e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	2b02      	cmp	r3, #2
 8003334:	d103      	bne.n	800333e <xQueueGenericSend+0x6e>
 8003336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800333a:	2b01      	cmp	r3, #1
 800333c:	d101      	bne.n	8003342 <xQueueGenericSend+0x72>
 800333e:	2301      	movs	r3, #1
 8003340:	e000      	b.n	8003344 <xQueueGenericSend+0x74>
 8003342:	2300      	movs	r3, #0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d10a      	bne.n	800335e <xQueueGenericSend+0x8e>
	__asm volatile
 8003348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800334c:	f383 8811 	msr	BASEPRI, r3
 8003350:	f3bf 8f6f 	isb	sy
 8003354:	f3bf 8f4f 	dsb	sy
 8003358:	623b      	str	r3, [r7, #32]
}
 800335a:	bf00      	nop
 800335c:	e7fe      	b.n	800335c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800335e:	f001 fa3d 	bl	80047dc <xTaskGetSchedulerState>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d102      	bne.n	800336e <xQueueGenericSend+0x9e>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <xQueueGenericSend+0xa2>
 800336e:	2301      	movs	r3, #1
 8003370:	e000      	b.n	8003374 <xQueueGenericSend+0xa4>
 8003372:	2300      	movs	r3, #0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10a      	bne.n	800338e <xQueueGenericSend+0xbe>
	__asm volatile
 8003378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800337c:	f383 8811 	msr	BASEPRI, r3
 8003380:	f3bf 8f6f 	isb	sy
 8003384:	f3bf 8f4f 	dsb	sy
 8003388:	61fb      	str	r3, [r7, #28]
}
 800338a:	bf00      	nop
 800338c:	e7fe      	b.n	800338c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800338e:	f002 f839 	bl	8005404 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003394:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800339a:	429a      	cmp	r2, r3
 800339c:	d302      	bcc.n	80033a4 <xQueueGenericSend+0xd4>
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d129      	bne.n	80033f8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80033a4:	683a      	ldr	r2, [r7, #0]
 80033a6:	68b9      	ldr	r1, [r7, #8]
 80033a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033aa:	f000 fa8b 	bl	80038c4 <prvCopyDataToQueue>
 80033ae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80033b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d010      	beq.n	80033da <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ba:	3324      	adds	r3, #36	; 0x24
 80033bc:	4618      	mov	r0, r3
 80033be:	f001 f84f 	bl	8004460 <xTaskRemoveFromEventList>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d013      	beq.n	80033f0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80033c8:	4b3f      	ldr	r3, [pc, #252]	; (80034c8 <xQueueGenericSend+0x1f8>)
 80033ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033ce:	601a      	str	r2, [r3, #0]
 80033d0:	f3bf 8f4f 	dsb	sy
 80033d4:	f3bf 8f6f 	isb	sy
 80033d8:	e00a      	b.n	80033f0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80033da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d007      	beq.n	80033f0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80033e0:	4b39      	ldr	r3, [pc, #228]	; (80034c8 <xQueueGenericSend+0x1f8>)
 80033e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033e6:	601a      	str	r2, [r3, #0]
 80033e8:	f3bf 8f4f 	dsb	sy
 80033ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80033f0:	f002 f838 	bl	8005464 <vPortExitCritical>
				return pdPASS;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e063      	b.n	80034c0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d103      	bne.n	8003406 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80033fe:	f002 f831 	bl	8005464 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003402:	2300      	movs	r3, #0
 8003404:	e05c      	b.n	80034c0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003408:	2b00      	cmp	r3, #0
 800340a:	d106      	bne.n	800341a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800340c:	f107 0314 	add.w	r3, r7, #20
 8003410:	4618      	mov	r0, r3
 8003412:	f001 f889 	bl	8004528 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003416:	2301      	movs	r3, #1
 8003418:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800341a:	f002 f823 	bl	8005464 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800341e:	f000 fdfb 	bl	8004018 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003422:	f001 ffef 	bl	8005404 <vPortEnterCritical>
 8003426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003428:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800342c:	b25b      	sxtb	r3, r3
 800342e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003432:	d103      	bne.n	800343c <xQueueGenericSend+0x16c>
 8003434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003436:	2200      	movs	r2, #0
 8003438:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800343c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800343e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003442:	b25b      	sxtb	r3, r3
 8003444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003448:	d103      	bne.n	8003452 <xQueueGenericSend+0x182>
 800344a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003452:	f002 f807 	bl	8005464 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003456:	1d3a      	adds	r2, r7, #4
 8003458:	f107 0314 	add.w	r3, r7, #20
 800345c:	4611      	mov	r1, r2
 800345e:	4618      	mov	r0, r3
 8003460:	f001 f878 	bl	8004554 <xTaskCheckForTimeOut>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d124      	bne.n	80034b4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800346a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800346c:	f000 fb22 	bl	8003ab4 <prvIsQueueFull>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d018      	beq.n	80034a8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003478:	3310      	adds	r3, #16
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	4611      	mov	r1, r2
 800347e:	4618      	mov	r0, r3
 8003480:	f000 ff9e 	bl	80043c0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003484:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003486:	f000 faad 	bl	80039e4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800348a:	f000 fdd3 	bl	8004034 <xTaskResumeAll>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	f47f af7c 	bne.w	800338e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003496:	4b0c      	ldr	r3, [pc, #48]	; (80034c8 <xQueueGenericSend+0x1f8>)
 8003498:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800349c:	601a      	str	r2, [r3, #0]
 800349e:	f3bf 8f4f 	dsb	sy
 80034a2:	f3bf 8f6f 	isb	sy
 80034a6:	e772      	b.n	800338e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80034a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80034aa:	f000 fa9b 	bl	80039e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80034ae:	f000 fdc1 	bl	8004034 <xTaskResumeAll>
 80034b2:	e76c      	b.n	800338e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80034b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80034b6:	f000 fa95 	bl	80039e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80034ba:	f000 fdbb 	bl	8004034 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80034be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3738      	adds	r7, #56	; 0x38
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	e000ed04 	.word	0xe000ed04

080034cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b090      	sub	sp, #64	; 0x40
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	607a      	str	r2, [r7, #4]
 80034d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80034de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d10a      	bne.n	80034fa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80034e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034e8:	f383 8811 	msr	BASEPRI, r3
 80034ec:	f3bf 8f6f 	isb	sy
 80034f0:	f3bf 8f4f 	dsb	sy
 80034f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80034f6:	bf00      	nop
 80034f8:	e7fe      	b.n	80034f8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d103      	bne.n	8003508 <xQueueGenericSendFromISR+0x3c>
 8003500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003504:	2b00      	cmp	r3, #0
 8003506:	d101      	bne.n	800350c <xQueueGenericSendFromISR+0x40>
 8003508:	2301      	movs	r3, #1
 800350a:	e000      	b.n	800350e <xQueueGenericSendFromISR+0x42>
 800350c:	2300      	movs	r3, #0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d10a      	bne.n	8003528 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003516:	f383 8811 	msr	BASEPRI, r3
 800351a:	f3bf 8f6f 	isb	sy
 800351e:	f3bf 8f4f 	dsb	sy
 8003522:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003524:	bf00      	nop
 8003526:	e7fe      	b.n	8003526 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	2b02      	cmp	r3, #2
 800352c:	d103      	bne.n	8003536 <xQueueGenericSendFromISR+0x6a>
 800352e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003532:	2b01      	cmp	r3, #1
 8003534:	d101      	bne.n	800353a <xQueueGenericSendFromISR+0x6e>
 8003536:	2301      	movs	r3, #1
 8003538:	e000      	b.n	800353c <xQueueGenericSendFromISR+0x70>
 800353a:	2300      	movs	r3, #0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10a      	bne.n	8003556 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003544:	f383 8811 	msr	BASEPRI, r3
 8003548:	f3bf 8f6f 	isb	sy
 800354c:	f3bf 8f4f 	dsb	sy
 8003550:	623b      	str	r3, [r7, #32]
}
 8003552:	bf00      	nop
 8003554:	e7fe      	b.n	8003554 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003556:	f002 f837 	bl	80055c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800355a:	f3ef 8211 	mrs	r2, BASEPRI
 800355e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003562:	f383 8811 	msr	BASEPRI, r3
 8003566:	f3bf 8f6f 	isb	sy
 800356a:	f3bf 8f4f 	dsb	sy
 800356e:	61fa      	str	r2, [r7, #28]
 8003570:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003572:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003574:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800357a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800357c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800357e:	429a      	cmp	r2, r3
 8003580:	d302      	bcc.n	8003588 <xQueueGenericSendFromISR+0xbc>
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	2b02      	cmp	r3, #2
 8003586:	d12f      	bne.n	80035e8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800358a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800358e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003596:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	68b9      	ldr	r1, [r7, #8]
 800359c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800359e:	f000 f991 	bl	80038c4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80035a2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80035a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035aa:	d112      	bne.n	80035d2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80035ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d016      	beq.n	80035e2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80035b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035b6:	3324      	adds	r3, #36	; 0x24
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 ff51 	bl	8004460 <xTaskRemoveFromEventList>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00e      	beq.n	80035e2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00b      	beq.n	80035e2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	601a      	str	r2, [r3, #0]
 80035d0:	e007      	b.n	80035e2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80035d2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80035d6:	3301      	adds	r3, #1
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	b25a      	sxtb	r2, r3
 80035dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80035e2:	2301      	movs	r3, #1
 80035e4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80035e6:	e001      	b.n	80035ec <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80035e8:	2300      	movs	r3, #0
 80035ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035ee:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80035f6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80035f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3740      	adds	r7, #64	; 0x40
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
	...

08003604 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b08c      	sub	sp, #48	; 0x30
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003610:	2300      	movs	r3, #0
 8003612:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800361a:	2b00      	cmp	r3, #0
 800361c:	d10a      	bne.n	8003634 <xQueueReceive+0x30>
	__asm volatile
 800361e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003622:	f383 8811 	msr	BASEPRI, r3
 8003626:	f3bf 8f6f 	isb	sy
 800362a:	f3bf 8f4f 	dsb	sy
 800362e:	623b      	str	r3, [r7, #32]
}
 8003630:	bf00      	nop
 8003632:	e7fe      	b.n	8003632 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d103      	bne.n	8003642 <xQueueReceive+0x3e>
 800363a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <xQueueReceive+0x42>
 8003642:	2301      	movs	r3, #1
 8003644:	e000      	b.n	8003648 <xQueueReceive+0x44>
 8003646:	2300      	movs	r3, #0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d10a      	bne.n	8003662 <xQueueReceive+0x5e>
	__asm volatile
 800364c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003650:	f383 8811 	msr	BASEPRI, r3
 8003654:	f3bf 8f6f 	isb	sy
 8003658:	f3bf 8f4f 	dsb	sy
 800365c:	61fb      	str	r3, [r7, #28]
}
 800365e:	bf00      	nop
 8003660:	e7fe      	b.n	8003660 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003662:	f001 f8bb 	bl	80047dc <xTaskGetSchedulerState>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d102      	bne.n	8003672 <xQueueReceive+0x6e>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d101      	bne.n	8003676 <xQueueReceive+0x72>
 8003672:	2301      	movs	r3, #1
 8003674:	e000      	b.n	8003678 <xQueueReceive+0x74>
 8003676:	2300      	movs	r3, #0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d10a      	bne.n	8003692 <xQueueReceive+0x8e>
	__asm volatile
 800367c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003680:	f383 8811 	msr	BASEPRI, r3
 8003684:	f3bf 8f6f 	isb	sy
 8003688:	f3bf 8f4f 	dsb	sy
 800368c:	61bb      	str	r3, [r7, #24]
}
 800368e:	bf00      	nop
 8003690:	e7fe      	b.n	8003690 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003692:	f001 feb7 	bl	8005404 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800369a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800369c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d01f      	beq.n	80036e2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80036a2:	68b9      	ldr	r1, [r7, #8]
 80036a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036a6:	f000 f977 	bl	8003998 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80036aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ac:	1e5a      	subs	r2, r3, #1
 80036ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00f      	beq.n	80036da <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80036ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036bc:	3310      	adds	r3, #16
 80036be:	4618      	mov	r0, r3
 80036c0:	f000 fece 	bl	8004460 <xTaskRemoveFromEventList>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d007      	beq.n	80036da <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80036ca:	4b3d      	ldr	r3, [pc, #244]	; (80037c0 <xQueueReceive+0x1bc>)
 80036cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036d0:	601a      	str	r2, [r3, #0]
 80036d2:	f3bf 8f4f 	dsb	sy
 80036d6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80036da:	f001 fec3 	bl	8005464 <vPortExitCritical>
				return pdPASS;
 80036de:	2301      	movs	r3, #1
 80036e0:	e069      	b.n	80037b6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d103      	bne.n	80036f0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80036e8:	f001 febc 	bl	8005464 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80036ec:	2300      	movs	r3, #0
 80036ee:	e062      	b.n	80037b6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80036f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d106      	bne.n	8003704 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80036f6:	f107 0310 	add.w	r3, r7, #16
 80036fa:	4618      	mov	r0, r3
 80036fc:	f000 ff14 	bl	8004528 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003700:	2301      	movs	r3, #1
 8003702:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003704:	f001 feae 	bl	8005464 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003708:	f000 fc86 	bl	8004018 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800370c:	f001 fe7a 	bl	8005404 <vPortEnterCritical>
 8003710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003712:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003716:	b25b      	sxtb	r3, r3
 8003718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800371c:	d103      	bne.n	8003726 <xQueueReceive+0x122>
 800371e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003728:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800372c:	b25b      	sxtb	r3, r3
 800372e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003732:	d103      	bne.n	800373c <xQueueReceive+0x138>
 8003734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003736:	2200      	movs	r2, #0
 8003738:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800373c:	f001 fe92 	bl	8005464 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003740:	1d3a      	adds	r2, r7, #4
 8003742:	f107 0310 	add.w	r3, r7, #16
 8003746:	4611      	mov	r1, r2
 8003748:	4618      	mov	r0, r3
 800374a:	f000 ff03 	bl	8004554 <xTaskCheckForTimeOut>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d123      	bne.n	800379c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003754:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003756:	f000 f997 	bl	8003a88 <prvIsQueueEmpty>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d017      	beq.n	8003790 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003762:	3324      	adds	r3, #36	; 0x24
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	4611      	mov	r1, r2
 8003768:	4618      	mov	r0, r3
 800376a:	f000 fe29 	bl	80043c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800376e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003770:	f000 f938 	bl	80039e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003774:	f000 fc5e 	bl	8004034 <xTaskResumeAll>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d189      	bne.n	8003692 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800377e:	4b10      	ldr	r3, [pc, #64]	; (80037c0 <xQueueReceive+0x1bc>)
 8003780:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003784:	601a      	str	r2, [r3, #0]
 8003786:	f3bf 8f4f 	dsb	sy
 800378a:	f3bf 8f6f 	isb	sy
 800378e:	e780      	b.n	8003692 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003790:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003792:	f000 f927 	bl	80039e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003796:	f000 fc4d 	bl	8004034 <xTaskResumeAll>
 800379a:	e77a      	b.n	8003692 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800379c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800379e:	f000 f921 	bl	80039e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80037a2:	f000 fc47 	bl	8004034 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80037a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80037a8:	f000 f96e 	bl	8003a88 <prvIsQueueEmpty>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f43f af6f 	beq.w	8003692 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80037b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3730      	adds	r7, #48	; 0x30
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	e000ed04 	.word	0xe000ed04

080037c4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b08e      	sub	sp, #56	; 0x38
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80037d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d10a      	bne.n	80037f0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80037da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037de:	f383 8811 	msr	BASEPRI, r3
 80037e2:	f3bf 8f6f 	isb	sy
 80037e6:	f3bf 8f4f 	dsb	sy
 80037ea:	623b      	str	r3, [r7, #32]
}
 80037ec:	bf00      	nop
 80037ee:	e7fe      	b.n	80037ee <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d103      	bne.n	80037fe <xQueueReceiveFromISR+0x3a>
 80037f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <xQueueReceiveFromISR+0x3e>
 80037fe:	2301      	movs	r3, #1
 8003800:	e000      	b.n	8003804 <xQueueReceiveFromISR+0x40>
 8003802:	2300      	movs	r3, #0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d10a      	bne.n	800381e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8003808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800380c:	f383 8811 	msr	BASEPRI, r3
 8003810:	f3bf 8f6f 	isb	sy
 8003814:	f3bf 8f4f 	dsb	sy
 8003818:	61fb      	str	r3, [r7, #28]
}
 800381a:	bf00      	nop
 800381c:	e7fe      	b.n	800381c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800381e:	f001 fed3 	bl	80055c8 <vPortValidateInterruptPriority>
	__asm volatile
 8003822:	f3ef 8211 	mrs	r2, BASEPRI
 8003826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800382a:	f383 8811 	msr	BASEPRI, r3
 800382e:	f3bf 8f6f 	isb	sy
 8003832:	f3bf 8f4f 	dsb	sy
 8003836:	61ba      	str	r2, [r7, #24]
 8003838:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800383a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800383c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800383e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003842:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003846:	2b00      	cmp	r3, #0
 8003848:	d02f      	beq.n	80038aa <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800384a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800384c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003850:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003854:	68b9      	ldr	r1, [r7, #8]
 8003856:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003858:	f000 f89e 	bl	8003998 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800385c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800385e:	1e5a      	subs	r2, r3, #1
 8003860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003862:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003864:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800386c:	d112      	bne.n	8003894 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800386e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d016      	beq.n	80038a4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003878:	3310      	adds	r3, #16
 800387a:	4618      	mov	r0, r3
 800387c:	f000 fdf0 	bl	8004460 <xTaskRemoveFromEventList>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00e      	beq.n	80038a4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00b      	beq.n	80038a4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	601a      	str	r2, [r3, #0]
 8003892:	e007      	b.n	80038a4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8003894:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003898:	3301      	adds	r3, #1
 800389a:	b2db      	uxtb	r3, r3
 800389c:	b25a      	sxtb	r2, r3
 800389e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80038a4:	2301      	movs	r3, #1
 80038a6:	637b      	str	r3, [r7, #52]	; 0x34
 80038a8:	e001      	b.n	80038ae <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80038aa:	2300      	movs	r3, #0
 80038ac:	637b      	str	r3, [r7, #52]	; 0x34
 80038ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038b0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	f383 8811 	msr	BASEPRI, r3
}
 80038b8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80038ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3738      	adds	r7, #56	; 0x38
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80038d0:	2300      	movs	r3, #0
 80038d2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10d      	bne.n	80038fe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d14d      	bne.n	8003986 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f000 ff92 	bl	8004818 <xTaskPriorityDisinherit>
 80038f4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	609a      	str	r2, [r3, #8]
 80038fc:	e043      	b.n	8003986 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d119      	bne.n	8003938 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6858      	ldr	r0, [r3, #4]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800390c:	461a      	mov	r2, r3
 800390e:	68b9      	ldr	r1, [r7, #8]
 8003910:	f002 fa17 	bl	8005d42 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391c:	441a      	add	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	685a      	ldr	r2, [r3, #4]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	429a      	cmp	r2, r3
 800392c:	d32b      	bcc.n	8003986 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	605a      	str	r2, [r3, #4]
 8003936:	e026      	b.n	8003986 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	68d8      	ldr	r0, [r3, #12]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003940:	461a      	mov	r2, r3
 8003942:	68b9      	ldr	r1, [r7, #8]
 8003944:	f002 f9fd 	bl	8005d42 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	68da      	ldr	r2, [r3, #12]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003950:	425b      	negs	r3, r3
 8003952:	441a      	add	r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	68da      	ldr	r2, [r3, #12]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	429a      	cmp	r2, r3
 8003962:	d207      	bcs.n	8003974 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	689a      	ldr	r2, [r3, #8]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396c:	425b      	negs	r3, r3
 800396e:	441a      	add	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b02      	cmp	r3, #2
 8003978:	d105      	bne.n	8003986 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d002      	beq.n	8003986 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	3b01      	subs	r3, #1
 8003984:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1c5a      	adds	r2, r3, #1
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800398e:	697b      	ldr	r3, [r7, #20]
}
 8003990:	4618      	mov	r0, r3
 8003992:	3718      	adds	r7, #24
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
 80039a0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d018      	beq.n	80039dc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	68da      	ldr	r2, [r3, #12]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b2:	441a      	add	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	68da      	ldr	r2, [r3, #12]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d303      	bcc.n	80039cc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	68d9      	ldr	r1, [r3, #12]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d4:	461a      	mov	r2, r3
 80039d6:	6838      	ldr	r0, [r7, #0]
 80039d8:	f002 f9b3 	bl	8005d42 <memcpy>
	}
}
 80039dc:	bf00      	nop
 80039de:	3708      	adds	r7, #8
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80039ec:	f001 fd0a 	bl	8005404 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80039f6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80039f8:	e011      	b.n	8003a1e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d012      	beq.n	8003a28 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3324      	adds	r3, #36	; 0x24
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 fd2a 	bl	8004460 <xTaskRemoveFromEventList>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003a12:	f000 fe01 	bl	8004618 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003a16:	7bfb      	ldrb	r3, [r7, #15]
 8003a18:	3b01      	subs	r3, #1
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	dce9      	bgt.n	80039fa <prvUnlockQueue+0x16>
 8003a26:	e000      	b.n	8003a2a <prvUnlockQueue+0x46>
					break;
 8003a28:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	22ff      	movs	r2, #255	; 0xff
 8003a2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003a32:	f001 fd17 	bl	8005464 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003a36:	f001 fce5 	bl	8005404 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a40:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003a42:	e011      	b.n	8003a68 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	691b      	ldr	r3, [r3, #16]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d012      	beq.n	8003a72 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3310      	adds	r3, #16
 8003a50:	4618      	mov	r0, r3
 8003a52:	f000 fd05 	bl	8004460 <xTaskRemoveFromEventList>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003a5c:	f000 fddc 	bl	8004618 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003a60:	7bbb      	ldrb	r3, [r7, #14]
 8003a62:	3b01      	subs	r3, #1
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003a68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	dce9      	bgt.n	8003a44 <prvUnlockQueue+0x60>
 8003a70:	e000      	b.n	8003a74 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003a72:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	22ff      	movs	r2, #255	; 0xff
 8003a78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003a7c:	f001 fcf2 	bl	8005464 <vPortExitCritical>
}
 8003a80:	bf00      	nop
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003a90:	f001 fcb8 	bl	8005404 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d102      	bne.n	8003aa2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	60fb      	str	r3, [r7, #12]
 8003aa0:	e001      	b.n	8003aa6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003aa6:	f001 fcdd 	bl	8005464 <vPortExitCritical>

	return xReturn;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3710      	adds	r7, #16
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003abc:	f001 fca2 	bl	8005404 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d102      	bne.n	8003ad2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003acc:	2301      	movs	r3, #1
 8003ace:	60fb      	str	r3, [r7, #12]
 8003ad0:	e001      	b.n	8003ad6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003ad6:	f001 fcc5 	bl	8005464 <vPortExitCritical>

	return xReturn;
 8003ada:	68fb      	ldr	r3, [r7, #12]
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b085      	sub	sp, #20
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003aee:	2300      	movs	r3, #0
 8003af0:	60fb      	str	r3, [r7, #12]
 8003af2:	e014      	b.n	8003b1e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003af4:	4a0f      	ldr	r2, [pc, #60]	; (8003b34 <vQueueAddToRegistry+0x50>)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d10b      	bne.n	8003b18 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003b00:	490c      	ldr	r1, [pc, #48]	; (8003b34 <vQueueAddToRegistry+0x50>)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	683a      	ldr	r2, [r7, #0]
 8003b06:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003b0a:	4a0a      	ldr	r2, [pc, #40]	; (8003b34 <vQueueAddToRegistry+0x50>)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	00db      	lsls	r3, r3, #3
 8003b10:	4413      	add	r3, r2
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003b16:	e006      	b.n	8003b26 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	60fb      	str	r3, [r7, #12]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2b07      	cmp	r3, #7
 8003b22:	d9e7      	bls.n	8003af4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003b24:	bf00      	nop
 8003b26:	bf00      	nop
 8003b28:	3714      	adds	r7, #20
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	20000814 	.word	0x20000814

08003b38 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003b48:	f001 fc5c 	bl	8005404 <vPortEnterCritical>
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b52:	b25b      	sxtb	r3, r3
 8003b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b58:	d103      	bne.n	8003b62 <vQueueWaitForMessageRestricted+0x2a>
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b68:	b25b      	sxtb	r3, r3
 8003b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b6e:	d103      	bne.n	8003b78 <vQueueWaitForMessageRestricted+0x40>
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003b78:	f001 fc74 	bl	8005464 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d106      	bne.n	8003b92 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	3324      	adds	r3, #36	; 0x24
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	68b9      	ldr	r1, [r7, #8]
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f000 fc3b 	bl	8004408 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003b92:	6978      	ldr	r0, [r7, #20]
 8003b94:	f7ff ff26 	bl	80039e4 <prvUnlockQueue>
	}
 8003b98:	bf00      	nop
 8003b9a:	3718      	adds	r7, #24
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b08e      	sub	sp, #56	; 0x38
 8003ba4:	af04      	add	r7, sp, #16
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]
 8003bac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003bae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d10a      	bne.n	8003bca <xTaskCreateStatic+0x2a>
	__asm volatile
 8003bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bb8:	f383 8811 	msr	BASEPRI, r3
 8003bbc:	f3bf 8f6f 	isb	sy
 8003bc0:	f3bf 8f4f 	dsb	sy
 8003bc4:	623b      	str	r3, [r7, #32]
}
 8003bc6:	bf00      	nop
 8003bc8:	e7fe      	b.n	8003bc8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d10a      	bne.n	8003be6 <xTaskCreateStatic+0x46>
	__asm volatile
 8003bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bd4:	f383 8811 	msr	BASEPRI, r3
 8003bd8:	f3bf 8f6f 	isb	sy
 8003bdc:	f3bf 8f4f 	dsb	sy
 8003be0:	61fb      	str	r3, [r7, #28]
}
 8003be2:	bf00      	nop
 8003be4:	e7fe      	b.n	8003be4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003be6:	235c      	movs	r3, #92	; 0x5c
 8003be8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	2b5c      	cmp	r3, #92	; 0x5c
 8003bee:	d00a      	beq.n	8003c06 <xTaskCreateStatic+0x66>
	__asm volatile
 8003bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bf4:	f383 8811 	msr	BASEPRI, r3
 8003bf8:	f3bf 8f6f 	isb	sy
 8003bfc:	f3bf 8f4f 	dsb	sy
 8003c00:	61bb      	str	r3, [r7, #24]
}
 8003c02:	bf00      	nop
 8003c04:	e7fe      	b.n	8003c04 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003c06:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d01e      	beq.n	8003c4c <xTaskCreateStatic+0xac>
 8003c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d01b      	beq.n	8003c4c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c16:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c1c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c20:	2202      	movs	r2, #2
 8003c22:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003c26:	2300      	movs	r3, #0
 8003c28:	9303      	str	r3, [sp, #12]
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2c:	9302      	str	r3, [sp, #8]
 8003c2e:	f107 0314 	add.w	r3, r7, #20
 8003c32:	9301      	str	r3, [sp, #4]
 8003c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	68b9      	ldr	r1, [r7, #8]
 8003c3e:	68f8      	ldr	r0, [r7, #12]
 8003c40:	f000 f850 	bl	8003ce4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c46:	f000 f8dd 	bl	8003e04 <prvAddNewTaskToReadyList>
 8003c4a:	e001      	b.n	8003c50 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003c50:	697b      	ldr	r3, [r7, #20]
	}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3728      	adds	r7, #40	; 0x28
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}

08003c5a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003c5a:	b580      	push	{r7, lr}
 8003c5c:	b08c      	sub	sp, #48	; 0x30
 8003c5e:	af04      	add	r7, sp, #16
 8003c60:	60f8      	str	r0, [r7, #12]
 8003c62:	60b9      	str	r1, [r7, #8]
 8003c64:	603b      	str	r3, [r7, #0]
 8003c66:	4613      	mov	r3, r2
 8003c68:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003c6a:	88fb      	ldrh	r3, [r7, #6]
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f001 fcea 	bl	8005648 <pvPortMalloc>
 8003c74:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00e      	beq.n	8003c9a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003c7c:	205c      	movs	r0, #92	; 0x5c
 8003c7e:	f001 fce3 	bl	8005648 <pvPortMalloc>
 8003c82:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	631a      	str	r2, [r3, #48]	; 0x30
 8003c90:	e005      	b.n	8003c9e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003c92:	6978      	ldr	r0, [r7, #20]
 8003c94:	f001 fda4 	bl	80057e0 <vPortFree>
 8003c98:	e001      	b.n	8003c9e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d017      	beq.n	8003cd4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003ca4:	69fb      	ldr	r3, [r7, #28]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003cac:	88fa      	ldrh	r2, [r7, #6]
 8003cae:	2300      	movs	r3, #0
 8003cb0:	9303      	str	r3, [sp, #12]
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	9302      	str	r3, [sp, #8]
 8003cb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cb8:	9301      	str	r3, [sp, #4]
 8003cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cbc:	9300      	str	r3, [sp, #0]
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	68b9      	ldr	r1, [r7, #8]
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 f80e 	bl	8003ce4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003cc8:	69f8      	ldr	r0, [r7, #28]
 8003cca:	f000 f89b 	bl	8003e04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	61bb      	str	r3, [r7, #24]
 8003cd2:	e002      	b.n	8003cda <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003cda:	69bb      	ldr	r3, [r7, #24]
	}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3720      	adds	r7, #32
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b088      	sub	sp, #32
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
 8003cf0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cf4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	21a5      	movs	r1, #165	; 0xa5
 8003cfe:	f001 ffa4 	bl	8005c4a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	4413      	add	r3, r2
 8003d12:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	f023 0307 	bic.w	r3, r3, #7
 8003d1a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	f003 0307 	and.w	r3, r3, #7
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00a      	beq.n	8003d3c <prvInitialiseNewTask+0x58>
	__asm volatile
 8003d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d2a:	f383 8811 	msr	BASEPRI, r3
 8003d2e:	f3bf 8f6f 	isb	sy
 8003d32:	f3bf 8f4f 	dsb	sy
 8003d36:	617b      	str	r3, [r7, #20]
}
 8003d38:	bf00      	nop
 8003d3a:	e7fe      	b.n	8003d3a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d01f      	beq.n	8003d82 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d42:	2300      	movs	r3, #0
 8003d44:	61fb      	str	r3, [r7, #28]
 8003d46:	e012      	b.n	8003d6e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003d48:	68ba      	ldr	r2, [r7, #8]
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	4413      	add	r3, r2
 8003d4e:	7819      	ldrb	r1, [r3, #0]
 8003d50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	4413      	add	r3, r2
 8003d56:	3334      	adds	r3, #52	; 0x34
 8003d58:	460a      	mov	r2, r1
 8003d5a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	4413      	add	r3, r2
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d006      	beq.n	8003d76 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	61fb      	str	r3, [r7, #28]
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	2b0f      	cmp	r3, #15
 8003d72:	d9e9      	bls.n	8003d48 <prvInitialiseNewTask+0x64>
 8003d74:	e000      	b.n	8003d78 <prvInitialiseNewTask+0x94>
			{
				break;
 8003d76:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003d78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d80:	e003      	b.n	8003d8a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d8c:	2b37      	cmp	r3, #55	; 0x37
 8003d8e:	d901      	bls.n	8003d94 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003d90:	2337      	movs	r3, #55	; 0x37
 8003d92:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d98:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d9e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003da2:	2200      	movs	r2, #0
 8003da4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003da8:	3304      	adds	r3, #4
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7ff f872 	bl	8002e94 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003db2:	3318      	adds	r3, #24
 8003db4:	4618      	mov	r0, r3
 8003db6:	f7ff f86d 	bl	8002e94 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dbe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dc2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dc8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dce:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003dde:	683a      	ldr	r2, [r7, #0]
 8003de0:	68f9      	ldr	r1, [r7, #12]
 8003de2:	69b8      	ldr	r0, [r7, #24]
 8003de4:	f001 f9e2 	bl	80051ac <pxPortInitialiseStack>
 8003de8:	4602      	mov	r2, r0
 8003dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d002      	beq.n	8003dfa <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003df6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003df8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003dfa:	bf00      	nop
 8003dfc:	3720      	adds	r7, #32
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
	...

08003e04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003e0c:	f001 fafa 	bl	8005404 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003e10:	4b2d      	ldr	r3, [pc, #180]	; (8003ec8 <prvAddNewTaskToReadyList+0xc4>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	3301      	adds	r3, #1
 8003e16:	4a2c      	ldr	r2, [pc, #176]	; (8003ec8 <prvAddNewTaskToReadyList+0xc4>)
 8003e18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003e1a:	4b2c      	ldr	r3, [pc, #176]	; (8003ecc <prvAddNewTaskToReadyList+0xc8>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d109      	bne.n	8003e36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003e22:	4a2a      	ldr	r2, [pc, #168]	; (8003ecc <prvAddNewTaskToReadyList+0xc8>)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003e28:	4b27      	ldr	r3, [pc, #156]	; (8003ec8 <prvAddNewTaskToReadyList+0xc4>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d110      	bne.n	8003e52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003e30:	f000 fc16 	bl	8004660 <prvInitialiseTaskLists>
 8003e34:	e00d      	b.n	8003e52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003e36:	4b26      	ldr	r3, [pc, #152]	; (8003ed0 <prvAddNewTaskToReadyList+0xcc>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d109      	bne.n	8003e52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003e3e:	4b23      	ldr	r3, [pc, #140]	; (8003ecc <prvAddNewTaskToReadyList+0xc8>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d802      	bhi.n	8003e52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003e4c:	4a1f      	ldr	r2, [pc, #124]	; (8003ecc <prvAddNewTaskToReadyList+0xc8>)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003e52:	4b20      	ldr	r3, [pc, #128]	; (8003ed4 <prvAddNewTaskToReadyList+0xd0>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	3301      	adds	r3, #1
 8003e58:	4a1e      	ldr	r2, [pc, #120]	; (8003ed4 <prvAddNewTaskToReadyList+0xd0>)
 8003e5a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003e5c:	4b1d      	ldr	r3, [pc, #116]	; (8003ed4 <prvAddNewTaskToReadyList+0xd0>)
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e68:	4b1b      	ldr	r3, [pc, #108]	; (8003ed8 <prvAddNewTaskToReadyList+0xd4>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d903      	bls.n	8003e78 <prvAddNewTaskToReadyList+0x74>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e74:	4a18      	ldr	r2, [pc, #96]	; (8003ed8 <prvAddNewTaskToReadyList+0xd4>)
 8003e76:	6013      	str	r3, [r2, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	4413      	add	r3, r2
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	4a15      	ldr	r2, [pc, #84]	; (8003edc <prvAddNewTaskToReadyList+0xd8>)
 8003e86:	441a      	add	r2, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	3304      	adds	r3, #4
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	4610      	mov	r0, r2
 8003e90:	f7ff f80d 	bl	8002eae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003e94:	f001 fae6 	bl	8005464 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003e98:	4b0d      	ldr	r3, [pc, #52]	; (8003ed0 <prvAddNewTaskToReadyList+0xcc>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d00e      	beq.n	8003ebe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003ea0:	4b0a      	ldr	r3, [pc, #40]	; (8003ecc <prvAddNewTaskToReadyList+0xc8>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d207      	bcs.n	8003ebe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003eae:	4b0c      	ldr	r3, [pc, #48]	; (8003ee0 <prvAddNewTaskToReadyList+0xdc>)
 8003eb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003eb4:	601a      	str	r2, [r3, #0]
 8003eb6:	f3bf 8f4f 	dsb	sy
 8003eba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ebe:	bf00      	nop
 8003ec0:	3708      	adds	r7, #8
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	20000d28 	.word	0x20000d28
 8003ecc:	20000854 	.word	0x20000854
 8003ed0:	20000d34 	.word	0x20000d34
 8003ed4:	20000d44 	.word	0x20000d44
 8003ed8:	20000d30 	.word	0x20000d30
 8003edc:	20000858 	.word	0x20000858
 8003ee0:	e000ed04 	.word	0xe000ed04

08003ee4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003eec:	2300      	movs	r3, #0
 8003eee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d017      	beq.n	8003f26 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003ef6:	4b13      	ldr	r3, [pc, #76]	; (8003f44 <vTaskDelay+0x60>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00a      	beq.n	8003f14 <vTaskDelay+0x30>
	__asm volatile
 8003efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f02:	f383 8811 	msr	BASEPRI, r3
 8003f06:	f3bf 8f6f 	isb	sy
 8003f0a:	f3bf 8f4f 	dsb	sy
 8003f0e:	60bb      	str	r3, [r7, #8]
}
 8003f10:	bf00      	nop
 8003f12:	e7fe      	b.n	8003f12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003f14:	f000 f880 	bl	8004018 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003f18:	2100      	movs	r1, #0
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 fcea 	bl	80048f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003f20:	f000 f888 	bl	8004034 <xTaskResumeAll>
 8003f24:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d107      	bne.n	8003f3c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003f2c:	4b06      	ldr	r3, [pc, #24]	; (8003f48 <vTaskDelay+0x64>)
 8003f2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f32:	601a      	str	r2, [r3, #0]
 8003f34:	f3bf 8f4f 	dsb	sy
 8003f38:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003f3c:	bf00      	nop
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	20000d50 	.word	0x20000d50
 8003f48:	e000ed04 	.word	0xe000ed04

08003f4c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b08a      	sub	sp, #40	; 0x28
 8003f50:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003f52:	2300      	movs	r3, #0
 8003f54:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003f56:	2300      	movs	r3, #0
 8003f58:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003f5a:	463a      	mov	r2, r7
 8003f5c:	1d39      	adds	r1, r7, #4
 8003f5e:	f107 0308 	add.w	r3, r7, #8
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fe ff42 	bl	8002dec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003f68:	6839      	ldr	r1, [r7, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	68ba      	ldr	r2, [r7, #8]
 8003f6e:	9202      	str	r2, [sp, #8]
 8003f70:	9301      	str	r3, [sp, #4]
 8003f72:	2300      	movs	r3, #0
 8003f74:	9300      	str	r3, [sp, #0]
 8003f76:	2300      	movs	r3, #0
 8003f78:	460a      	mov	r2, r1
 8003f7a:	4921      	ldr	r1, [pc, #132]	; (8004000 <vTaskStartScheduler+0xb4>)
 8003f7c:	4821      	ldr	r0, [pc, #132]	; (8004004 <vTaskStartScheduler+0xb8>)
 8003f7e:	f7ff fe0f 	bl	8003ba0 <xTaskCreateStatic>
 8003f82:	4603      	mov	r3, r0
 8003f84:	4a20      	ldr	r2, [pc, #128]	; (8004008 <vTaskStartScheduler+0xbc>)
 8003f86:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003f88:	4b1f      	ldr	r3, [pc, #124]	; (8004008 <vTaskStartScheduler+0xbc>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d002      	beq.n	8003f96 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003f90:	2301      	movs	r3, #1
 8003f92:	617b      	str	r3, [r7, #20]
 8003f94:	e001      	b.n	8003f9a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003f96:	2300      	movs	r3, #0
 8003f98:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d102      	bne.n	8003fa6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003fa0:	f000 fcfc 	bl	800499c <xTimerCreateTimerTask>
 8003fa4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d116      	bne.n	8003fda <vTaskStartScheduler+0x8e>
	__asm volatile
 8003fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fb0:	f383 8811 	msr	BASEPRI, r3
 8003fb4:	f3bf 8f6f 	isb	sy
 8003fb8:	f3bf 8f4f 	dsb	sy
 8003fbc:	613b      	str	r3, [r7, #16]
}
 8003fbe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003fc0:	4b12      	ldr	r3, [pc, #72]	; (800400c <vTaskStartScheduler+0xc0>)
 8003fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003fc8:	4b11      	ldr	r3, [pc, #68]	; (8004010 <vTaskStartScheduler+0xc4>)
 8003fca:	2201      	movs	r2, #1
 8003fcc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003fce:	4b11      	ldr	r3, [pc, #68]	; (8004014 <vTaskStartScheduler+0xc8>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003fd4:	f001 f974 	bl	80052c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003fd8:	e00e      	b.n	8003ff8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe0:	d10a      	bne.n	8003ff8 <vTaskStartScheduler+0xac>
	__asm volatile
 8003fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe6:	f383 8811 	msr	BASEPRI, r3
 8003fea:	f3bf 8f6f 	isb	sy
 8003fee:	f3bf 8f4f 	dsb	sy
 8003ff2:	60fb      	str	r3, [r7, #12]
}
 8003ff4:	bf00      	nop
 8003ff6:	e7fe      	b.n	8003ff6 <vTaskStartScheduler+0xaa>
}
 8003ff8:	bf00      	nop
 8003ffa:	3718      	adds	r7, #24
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	08006924 	.word	0x08006924
 8004004:	08004631 	.word	0x08004631
 8004008:	20000d4c 	.word	0x20000d4c
 800400c:	20000d48 	.word	0x20000d48
 8004010:	20000d34 	.word	0x20000d34
 8004014:	20000d2c 	.word	0x20000d2c

08004018 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004018:	b480      	push	{r7}
 800401a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800401c:	4b04      	ldr	r3, [pc, #16]	; (8004030 <vTaskSuspendAll+0x18>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	3301      	adds	r3, #1
 8004022:	4a03      	ldr	r2, [pc, #12]	; (8004030 <vTaskSuspendAll+0x18>)
 8004024:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004026:	bf00      	nop
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr
 8004030:	20000d50 	.word	0x20000d50

08004034 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800403a:	2300      	movs	r3, #0
 800403c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800403e:	2300      	movs	r3, #0
 8004040:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004042:	4b42      	ldr	r3, [pc, #264]	; (800414c <xTaskResumeAll+0x118>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10a      	bne.n	8004060 <xTaskResumeAll+0x2c>
	__asm volatile
 800404a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800404e:	f383 8811 	msr	BASEPRI, r3
 8004052:	f3bf 8f6f 	isb	sy
 8004056:	f3bf 8f4f 	dsb	sy
 800405a:	603b      	str	r3, [r7, #0]
}
 800405c:	bf00      	nop
 800405e:	e7fe      	b.n	800405e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004060:	f001 f9d0 	bl	8005404 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004064:	4b39      	ldr	r3, [pc, #228]	; (800414c <xTaskResumeAll+0x118>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	3b01      	subs	r3, #1
 800406a:	4a38      	ldr	r2, [pc, #224]	; (800414c <xTaskResumeAll+0x118>)
 800406c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800406e:	4b37      	ldr	r3, [pc, #220]	; (800414c <xTaskResumeAll+0x118>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d162      	bne.n	800413c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004076:	4b36      	ldr	r3, [pc, #216]	; (8004150 <xTaskResumeAll+0x11c>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d05e      	beq.n	800413c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800407e:	e02f      	b.n	80040e0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004080:	4b34      	ldr	r3, [pc, #208]	; (8004154 <xTaskResumeAll+0x120>)
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	3318      	adds	r3, #24
 800408c:	4618      	mov	r0, r3
 800408e:	f7fe ff6b 	bl	8002f68 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	3304      	adds	r3, #4
 8004096:	4618      	mov	r0, r3
 8004098:	f7fe ff66 	bl	8002f68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a0:	4b2d      	ldr	r3, [pc, #180]	; (8004158 <xTaskResumeAll+0x124>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d903      	bls.n	80040b0 <xTaskResumeAll+0x7c>
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ac:	4a2a      	ldr	r2, [pc, #168]	; (8004158 <xTaskResumeAll+0x124>)
 80040ae:	6013      	str	r3, [r2, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040b4:	4613      	mov	r3, r2
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	4413      	add	r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	4a27      	ldr	r2, [pc, #156]	; (800415c <xTaskResumeAll+0x128>)
 80040be:	441a      	add	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	3304      	adds	r3, #4
 80040c4:	4619      	mov	r1, r3
 80040c6:	4610      	mov	r0, r2
 80040c8:	f7fe fef1 	bl	8002eae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040d0:	4b23      	ldr	r3, [pc, #140]	; (8004160 <xTaskResumeAll+0x12c>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d302      	bcc.n	80040e0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80040da:	4b22      	ldr	r3, [pc, #136]	; (8004164 <xTaskResumeAll+0x130>)
 80040dc:	2201      	movs	r2, #1
 80040de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80040e0:	4b1c      	ldr	r3, [pc, #112]	; (8004154 <xTaskResumeAll+0x120>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d1cb      	bne.n	8004080 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80040ee:	f000 fb55 	bl	800479c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80040f2:	4b1d      	ldr	r3, [pc, #116]	; (8004168 <xTaskResumeAll+0x134>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d010      	beq.n	8004120 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80040fe:	f000 f847 	bl	8004190 <xTaskIncrementTick>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d002      	beq.n	800410e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004108:	4b16      	ldr	r3, [pc, #88]	; (8004164 <xTaskResumeAll+0x130>)
 800410a:	2201      	movs	r2, #1
 800410c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	3b01      	subs	r3, #1
 8004112:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1f1      	bne.n	80040fe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800411a:	4b13      	ldr	r3, [pc, #76]	; (8004168 <xTaskResumeAll+0x134>)
 800411c:	2200      	movs	r2, #0
 800411e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004120:	4b10      	ldr	r3, [pc, #64]	; (8004164 <xTaskResumeAll+0x130>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d009      	beq.n	800413c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004128:	2301      	movs	r3, #1
 800412a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800412c:	4b0f      	ldr	r3, [pc, #60]	; (800416c <xTaskResumeAll+0x138>)
 800412e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004132:	601a      	str	r2, [r3, #0]
 8004134:	f3bf 8f4f 	dsb	sy
 8004138:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800413c:	f001 f992 	bl	8005464 <vPortExitCritical>

	return xAlreadyYielded;
 8004140:	68bb      	ldr	r3, [r7, #8]
}
 8004142:	4618      	mov	r0, r3
 8004144:	3710      	adds	r7, #16
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	20000d50 	.word	0x20000d50
 8004150:	20000d28 	.word	0x20000d28
 8004154:	20000ce8 	.word	0x20000ce8
 8004158:	20000d30 	.word	0x20000d30
 800415c:	20000858 	.word	0x20000858
 8004160:	20000854 	.word	0x20000854
 8004164:	20000d3c 	.word	0x20000d3c
 8004168:	20000d38 	.word	0x20000d38
 800416c:	e000ed04 	.word	0xe000ed04

08004170 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004176:	4b05      	ldr	r3, [pc, #20]	; (800418c <xTaskGetTickCount+0x1c>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800417c:	687b      	ldr	r3, [r7, #4]
}
 800417e:	4618      	mov	r0, r3
 8004180:	370c      	adds	r7, #12
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	20000d2c 	.word	0x20000d2c

08004190 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004196:	2300      	movs	r3, #0
 8004198:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800419a:	4b4f      	ldr	r3, [pc, #316]	; (80042d8 <xTaskIncrementTick+0x148>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	f040 808f 	bne.w	80042c2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80041a4:	4b4d      	ldr	r3, [pc, #308]	; (80042dc <xTaskIncrementTick+0x14c>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	3301      	adds	r3, #1
 80041aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80041ac:	4a4b      	ldr	r2, [pc, #300]	; (80042dc <xTaskIncrementTick+0x14c>)
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d120      	bne.n	80041fa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80041b8:	4b49      	ldr	r3, [pc, #292]	; (80042e0 <xTaskIncrementTick+0x150>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00a      	beq.n	80041d8 <xTaskIncrementTick+0x48>
	__asm volatile
 80041c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c6:	f383 8811 	msr	BASEPRI, r3
 80041ca:	f3bf 8f6f 	isb	sy
 80041ce:	f3bf 8f4f 	dsb	sy
 80041d2:	603b      	str	r3, [r7, #0]
}
 80041d4:	bf00      	nop
 80041d6:	e7fe      	b.n	80041d6 <xTaskIncrementTick+0x46>
 80041d8:	4b41      	ldr	r3, [pc, #260]	; (80042e0 <xTaskIncrementTick+0x150>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	60fb      	str	r3, [r7, #12]
 80041de:	4b41      	ldr	r3, [pc, #260]	; (80042e4 <xTaskIncrementTick+0x154>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a3f      	ldr	r2, [pc, #252]	; (80042e0 <xTaskIncrementTick+0x150>)
 80041e4:	6013      	str	r3, [r2, #0]
 80041e6:	4a3f      	ldr	r2, [pc, #252]	; (80042e4 <xTaskIncrementTick+0x154>)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6013      	str	r3, [r2, #0]
 80041ec:	4b3e      	ldr	r3, [pc, #248]	; (80042e8 <xTaskIncrementTick+0x158>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	3301      	adds	r3, #1
 80041f2:	4a3d      	ldr	r2, [pc, #244]	; (80042e8 <xTaskIncrementTick+0x158>)
 80041f4:	6013      	str	r3, [r2, #0]
 80041f6:	f000 fad1 	bl	800479c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80041fa:	4b3c      	ldr	r3, [pc, #240]	; (80042ec <xTaskIncrementTick+0x15c>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	429a      	cmp	r2, r3
 8004202:	d349      	bcc.n	8004298 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004204:	4b36      	ldr	r3, [pc, #216]	; (80042e0 <xTaskIncrementTick+0x150>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d104      	bne.n	8004218 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800420e:	4b37      	ldr	r3, [pc, #220]	; (80042ec <xTaskIncrementTick+0x15c>)
 8004210:	f04f 32ff 	mov.w	r2, #4294967295
 8004214:	601a      	str	r2, [r3, #0]
					break;
 8004216:	e03f      	b.n	8004298 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004218:	4b31      	ldr	r3, [pc, #196]	; (80042e0 <xTaskIncrementTick+0x150>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004228:	693a      	ldr	r2, [r7, #16]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	429a      	cmp	r2, r3
 800422e:	d203      	bcs.n	8004238 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004230:	4a2e      	ldr	r2, [pc, #184]	; (80042ec <xTaskIncrementTick+0x15c>)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004236:	e02f      	b.n	8004298 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	3304      	adds	r3, #4
 800423c:	4618      	mov	r0, r3
 800423e:	f7fe fe93 	bl	8002f68 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004246:	2b00      	cmp	r3, #0
 8004248:	d004      	beq.n	8004254 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	3318      	adds	r3, #24
 800424e:	4618      	mov	r0, r3
 8004250:	f7fe fe8a 	bl	8002f68 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004258:	4b25      	ldr	r3, [pc, #148]	; (80042f0 <xTaskIncrementTick+0x160>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	429a      	cmp	r2, r3
 800425e:	d903      	bls.n	8004268 <xTaskIncrementTick+0xd8>
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004264:	4a22      	ldr	r2, [pc, #136]	; (80042f0 <xTaskIncrementTick+0x160>)
 8004266:	6013      	str	r3, [r2, #0]
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800426c:	4613      	mov	r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	4413      	add	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4a1f      	ldr	r2, [pc, #124]	; (80042f4 <xTaskIncrementTick+0x164>)
 8004276:	441a      	add	r2, r3
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	3304      	adds	r3, #4
 800427c:	4619      	mov	r1, r3
 800427e:	4610      	mov	r0, r2
 8004280:	f7fe fe15 	bl	8002eae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004288:	4b1b      	ldr	r3, [pc, #108]	; (80042f8 <xTaskIncrementTick+0x168>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800428e:	429a      	cmp	r2, r3
 8004290:	d3b8      	bcc.n	8004204 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004292:	2301      	movs	r3, #1
 8004294:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004296:	e7b5      	b.n	8004204 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004298:	4b17      	ldr	r3, [pc, #92]	; (80042f8 <xTaskIncrementTick+0x168>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800429e:	4915      	ldr	r1, [pc, #84]	; (80042f4 <xTaskIncrementTick+0x164>)
 80042a0:	4613      	mov	r3, r2
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	4413      	add	r3, r2
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	440b      	add	r3, r1
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d901      	bls.n	80042b4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80042b0:	2301      	movs	r3, #1
 80042b2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80042b4:	4b11      	ldr	r3, [pc, #68]	; (80042fc <xTaskIncrementTick+0x16c>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d007      	beq.n	80042cc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80042bc:	2301      	movs	r3, #1
 80042be:	617b      	str	r3, [r7, #20]
 80042c0:	e004      	b.n	80042cc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80042c2:	4b0f      	ldr	r3, [pc, #60]	; (8004300 <xTaskIncrementTick+0x170>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	3301      	adds	r3, #1
 80042c8:	4a0d      	ldr	r2, [pc, #52]	; (8004300 <xTaskIncrementTick+0x170>)
 80042ca:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80042cc:	697b      	ldr	r3, [r7, #20]
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3718      	adds	r7, #24
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	20000d50 	.word	0x20000d50
 80042dc:	20000d2c 	.word	0x20000d2c
 80042e0:	20000ce0 	.word	0x20000ce0
 80042e4:	20000ce4 	.word	0x20000ce4
 80042e8:	20000d40 	.word	0x20000d40
 80042ec:	20000d48 	.word	0x20000d48
 80042f0:	20000d30 	.word	0x20000d30
 80042f4:	20000858 	.word	0x20000858
 80042f8:	20000854 	.word	0x20000854
 80042fc:	20000d3c 	.word	0x20000d3c
 8004300:	20000d38 	.word	0x20000d38

08004304 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004304:	b480      	push	{r7}
 8004306:	b085      	sub	sp, #20
 8004308:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800430a:	4b28      	ldr	r3, [pc, #160]	; (80043ac <vTaskSwitchContext+0xa8>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d003      	beq.n	800431a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004312:	4b27      	ldr	r3, [pc, #156]	; (80043b0 <vTaskSwitchContext+0xac>)
 8004314:	2201      	movs	r2, #1
 8004316:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004318:	e041      	b.n	800439e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800431a:	4b25      	ldr	r3, [pc, #148]	; (80043b0 <vTaskSwitchContext+0xac>)
 800431c:	2200      	movs	r2, #0
 800431e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004320:	4b24      	ldr	r3, [pc, #144]	; (80043b4 <vTaskSwitchContext+0xb0>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	60fb      	str	r3, [r7, #12]
 8004326:	e010      	b.n	800434a <vTaskSwitchContext+0x46>
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10a      	bne.n	8004344 <vTaskSwitchContext+0x40>
	__asm volatile
 800432e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004332:	f383 8811 	msr	BASEPRI, r3
 8004336:	f3bf 8f6f 	isb	sy
 800433a:	f3bf 8f4f 	dsb	sy
 800433e:	607b      	str	r3, [r7, #4]
}
 8004340:	bf00      	nop
 8004342:	e7fe      	b.n	8004342 <vTaskSwitchContext+0x3e>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	3b01      	subs	r3, #1
 8004348:	60fb      	str	r3, [r7, #12]
 800434a:	491b      	ldr	r1, [pc, #108]	; (80043b8 <vTaskSwitchContext+0xb4>)
 800434c:	68fa      	ldr	r2, [r7, #12]
 800434e:	4613      	mov	r3, r2
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	4413      	add	r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	440b      	add	r3, r1
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d0e4      	beq.n	8004328 <vTaskSwitchContext+0x24>
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	4613      	mov	r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	4413      	add	r3, r2
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	4a13      	ldr	r2, [pc, #76]	; (80043b8 <vTaskSwitchContext+0xb4>)
 800436a:	4413      	add	r3, r2
 800436c:	60bb      	str	r3, [r7, #8]
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	605a      	str	r2, [r3, #4]
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	685a      	ldr	r2, [r3, #4]
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	3308      	adds	r3, #8
 8004380:	429a      	cmp	r2, r3
 8004382:	d104      	bne.n	800438e <vTaskSwitchContext+0x8a>
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	685a      	ldr	r2, [r3, #4]
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	605a      	str	r2, [r3, #4]
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	4a09      	ldr	r2, [pc, #36]	; (80043bc <vTaskSwitchContext+0xb8>)
 8004396:	6013      	str	r3, [r2, #0]
 8004398:	4a06      	ldr	r2, [pc, #24]	; (80043b4 <vTaskSwitchContext+0xb0>)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6013      	str	r3, [r2, #0]
}
 800439e:	bf00      	nop
 80043a0:	3714      	adds	r7, #20
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	20000d50 	.word	0x20000d50
 80043b0:	20000d3c 	.word	0x20000d3c
 80043b4:	20000d30 	.word	0x20000d30
 80043b8:	20000858 	.word	0x20000858
 80043bc:	20000854 	.word	0x20000854

080043c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d10a      	bne.n	80043e6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80043d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043d4:	f383 8811 	msr	BASEPRI, r3
 80043d8:	f3bf 8f6f 	isb	sy
 80043dc:	f3bf 8f4f 	dsb	sy
 80043e0:	60fb      	str	r3, [r7, #12]
}
 80043e2:	bf00      	nop
 80043e4:	e7fe      	b.n	80043e4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80043e6:	4b07      	ldr	r3, [pc, #28]	; (8004404 <vTaskPlaceOnEventList+0x44>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	3318      	adds	r3, #24
 80043ec:	4619      	mov	r1, r3
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7fe fd81 	bl	8002ef6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80043f4:	2101      	movs	r1, #1
 80043f6:	6838      	ldr	r0, [r7, #0]
 80043f8:	f000 fa7c 	bl	80048f4 <prvAddCurrentTaskToDelayedList>
}
 80043fc:	bf00      	nop
 80043fe:	3710      	adds	r7, #16
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	20000854 	.word	0x20000854

08004408 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10a      	bne.n	8004430 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800441a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800441e:	f383 8811 	msr	BASEPRI, r3
 8004422:	f3bf 8f6f 	isb	sy
 8004426:	f3bf 8f4f 	dsb	sy
 800442a:	617b      	str	r3, [r7, #20]
}
 800442c:	bf00      	nop
 800442e:	e7fe      	b.n	800442e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004430:	4b0a      	ldr	r3, [pc, #40]	; (800445c <vTaskPlaceOnEventListRestricted+0x54>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	3318      	adds	r3, #24
 8004436:	4619      	mov	r1, r3
 8004438:	68f8      	ldr	r0, [r7, #12]
 800443a:	f7fe fd38 	bl	8002eae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d002      	beq.n	800444a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004444:	f04f 33ff 	mov.w	r3, #4294967295
 8004448:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800444a:	6879      	ldr	r1, [r7, #4]
 800444c:	68b8      	ldr	r0, [r7, #8]
 800444e:	f000 fa51 	bl	80048f4 <prvAddCurrentTaskToDelayedList>
	}
 8004452:	bf00      	nop
 8004454:	3718      	adds	r7, #24
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	20000854 	.word	0x20000854

08004460 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10a      	bne.n	800448c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004476:	f04f 0350 	mov.w	r3, #80	; 0x50
 800447a:	f383 8811 	msr	BASEPRI, r3
 800447e:	f3bf 8f6f 	isb	sy
 8004482:	f3bf 8f4f 	dsb	sy
 8004486:	60fb      	str	r3, [r7, #12]
}
 8004488:	bf00      	nop
 800448a:	e7fe      	b.n	800448a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	3318      	adds	r3, #24
 8004490:	4618      	mov	r0, r3
 8004492:	f7fe fd69 	bl	8002f68 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004496:	4b1e      	ldr	r3, [pc, #120]	; (8004510 <xTaskRemoveFromEventList+0xb0>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d11d      	bne.n	80044da <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	3304      	adds	r3, #4
 80044a2:	4618      	mov	r0, r3
 80044a4:	f7fe fd60 	bl	8002f68 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ac:	4b19      	ldr	r3, [pc, #100]	; (8004514 <xTaskRemoveFromEventList+0xb4>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d903      	bls.n	80044bc <xTaskRemoveFromEventList+0x5c>
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044b8:	4a16      	ldr	r2, [pc, #88]	; (8004514 <xTaskRemoveFromEventList+0xb4>)
 80044ba:	6013      	str	r3, [r2, #0]
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044c0:	4613      	mov	r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	4413      	add	r3, r2
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	4a13      	ldr	r2, [pc, #76]	; (8004518 <xTaskRemoveFromEventList+0xb8>)
 80044ca:	441a      	add	r2, r3
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	3304      	adds	r3, #4
 80044d0:	4619      	mov	r1, r3
 80044d2:	4610      	mov	r0, r2
 80044d4:	f7fe fceb 	bl	8002eae <vListInsertEnd>
 80044d8:	e005      	b.n	80044e6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	3318      	adds	r3, #24
 80044de:	4619      	mov	r1, r3
 80044e0:	480e      	ldr	r0, [pc, #56]	; (800451c <xTaskRemoveFromEventList+0xbc>)
 80044e2:	f7fe fce4 	bl	8002eae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ea:	4b0d      	ldr	r3, [pc, #52]	; (8004520 <xTaskRemoveFromEventList+0xc0>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d905      	bls.n	8004500 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80044f4:	2301      	movs	r3, #1
 80044f6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80044f8:	4b0a      	ldr	r3, [pc, #40]	; (8004524 <xTaskRemoveFromEventList+0xc4>)
 80044fa:	2201      	movs	r2, #1
 80044fc:	601a      	str	r2, [r3, #0]
 80044fe:	e001      	b.n	8004504 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004500:	2300      	movs	r3, #0
 8004502:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004504:	697b      	ldr	r3, [r7, #20]
}
 8004506:	4618      	mov	r0, r3
 8004508:	3718      	adds	r7, #24
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	20000d50 	.word	0x20000d50
 8004514:	20000d30 	.word	0x20000d30
 8004518:	20000858 	.word	0x20000858
 800451c:	20000ce8 	.word	0x20000ce8
 8004520:	20000854 	.word	0x20000854
 8004524:	20000d3c 	.word	0x20000d3c

08004528 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004530:	4b06      	ldr	r3, [pc, #24]	; (800454c <vTaskInternalSetTimeOutState+0x24>)
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004538:	4b05      	ldr	r3, [pc, #20]	; (8004550 <vTaskInternalSetTimeOutState+0x28>)
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	605a      	str	r2, [r3, #4]
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr
 800454c:	20000d40 	.word	0x20000d40
 8004550:	20000d2c 	.word	0x20000d2c

08004554 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b088      	sub	sp, #32
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d10a      	bne.n	800457a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004568:	f383 8811 	msr	BASEPRI, r3
 800456c:	f3bf 8f6f 	isb	sy
 8004570:	f3bf 8f4f 	dsb	sy
 8004574:	613b      	str	r3, [r7, #16]
}
 8004576:	bf00      	nop
 8004578:	e7fe      	b.n	8004578 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d10a      	bne.n	8004596 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004584:	f383 8811 	msr	BASEPRI, r3
 8004588:	f3bf 8f6f 	isb	sy
 800458c:	f3bf 8f4f 	dsb	sy
 8004590:	60fb      	str	r3, [r7, #12]
}
 8004592:	bf00      	nop
 8004594:	e7fe      	b.n	8004594 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004596:	f000 ff35 	bl	8005404 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800459a:	4b1d      	ldr	r3, [pc, #116]	; (8004610 <xTaskCheckForTimeOut+0xbc>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045b2:	d102      	bne.n	80045ba <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80045b4:	2300      	movs	r3, #0
 80045b6:	61fb      	str	r3, [r7, #28]
 80045b8:	e023      	b.n	8004602 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	4b15      	ldr	r3, [pc, #84]	; (8004614 <xTaskCheckForTimeOut+0xc0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d007      	beq.n	80045d6 <xTaskCheckForTimeOut+0x82>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	69ba      	ldr	r2, [r7, #24]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d302      	bcc.n	80045d6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80045d0:	2301      	movs	r3, #1
 80045d2:	61fb      	str	r3, [r7, #28]
 80045d4:	e015      	b.n	8004602 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	429a      	cmp	r2, r3
 80045de:	d20b      	bcs.n	80045f8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	1ad2      	subs	r2, r2, r3
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f7ff ff9b 	bl	8004528 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80045f2:	2300      	movs	r3, #0
 80045f4:	61fb      	str	r3, [r7, #28]
 80045f6:	e004      	b.n	8004602 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	2200      	movs	r2, #0
 80045fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80045fe:	2301      	movs	r3, #1
 8004600:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004602:	f000 ff2f 	bl	8005464 <vPortExitCritical>

	return xReturn;
 8004606:	69fb      	ldr	r3, [r7, #28]
}
 8004608:	4618      	mov	r0, r3
 800460a:	3720      	adds	r7, #32
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	20000d2c 	.word	0x20000d2c
 8004614:	20000d40 	.word	0x20000d40

08004618 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004618:	b480      	push	{r7}
 800461a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800461c:	4b03      	ldr	r3, [pc, #12]	; (800462c <vTaskMissedYield+0x14>)
 800461e:	2201      	movs	r2, #1
 8004620:	601a      	str	r2, [r3, #0]
}
 8004622:	bf00      	nop
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr
 800462c:	20000d3c 	.word	0x20000d3c

08004630 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004638:	f000 f852 	bl	80046e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800463c:	4b06      	ldr	r3, [pc, #24]	; (8004658 <prvIdleTask+0x28>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2b01      	cmp	r3, #1
 8004642:	d9f9      	bls.n	8004638 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004644:	4b05      	ldr	r3, [pc, #20]	; (800465c <prvIdleTask+0x2c>)
 8004646:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800464a:	601a      	str	r2, [r3, #0]
 800464c:	f3bf 8f4f 	dsb	sy
 8004650:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004654:	e7f0      	b.n	8004638 <prvIdleTask+0x8>
 8004656:	bf00      	nop
 8004658:	20000858 	.word	0x20000858
 800465c:	e000ed04 	.word	0xe000ed04

08004660 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004666:	2300      	movs	r3, #0
 8004668:	607b      	str	r3, [r7, #4]
 800466a:	e00c      	b.n	8004686 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	4613      	mov	r3, r2
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	4413      	add	r3, r2
 8004674:	009b      	lsls	r3, r3, #2
 8004676:	4a12      	ldr	r2, [pc, #72]	; (80046c0 <prvInitialiseTaskLists+0x60>)
 8004678:	4413      	add	r3, r2
 800467a:	4618      	mov	r0, r3
 800467c:	f7fe fbea 	bl	8002e54 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	3301      	adds	r3, #1
 8004684:	607b      	str	r3, [r7, #4]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2b37      	cmp	r3, #55	; 0x37
 800468a:	d9ef      	bls.n	800466c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800468c:	480d      	ldr	r0, [pc, #52]	; (80046c4 <prvInitialiseTaskLists+0x64>)
 800468e:	f7fe fbe1 	bl	8002e54 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004692:	480d      	ldr	r0, [pc, #52]	; (80046c8 <prvInitialiseTaskLists+0x68>)
 8004694:	f7fe fbde 	bl	8002e54 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004698:	480c      	ldr	r0, [pc, #48]	; (80046cc <prvInitialiseTaskLists+0x6c>)
 800469a:	f7fe fbdb 	bl	8002e54 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800469e:	480c      	ldr	r0, [pc, #48]	; (80046d0 <prvInitialiseTaskLists+0x70>)
 80046a0:	f7fe fbd8 	bl	8002e54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80046a4:	480b      	ldr	r0, [pc, #44]	; (80046d4 <prvInitialiseTaskLists+0x74>)
 80046a6:	f7fe fbd5 	bl	8002e54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80046aa:	4b0b      	ldr	r3, [pc, #44]	; (80046d8 <prvInitialiseTaskLists+0x78>)
 80046ac:	4a05      	ldr	r2, [pc, #20]	; (80046c4 <prvInitialiseTaskLists+0x64>)
 80046ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80046b0:	4b0a      	ldr	r3, [pc, #40]	; (80046dc <prvInitialiseTaskLists+0x7c>)
 80046b2:	4a05      	ldr	r2, [pc, #20]	; (80046c8 <prvInitialiseTaskLists+0x68>)
 80046b4:	601a      	str	r2, [r3, #0]
}
 80046b6:	bf00      	nop
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	20000858 	.word	0x20000858
 80046c4:	20000cb8 	.word	0x20000cb8
 80046c8:	20000ccc 	.word	0x20000ccc
 80046cc:	20000ce8 	.word	0x20000ce8
 80046d0:	20000cfc 	.word	0x20000cfc
 80046d4:	20000d14 	.word	0x20000d14
 80046d8:	20000ce0 	.word	0x20000ce0
 80046dc:	20000ce4 	.word	0x20000ce4

080046e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b082      	sub	sp, #8
 80046e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80046e6:	e019      	b.n	800471c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80046e8:	f000 fe8c 	bl	8005404 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046ec:	4b10      	ldr	r3, [pc, #64]	; (8004730 <prvCheckTasksWaitingTermination+0x50>)
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	3304      	adds	r3, #4
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7fe fc35 	bl	8002f68 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80046fe:	4b0d      	ldr	r3, [pc, #52]	; (8004734 <prvCheckTasksWaitingTermination+0x54>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	3b01      	subs	r3, #1
 8004704:	4a0b      	ldr	r2, [pc, #44]	; (8004734 <prvCheckTasksWaitingTermination+0x54>)
 8004706:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004708:	4b0b      	ldr	r3, [pc, #44]	; (8004738 <prvCheckTasksWaitingTermination+0x58>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	3b01      	subs	r3, #1
 800470e:	4a0a      	ldr	r2, [pc, #40]	; (8004738 <prvCheckTasksWaitingTermination+0x58>)
 8004710:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004712:	f000 fea7 	bl	8005464 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 f810 	bl	800473c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800471c:	4b06      	ldr	r3, [pc, #24]	; (8004738 <prvCheckTasksWaitingTermination+0x58>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d1e1      	bne.n	80046e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004724:	bf00      	nop
 8004726:	bf00      	nop
 8004728:	3708      	adds	r7, #8
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	20000cfc 	.word	0x20000cfc
 8004734:	20000d28 	.word	0x20000d28
 8004738:	20000d10 	.word	0x20000d10

0800473c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800474a:	2b00      	cmp	r3, #0
 800474c:	d108      	bne.n	8004760 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004752:	4618      	mov	r0, r3
 8004754:	f001 f844 	bl	80057e0 <vPortFree>
				vPortFree( pxTCB );
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f001 f841 	bl	80057e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800475e:	e018      	b.n	8004792 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004766:	2b01      	cmp	r3, #1
 8004768:	d103      	bne.n	8004772 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f001 f838 	bl	80057e0 <vPortFree>
	}
 8004770:	e00f      	b.n	8004792 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004778:	2b02      	cmp	r3, #2
 800477a:	d00a      	beq.n	8004792 <prvDeleteTCB+0x56>
	__asm volatile
 800477c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004780:	f383 8811 	msr	BASEPRI, r3
 8004784:	f3bf 8f6f 	isb	sy
 8004788:	f3bf 8f4f 	dsb	sy
 800478c:	60fb      	str	r3, [r7, #12]
}
 800478e:	bf00      	nop
 8004790:	e7fe      	b.n	8004790 <prvDeleteTCB+0x54>
	}
 8004792:	bf00      	nop
 8004794:	3710      	adds	r7, #16
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
	...

0800479c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047a2:	4b0c      	ldr	r3, [pc, #48]	; (80047d4 <prvResetNextTaskUnblockTime+0x38>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d104      	bne.n	80047b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80047ac:	4b0a      	ldr	r3, [pc, #40]	; (80047d8 <prvResetNextTaskUnblockTime+0x3c>)
 80047ae:	f04f 32ff 	mov.w	r2, #4294967295
 80047b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80047b4:	e008      	b.n	80047c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047b6:	4b07      	ldr	r3, [pc, #28]	; (80047d4 <prvResetNextTaskUnblockTime+0x38>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	68db      	ldr	r3, [r3, #12]
 80047be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	4a04      	ldr	r2, [pc, #16]	; (80047d8 <prvResetNextTaskUnblockTime+0x3c>)
 80047c6:	6013      	str	r3, [r2, #0]
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr
 80047d4:	20000ce0 	.word	0x20000ce0
 80047d8:	20000d48 	.word	0x20000d48

080047dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80047e2:	4b0b      	ldr	r3, [pc, #44]	; (8004810 <xTaskGetSchedulerState+0x34>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d102      	bne.n	80047f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80047ea:	2301      	movs	r3, #1
 80047ec:	607b      	str	r3, [r7, #4]
 80047ee:	e008      	b.n	8004802 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80047f0:	4b08      	ldr	r3, [pc, #32]	; (8004814 <xTaskGetSchedulerState+0x38>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d102      	bne.n	80047fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80047f8:	2302      	movs	r3, #2
 80047fa:	607b      	str	r3, [r7, #4]
 80047fc:	e001      	b.n	8004802 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80047fe:	2300      	movs	r3, #0
 8004800:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004802:	687b      	ldr	r3, [r7, #4]
	}
 8004804:	4618      	mov	r0, r3
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	20000d34 	.word	0x20000d34
 8004814:	20000d50 	.word	0x20000d50

08004818 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004818:	b580      	push	{r7, lr}
 800481a:	b086      	sub	sp, #24
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004824:	2300      	movs	r3, #0
 8004826:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d056      	beq.n	80048dc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800482e:	4b2e      	ldr	r3, [pc, #184]	; (80048e8 <xTaskPriorityDisinherit+0xd0>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	693a      	ldr	r2, [r7, #16]
 8004834:	429a      	cmp	r2, r3
 8004836:	d00a      	beq.n	800484e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800483c:	f383 8811 	msr	BASEPRI, r3
 8004840:	f3bf 8f6f 	isb	sy
 8004844:	f3bf 8f4f 	dsb	sy
 8004848:	60fb      	str	r3, [r7, #12]
}
 800484a:	bf00      	nop
 800484c:	e7fe      	b.n	800484c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004852:	2b00      	cmp	r3, #0
 8004854:	d10a      	bne.n	800486c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800485a:	f383 8811 	msr	BASEPRI, r3
 800485e:	f3bf 8f6f 	isb	sy
 8004862:	f3bf 8f4f 	dsb	sy
 8004866:	60bb      	str	r3, [r7, #8]
}
 8004868:	bf00      	nop
 800486a:	e7fe      	b.n	800486a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004870:	1e5a      	subs	r2, r3, #1
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800487e:	429a      	cmp	r2, r3
 8004880:	d02c      	beq.n	80048dc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004886:	2b00      	cmp	r3, #0
 8004888:	d128      	bne.n	80048dc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	3304      	adds	r3, #4
 800488e:	4618      	mov	r0, r3
 8004890:	f7fe fb6a 	bl	8002f68 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048a0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048ac:	4b0f      	ldr	r3, [pc, #60]	; (80048ec <xTaskPriorityDisinherit+0xd4>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d903      	bls.n	80048bc <xTaskPriorityDisinherit+0xa4>
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b8:	4a0c      	ldr	r2, [pc, #48]	; (80048ec <xTaskPriorityDisinherit+0xd4>)
 80048ba:	6013      	str	r3, [r2, #0]
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048c0:	4613      	mov	r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	4413      	add	r3, r2
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	4a09      	ldr	r2, [pc, #36]	; (80048f0 <xTaskPriorityDisinherit+0xd8>)
 80048ca:	441a      	add	r2, r3
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	3304      	adds	r3, #4
 80048d0:	4619      	mov	r1, r3
 80048d2:	4610      	mov	r0, r2
 80048d4:	f7fe faeb 	bl	8002eae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80048d8:	2301      	movs	r3, #1
 80048da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80048dc:	697b      	ldr	r3, [r7, #20]
	}
 80048de:	4618      	mov	r0, r3
 80048e0:	3718      	adds	r7, #24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	20000854 	.word	0x20000854
 80048ec:	20000d30 	.word	0x20000d30
 80048f0:	20000858 	.word	0x20000858

080048f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80048fe:	4b21      	ldr	r3, [pc, #132]	; (8004984 <prvAddCurrentTaskToDelayedList+0x90>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004904:	4b20      	ldr	r3, [pc, #128]	; (8004988 <prvAddCurrentTaskToDelayedList+0x94>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	3304      	adds	r3, #4
 800490a:	4618      	mov	r0, r3
 800490c:	f7fe fb2c 	bl	8002f68 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004916:	d10a      	bne.n	800492e <prvAddCurrentTaskToDelayedList+0x3a>
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d007      	beq.n	800492e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800491e:	4b1a      	ldr	r3, [pc, #104]	; (8004988 <prvAddCurrentTaskToDelayedList+0x94>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	3304      	adds	r3, #4
 8004924:	4619      	mov	r1, r3
 8004926:	4819      	ldr	r0, [pc, #100]	; (800498c <prvAddCurrentTaskToDelayedList+0x98>)
 8004928:	f7fe fac1 	bl	8002eae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800492c:	e026      	b.n	800497c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800492e:	68fa      	ldr	r2, [r7, #12]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4413      	add	r3, r2
 8004934:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004936:	4b14      	ldr	r3, [pc, #80]	; (8004988 <prvAddCurrentTaskToDelayedList+0x94>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	429a      	cmp	r2, r3
 8004944:	d209      	bcs.n	800495a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004946:	4b12      	ldr	r3, [pc, #72]	; (8004990 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	4b0f      	ldr	r3, [pc, #60]	; (8004988 <prvAddCurrentTaskToDelayedList+0x94>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	3304      	adds	r3, #4
 8004950:	4619      	mov	r1, r3
 8004952:	4610      	mov	r0, r2
 8004954:	f7fe facf 	bl	8002ef6 <vListInsert>
}
 8004958:	e010      	b.n	800497c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800495a:	4b0e      	ldr	r3, [pc, #56]	; (8004994 <prvAddCurrentTaskToDelayedList+0xa0>)
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	4b0a      	ldr	r3, [pc, #40]	; (8004988 <prvAddCurrentTaskToDelayedList+0x94>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	3304      	adds	r3, #4
 8004964:	4619      	mov	r1, r3
 8004966:	4610      	mov	r0, r2
 8004968:	f7fe fac5 	bl	8002ef6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800496c:	4b0a      	ldr	r3, [pc, #40]	; (8004998 <prvAddCurrentTaskToDelayedList+0xa4>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	429a      	cmp	r2, r3
 8004974:	d202      	bcs.n	800497c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004976:	4a08      	ldr	r2, [pc, #32]	; (8004998 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	6013      	str	r3, [r2, #0]
}
 800497c:	bf00      	nop
 800497e:	3710      	adds	r7, #16
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	20000d2c 	.word	0x20000d2c
 8004988:	20000854 	.word	0x20000854
 800498c:	20000d14 	.word	0x20000d14
 8004990:	20000ce4 	.word	0x20000ce4
 8004994:	20000ce0 	.word	0x20000ce0
 8004998:	20000d48 	.word	0x20000d48

0800499c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b08a      	sub	sp, #40	; 0x28
 80049a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80049a2:	2300      	movs	r3, #0
 80049a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80049a6:	f000 fba1 	bl	80050ec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80049aa:	4b1c      	ldr	r3, [pc, #112]	; (8004a1c <xTimerCreateTimerTask+0x80>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d021      	beq.n	80049f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80049b2:	2300      	movs	r3, #0
 80049b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80049b6:	2300      	movs	r3, #0
 80049b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80049ba:	1d3a      	adds	r2, r7, #4
 80049bc:	f107 0108 	add.w	r1, r7, #8
 80049c0:	f107 030c 	add.w	r3, r7, #12
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7fe fa2b 	bl	8002e20 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80049ca:	6879      	ldr	r1, [r7, #4]
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	9202      	str	r2, [sp, #8]
 80049d2:	9301      	str	r3, [sp, #4]
 80049d4:	2302      	movs	r3, #2
 80049d6:	9300      	str	r3, [sp, #0]
 80049d8:	2300      	movs	r3, #0
 80049da:	460a      	mov	r2, r1
 80049dc:	4910      	ldr	r1, [pc, #64]	; (8004a20 <xTimerCreateTimerTask+0x84>)
 80049de:	4811      	ldr	r0, [pc, #68]	; (8004a24 <xTimerCreateTimerTask+0x88>)
 80049e0:	f7ff f8de 	bl	8003ba0 <xTaskCreateStatic>
 80049e4:	4603      	mov	r3, r0
 80049e6:	4a10      	ldr	r2, [pc, #64]	; (8004a28 <xTimerCreateTimerTask+0x8c>)
 80049e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80049ea:	4b0f      	ldr	r3, [pc, #60]	; (8004a28 <xTimerCreateTimerTask+0x8c>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d001      	beq.n	80049f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80049f2:	2301      	movs	r3, #1
 80049f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d10a      	bne.n	8004a12 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80049fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a00:	f383 8811 	msr	BASEPRI, r3
 8004a04:	f3bf 8f6f 	isb	sy
 8004a08:	f3bf 8f4f 	dsb	sy
 8004a0c:	613b      	str	r3, [r7, #16]
}
 8004a0e:	bf00      	nop
 8004a10:	e7fe      	b.n	8004a10 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004a12:	697b      	ldr	r3, [r7, #20]
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3718      	adds	r7, #24
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	20000d84 	.word	0x20000d84
 8004a20:	0800692c 	.word	0x0800692c
 8004a24:	08004c95 	.word	0x08004c95
 8004a28:	20000d88 	.word	0x20000d88

08004a2c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b088      	sub	sp, #32
 8004a30:	af02      	add	r7, sp, #8
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
 8004a38:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8004a3a:	202c      	movs	r0, #44	; 0x2c
 8004a3c:	f000 fe04 	bl	8005648 <pvPortMalloc>
 8004a40:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00d      	beq.n	8004a64 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	9301      	str	r3, [sp, #4]
 8004a54:	6a3b      	ldr	r3, [r7, #32]
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	68b9      	ldr	r1, [r7, #8]
 8004a5e:	68f8      	ldr	r0, [r7, #12]
 8004a60:	f000 f843 	bl	8004aea <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8004a64:	697b      	ldr	r3, [r7, #20]
	}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3718      	adds	r7, #24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b08a      	sub	sp, #40	; 0x28
 8004a72:	af02      	add	r7, sp, #8
 8004a74:	60f8      	str	r0, [r7, #12]
 8004a76:	60b9      	str	r1, [r7, #8]
 8004a78:	607a      	str	r2, [r7, #4]
 8004a7a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8004a7c:	232c      	movs	r3, #44	; 0x2c
 8004a7e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	2b2c      	cmp	r3, #44	; 0x2c
 8004a84:	d00a      	beq.n	8004a9c <xTimerCreateStatic+0x2e>
	__asm volatile
 8004a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a8a:	f383 8811 	msr	BASEPRI, r3
 8004a8e:	f3bf 8f6f 	isb	sy
 8004a92:	f3bf 8f4f 	dsb	sy
 8004a96:	61bb      	str	r3, [r7, #24]
}
 8004a98:	bf00      	nop
 8004a9a:	e7fe      	b.n	8004a9a <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004a9c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8004a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10a      	bne.n	8004aba <xTimerCreateStatic+0x4c>
	__asm volatile
 8004aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa8:	f383 8811 	msr	BASEPRI, r3
 8004aac:	f3bf 8f6f 	isb	sy
 8004ab0:	f3bf 8f4f 	dsb	sy
 8004ab4:	617b      	str	r3, [r7, #20]
}
 8004ab6:	bf00      	nop
 8004ab8:	e7fe      	b.n	8004ab8 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8004aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004abc:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00d      	beq.n	8004ae0 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	2202      	movs	r2, #2
 8004ac8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	9301      	str	r3, [sp, #4]
 8004ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad2:	9300      	str	r3, [sp, #0]
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	68b9      	ldr	r1, [r7, #8]
 8004ada:	68f8      	ldr	r0, [r7, #12]
 8004adc:	f000 f805 	bl	8004aea <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8004ae0:	69fb      	ldr	r3, [r7, #28]
	}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3720      	adds	r7, #32
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}

08004aea <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8004aea:	b580      	push	{r7, lr}
 8004aec:	b086      	sub	sp, #24
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	60f8      	str	r0, [r7, #12]
 8004af2:	60b9      	str	r1, [r7, #8]
 8004af4:	607a      	str	r2, [r7, #4]
 8004af6:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10a      	bne.n	8004b14 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8004afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b02:	f383 8811 	msr	BASEPRI, r3
 8004b06:	f3bf 8f6f 	isb	sy
 8004b0a:	f3bf 8f4f 	dsb	sy
 8004b0e:	617b      	str	r3, [r7, #20]
}
 8004b10:	bf00      	nop
 8004b12:	e7fe      	b.n	8004b12 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8004b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d01e      	beq.n	8004b58 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8004b1a:	f000 fae7 	bl	80050ec <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8004b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b20:	68fa      	ldr	r2, [r7, #12]
 8004b22:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8004b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b26:	68ba      	ldr	r2, [r7, #8]
 8004b28:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2c:	683a      	ldr	r2, [r7, #0]
 8004b2e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8004b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b32:	6a3a      	ldr	r2, [r7, #32]
 8004b34:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8004b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b38:	3304      	adds	r3, #4
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f7fe f9aa 	bl	8002e94 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d008      	beq.n	8004b58 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8004b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b4c:	f043 0304 	orr.w	r3, r3, #4
 8004b50:	b2da      	uxtb	r2, r3
 8004b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8004b58:	bf00      	nop
 8004b5a:	3718      	adds	r7, #24
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b08a      	sub	sp, #40	; 0x28
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
 8004b6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d10a      	bne.n	8004b8e <xTimerGenericCommand+0x2e>
	__asm volatile
 8004b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b7c:	f383 8811 	msr	BASEPRI, r3
 8004b80:	f3bf 8f6f 	isb	sy
 8004b84:	f3bf 8f4f 	dsb	sy
 8004b88:	623b      	str	r3, [r7, #32]
}
 8004b8a:	bf00      	nop
 8004b8c:	e7fe      	b.n	8004b8c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004b8e:	4b1a      	ldr	r3, [pc, #104]	; (8004bf8 <xTimerGenericCommand+0x98>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d02a      	beq.n	8004bec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	2b05      	cmp	r3, #5
 8004ba6:	dc18      	bgt.n	8004bda <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004ba8:	f7ff fe18 	bl	80047dc <xTaskGetSchedulerState>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	d109      	bne.n	8004bc6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004bb2:	4b11      	ldr	r3, [pc, #68]	; (8004bf8 <xTimerGenericCommand+0x98>)
 8004bb4:	6818      	ldr	r0, [r3, #0]
 8004bb6:	f107 0110 	add.w	r1, r7, #16
 8004bba:	2300      	movs	r3, #0
 8004bbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bbe:	f7fe fb87 	bl	80032d0 <xQueueGenericSend>
 8004bc2:	6278      	str	r0, [r7, #36]	; 0x24
 8004bc4:	e012      	b.n	8004bec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004bc6:	4b0c      	ldr	r3, [pc, #48]	; (8004bf8 <xTimerGenericCommand+0x98>)
 8004bc8:	6818      	ldr	r0, [r3, #0]
 8004bca:	f107 0110 	add.w	r1, r7, #16
 8004bce:	2300      	movs	r3, #0
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f7fe fb7d 	bl	80032d0 <xQueueGenericSend>
 8004bd6:	6278      	str	r0, [r7, #36]	; 0x24
 8004bd8:	e008      	b.n	8004bec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004bda:	4b07      	ldr	r3, [pc, #28]	; (8004bf8 <xTimerGenericCommand+0x98>)
 8004bdc:	6818      	ldr	r0, [r3, #0]
 8004bde:	f107 0110 	add.w	r1, r7, #16
 8004be2:	2300      	movs	r3, #0
 8004be4:	683a      	ldr	r2, [r7, #0]
 8004be6:	f7fe fc71 	bl	80034cc <xQueueGenericSendFromISR>
 8004bea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3728      	adds	r7, #40	; 0x28
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	20000d84 	.word	0x20000d84

08004bfc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b088      	sub	sp, #32
 8004c00:	af02      	add	r7, sp, #8
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c06:	4b22      	ldr	r3, [pc, #136]	; (8004c90 <prvProcessExpiredTimer+0x94>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	3304      	adds	r3, #4
 8004c14:	4618      	mov	r0, r3
 8004c16:	f7fe f9a7 	bl	8002f68 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d022      	beq.n	8004c6e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	699a      	ldr	r2, [r3, #24]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	18d1      	adds	r1, r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	6978      	ldr	r0, [r7, #20]
 8004c36:	f000 f8d1 	bl	8004ddc <prvInsertTimerInActiveList>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d01f      	beq.n	8004c80 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004c40:	2300      	movs	r3, #0
 8004c42:	9300      	str	r3, [sp, #0]
 8004c44:	2300      	movs	r3, #0
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	2100      	movs	r1, #0
 8004c4a:	6978      	ldr	r0, [r7, #20]
 8004c4c:	f7ff ff88 	bl	8004b60 <xTimerGenericCommand>
 8004c50:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d113      	bne.n	8004c80 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c5c:	f383 8811 	msr	BASEPRI, r3
 8004c60:	f3bf 8f6f 	isb	sy
 8004c64:	f3bf 8f4f 	dsb	sy
 8004c68:	60fb      	str	r3, [r7, #12]
}
 8004c6a:	bf00      	nop
 8004c6c:	e7fe      	b.n	8004c6c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c74:	f023 0301 	bic.w	r3, r3, #1
 8004c78:	b2da      	uxtb	r2, r3
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	6a1b      	ldr	r3, [r3, #32]
 8004c84:	6978      	ldr	r0, [r7, #20]
 8004c86:	4798      	blx	r3
}
 8004c88:	bf00      	nop
 8004c8a:	3718      	adds	r7, #24
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	20000d7c 	.word	0x20000d7c

08004c94 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b084      	sub	sp, #16
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004c9c:	f107 0308 	add.w	r3, r7, #8
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f000 f857 	bl	8004d54 <prvGetNextExpireTime>
 8004ca6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	4619      	mov	r1, r3
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f000 f803 	bl	8004cb8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004cb2:	f000 f8d5 	bl	8004e60 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004cb6:	e7f1      	b.n	8004c9c <prvTimerTask+0x8>

08004cb8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004cc2:	f7ff f9a9 	bl	8004018 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004cc6:	f107 0308 	add.w	r3, r7, #8
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f000 f866 	bl	8004d9c <prvSampleTimeNow>
 8004cd0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d130      	bne.n	8004d3a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10a      	bne.n	8004cf4 <prvProcessTimerOrBlockTask+0x3c>
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d806      	bhi.n	8004cf4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004ce6:	f7ff f9a5 	bl	8004034 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004cea:	68f9      	ldr	r1, [r7, #12]
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f7ff ff85 	bl	8004bfc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004cf2:	e024      	b.n	8004d3e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d008      	beq.n	8004d0c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004cfa:	4b13      	ldr	r3, [pc, #76]	; (8004d48 <prvProcessTimerOrBlockTask+0x90>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d101      	bne.n	8004d08 <prvProcessTimerOrBlockTask+0x50>
 8004d04:	2301      	movs	r3, #1
 8004d06:	e000      	b.n	8004d0a <prvProcessTimerOrBlockTask+0x52>
 8004d08:	2300      	movs	r3, #0
 8004d0a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004d0c:	4b0f      	ldr	r3, [pc, #60]	; (8004d4c <prvProcessTimerOrBlockTask+0x94>)
 8004d0e:	6818      	ldr	r0, [r3, #0]
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	683a      	ldr	r2, [r7, #0]
 8004d18:	4619      	mov	r1, r3
 8004d1a:	f7fe ff0d 	bl	8003b38 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004d1e:	f7ff f989 	bl	8004034 <xTaskResumeAll>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d10a      	bne.n	8004d3e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004d28:	4b09      	ldr	r3, [pc, #36]	; (8004d50 <prvProcessTimerOrBlockTask+0x98>)
 8004d2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d2e:	601a      	str	r2, [r3, #0]
 8004d30:	f3bf 8f4f 	dsb	sy
 8004d34:	f3bf 8f6f 	isb	sy
}
 8004d38:	e001      	b.n	8004d3e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004d3a:	f7ff f97b 	bl	8004034 <xTaskResumeAll>
}
 8004d3e:	bf00      	nop
 8004d40:	3710      	adds	r7, #16
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	20000d80 	.word	0x20000d80
 8004d4c:	20000d84 	.word	0x20000d84
 8004d50:	e000ed04 	.word	0xe000ed04

08004d54 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004d5c:	4b0e      	ldr	r3, [pc, #56]	; (8004d98 <prvGetNextExpireTime+0x44>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d101      	bne.n	8004d6a <prvGetNextExpireTime+0x16>
 8004d66:	2201      	movs	r2, #1
 8004d68:	e000      	b.n	8004d6c <prvGetNextExpireTime+0x18>
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d105      	bne.n	8004d84 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d78:	4b07      	ldr	r3, [pc, #28]	; (8004d98 <prvGetNextExpireTime+0x44>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	60fb      	str	r3, [r7, #12]
 8004d82:	e001      	b.n	8004d88 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004d84:	2300      	movs	r3, #0
 8004d86:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004d88:	68fb      	ldr	r3, [r7, #12]
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3714      	adds	r7, #20
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop
 8004d98:	20000d7c 	.word	0x20000d7c

08004d9c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004da4:	f7ff f9e4 	bl	8004170 <xTaskGetTickCount>
 8004da8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004daa:	4b0b      	ldr	r3, [pc, #44]	; (8004dd8 <prvSampleTimeNow+0x3c>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d205      	bcs.n	8004dc0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004db4:	f000 f936 	bl	8005024 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	601a      	str	r2, [r3, #0]
 8004dbe:	e002      	b.n	8004dc6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004dc6:	4a04      	ldr	r2, [pc, #16]	; (8004dd8 <prvSampleTimeNow+0x3c>)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3710      	adds	r7, #16
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	20000d8c 	.word	0x20000d8c

08004ddc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b086      	sub	sp, #24
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	607a      	str	r2, [r7, #4]
 8004de8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004dea:	2300      	movs	r3, #0
 8004dec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	68ba      	ldr	r2, [r7, #8]
 8004df2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004dfa:	68ba      	ldr	r2, [r7, #8]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d812      	bhi.n	8004e28 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	1ad2      	subs	r2, r2, r3
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d302      	bcc.n	8004e16 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004e10:	2301      	movs	r3, #1
 8004e12:	617b      	str	r3, [r7, #20]
 8004e14:	e01b      	b.n	8004e4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004e16:	4b10      	ldr	r3, [pc, #64]	; (8004e58 <prvInsertTimerInActiveList+0x7c>)
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	3304      	adds	r3, #4
 8004e1e:	4619      	mov	r1, r3
 8004e20:	4610      	mov	r0, r2
 8004e22:	f7fe f868 	bl	8002ef6 <vListInsert>
 8004e26:	e012      	b.n	8004e4e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d206      	bcs.n	8004e3e <prvInsertTimerInActiveList+0x62>
 8004e30:	68ba      	ldr	r2, [r7, #8]
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d302      	bcc.n	8004e3e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	617b      	str	r3, [r7, #20]
 8004e3c:	e007      	b.n	8004e4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004e3e:	4b07      	ldr	r3, [pc, #28]	; (8004e5c <prvInsertTimerInActiveList+0x80>)
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	3304      	adds	r3, #4
 8004e46:	4619      	mov	r1, r3
 8004e48:	4610      	mov	r0, r2
 8004e4a:	f7fe f854 	bl	8002ef6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004e4e:	697b      	ldr	r3, [r7, #20]
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3718      	adds	r7, #24
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	20000d80 	.word	0x20000d80
 8004e5c:	20000d7c 	.word	0x20000d7c

08004e60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b08e      	sub	sp, #56	; 0x38
 8004e64:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004e66:	e0ca      	b.n	8004ffe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	da18      	bge.n	8004ea0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004e6e:	1d3b      	adds	r3, r7, #4
 8004e70:	3304      	adds	r3, #4
 8004e72:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10a      	bne.n	8004e90 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e7e:	f383 8811 	msr	BASEPRI, r3
 8004e82:	f3bf 8f6f 	isb	sy
 8004e86:	f3bf 8f4f 	dsb	sy
 8004e8a:	61fb      	str	r3, [r7, #28]
}
 8004e8c:	bf00      	nop
 8004e8e:	e7fe      	b.n	8004e8e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e96:	6850      	ldr	r0, [r2, #4]
 8004e98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e9a:	6892      	ldr	r2, [r2, #8]
 8004e9c:	4611      	mov	r1, r2
 8004e9e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	f2c0 80ab 	blt.w	8004ffe <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eae:	695b      	ldr	r3, [r3, #20]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d004      	beq.n	8004ebe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eb6:	3304      	adds	r3, #4
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f7fe f855 	bl	8002f68 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004ebe:	463b      	mov	r3, r7
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f7ff ff6b 	bl	8004d9c <prvSampleTimeNow>
 8004ec6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2b09      	cmp	r3, #9
 8004ecc:	f200 8096 	bhi.w	8004ffc <prvProcessReceivedCommands+0x19c>
 8004ed0:	a201      	add	r2, pc, #4	; (adr r2, 8004ed8 <prvProcessReceivedCommands+0x78>)
 8004ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ed6:	bf00      	nop
 8004ed8:	08004f01 	.word	0x08004f01
 8004edc:	08004f01 	.word	0x08004f01
 8004ee0:	08004f01 	.word	0x08004f01
 8004ee4:	08004f75 	.word	0x08004f75
 8004ee8:	08004f89 	.word	0x08004f89
 8004eec:	08004fd3 	.word	0x08004fd3
 8004ef0:	08004f01 	.word	0x08004f01
 8004ef4:	08004f01 	.word	0x08004f01
 8004ef8:	08004f75 	.word	0x08004f75
 8004efc:	08004f89 	.word	0x08004f89
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f06:	f043 0301 	orr.w	r3, r3, #1
 8004f0a:	b2da      	uxtb	r2, r3
 8004f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004f12:	68ba      	ldr	r2, [r7, #8]
 8004f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	18d1      	adds	r1, r2, r3
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004f20:	f7ff ff5c 	bl	8004ddc <prvInsertTimerInActiveList>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d069      	beq.n	8004ffe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f2c:	6a1b      	ldr	r3, [r3, #32]
 8004f2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004f30:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f38:	f003 0304 	and.w	r3, r3, #4
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d05e      	beq.n	8004ffe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004f40:	68ba      	ldr	r2, [r7, #8]
 8004f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f44:	699b      	ldr	r3, [r3, #24]
 8004f46:	441a      	add	r2, r3
 8004f48:	2300      	movs	r3, #0
 8004f4a:	9300      	str	r3, [sp, #0]
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	2100      	movs	r1, #0
 8004f50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004f52:	f7ff fe05 	bl	8004b60 <xTimerGenericCommand>
 8004f56:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d14f      	bne.n	8004ffe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f62:	f383 8811 	msr	BASEPRI, r3
 8004f66:	f3bf 8f6f 	isb	sy
 8004f6a:	f3bf 8f4f 	dsb	sy
 8004f6e:	61bb      	str	r3, [r7, #24]
}
 8004f70:	bf00      	nop
 8004f72:	e7fe      	b.n	8004f72 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f7a:	f023 0301 	bic.w	r3, r3, #1
 8004f7e:	b2da      	uxtb	r2, r3
 8004f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004f86:	e03a      	b.n	8004ffe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f8e:	f043 0301 	orr.w	r3, r3, #1
 8004f92:	b2da      	uxtb	r2, r3
 8004f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f96:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f9e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa2:	699b      	ldr	r3, [r3, #24]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d10a      	bne.n	8004fbe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fac:	f383 8811 	msr	BASEPRI, r3
 8004fb0:	f3bf 8f6f 	isb	sy
 8004fb4:	f3bf 8f4f 	dsb	sy
 8004fb8:	617b      	str	r3, [r7, #20]
}
 8004fba:	bf00      	nop
 8004fbc:	e7fe      	b.n	8004fbc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fc0:	699a      	ldr	r2, [r3, #24]
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc4:	18d1      	adds	r1, r2, r3
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004fcc:	f7ff ff06 	bl	8004ddc <prvInsertTimerInActiveList>
					break;
 8004fd0:	e015      	b.n	8004ffe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004fd8:	f003 0302 	and.w	r3, r3, #2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d103      	bne.n	8004fe8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004fe0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004fe2:	f000 fbfd 	bl	80057e0 <vPortFree>
 8004fe6:	e00a      	b.n	8004ffe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004fee:	f023 0301 	bic.w	r3, r3, #1
 8004ff2:	b2da      	uxtb	r2, r3
 8004ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ff6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004ffa:	e000      	b.n	8004ffe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8004ffc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004ffe:	4b08      	ldr	r3, [pc, #32]	; (8005020 <prvProcessReceivedCommands+0x1c0>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	1d39      	adds	r1, r7, #4
 8005004:	2200      	movs	r2, #0
 8005006:	4618      	mov	r0, r3
 8005008:	f7fe fafc 	bl	8003604 <xQueueReceive>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	f47f af2a 	bne.w	8004e68 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005014:	bf00      	nop
 8005016:	bf00      	nop
 8005018:	3730      	adds	r7, #48	; 0x30
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	20000d84 	.word	0x20000d84

08005024 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b088      	sub	sp, #32
 8005028:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800502a:	e048      	b.n	80050be <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800502c:	4b2d      	ldr	r3, [pc, #180]	; (80050e4 <prvSwitchTimerLists+0xc0>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005036:	4b2b      	ldr	r3, [pc, #172]	; (80050e4 <prvSwitchTimerLists+0xc0>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	3304      	adds	r3, #4
 8005044:	4618      	mov	r0, r3
 8005046:	f7fd ff8f 	bl	8002f68 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6a1b      	ldr	r3, [r3, #32]
 800504e:	68f8      	ldr	r0, [r7, #12]
 8005050:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005058:	f003 0304 	and.w	r3, r3, #4
 800505c:	2b00      	cmp	r3, #0
 800505e:	d02e      	beq.n	80050be <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	699b      	ldr	r3, [r3, #24]
 8005064:	693a      	ldr	r2, [r7, #16]
 8005066:	4413      	add	r3, r2
 8005068:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800506a:	68ba      	ldr	r2, [r7, #8]
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	429a      	cmp	r2, r3
 8005070:	d90e      	bls.n	8005090 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	68ba      	ldr	r2, [r7, #8]
 8005076:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800507e:	4b19      	ldr	r3, [pc, #100]	; (80050e4 <prvSwitchTimerLists+0xc0>)
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	3304      	adds	r3, #4
 8005086:	4619      	mov	r1, r3
 8005088:	4610      	mov	r0, r2
 800508a:	f7fd ff34 	bl	8002ef6 <vListInsert>
 800508e:	e016      	b.n	80050be <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005090:	2300      	movs	r3, #0
 8005092:	9300      	str	r3, [sp, #0]
 8005094:	2300      	movs	r3, #0
 8005096:	693a      	ldr	r2, [r7, #16]
 8005098:	2100      	movs	r1, #0
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f7ff fd60 	bl	8004b60 <xTimerGenericCommand>
 80050a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10a      	bne.n	80050be <prvSwitchTimerLists+0x9a>
	__asm volatile
 80050a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ac:	f383 8811 	msr	BASEPRI, r3
 80050b0:	f3bf 8f6f 	isb	sy
 80050b4:	f3bf 8f4f 	dsb	sy
 80050b8:	603b      	str	r3, [r7, #0]
}
 80050ba:	bf00      	nop
 80050bc:	e7fe      	b.n	80050bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80050be:	4b09      	ldr	r3, [pc, #36]	; (80050e4 <prvSwitchTimerLists+0xc0>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d1b1      	bne.n	800502c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80050c8:	4b06      	ldr	r3, [pc, #24]	; (80050e4 <prvSwitchTimerLists+0xc0>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80050ce:	4b06      	ldr	r3, [pc, #24]	; (80050e8 <prvSwitchTimerLists+0xc4>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a04      	ldr	r2, [pc, #16]	; (80050e4 <prvSwitchTimerLists+0xc0>)
 80050d4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80050d6:	4a04      	ldr	r2, [pc, #16]	; (80050e8 <prvSwitchTimerLists+0xc4>)
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	6013      	str	r3, [r2, #0]
}
 80050dc:	bf00      	nop
 80050de:	3718      	adds	r7, #24
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	20000d7c 	.word	0x20000d7c
 80050e8:	20000d80 	.word	0x20000d80

080050ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80050f2:	f000 f987 	bl	8005404 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80050f6:	4b15      	ldr	r3, [pc, #84]	; (800514c <prvCheckForValidListAndQueue+0x60>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d120      	bne.n	8005140 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80050fe:	4814      	ldr	r0, [pc, #80]	; (8005150 <prvCheckForValidListAndQueue+0x64>)
 8005100:	f7fd fea8 	bl	8002e54 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005104:	4813      	ldr	r0, [pc, #76]	; (8005154 <prvCheckForValidListAndQueue+0x68>)
 8005106:	f7fd fea5 	bl	8002e54 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800510a:	4b13      	ldr	r3, [pc, #76]	; (8005158 <prvCheckForValidListAndQueue+0x6c>)
 800510c:	4a10      	ldr	r2, [pc, #64]	; (8005150 <prvCheckForValidListAndQueue+0x64>)
 800510e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005110:	4b12      	ldr	r3, [pc, #72]	; (800515c <prvCheckForValidListAndQueue+0x70>)
 8005112:	4a10      	ldr	r2, [pc, #64]	; (8005154 <prvCheckForValidListAndQueue+0x68>)
 8005114:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005116:	2300      	movs	r3, #0
 8005118:	9300      	str	r3, [sp, #0]
 800511a:	4b11      	ldr	r3, [pc, #68]	; (8005160 <prvCheckForValidListAndQueue+0x74>)
 800511c:	4a11      	ldr	r2, [pc, #68]	; (8005164 <prvCheckForValidListAndQueue+0x78>)
 800511e:	2110      	movs	r1, #16
 8005120:	200a      	movs	r0, #10
 8005122:	f7fd ffb3 	bl	800308c <xQueueGenericCreateStatic>
 8005126:	4603      	mov	r3, r0
 8005128:	4a08      	ldr	r2, [pc, #32]	; (800514c <prvCheckForValidListAndQueue+0x60>)
 800512a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800512c:	4b07      	ldr	r3, [pc, #28]	; (800514c <prvCheckForValidListAndQueue+0x60>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d005      	beq.n	8005140 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005134:	4b05      	ldr	r3, [pc, #20]	; (800514c <prvCheckForValidListAndQueue+0x60>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	490b      	ldr	r1, [pc, #44]	; (8005168 <prvCheckForValidListAndQueue+0x7c>)
 800513a:	4618      	mov	r0, r3
 800513c:	f7fe fcd2 	bl	8003ae4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005140:	f000 f990 	bl	8005464 <vPortExitCritical>
}
 8005144:	bf00      	nop
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	20000d84 	.word	0x20000d84
 8005150:	20000d54 	.word	0x20000d54
 8005154:	20000d68 	.word	0x20000d68
 8005158:	20000d7c 	.word	0x20000d7c
 800515c:	20000d80 	.word	0x20000d80
 8005160:	20000e30 	.word	0x20000e30
 8005164:	20000d90 	.word	0x20000d90
 8005168:	08006934 	.word	0x08006934

0800516c <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b086      	sub	sp, #24
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10a      	bne.n	8005194 <pvTimerGetTimerID+0x28>
	__asm volatile
 800517e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005182:	f383 8811 	msr	BASEPRI, r3
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	f3bf 8f4f 	dsb	sy
 800518e:	60fb      	str	r3, [r7, #12]
}
 8005190:	bf00      	nop
 8005192:	e7fe      	b.n	8005192 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8005194:	f000 f936 	bl	8005404 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	69db      	ldr	r3, [r3, #28]
 800519c:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800519e:	f000 f961 	bl	8005464 <vPortExitCritical>

	return pvReturn;
 80051a2:	693b      	ldr	r3, [r7, #16]
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3718      	adds	r7, #24
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80051ac:	b480      	push	{r7}
 80051ae:	b085      	sub	sp, #20
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	3b04      	subs	r3, #4
 80051bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80051c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	3b04      	subs	r3, #4
 80051ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	f023 0201 	bic.w	r2, r3, #1
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	3b04      	subs	r3, #4
 80051da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80051dc:	4a0c      	ldr	r2, [pc, #48]	; (8005210 <pxPortInitialiseStack+0x64>)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	3b14      	subs	r3, #20
 80051e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	3b04      	subs	r3, #4
 80051f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f06f 0202 	mvn.w	r2, #2
 80051fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	3b20      	subs	r3, #32
 8005200:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005202:	68fb      	ldr	r3, [r7, #12]
}
 8005204:	4618      	mov	r0, r3
 8005206:	3714      	adds	r7, #20
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr
 8005210:	08005215 	.word	0x08005215

08005214 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005214:	b480      	push	{r7}
 8005216:	b085      	sub	sp, #20
 8005218:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800521a:	2300      	movs	r3, #0
 800521c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800521e:	4b12      	ldr	r3, [pc, #72]	; (8005268 <prvTaskExitError+0x54>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005226:	d00a      	beq.n	800523e <prvTaskExitError+0x2a>
	__asm volatile
 8005228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800522c:	f383 8811 	msr	BASEPRI, r3
 8005230:	f3bf 8f6f 	isb	sy
 8005234:	f3bf 8f4f 	dsb	sy
 8005238:	60fb      	str	r3, [r7, #12]
}
 800523a:	bf00      	nop
 800523c:	e7fe      	b.n	800523c <prvTaskExitError+0x28>
	__asm volatile
 800523e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005242:	f383 8811 	msr	BASEPRI, r3
 8005246:	f3bf 8f6f 	isb	sy
 800524a:	f3bf 8f4f 	dsb	sy
 800524e:	60bb      	str	r3, [r7, #8]
}
 8005250:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005252:	bf00      	nop
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d0fc      	beq.n	8005254 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800525a:	bf00      	nop
 800525c:	bf00      	nop
 800525e:	3714      	adds	r7, #20
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr
 8005268:	2000000c 	.word	0x2000000c
 800526c:	00000000 	.word	0x00000000

08005270 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005270:	4b07      	ldr	r3, [pc, #28]	; (8005290 <pxCurrentTCBConst2>)
 8005272:	6819      	ldr	r1, [r3, #0]
 8005274:	6808      	ldr	r0, [r1, #0]
 8005276:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800527a:	f380 8809 	msr	PSP, r0
 800527e:	f3bf 8f6f 	isb	sy
 8005282:	f04f 0000 	mov.w	r0, #0
 8005286:	f380 8811 	msr	BASEPRI, r0
 800528a:	4770      	bx	lr
 800528c:	f3af 8000 	nop.w

08005290 <pxCurrentTCBConst2>:
 8005290:	20000854 	.word	0x20000854
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005294:	bf00      	nop
 8005296:	bf00      	nop

08005298 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005298:	4808      	ldr	r0, [pc, #32]	; (80052bc <prvPortStartFirstTask+0x24>)
 800529a:	6800      	ldr	r0, [r0, #0]
 800529c:	6800      	ldr	r0, [r0, #0]
 800529e:	f380 8808 	msr	MSP, r0
 80052a2:	f04f 0000 	mov.w	r0, #0
 80052a6:	f380 8814 	msr	CONTROL, r0
 80052aa:	b662      	cpsie	i
 80052ac:	b661      	cpsie	f
 80052ae:	f3bf 8f4f 	dsb	sy
 80052b2:	f3bf 8f6f 	isb	sy
 80052b6:	df00      	svc	0
 80052b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80052ba:	bf00      	nop
 80052bc:	e000ed08 	.word	0xe000ed08

080052c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b086      	sub	sp, #24
 80052c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80052c6:	4b46      	ldr	r3, [pc, #280]	; (80053e0 <xPortStartScheduler+0x120>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a46      	ldr	r2, [pc, #280]	; (80053e4 <xPortStartScheduler+0x124>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d10a      	bne.n	80052e6 <xPortStartScheduler+0x26>
	__asm volatile
 80052d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052d4:	f383 8811 	msr	BASEPRI, r3
 80052d8:	f3bf 8f6f 	isb	sy
 80052dc:	f3bf 8f4f 	dsb	sy
 80052e0:	613b      	str	r3, [r7, #16]
}
 80052e2:	bf00      	nop
 80052e4:	e7fe      	b.n	80052e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80052e6:	4b3e      	ldr	r3, [pc, #248]	; (80053e0 <xPortStartScheduler+0x120>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a3f      	ldr	r2, [pc, #252]	; (80053e8 <xPortStartScheduler+0x128>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d10a      	bne.n	8005306 <xPortStartScheduler+0x46>
	__asm volatile
 80052f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052f4:	f383 8811 	msr	BASEPRI, r3
 80052f8:	f3bf 8f6f 	isb	sy
 80052fc:	f3bf 8f4f 	dsb	sy
 8005300:	60fb      	str	r3, [r7, #12]
}
 8005302:	bf00      	nop
 8005304:	e7fe      	b.n	8005304 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005306:	4b39      	ldr	r3, [pc, #228]	; (80053ec <xPortStartScheduler+0x12c>)
 8005308:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	781b      	ldrb	r3, [r3, #0]
 800530e:	b2db      	uxtb	r3, r3
 8005310:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	22ff      	movs	r2, #255	; 0xff
 8005316:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	b2db      	uxtb	r3, r3
 800531e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005320:	78fb      	ldrb	r3, [r7, #3]
 8005322:	b2db      	uxtb	r3, r3
 8005324:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005328:	b2da      	uxtb	r2, r3
 800532a:	4b31      	ldr	r3, [pc, #196]	; (80053f0 <xPortStartScheduler+0x130>)
 800532c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800532e:	4b31      	ldr	r3, [pc, #196]	; (80053f4 <xPortStartScheduler+0x134>)
 8005330:	2207      	movs	r2, #7
 8005332:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005334:	e009      	b.n	800534a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005336:	4b2f      	ldr	r3, [pc, #188]	; (80053f4 <xPortStartScheduler+0x134>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	3b01      	subs	r3, #1
 800533c:	4a2d      	ldr	r2, [pc, #180]	; (80053f4 <xPortStartScheduler+0x134>)
 800533e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005340:	78fb      	ldrb	r3, [r7, #3]
 8005342:	b2db      	uxtb	r3, r3
 8005344:	005b      	lsls	r3, r3, #1
 8005346:	b2db      	uxtb	r3, r3
 8005348:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800534a:	78fb      	ldrb	r3, [r7, #3]
 800534c:	b2db      	uxtb	r3, r3
 800534e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005352:	2b80      	cmp	r3, #128	; 0x80
 8005354:	d0ef      	beq.n	8005336 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005356:	4b27      	ldr	r3, [pc, #156]	; (80053f4 <xPortStartScheduler+0x134>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f1c3 0307 	rsb	r3, r3, #7
 800535e:	2b04      	cmp	r3, #4
 8005360:	d00a      	beq.n	8005378 <xPortStartScheduler+0xb8>
	__asm volatile
 8005362:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005366:	f383 8811 	msr	BASEPRI, r3
 800536a:	f3bf 8f6f 	isb	sy
 800536e:	f3bf 8f4f 	dsb	sy
 8005372:	60bb      	str	r3, [r7, #8]
}
 8005374:	bf00      	nop
 8005376:	e7fe      	b.n	8005376 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005378:	4b1e      	ldr	r3, [pc, #120]	; (80053f4 <xPortStartScheduler+0x134>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	021b      	lsls	r3, r3, #8
 800537e:	4a1d      	ldr	r2, [pc, #116]	; (80053f4 <xPortStartScheduler+0x134>)
 8005380:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005382:	4b1c      	ldr	r3, [pc, #112]	; (80053f4 <xPortStartScheduler+0x134>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800538a:	4a1a      	ldr	r2, [pc, #104]	; (80053f4 <xPortStartScheduler+0x134>)
 800538c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	b2da      	uxtb	r2, r3
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005396:	4b18      	ldr	r3, [pc, #96]	; (80053f8 <xPortStartScheduler+0x138>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a17      	ldr	r2, [pc, #92]	; (80053f8 <xPortStartScheduler+0x138>)
 800539c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80053a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80053a2:	4b15      	ldr	r3, [pc, #84]	; (80053f8 <xPortStartScheduler+0x138>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a14      	ldr	r2, [pc, #80]	; (80053f8 <xPortStartScheduler+0x138>)
 80053a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80053ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80053ae:	f000 f8dd 	bl	800556c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80053b2:	4b12      	ldr	r3, [pc, #72]	; (80053fc <xPortStartScheduler+0x13c>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80053b8:	f000 f8fc 	bl	80055b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80053bc:	4b10      	ldr	r3, [pc, #64]	; (8005400 <xPortStartScheduler+0x140>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a0f      	ldr	r2, [pc, #60]	; (8005400 <xPortStartScheduler+0x140>)
 80053c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80053c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80053c8:	f7ff ff66 	bl	8005298 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80053cc:	f7fe ff9a 	bl	8004304 <vTaskSwitchContext>
	prvTaskExitError();
 80053d0:	f7ff ff20 	bl	8005214 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3718      	adds	r7, #24
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	e000ed00 	.word	0xe000ed00
 80053e4:	410fc271 	.word	0x410fc271
 80053e8:	410fc270 	.word	0x410fc270
 80053ec:	e000e400 	.word	0xe000e400
 80053f0:	20000e80 	.word	0x20000e80
 80053f4:	20000e84 	.word	0x20000e84
 80053f8:	e000ed20 	.word	0xe000ed20
 80053fc:	2000000c 	.word	0x2000000c
 8005400:	e000ef34 	.word	0xe000ef34

08005404 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
	__asm volatile
 800540a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800540e:	f383 8811 	msr	BASEPRI, r3
 8005412:	f3bf 8f6f 	isb	sy
 8005416:	f3bf 8f4f 	dsb	sy
 800541a:	607b      	str	r3, [r7, #4]
}
 800541c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800541e:	4b0f      	ldr	r3, [pc, #60]	; (800545c <vPortEnterCritical+0x58>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	3301      	adds	r3, #1
 8005424:	4a0d      	ldr	r2, [pc, #52]	; (800545c <vPortEnterCritical+0x58>)
 8005426:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005428:	4b0c      	ldr	r3, [pc, #48]	; (800545c <vPortEnterCritical+0x58>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2b01      	cmp	r3, #1
 800542e:	d10f      	bne.n	8005450 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005430:	4b0b      	ldr	r3, [pc, #44]	; (8005460 <vPortEnterCritical+0x5c>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	b2db      	uxtb	r3, r3
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00a      	beq.n	8005450 <vPortEnterCritical+0x4c>
	__asm volatile
 800543a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800543e:	f383 8811 	msr	BASEPRI, r3
 8005442:	f3bf 8f6f 	isb	sy
 8005446:	f3bf 8f4f 	dsb	sy
 800544a:	603b      	str	r3, [r7, #0]
}
 800544c:	bf00      	nop
 800544e:	e7fe      	b.n	800544e <vPortEnterCritical+0x4a>
	}
}
 8005450:	bf00      	nop
 8005452:	370c      	adds	r7, #12
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr
 800545c:	2000000c 	.word	0x2000000c
 8005460:	e000ed04 	.word	0xe000ed04

08005464 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005464:	b480      	push	{r7}
 8005466:	b083      	sub	sp, #12
 8005468:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800546a:	4b12      	ldr	r3, [pc, #72]	; (80054b4 <vPortExitCritical+0x50>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d10a      	bne.n	8005488 <vPortExitCritical+0x24>
	__asm volatile
 8005472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005476:	f383 8811 	msr	BASEPRI, r3
 800547a:	f3bf 8f6f 	isb	sy
 800547e:	f3bf 8f4f 	dsb	sy
 8005482:	607b      	str	r3, [r7, #4]
}
 8005484:	bf00      	nop
 8005486:	e7fe      	b.n	8005486 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005488:	4b0a      	ldr	r3, [pc, #40]	; (80054b4 <vPortExitCritical+0x50>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	3b01      	subs	r3, #1
 800548e:	4a09      	ldr	r2, [pc, #36]	; (80054b4 <vPortExitCritical+0x50>)
 8005490:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005492:	4b08      	ldr	r3, [pc, #32]	; (80054b4 <vPortExitCritical+0x50>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d105      	bne.n	80054a6 <vPortExitCritical+0x42>
 800549a:	2300      	movs	r3, #0
 800549c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	f383 8811 	msr	BASEPRI, r3
}
 80054a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80054a6:	bf00      	nop
 80054a8:	370c      	adds	r7, #12
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr
 80054b2:	bf00      	nop
 80054b4:	2000000c 	.word	0x2000000c
	...

080054c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80054c0:	f3ef 8009 	mrs	r0, PSP
 80054c4:	f3bf 8f6f 	isb	sy
 80054c8:	4b15      	ldr	r3, [pc, #84]	; (8005520 <pxCurrentTCBConst>)
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	f01e 0f10 	tst.w	lr, #16
 80054d0:	bf08      	it	eq
 80054d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80054d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054da:	6010      	str	r0, [r2, #0]
 80054dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80054e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80054e4:	f380 8811 	msr	BASEPRI, r0
 80054e8:	f3bf 8f4f 	dsb	sy
 80054ec:	f3bf 8f6f 	isb	sy
 80054f0:	f7fe ff08 	bl	8004304 <vTaskSwitchContext>
 80054f4:	f04f 0000 	mov.w	r0, #0
 80054f8:	f380 8811 	msr	BASEPRI, r0
 80054fc:	bc09      	pop	{r0, r3}
 80054fe:	6819      	ldr	r1, [r3, #0]
 8005500:	6808      	ldr	r0, [r1, #0]
 8005502:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005506:	f01e 0f10 	tst.w	lr, #16
 800550a:	bf08      	it	eq
 800550c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005510:	f380 8809 	msr	PSP, r0
 8005514:	f3bf 8f6f 	isb	sy
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	f3af 8000 	nop.w

08005520 <pxCurrentTCBConst>:
 8005520:	20000854 	.word	0x20000854
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005524:	bf00      	nop
 8005526:	bf00      	nop

08005528 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
	__asm volatile
 800552e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005532:	f383 8811 	msr	BASEPRI, r3
 8005536:	f3bf 8f6f 	isb	sy
 800553a:	f3bf 8f4f 	dsb	sy
 800553e:	607b      	str	r3, [r7, #4]
}
 8005540:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005542:	f7fe fe25 	bl	8004190 <xTaskIncrementTick>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d003      	beq.n	8005554 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800554c:	4b06      	ldr	r3, [pc, #24]	; (8005568 <xPortSysTickHandler+0x40>)
 800554e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005552:	601a      	str	r2, [r3, #0]
 8005554:	2300      	movs	r3, #0
 8005556:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	f383 8811 	msr	BASEPRI, r3
}
 800555e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005560:	bf00      	nop
 8005562:	3708      	adds	r7, #8
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}
 8005568:	e000ed04 	.word	0xe000ed04

0800556c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800556c:	b480      	push	{r7}
 800556e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005570:	4b0b      	ldr	r3, [pc, #44]	; (80055a0 <vPortSetupTimerInterrupt+0x34>)
 8005572:	2200      	movs	r2, #0
 8005574:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005576:	4b0b      	ldr	r3, [pc, #44]	; (80055a4 <vPortSetupTimerInterrupt+0x38>)
 8005578:	2200      	movs	r2, #0
 800557a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800557c:	4b0a      	ldr	r3, [pc, #40]	; (80055a8 <vPortSetupTimerInterrupt+0x3c>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a0a      	ldr	r2, [pc, #40]	; (80055ac <vPortSetupTimerInterrupt+0x40>)
 8005582:	fba2 2303 	umull	r2, r3, r2, r3
 8005586:	099b      	lsrs	r3, r3, #6
 8005588:	4a09      	ldr	r2, [pc, #36]	; (80055b0 <vPortSetupTimerInterrupt+0x44>)
 800558a:	3b01      	subs	r3, #1
 800558c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800558e:	4b04      	ldr	r3, [pc, #16]	; (80055a0 <vPortSetupTimerInterrupt+0x34>)
 8005590:	2207      	movs	r2, #7
 8005592:	601a      	str	r2, [r3, #0]
}
 8005594:	bf00      	nop
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr
 800559e:	bf00      	nop
 80055a0:	e000e010 	.word	0xe000e010
 80055a4:	e000e018 	.word	0xe000e018
 80055a8:	20000000 	.word	0x20000000
 80055ac:	10624dd3 	.word	0x10624dd3
 80055b0:	e000e014 	.word	0xe000e014

080055b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80055b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80055c4 <vPortEnableVFP+0x10>
 80055b8:	6801      	ldr	r1, [r0, #0]
 80055ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80055be:	6001      	str	r1, [r0, #0]
 80055c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80055c2:	bf00      	nop
 80055c4:	e000ed88 	.word	0xe000ed88

080055c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80055c8:	b480      	push	{r7}
 80055ca:	b085      	sub	sp, #20
 80055cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80055ce:	f3ef 8305 	mrs	r3, IPSR
 80055d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2b0f      	cmp	r3, #15
 80055d8:	d914      	bls.n	8005604 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80055da:	4a17      	ldr	r2, [pc, #92]	; (8005638 <vPortValidateInterruptPriority+0x70>)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	4413      	add	r3, r2
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80055e4:	4b15      	ldr	r3, [pc, #84]	; (800563c <vPortValidateInterruptPriority+0x74>)
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	7afa      	ldrb	r2, [r7, #11]
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d20a      	bcs.n	8005604 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80055ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f2:	f383 8811 	msr	BASEPRI, r3
 80055f6:	f3bf 8f6f 	isb	sy
 80055fa:	f3bf 8f4f 	dsb	sy
 80055fe:	607b      	str	r3, [r7, #4]
}
 8005600:	bf00      	nop
 8005602:	e7fe      	b.n	8005602 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005604:	4b0e      	ldr	r3, [pc, #56]	; (8005640 <vPortValidateInterruptPriority+0x78>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800560c:	4b0d      	ldr	r3, [pc, #52]	; (8005644 <vPortValidateInterruptPriority+0x7c>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	429a      	cmp	r2, r3
 8005612:	d90a      	bls.n	800562a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005618:	f383 8811 	msr	BASEPRI, r3
 800561c:	f3bf 8f6f 	isb	sy
 8005620:	f3bf 8f4f 	dsb	sy
 8005624:	603b      	str	r3, [r7, #0]
}
 8005626:	bf00      	nop
 8005628:	e7fe      	b.n	8005628 <vPortValidateInterruptPriority+0x60>
	}
 800562a:	bf00      	nop
 800562c:	3714      	adds	r7, #20
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr
 8005636:	bf00      	nop
 8005638:	e000e3f0 	.word	0xe000e3f0
 800563c:	20000e80 	.word	0x20000e80
 8005640:	e000ed0c 	.word	0xe000ed0c
 8005644:	20000e84 	.word	0x20000e84

08005648 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b08a      	sub	sp, #40	; 0x28
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005650:	2300      	movs	r3, #0
 8005652:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005654:	f7fe fce0 	bl	8004018 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005658:	4b5b      	ldr	r3, [pc, #364]	; (80057c8 <pvPortMalloc+0x180>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d101      	bne.n	8005664 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005660:	f000 f920 	bl	80058a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005664:	4b59      	ldr	r3, [pc, #356]	; (80057cc <pvPortMalloc+0x184>)
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4013      	ands	r3, r2
 800566c:	2b00      	cmp	r3, #0
 800566e:	f040 8093 	bne.w	8005798 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d01d      	beq.n	80056b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005678:	2208      	movs	r2, #8
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4413      	add	r3, r2
 800567e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f003 0307 	and.w	r3, r3, #7
 8005686:	2b00      	cmp	r3, #0
 8005688:	d014      	beq.n	80056b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f023 0307 	bic.w	r3, r3, #7
 8005690:	3308      	adds	r3, #8
 8005692:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f003 0307 	and.w	r3, r3, #7
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00a      	beq.n	80056b4 <pvPortMalloc+0x6c>
	__asm volatile
 800569e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056a2:	f383 8811 	msr	BASEPRI, r3
 80056a6:	f3bf 8f6f 	isb	sy
 80056aa:	f3bf 8f4f 	dsb	sy
 80056ae:	617b      	str	r3, [r7, #20]
}
 80056b0:	bf00      	nop
 80056b2:	e7fe      	b.n	80056b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d06e      	beq.n	8005798 <pvPortMalloc+0x150>
 80056ba:	4b45      	ldr	r3, [pc, #276]	; (80057d0 <pvPortMalloc+0x188>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d869      	bhi.n	8005798 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80056c4:	4b43      	ldr	r3, [pc, #268]	; (80057d4 <pvPortMalloc+0x18c>)
 80056c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80056c8:	4b42      	ldr	r3, [pc, #264]	; (80057d4 <pvPortMalloc+0x18c>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80056ce:	e004      	b.n	80056da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80056d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80056d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80056da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	687a      	ldr	r2, [r7, #4]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d903      	bls.n	80056ec <pvPortMalloc+0xa4>
 80056e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d1f1      	bne.n	80056d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80056ec:	4b36      	ldr	r3, [pc, #216]	; (80057c8 <pvPortMalloc+0x180>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d050      	beq.n	8005798 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80056f6:	6a3b      	ldr	r3, [r7, #32]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2208      	movs	r2, #8
 80056fc:	4413      	add	r3, r2
 80056fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	6a3b      	ldr	r3, [r7, #32]
 8005706:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800570a:	685a      	ldr	r2, [r3, #4]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	1ad2      	subs	r2, r2, r3
 8005710:	2308      	movs	r3, #8
 8005712:	005b      	lsls	r3, r3, #1
 8005714:	429a      	cmp	r2, r3
 8005716:	d91f      	bls.n	8005758 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005718:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4413      	add	r3, r2
 800571e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	f003 0307 	and.w	r3, r3, #7
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00a      	beq.n	8005740 <pvPortMalloc+0xf8>
	__asm volatile
 800572a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800572e:	f383 8811 	msr	BASEPRI, r3
 8005732:	f3bf 8f6f 	isb	sy
 8005736:	f3bf 8f4f 	dsb	sy
 800573a:	613b      	str	r3, [r7, #16]
}
 800573c:	bf00      	nop
 800573e:	e7fe      	b.n	800573e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005742:	685a      	ldr	r2, [r3, #4]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	1ad2      	subs	r2, r2, r3
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800574c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005752:	69b8      	ldr	r0, [r7, #24]
 8005754:	f000 f908 	bl	8005968 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005758:	4b1d      	ldr	r3, [pc, #116]	; (80057d0 <pvPortMalloc+0x188>)
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	4a1b      	ldr	r2, [pc, #108]	; (80057d0 <pvPortMalloc+0x188>)
 8005764:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005766:	4b1a      	ldr	r3, [pc, #104]	; (80057d0 <pvPortMalloc+0x188>)
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	4b1b      	ldr	r3, [pc, #108]	; (80057d8 <pvPortMalloc+0x190>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	429a      	cmp	r2, r3
 8005770:	d203      	bcs.n	800577a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005772:	4b17      	ldr	r3, [pc, #92]	; (80057d0 <pvPortMalloc+0x188>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a18      	ldr	r2, [pc, #96]	; (80057d8 <pvPortMalloc+0x190>)
 8005778:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800577a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800577c:	685a      	ldr	r2, [r3, #4]
 800577e:	4b13      	ldr	r3, [pc, #76]	; (80057cc <pvPortMalloc+0x184>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	431a      	orrs	r2, r3
 8005784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005786:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578a:	2200      	movs	r2, #0
 800578c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800578e:	4b13      	ldr	r3, [pc, #76]	; (80057dc <pvPortMalloc+0x194>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	3301      	adds	r3, #1
 8005794:	4a11      	ldr	r2, [pc, #68]	; (80057dc <pvPortMalloc+0x194>)
 8005796:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005798:	f7fe fc4c 	bl	8004034 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	f003 0307 	and.w	r3, r3, #7
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d00a      	beq.n	80057bc <pvPortMalloc+0x174>
	__asm volatile
 80057a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057aa:	f383 8811 	msr	BASEPRI, r3
 80057ae:	f3bf 8f6f 	isb	sy
 80057b2:	f3bf 8f4f 	dsb	sy
 80057b6:	60fb      	str	r3, [r7, #12]
}
 80057b8:	bf00      	nop
 80057ba:	e7fe      	b.n	80057ba <pvPortMalloc+0x172>
	return pvReturn;
 80057bc:	69fb      	ldr	r3, [r7, #28]
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3728      	adds	r7, #40	; 0x28
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	20004a90 	.word	0x20004a90
 80057cc:	20004aa4 	.word	0x20004aa4
 80057d0:	20004a94 	.word	0x20004a94
 80057d4:	20004a88 	.word	0x20004a88
 80057d8:	20004a98 	.word	0x20004a98
 80057dc:	20004a9c 	.word	0x20004a9c

080057e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b086      	sub	sp, #24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d04d      	beq.n	800588e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80057f2:	2308      	movs	r3, #8
 80057f4:	425b      	negs	r3, r3
 80057f6:	697a      	ldr	r2, [r7, #20]
 80057f8:	4413      	add	r3, r2
 80057fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	685a      	ldr	r2, [r3, #4]
 8005804:	4b24      	ldr	r3, [pc, #144]	; (8005898 <vPortFree+0xb8>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4013      	ands	r3, r2
 800580a:	2b00      	cmp	r3, #0
 800580c:	d10a      	bne.n	8005824 <vPortFree+0x44>
	__asm volatile
 800580e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005812:	f383 8811 	msr	BASEPRI, r3
 8005816:	f3bf 8f6f 	isb	sy
 800581a:	f3bf 8f4f 	dsb	sy
 800581e:	60fb      	str	r3, [r7, #12]
}
 8005820:	bf00      	nop
 8005822:	e7fe      	b.n	8005822 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d00a      	beq.n	8005842 <vPortFree+0x62>
	__asm volatile
 800582c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005830:	f383 8811 	msr	BASEPRI, r3
 8005834:	f3bf 8f6f 	isb	sy
 8005838:	f3bf 8f4f 	dsb	sy
 800583c:	60bb      	str	r3, [r7, #8]
}
 800583e:	bf00      	nop
 8005840:	e7fe      	b.n	8005840 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	685a      	ldr	r2, [r3, #4]
 8005846:	4b14      	ldr	r3, [pc, #80]	; (8005898 <vPortFree+0xb8>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4013      	ands	r3, r2
 800584c:	2b00      	cmp	r3, #0
 800584e:	d01e      	beq.n	800588e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d11a      	bne.n	800588e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	685a      	ldr	r2, [r3, #4]
 800585c:	4b0e      	ldr	r3, [pc, #56]	; (8005898 <vPortFree+0xb8>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	43db      	mvns	r3, r3
 8005862:	401a      	ands	r2, r3
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005868:	f7fe fbd6 	bl	8004018 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	685a      	ldr	r2, [r3, #4]
 8005870:	4b0a      	ldr	r3, [pc, #40]	; (800589c <vPortFree+0xbc>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4413      	add	r3, r2
 8005876:	4a09      	ldr	r2, [pc, #36]	; (800589c <vPortFree+0xbc>)
 8005878:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800587a:	6938      	ldr	r0, [r7, #16]
 800587c:	f000 f874 	bl	8005968 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005880:	4b07      	ldr	r3, [pc, #28]	; (80058a0 <vPortFree+0xc0>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	3301      	adds	r3, #1
 8005886:	4a06      	ldr	r2, [pc, #24]	; (80058a0 <vPortFree+0xc0>)
 8005888:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800588a:	f7fe fbd3 	bl	8004034 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800588e:	bf00      	nop
 8005890:	3718      	adds	r7, #24
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	20004aa4 	.word	0x20004aa4
 800589c:	20004a94 	.word	0x20004a94
 80058a0:	20004aa0 	.word	0x20004aa0

080058a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80058a4:	b480      	push	{r7}
 80058a6:	b085      	sub	sp, #20
 80058a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80058aa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80058ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80058b0:	4b27      	ldr	r3, [pc, #156]	; (8005950 <prvHeapInit+0xac>)
 80058b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f003 0307 	and.w	r3, r3, #7
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00c      	beq.n	80058d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	3307      	adds	r3, #7
 80058c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f023 0307 	bic.w	r3, r3, #7
 80058ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80058cc:	68ba      	ldr	r2, [r7, #8]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	4a1f      	ldr	r2, [pc, #124]	; (8005950 <prvHeapInit+0xac>)
 80058d4:	4413      	add	r3, r2
 80058d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80058dc:	4a1d      	ldr	r2, [pc, #116]	; (8005954 <prvHeapInit+0xb0>)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80058e2:	4b1c      	ldr	r3, [pc, #112]	; (8005954 <prvHeapInit+0xb0>)
 80058e4:	2200      	movs	r2, #0
 80058e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	68ba      	ldr	r2, [r7, #8]
 80058ec:	4413      	add	r3, r2
 80058ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80058f0:	2208      	movs	r2, #8
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	1a9b      	subs	r3, r3, r2
 80058f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f023 0307 	bic.w	r3, r3, #7
 80058fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	4a15      	ldr	r2, [pc, #84]	; (8005958 <prvHeapInit+0xb4>)
 8005904:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005906:	4b14      	ldr	r3, [pc, #80]	; (8005958 <prvHeapInit+0xb4>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	2200      	movs	r2, #0
 800590c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800590e:	4b12      	ldr	r3, [pc, #72]	; (8005958 <prvHeapInit+0xb4>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	2200      	movs	r2, #0
 8005914:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	1ad2      	subs	r2, r2, r3
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005924:	4b0c      	ldr	r3, [pc, #48]	; (8005958 <prvHeapInit+0xb4>)
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	4a0a      	ldr	r2, [pc, #40]	; (800595c <prvHeapInit+0xb8>)
 8005932:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	4a09      	ldr	r2, [pc, #36]	; (8005960 <prvHeapInit+0xbc>)
 800593a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800593c:	4b09      	ldr	r3, [pc, #36]	; (8005964 <prvHeapInit+0xc0>)
 800593e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005942:	601a      	str	r2, [r3, #0]
}
 8005944:	bf00      	nop
 8005946:	3714      	adds	r7, #20
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr
 8005950:	20000e88 	.word	0x20000e88
 8005954:	20004a88 	.word	0x20004a88
 8005958:	20004a90 	.word	0x20004a90
 800595c:	20004a98 	.word	0x20004a98
 8005960:	20004a94 	.word	0x20004a94
 8005964:	20004aa4 	.word	0x20004aa4

08005968 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005968:	b480      	push	{r7}
 800596a:	b085      	sub	sp, #20
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005970:	4b28      	ldr	r3, [pc, #160]	; (8005a14 <prvInsertBlockIntoFreeList+0xac>)
 8005972:	60fb      	str	r3, [r7, #12]
 8005974:	e002      	b.n	800597c <prvInsertBlockIntoFreeList+0x14>
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	60fb      	str	r3, [r7, #12]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	429a      	cmp	r2, r3
 8005984:	d8f7      	bhi.n	8005976 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	68ba      	ldr	r2, [r7, #8]
 8005990:	4413      	add	r3, r2
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	429a      	cmp	r2, r3
 8005996:	d108      	bne.n	80059aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	685a      	ldr	r2, [r3, #4]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	441a      	add	r2, r3
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	68ba      	ldr	r2, [r7, #8]
 80059b4:	441a      	add	r2, r3
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d118      	bne.n	80059f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	4b15      	ldr	r3, [pc, #84]	; (8005a18 <prvInsertBlockIntoFreeList+0xb0>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d00d      	beq.n	80059e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	685a      	ldr	r2, [r3, #4]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	441a      	add	r2, r3
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	601a      	str	r2, [r3, #0]
 80059e4:	e008      	b.n	80059f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80059e6:	4b0c      	ldr	r3, [pc, #48]	; (8005a18 <prvInsertBlockIntoFreeList+0xb0>)
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	601a      	str	r2, [r3, #0]
 80059ee:	e003      	b.n	80059f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80059f8:	68fa      	ldr	r2, [r7, #12]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d002      	beq.n	8005a06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a06:	bf00      	nop
 8005a08:	3714      	adds	r7, #20
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	20004a88 	.word	0x20004a88
 8005a18:	20004a90 	.word	0x20004a90

08005a1c <std>:
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	b510      	push	{r4, lr}
 8005a20:	4604      	mov	r4, r0
 8005a22:	e9c0 3300 	strd	r3, r3, [r0]
 8005a26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a2a:	6083      	str	r3, [r0, #8]
 8005a2c:	8181      	strh	r1, [r0, #12]
 8005a2e:	6643      	str	r3, [r0, #100]	; 0x64
 8005a30:	81c2      	strh	r2, [r0, #14]
 8005a32:	6183      	str	r3, [r0, #24]
 8005a34:	4619      	mov	r1, r3
 8005a36:	2208      	movs	r2, #8
 8005a38:	305c      	adds	r0, #92	; 0x5c
 8005a3a:	f000 f906 	bl	8005c4a <memset>
 8005a3e:	4b0d      	ldr	r3, [pc, #52]	; (8005a74 <std+0x58>)
 8005a40:	6263      	str	r3, [r4, #36]	; 0x24
 8005a42:	4b0d      	ldr	r3, [pc, #52]	; (8005a78 <std+0x5c>)
 8005a44:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a46:	4b0d      	ldr	r3, [pc, #52]	; (8005a7c <std+0x60>)
 8005a48:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a4a:	4b0d      	ldr	r3, [pc, #52]	; (8005a80 <std+0x64>)
 8005a4c:	6323      	str	r3, [r4, #48]	; 0x30
 8005a4e:	4b0d      	ldr	r3, [pc, #52]	; (8005a84 <std+0x68>)
 8005a50:	6224      	str	r4, [r4, #32]
 8005a52:	429c      	cmp	r4, r3
 8005a54:	d006      	beq.n	8005a64 <std+0x48>
 8005a56:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005a5a:	4294      	cmp	r4, r2
 8005a5c:	d002      	beq.n	8005a64 <std+0x48>
 8005a5e:	33d0      	adds	r3, #208	; 0xd0
 8005a60:	429c      	cmp	r4, r3
 8005a62:	d105      	bne.n	8005a70 <std+0x54>
 8005a64:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005a68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a6c:	f000 b966 	b.w	8005d3c <__retarget_lock_init_recursive>
 8005a70:	bd10      	pop	{r4, pc}
 8005a72:	bf00      	nop
 8005a74:	08005bc5 	.word	0x08005bc5
 8005a78:	08005be7 	.word	0x08005be7
 8005a7c:	08005c1f 	.word	0x08005c1f
 8005a80:	08005c43 	.word	0x08005c43
 8005a84:	20004aa8 	.word	0x20004aa8

08005a88 <stdio_exit_handler>:
 8005a88:	4a02      	ldr	r2, [pc, #8]	; (8005a94 <stdio_exit_handler+0xc>)
 8005a8a:	4903      	ldr	r1, [pc, #12]	; (8005a98 <stdio_exit_handler+0x10>)
 8005a8c:	4803      	ldr	r0, [pc, #12]	; (8005a9c <stdio_exit_handler+0x14>)
 8005a8e:	f000 b869 	b.w	8005b64 <_fwalk_sglue>
 8005a92:	bf00      	nop
 8005a94:	20000010 	.word	0x20000010
 8005a98:	08006605 	.word	0x08006605
 8005a9c:	2000001c 	.word	0x2000001c

08005aa0 <cleanup_stdio>:
 8005aa0:	6841      	ldr	r1, [r0, #4]
 8005aa2:	4b0c      	ldr	r3, [pc, #48]	; (8005ad4 <cleanup_stdio+0x34>)
 8005aa4:	4299      	cmp	r1, r3
 8005aa6:	b510      	push	{r4, lr}
 8005aa8:	4604      	mov	r4, r0
 8005aaa:	d001      	beq.n	8005ab0 <cleanup_stdio+0x10>
 8005aac:	f000 fdaa 	bl	8006604 <_fflush_r>
 8005ab0:	68a1      	ldr	r1, [r4, #8]
 8005ab2:	4b09      	ldr	r3, [pc, #36]	; (8005ad8 <cleanup_stdio+0x38>)
 8005ab4:	4299      	cmp	r1, r3
 8005ab6:	d002      	beq.n	8005abe <cleanup_stdio+0x1e>
 8005ab8:	4620      	mov	r0, r4
 8005aba:	f000 fda3 	bl	8006604 <_fflush_r>
 8005abe:	68e1      	ldr	r1, [r4, #12]
 8005ac0:	4b06      	ldr	r3, [pc, #24]	; (8005adc <cleanup_stdio+0x3c>)
 8005ac2:	4299      	cmp	r1, r3
 8005ac4:	d004      	beq.n	8005ad0 <cleanup_stdio+0x30>
 8005ac6:	4620      	mov	r0, r4
 8005ac8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005acc:	f000 bd9a 	b.w	8006604 <_fflush_r>
 8005ad0:	bd10      	pop	{r4, pc}
 8005ad2:	bf00      	nop
 8005ad4:	20004aa8 	.word	0x20004aa8
 8005ad8:	20004b10 	.word	0x20004b10
 8005adc:	20004b78 	.word	0x20004b78

08005ae0 <global_stdio_init.part.0>:
 8005ae0:	b510      	push	{r4, lr}
 8005ae2:	4b0b      	ldr	r3, [pc, #44]	; (8005b10 <global_stdio_init.part.0+0x30>)
 8005ae4:	4c0b      	ldr	r4, [pc, #44]	; (8005b14 <global_stdio_init.part.0+0x34>)
 8005ae6:	4a0c      	ldr	r2, [pc, #48]	; (8005b18 <global_stdio_init.part.0+0x38>)
 8005ae8:	601a      	str	r2, [r3, #0]
 8005aea:	4620      	mov	r0, r4
 8005aec:	2200      	movs	r2, #0
 8005aee:	2104      	movs	r1, #4
 8005af0:	f7ff ff94 	bl	8005a1c <std>
 8005af4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005af8:	2201      	movs	r2, #1
 8005afa:	2109      	movs	r1, #9
 8005afc:	f7ff ff8e 	bl	8005a1c <std>
 8005b00:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005b04:	2202      	movs	r2, #2
 8005b06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b0a:	2112      	movs	r1, #18
 8005b0c:	f7ff bf86 	b.w	8005a1c <std>
 8005b10:	20004be0 	.word	0x20004be0
 8005b14:	20004aa8 	.word	0x20004aa8
 8005b18:	08005a89 	.word	0x08005a89

08005b1c <__sfp_lock_acquire>:
 8005b1c:	4801      	ldr	r0, [pc, #4]	; (8005b24 <__sfp_lock_acquire+0x8>)
 8005b1e:	f000 b90e 	b.w	8005d3e <__retarget_lock_acquire_recursive>
 8005b22:	bf00      	nop
 8005b24:	20004be9 	.word	0x20004be9

08005b28 <__sfp_lock_release>:
 8005b28:	4801      	ldr	r0, [pc, #4]	; (8005b30 <__sfp_lock_release+0x8>)
 8005b2a:	f000 b909 	b.w	8005d40 <__retarget_lock_release_recursive>
 8005b2e:	bf00      	nop
 8005b30:	20004be9 	.word	0x20004be9

08005b34 <__sinit>:
 8005b34:	b510      	push	{r4, lr}
 8005b36:	4604      	mov	r4, r0
 8005b38:	f7ff fff0 	bl	8005b1c <__sfp_lock_acquire>
 8005b3c:	6a23      	ldr	r3, [r4, #32]
 8005b3e:	b11b      	cbz	r3, 8005b48 <__sinit+0x14>
 8005b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b44:	f7ff bff0 	b.w	8005b28 <__sfp_lock_release>
 8005b48:	4b04      	ldr	r3, [pc, #16]	; (8005b5c <__sinit+0x28>)
 8005b4a:	6223      	str	r3, [r4, #32]
 8005b4c:	4b04      	ldr	r3, [pc, #16]	; (8005b60 <__sinit+0x2c>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d1f5      	bne.n	8005b40 <__sinit+0xc>
 8005b54:	f7ff ffc4 	bl	8005ae0 <global_stdio_init.part.0>
 8005b58:	e7f2      	b.n	8005b40 <__sinit+0xc>
 8005b5a:	bf00      	nop
 8005b5c:	08005aa1 	.word	0x08005aa1
 8005b60:	20004be0 	.word	0x20004be0

08005b64 <_fwalk_sglue>:
 8005b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b68:	4607      	mov	r7, r0
 8005b6a:	4688      	mov	r8, r1
 8005b6c:	4614      	mov	r4, r2
 8005b6e:	2600      	movs	r6, #0
 8005b70:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b74:	f1b9 0901 	subs.w	r9, r9, #1
 8005b78:	d505      	bpl.n	8005b86 <_fwalk_sglue+0x22>
 8005b7a:	6824      	ldr	r4, [r4, #0]
 8005b7c:	2c00      	cmp	r4, #0
 8005b7e:	d1f7      	bne.n	8005b70 <_fwalk_sglue+0xc>
 8005b80:	4630      	mov	r0, r6
 8005b82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b86:	89ab      	ldrh	r3, [r5, #12]
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d907      	bls.n	8005b9c <_fwalk_sglue+0x38>
 8005b8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b90:	3301      	adds	r3, #1
 8005b92:	d003      	beq.n	8005b9c <_fwalk_sglue+0x38>
 8005b94:	4629      	mov	r1, r5
 8005b96:	4638      	mov	r0, r7
 8005b98:	47c0      	blx	r8
 8005b9a:	4306      	orrs	r6, r0
 8005b9c:	3568      	adds	r5, #104	; 0x68
 8005b9e:	e7e9      	b.n	8005b74 <_fwalk_sglue+0x10>

08005ba0 <iprintf>:
 8005ba0:	b40f      	push	{r0, r1, r2, r3}
 8005ba2:	b507      	push	{r0, r1, r2, lr}
 8005ba4:	4906      	ldr	r1, [pc, #24]	; (8005bc0 <iprintf+0x20>)
 8005ba6:	ab04      	add	r3, sp, #16
 8005ba8:	6808      	ldr	r0, [r1, #0]
 8005baa:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bae:	6881      	ldr	r1, [r0, #8]
 8005bb0:	9301      	str	r3, [sp, #4]
 8005bb2:	f000 f9f7 	bl	8005fa4 <_vfiprintf_r>
 8005bb6:	b003      	add	sp, #12
 8005bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bbc:	b004      	add	sp, #16
 8005bbe:	4770      	bx	lr
 8005bc0:	20000068 	.word	0x20000068

08005bc4 <__sread>:
 8005bc4:	b510      	push	{r4, lr}
 8005bc6:	460c      	mov	r4, r1
 8005bc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bcc:	f000 f868 	bl	8005ca0 <_read_r>
 8005bd0:	2800      	cmp	r0, #0
 8005bd2:	bfab      	itete	ge
 8005bd4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005bd6:	89a3      	ldrhlt	r3, [r4, #12]
 8005bd8:	181b      	addge	r3, r3, r0
 8005bda:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005bde:	bfac      	ite	ge
 8005be0:	6563      	strge	r3, [r4, #84]	; 0x54
 8005be2:	81a3      	strhlt	r3, [r4, #12]
 8005be4:	bd10      	pop	{r4, pc}

08005be6 <__swrite>:
 8005be6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bea:	461f      	mov	r7, r3
 8005bec:	898b      	ldrh	r3, [r1, #12]
 8005bee:	05db      	lsls	r3, r3, #23
 8005bf0:	4605      	mov	r5, r0
 8005bf2:	460c      	mov	r4, r1
 8005bf4:	4616      	mov	r6, r2
 8005bf6:	d505      	bpl.n	8005c04 <__swrite+0x1e>
 8005bf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bfc:	2302      	movs	r3, #2
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f000 f83c 	bl	8005c7c <_lseek_r>
 8005c04:	89a3      	ldrh	r3, [r4, #12]
 8005c06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c0e:	81a3      	strh	r3, [r4, #12]
 8005c10:	4632      	mov	r2, r6
 8005c12:	463b      	mov	r3, r7
 8005c14:	4628      	mov	r0, r5
 8005c16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c1a:	f000 b853 	b.w	8005cc4 <_write_r>

08005c1e <__sseek>:
 8005c1e:	b510      	push	{r4, lr}
 8005c20:	460c      	mov	r4, r1
 8005c22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c26:	f000 f829 	bl	8005c7c <_lseek_r>
 8005c2a:	1c43      	adds	r3, r0, #1
 8005c2c:	89a3      	ldrh	r3, [r4, #12]
 8005c2e:	bf15      	itete	ne
 8005c30:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c3a:	81a3      	strheq	r3, [r4, #12]
 8005c3c:	bf18      	it	ne
 8005c3e:	81a3      	strhne	r3, [r4, #12]
 8005c40:	bd10      	pop	{r4, pc}

08005c42 <__sclose>:
 8005c42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c46:	f000 b809 	b.w	8005c5c <_close_r>

08005c4a <memset>:
 8005c4a:	4402      	add	r2, r0
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d100      	bne.n	8005c54 <memset+0xa>
 8005c52:	4770      	bx	lr
 8005c54:	f803 1b01 	strb.w	r1, [r3], #1
 8005c58:	e7f9      	b.n	8005c4e <memset+0x4>
	...

08005c5c <_close_r>:
 8005c5c:	b538      	push	{r3, r4, r5, lr}
 8005c5e:	4d06      	ldr	r5, [pc, #24]	; (8005c78 <_close_r+0x1c>)
 8005c60:	2300      	movs	r3, #0
 8005c62:	4604      	mov	r4, r0
 8005c64:	4608      	mov	r0, r1
 8005c66:	602b      	str	r3, [r5, #0]
 8005c68:	f7fa fff3 	bl	8000c52 <_close>
 8005c6c:	1c43      	adds	r3, r0, #1
 8005c6e:	d102      	bne.n	8005c76 <_close_r+0x1a>
 8005c70:	682b      	ldr	r3, [r5, #0]
 8005c72:	b103      	cbz	r3, 8005c76 <_close_r+0x1a>
 8005c74:	6023      	str	r3, [r4, #0]
 8005c76:	bd38      	pop	{r3, r4, r5, pc}
 8005c78:	20004be4 	.word	0x20004be4

08005c7c <_lseek_r>:
 8005c7c:	b538      	push	{r3, r4, r5, lr}
 8005c7e:	4d07      	ldr	r5, [pc, #28]	; (8005c9c <_lseek_r+0x20>)
 8005c80:	4604      	mov	r4, r0
 8005c82:	4608      	mov	r0, r1
 8005c84:	4611      	mov	r1, r2
 8005c86:	2200      	movs	r2, #0
 8005c88:	602a      	str	r2, [r5, #0]
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	f7fb f808 	bl	8000ca0 <_lseek>
 8005c90:	1c43      	adds	r3, r0, #1
 8005c92:	d102      	bne.n	8005c9a <_lseek_r+0x1e>
 8005c94:	682b      	ldr	r3, [r5, #0]
 8005c96:	b103      	cbz	r3, 8005c9a <_lseek_r+0x1e>
 8005c98:	6023      	str	r3, [r4, #0]
 8005c9a:	bd38      	pop	{r3, r4, r5, pc}
 8005c9c:	20004be4 	.word	0x20004be4

08005ca0 <_read_r>:
 8005ca0:	b538      	push	{r3, r4, r5, lr}
 8005ca2:	4d07      	ldr	r5, [pc, #28]	; (8005cc0 <_read_r+0x20>)
 8005ca4:	4604      	mov	r4, r0
 8005ca6:	4608      	mov	r0, r1
 8005ca8:	4611      	mov	r1, r2
 8005caa:	2200      	movs	r2, #0
 8005cac:	602a      	str	r2, [r5, #0]
 8005cae:	461a      	mov	r2, r3
 8005cb0:	f7fa ff96 	bl	8000be0 <_read>
 8005cb4:	1c43      	adds	r3, r0, #1
 8005cb6:	d102      	bne.n	8005cbe <_read_r+0x1e>
 8005cb8:	682b      	ldr	r3, [r5, #0]
 8005cba:	b103      	cbz	r3, 8005cbe <_read_r+0x1e>
 8005cbc:	6023      	str	r3, [r4, #0]
 8005cbe:	bd38      	pop	{r3, r4, r5, pc}
 8005cc0:	20004be4 	.word	0x20004be4

08005cc4 <_write_r>:
 8005cc4:	b538      	push	{r3, r4, r5, lr}
 8005cc6:	4d07      	ldr	r5, [pc, #28]	; (8005ce4 <_write_r+0x20>)
 8005cc8:	4604      	mov	r4, r0
 8005cca:	4608      	mov	r0, r1
 8005ccc:	4611      	mov	r1, r2
 8005cce:	2200      	movs	r2, #0
 8005cd0:	602a      	str	r2, [r5, #0]
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	f7fa ffa1 	bl	8000c1a <_write>
 8005cd8:	1c43      	adds	r3, r0, #1
 8005cda:	d102      	bne.n	8005ce2 <_write_r+0x1e>
 8005cdc:	682b      	ldr	r3, [r5, #0]
 8005cde:	b103      	cbz	r3, 8005ce2 <_write_r+0x1e>
 8005ce0:	6023      	str	r3, [r4, #0]
 8005ce2:	bd38      	pop	{r3, r4, r5, pc}
 8005ce4:	20004be4 	.word	0x20004be4

08005ce8 <__errno>:
 8005ce8:	4b01      	ldr	r3, [pc, #4]	; (8005cf0 <__errno+0x8>)
 8005cea:	6818      	ldr	r0, [r3, #0]
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	20000068 	.word	0x20000068

08005cf4 <__libc_init_array>:
 8005cf4:	b570      	push	{r4, r5, r6, lr}
 8005cf6:	4d0d      	ldr	r5, [pc, #52]	; (8005d2c <__libc_init_array+0x38>)
 8005cf8:	4c0d      	ldr	r4, [pc, #52]	; (8005d30 <__libc_init_array+0x3c>)
 8005cfa:	1b64      	subs	r4, r4, r5
 8005cfc:	10a4      	asrs	r4, r4, #2
 8005cfe:	2600      	movs	r6, #0
 8005d00:	42a6      	cmp	r6, r4
 8005d02:	d109      	bne.n	8005d18 <__libc_init_array+0x24>
 8005d04:	4d0b      	ldr	r5, [pc, #44]	; (8005d34 <__libc_init_array+0x40>)
 8005d06:	4c0c      	ldr	r4, [pc, #48]	; (8005d38 <__libc_init_array+0x44>)
 8005d08:	f000 fdce 	bl	80068a8 <_init>
 8005d0c:	1b64      	subs	r4, r4, r5
 8005d0e:	10a4      	asrs	r4, r4, #2
 8005d10:	2600      	movs	r6, #0
 8005d12:	42a6      	cmp	r6, r4
 8005d14:	d105      	bne.n	8005d22 <__libc_init_array+0x2e>
 8005d16:	bd70      	pop	{r4, r5, r6, pc}
 8005d18:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d1c:	4798      	blx	r3
 8005d1e:	3601      	adds	r6, #1
 8005d20:	e7ee      	b.n	8005d00 <__libc_init_array+0xc>
 8005d22:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d26:	4798      	blx	r3
 8005d28:	3601      	adds	r6, #1
 8005d2a:	e7f2      	b.n	8005d12 <__libc_init_array+0x1e>
 8005d2c:	080069b8 	.word	0x080069b8
 8005d30:	080069b8 	.word	0x080069b8
 8005d34:	080069b8 	.word	0x080069b8
 8005d38:	080069bc 	.word	0x080069bc

08005d3c <__retarget_lock_init_recursive>:
 8005d3c:	4770      	bx	lr

08005d3e <__retarget_lock_acquire_recursive>:
 8005d3e:	4770      	bx	lr

08005d40 <__retarget_lock_release_recursive>:
 8005d40:	4770      	bx	lr

08005d42 <memcpy>:
 8005d42:	440a      	add	r2, r1
 8005d44:	4291      	cmp	r1, r2
 8005d46:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d4a:	d100      	bne.n	8005d4e <memcpy+0xc>
 8005d4c:	4770      	bx	lr
 8005d4e:	b510      	push	{r4, lr}
 8005d50:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d54:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d58:	4291      	cmp	r1, r2
 8005d5a:	d1f9      	bne.n	8005d50 <memcpy+0xe>
 8005d5c:	bd10      	pop	{r4, pc}
	...

08005d60 <_free_r>:
 8005d60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005d62:	2900      	cmp	r1, #0
 8005d64:	d044      	beq.n	8005df0 <_free_r+0x90>
 8005d66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d6a:	9001      	str	r0, [sp, #4]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	f1a1 0404 	sub.w	r4, r1, #4
 8005d72:	bfb8      	it	lt
 8005d74:	18e4      	addlt	r4, r4, r3
 8005d76:	f000 f8df 	bl	8005f38 <__malloc_lock>
 8005d7a:	4a1e      	ldr	r2, [pc, #120]	; (8005df4 <_free_r+0x94>)
 8005d7c:	9801      	ldr	r0, [sp, #4]
 8005d7e:	6813      	ldr	r3, [r2, #0]
 8005d80:	b933      	cbnz	r3, 8005d90 <_free_r+0x30>
 8005d82:	6063      	str	r3, [r4, #4]
 8005d84:	6014      	str	r4, [r2, #0]
 8005d86:	b003      	add	sp, #12
 8005d88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d8c:	f000 b8da 	b.w	8005f44 <__malloc_unlock>
 8005d90:	42a3      	cmp	r3, r4
 8005d92:	d908      	bls.n	8005da6 <_free_r+0x46>
 8005d94:	6825      	ldr	r5, [r4, #0]
 8005d96:	1961      	adds	r1, r4, r5
 8005d98:	428b      	cmp	r3, r1
 8005d9a:	bf01      	itttt	eq
 8005d9c:	6819      	ldreq	r1, [r3, #0]
 8005d9e:	685b      	ldreq	r3, [r3, #4]
 8005da0:	1949      	addeq	r1, r1, r5
 8005da2:	6021      	streq	r1, [r4, #0]
 8005da4:	e7ed      	b.n	8005d82 <_free_r+0x22>
 8005da6:	461a      	mov	r2, r3
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	b10b      	cbz	r3, 8005db0 <_free_r+0x50>
 8005dac:	42a3      	cmp	r3, r4
 8005dae:	d9fa      	bls.n	8005da6 <_free_r+0x46>
 8005db0:	6811      	ldr	r1, [r2, #0]
 8005db2:	1855      	adds	r5, r2, r1
 8005db4:	42a5      	cmp	r5, r4
 8005db6:	d10b      	bne.n	8005dd0 <_free_r+0x70>
 8005db8:	6824      	ldr	r4, [r4, #0]
 8005dba:	4421      	add	r1, r4
 8005dbc:	1854      	adds	r4, r2, r1
 8005dbe:	42a3      	cmp	r3, r4
 8005dc0:	6011      	str	r1, [r2, #0]
 8005dc2:	d1e0      	bne.n	8005d86 <_free_r+0x26>
 8005dc4:	681c      	ldr	r4, [r3, #0]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	6053      	str	r3, [r2, #4]
 8005dca:	440c      	add	r4, r1
 8005dcc:	6014      	str	r4, [r2, #0]
 8005dce:	e7da      	b.n	8005d86 <_free_r+0x26>
 8005dd0:	d902      	bls.n	8005dd8 <_free_r+0x78>
 8005dd2:	230c      	movs	r3, #12
 8005dd4:	6003      	str	r3, [r0, #0]
 8005dd6:	e7d6      	b.n	8005d86 <_free_r+0x26>
 8005dd8:	6825      	ldr	r5, [r4, #0]
 8005dda:	1961      	adds	r1, r4, r5
 8005ddc:	428b      	cmp	r3, r1
 8005dde:	bf04      	itt	eq
 8005de0:	6819      	ldreq	r1, [r3, #0]
 8005de2:	685b      	ldreq	r3, [r3, #4]
 8005de4:	6063      	str	r3, [r4, #4]
 8005de6:	bf04      	itt	eq
 8005de8:	1949      	addeq	r1, r1, r5
 8005dea:	6021      	streq	r1, [r4, #0]
 8005dec:	6054      	str	r4, [r2, #4]
 8005dee:	e7ca      	b.n	8005d86 <_free_r+0x26>
 8005df0:	b003      	add	sp, #12
 8005df2:	bd30      	pop	{r4, r5, pc}
 8005df4:	20004bec 	.word	0x20004bec

08005df8 <sbrk_aligned>:
 8005df8:	b570      	push	{r4, r5, r6, lr}
 8005dfa:	4e0e      	ldr	r6, [pc, #56]	; (8005e34 <sbrk_aligned+0x3c>)
 8005dfc:	460c      	mov	r4, r1
 8005dfe:	6831      	ldr	r1, [r6, #0]
 8005e00:	4605      	mov	r5, r0
 8005e02:	b911      	cbnz	r1, 8005e0a <sbrk_aligned+0x12>
 8005e04:	f000 fcbc 	bl	8006780 <_sbrk_r>
 8005e08:	6030      	str	r0, [r6, #0]
 8005e0a:	4621      	mov	r1, r4
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	f000 fcb7 	bl	8006780 <_sbrk_r>
 8005e12:	1c43      	adds	r3, r0, #1
 8005e14:	d00a      	beq.n	8005e2c <sbrk_aligned+0x34>
 8005e16:	1cc4      	adds	r4, r0, #3
 8005e18:	f024 0403 	bic.w	r4, r4, #3
 8005e1c:	42a0      	cmp	r0, r4
 8005e1e:	d007      	beq.n	8005e30 <sbrk_aligned+0x38>
 8005e20:	1a21      	subs	r1, r4, r0
 8005e22:	4628      	mov	r0, r5
 8005e24:	f000 fcac 	bl	8006780 <_sbrk_r>
 8005e28:	3001      	adds	r0, #1
 8005e2a:	d101      	bne.n	8005e30 <sbrk_aligned+0x38>
 8005e2c:	f04f 34ff 	mov.w	r4, #4294967295
 8005e30:	4620      	mov	r0, r4
 8005e32:	bd70      	pop	{r4, r5, r6, pc}
 8005e34:	20004bf0 	.word	0x20004bf0

08005e38 <_malloc_r>:
 8005e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e3c:	1ccd      	adds	r5, r1, #3
 8005e3e:	f025 0503 	bic.w	r5, r5, #3
 8005e42:	3508      	adds	r5, #8
 8005e44:	2d0c      	cmp	r5, #12
 8005e46:	bf38      	it	cc
 8005e48:	250c      	movcc	r5, #12
 8005e4a:	2d00      	cmp	r5, #0
 8005e4c:	4607      	mov	r7, r0
 8005e4e:	db01      	blt.n	8005e54 <_malloc_r+0x1c>
 8005e50:	42a9      	cmp	r1, r5
 8005e52:	d905      	bls.n	8005e60 <_malloc_r+0x28>
 8005e54:	230c      	movs	r3, #12
 8005e56:	603b      	str	r3, [r7, #0]
 8005e58:	2600      	movs	r6, #0
 8005e5a:	4630      	mov	r0, r6
 8005e5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e60:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005f34 <_malloc_r+0xfc>
 8005e64:	f000 f868 	bl	8005f38 <__malloc_lock>
 8005e68:	f8d8 3000 	ldr.w	r3, [r8]
 8005e6c:	461c      	mov	r4, r3
 8005e6e:	bb5c      	cbnz	r4, 8005ec8 <_malloc_r+0x90>
 8005e70:	4629      	mov	r1, r5
 8005e72:	4638      	mov	r0, r7
 8005e74:	f7ff ffc0 	bl	8005df8 <sbrk_aligned>
 8005e78:	1c43      	adds	r3, r0, #1
 8005e7a:	4604      	mov	r4, r0
 8005e7c:	d155      	bne.n	8005f2a <_malloc_r+0xf2>
 8005e7e:	f8d8 4000 	ldr.w	r4, [r8]
 8005e82:	4626      	mov	r6, r4
 8005e84:	2e00      	cmp	r6, #0
 8005e86:	d145      	bne.n	8005f14 <_malloc_r+0xdc>
 8005e88:	2c00      	cmp	r4, #0
 8005e8a:	d048      	beq.n	8005f1e <_malloc_r+0xe6>
 8005e8c:	6823      	ldr	r3, [r4, #0]
 8005e8e:	4631      	mov	r1, r6
 8005e90:	4638      	mov	r0, r7
 8005e92:	eb04 0903 	add.w	r9, r4, r3
 8005e96:	f000 fc73 	bl	8006780 <_sbrk_r>
 8005e9a:	4581      	cmp	r9, r0
 8005e9c:	d13f      	bne.n	8005f1e <_malloc_r+0xe6>
 8005e9e:	6821      	ldr	r1, [r4, #0]
 8005ea0:	1a6d      	subs	r5, r5, r1
 8005ea2:	4629      	mov	r1, r5
 8005ea4:	4638      	mov	r0, r7
 8005ea6:	f7ff ffa7 	bl	8005df8 <sbrk_aligned>
 8005eaa:	3001      	adds	r0, #1
 8005eac:	d037      	beq.n	8005f1e <_malloc_r+0xe6>
 8005eae:	6823      	ldr	r3, [r4, #0]
 8005eb0:	442b      	add	r3, r5
 8005eb2:	6023      	str	r3, [r4, #0]
 8005eb4:	f8d8 3000 	ldr.w	r3, [r8]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d038      	beq.n	8005f2e <_malloc_r+0xf6>
 8005ebc:	685a      	ldr	r2, [r3, #4]
 8005ebe:	42a2      	cmp	r2, r4
 8005ec0:	d12b      	bne.n	8005f1a <_malloc_r+0xe2>
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	605a      	str	r2, [r3, #4]
 8005ec6:	e00f      	b.n	8005ee8 <_malloc_r+0xb0>
 8005ec8:	6822      	ldr	r2, [r4, #0]
 8005eca:	1b52      	subs	r2, r2, r5
 8005ecc:	d41f      	bmi.n	8005f0e <_malloc_r+0xd6>
 8005ece:	2a0b      	cmp	r2, #11
 8005ed0:	d917      	bls.n	8005f02 <_malloc_r+0xca>
 8005ed2:	1961      	adds	r1, r4, r5
 8005ed4:	42a3      	cmp	r3, r4
 8005ed6:	6025      	str	r5, [r4, #0]
 8005ed8:	bf18      	it	ne
 8005eda:	6059      	strne	r1, [r3, #4]
 8005edc:	6863      	ldr	r3, [r4, #4]
 8005ede:	bf08      	it	eq
 8005ee0:	f8c8 1000 	streq.w	r1, [r8]
 8005ee4:	5162      	str	r2, [r4, r5]
 8005ee6:	604b      	str	r3, [r1, #4]
 8005ee8:	4638      	mov	r0, r7
 8005eea:	f104 060b 	add.w	r6, r4, #11
 8005eee:	f000 f829 	bl	8005f44 <__malloc_unlock>
 8005ef2:	f026 0607 	bic.w	r6, r6, #7
 8005ef6:	1d23      	adds	r3, r4, #4
 8005ef8:	1af2      	subs	r2, r6, r3
 8005efa:	d0ae      	beq.n	8005e5a <_malloc_r+0x22>
 8005efc:	1b9b      	subs	r3, r3, r6
 8005efe:	50a3      	str	r3, [r4, r2]
 8005f00:	e7ab      	b.n	8005e5a <_malloc_r+0x22>
 8005f02:	42a3      	cmp	r3, r4
 8005f04:	6862      	ldr	r2, [r4, #4]
 8005f06:	d1dd      	bne.n	8005ec4 <_malloc_r+0x8c>
 8005f08:	f8c8 2000 	str.w	r2, [r8]
 8005f0c:	e7ec      	b.n	8005ee8 <_malloc_r+0xb0>
 8005f0e:	4623      	mov	r3, r4
 8005f10:	6864      	ldr	r4, [r4, #4]
 8005f12:	e7ac      	b.n	8005e6e <_malloc_r+0x36>
 8005f14:	4634      	mov	r4, r6
 8005f16:	6876      	ldr	r6, [r6, #4]
 8005f18:	e7b4      	b.n	8005e84 <_malloc_r+0x4c>
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	e7cc      	b.n	8005eb8 <_malloc_r+0x80>
 8005f1e:	230c      	movs	r3, #12
 8005f20:	603b      	str	r3, [r7, #0]
 8005f22:	4638      	mov	r0, r7
 8005f24:	f000 f80e 	bl	8005f44 <__malloc_unlock>
 8005f28:	e797      	b.n	8005e5a <_malloc_r+0x22>
 8005f2a:	6025      	str	r5, [r4, #0]
 8005f2c:	e7dc      	b.n	8005ee8 <_malloc_r+0xb0>
 8005f2e:	605b      	str	r3, [r3, #4]
 8005f30:	deff      	udf	#255	; 0xff
 8005f32:	bf00      	nop
 8005f34:	20004bec 	.word	0x20004bec

08005f38 <__malloc_lock>:
 8005f38:	4801      	ldr	r0, [pc, #4]	; (8005f40 <__malloc_lock+0x8>)
 8005f3a:	f7ff bf00 	b.w	8005d3e <__retarget_lock_acquire_recursive>
 8005f3e:	bf00      	nop
 8005f40:	20004be8 	.word	0x20004be8

08005f44 <__malloc_unlock>:
 8005f44:	4801      	ldr	r0, [pc, #4]	; (8005f4c <__malloc_unlock+0x8>)
 8005f46:	f7ff befb 	b.w	8005d40 <__retarget_lock_release_recursive>
 8005f4a:	bf00      	nop
 8005f4c:	20004be8 	.word	0x20004be8

08005f50 <__sfputc_r>:
 8005f50:	6893      	ldr	r3, [r2, #8]
 8005f52:	3b01      	subs	r3, #1
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	b410      	push	{r4}
 8005f58:	6093      	str	r3, [r2, #8]
 8005f5a:	da08      	bge.n	8005f6e <__sfputc_r+0x1e>
 8005f5c:	6994      	ldr	r4, [r2, #24]
 8005f5e:	42a3      	cmp	r3, r4
 8005f60:	db01      	blt.n	8005f66 <__sfputc_r+0x16>
 8005f62:	290a      	cmp	r1, #10
 8005f64:	d103      	bne.n	8005f6e <__sfputc_r+0x1e>
 8005f66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f6a:	f000 bb73 	b.w	8006654 <__swbuf_r>
 8005f6e:	6813      	ldr	r3, [r2, #0]
 8005f70:	1c58      	adds	r0, r3, #1
 8005f72:	6010      	str	r0, [r2, #0]
 8005f74:	7019      	strb	r1, [r3, #0]
 8005f76:	4608      	mov	r0, r1
 8005f78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f7c:	4770      	bx	lr

08005f7e <__sfputs_r>:
 8005f7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f80:	4606      	mov	r6, r0
 8005f82:	460f      	mov	r7, r1
 8005f84:	4614      	mov	r4, r2
 8005f86:	18d5      	adds	r5, r2, r3
 8005f88:	42ac      	cmp	r4, r5
 8005f8a:	d101      	bne.n	8005f90 <__sfputs_r+0x12>
 8005f8c:	2000      	movs	r0, #0
 8005f8e:	e007      	b.n	8005fa0 <__sfputs_r+0x22>
 8005f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f94:	463a      	mov	r2, r7
 8005f96:	4630      	mov	r0, r6
 8005f98:	f7ff ffda 	bl	8005f50 <__sfputc_r>
 8005f9c:	1c43      	adds	r3, r0, #1
 8005f9e:	d1f3      	bne.n	8005f88 <__sfputs_r+0xa>
 8005fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005fa4 <_vfiprintf_r>:
 8005fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fa8:	460d      	mov	r5, r1
 8005faa:	b09d      	sub	sp, #116	; 0x74
 8005fac:	4614      	mov	r4, r2
 8005fae:	4698      	mov	r8, r3
 8005fb0:	4606      	mov	r6, r0
 8005fb2:	b118      	cbz	r0, 8005fbc <_vfiprintf_r+0x18>
 8005fb4:	6a03      	ldr	r3, [r0, #32]
 8005fb6:	b90b      	cbnz	r3, 8005fbc <_vfiprintf_r+0x18>
 8005fb8:	f7ff fdbc 	bl	8005b34 <__sinit>
 8005fbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fbe:	07d9      	lsls	r1, r3, #31
 8005fc0:	d405      	bmi.n	8005fce <_vfiprintf_r+0x2a>
 8005fc2:	89ab      	ldrh	r3, [r5, #12]
 8005fc4:	059a      	lsls	r2, r3, #22
 8005fc6:	d402      	bmi.n	8005fce <_vfiprintf_r+0x2a>
 8005fc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fca:	f7ff feb8 	bl	8005d3e <__retarget_lock_acquire_recursive>
 8005fce:	89ab      	ldrh	r3, [r5, #12]
 8005fd0:	071b      	lsls	r3, r3, #28
 8005fd2:	d501      	bpl.n	8005fd8 <_vfiprintf_r+0x34>
 8005fd4:	692b      	ldr	r3, [r5, #16]
 8005fd6:	b99b      	cbnz	r3, 8006000 <_vfiprintf_r+0x5c>
 8005fd8:	4629      	mov	r1, r5
 8005fda:	4630      	mov	r0, r6
 8005fdc:	f000 fb78 	bl	80066d0 <__swsetup_r>
 8005fe0:	b170      	cbz	r0, 8006000 <_vfiprintf_r+0x5c>
 8005fe2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fe4:	07dc      	lsls	r4, r3, #31
 8005fe6:	d504      	bpl.n	8005ff2 <_vfiprintf_r+0x4e>
 8005fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fec:	b01d      	add	sp, #116	; 0x74
 8005fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ff2:	89ab      	ldrh	r3, [r5, #12]
 8005ff4:	0598      	lsls	r0, r3, #22
 8005ff6:	d4f7      	bmi.n	8005fe8 <_vfiprintf_r+0x44>
 8005ff8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ffa:	f7ff fea1 	bl	8005d40 <__retarget_lock_release_recursive>
 8005ffe:	e7f3      	b.n	8005fe8 <_vfiprintf_r+0x44>
 8006000:	2300      	movs	r3, #0
 8006002:	9309      	str	r3, [sp, #36]	; 0x24
 8006004:	2320      	movs	r3, #32
 8006006:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800600a:	f8cd 800c 	str.w	r8, [sp, #12]
 800600e:	2330      	movs	r3, #48	; 0x30
 8006010:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80061c4 <_vfiprintf_r+0x220>
 8006014:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006018:	f04f 0901 	mov.w	r9, #1
 800601c:	4623      	mov	r3, r4
 800601e:	469a      	mov	sl, r3
 8006020:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006024:	b10a      	cbz	r2, 800602a <_vfiprintf_r+0x86>
 8006026:	2a25      	cmp	r2, #37	; 0x25
 8006028:	d1f9      	bne.n	800601e <_vfiprintf_r+0x7a>
 800602a:	ebba 0b04 	subs.w	fp, sl, r4
 800602e:	d00b      	beq.n	8006048 <_vfiprintf_r+0xa4>
 8006030:	465b      	mov	r3, fp
 8006032:	4622      	mov	r2, r4
 8006034:	4629      	mov	r1, r5
 8006036:	4630      	mov	r0, r6
 8006038:	f7ff ffa1 	bl	8005f7e <__sfputs_r>
 800603c:	3001      	adds	r0, #1
 800603e:	f000 80a9 	beq.w	8006194 <_vfiprintf_r+0x1f0>
 8006042:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006044:	445a      	add	r2, fp
 8006046:	9209      	str	r2, [sp, #36]	; 0x24
 8006048:	f89a 3000 	ldrb.w	r3, [sl]
 800604c:	2b00      	cmp	r3, #0
 800604e:	f000 80a1 	beq.w	8006194 <_vfiprintf_r+0x1f0>
 8006052:	2300      	movs	r3, #0
 8006054:	f04f 32ff 	mov.w	r2, #4294967295
 8006058:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800605c:	f10a 0a01 	add.w	sl, sl, #1
 8006060:	9304      	str	r3, [sp, #16]
 8006062:	9307      	str	r3, [sp, #28]
 8006064:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006068:	931a      	str	r3, [sp, #104]	; 0x68
 800606a:	4654      	mov	r4, sl
 800606c:	2205      	movs	r2, #5
 800606e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006072:	4854      	ldr	r0, [pc, #336]	; (80061c4 <_vfiprintf_r+0x220>)
 8006074:	f7fa f8b4 	bl	80001e0 <memchr>
 8006078:	9a04      	ldr	r2, [sp, #16]
 800607a:	b9d8      	cbnz	r0, 80060b4 <_vfiprintf_r+0x110>
 800607c:	06d1      	lsls	r1, r2, #27
 800607e:	bf44      	itt	mi
 8006080:	2320      	movmi	r3, #32
 8006082:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006086:	0713      	lsls	r3, r2, #28
 8006088:	bf44      	itt	mi
 800608a:	232b      	movmi	r3, #43	; 0x2b
 800608c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006090:	f89a 3000 	ldrb.w	r3, [sl]
 8006094:	2b2a      	cmp	r3, #42	; 0x2a
 8006096:	d015      	beq.n	80060c4 <_vfiprintf_r+0x120>
 8006098:	9a07      	ldr	r2, [sp, #28]
 800609a:	4654      	mov	r4, sl
 800609c:	2000      	movs	r0, #0
 800609e:	f04f 0c0a 	mov.w	ip, #10
 80060a2:	4621      	mov	r1, r4
 80060a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060a8:	3b30      	subs	r3, #48	; 0x30
 80060aa:	2b09      	cmp	r3, #9
 80060ac:	d94d      	bls.n	800614a <_vfiprintf_r+0x1a6>
 80060ae:	b1b0      	cbz	r0, 80060de <_vfiprintf_r+0x13a>
 80060b0:	9207      	str	r2, [sp, #28]
 80060b2:	e014      	b.n	80060de <_vfiprintf_r+0x13a>
 80060b4:	eba0 0308 	sub.w	r3, r0, r8
 80060b8:	fa09 f303 	lsl.w	r3, r9, r3
 80060bc:	4313      	orrs	r3, r2
 80060be:	9304      	str	r3, [sp, #16]
 80060c0:	46a2      	mov	sl, r4
 80060c2:	e7d2      	b.n	800606a <_vfiprintf_r+0xc6>
 80060c4:	9b03      	ldr	r3, [sp, #12]
 80060c6:	1d19      	adds	r1, r3, #4
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	9103      	str	r1, [sp, #12]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	bfbb      	ittet	lt
 80060d0:	425b      	neglt	r3, r3
 80060d2:	f042 0202 	orrlt.w	r2, r2, #2
 80060d6:	9307      	strge	r3, [sp, #28]
 80060d8:	9307      	strlt	r3, [sp, #28]
 80060da:	bfb8      	it	lt
 80060dc:	9204      	strlt	r2, [sp, #16]
 80060de:	7823      	ldrb	r3, [r4, #0]
 80060e0:	2b2e      	cmp	r3, #46	; 0x2e
 80060e2:	d10c      	bne.n	80060fe <_vfiprintf_r+0x15a>
 80060e4:	7863      	ldrb	r3, [r4, #1]
 80060e6:	2b2a      	cmp	r3, #42	; 0x2a
 80060e8:	d134      	bne.n	8006154 <_vfiprintf_r+0x1b0>
 80060ea:	9b03      	ldr	r3, [sp, #12]
 80060ec:	1d1a      	adds	r2, r3, #4
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	9203      	str	r2, [sp, #12]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	bfb8      	it	lt
 80060f6:	f04f 33ff 	movlt.w	r3, #4294967295
 80060fa:	3402      	adds	r4, #2
 80060fc:	9305      	str	r3, [sp, #20]
 80060fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80061d4 <_vfiprintf_r+0x230>
 8006102:	7821      	ldrb	r1, [r4, #0]
 8006104:	2203      	movs	r2, #3
 8006106:	4650      	mov	r0, sl
 8006108:	f7fa f86a 	bl	80001e0 <memchr>
 800610c:	b138      	cbz	r0, 800611e <_vfiprintf_r+0x17a>
 800610e:	9b04      	ldr	r3, [sp, #16]
 8006110:	eba0 000a 	sub.w	r0, r0, sl
 8006114:	2240      	movs	r2, #64	; 0x40
 8006116:	4082      	lsls	r2, r0
 8006118:	4313      	orrs	r3, r2
 800611a:	3401      	adds	r4, #1
 800611c:	9304      	str	r3, [sp, #16]
 800611e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006122:	4829      	ldr	r0, [pc, #164]	; (80061c8 <_vfiprintf_r+0x224>)
 8006124:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006128:	2206      	movs	r2, #6
 800612a:	f7fa f859 	bl	80001e0 <memchr>
 800612e:	2800      	cmp	r0, #0
 8006130:	d03f      	beq.n	80061b2 <_vfiprintf_r+0x20e>
 8006132:	4b26      	ldr	r3, [pc, #152]	; (80061cc <_vfiprintf_r+0x228>)
 8006134:	bb1b      	cbnz	r3, 800617e <_vfiprintf_r+0x1da>
 8006136:	9b03      	ldr	r3, [sp, #12]
 8006138:	3307      	adds	r3, #7
 800613a:	f023 0307 	bic.w	r3, r3, #7
 800613e:	3308      	adds	r3, #8
 8006140:	9303      	str	r3, [sp, #12]
 8006142:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006144:	443b      	add	r3, r7
 8006146:	9309      	str	r3, [sp, #36]	; 0x24
 8006148:	e768      	b.n	800601c <_vfiprintf_r+0x78>
 800614a:	fb0c 3202 	mla	r2, ip, r2, r3
 800614e:	460c      	mov	r4, r1
 8006150:	2001      	movs	r0, #1
 8006152:	e7a6      	b.n	80060a2 <_vfiprintf_r+0xfe>
 8006154:	2300      	movs	r3, #0
 8006156:	3401      	adds	r4, #1
 8006158:	9305      	str	r3, [sp, #20]
 800615a:	4619      	mov	r1, r3
 800615c:	f04f 0c0a 	mov.w	ip, #10
 8006160:	4620      	mov	r0, r4
 8006162:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006166:	3a30      	subs	r2, #48	; 0x30
 8006168:	2a09      	cmp	r2, #9
 800616a:	d903      	bls.n	8006174 <_vfiprintf_r+0x1d0>
 800616c:	2b00      	cmp	r3, #0
 800616e:	d0c6      	beq.n	80060fe <_vfiprintf_r+0x15a>
 8006170:	9105      	str	r1, [sp, #20]
 8006172:	e7c4      	b.n	80060fe <_vfiprintf_r+0x15a>
 8006174:	fb0c 2101 	mla	r1, ip, r1, r2
 8006178:	4604      	mov	r4, r0
 800617a:	2301      	movs	r3, #1
 800617c:	e7f0      	b.n	8006160 <_vfiprintf_r+0x1bc>
 800617e:	ab03      	add	r3, sp, #12
 8006180:	9300      	str	r3, [sp, #0]
 8006182:	462a      	mov	r2, r5
 8006184:	4b12      	ldr	r3, [pc, #72]	; (80061d0 <_vfiprintf_r+0x22c>)
 8006186:	a904      	add	r1, sp, #16
 8006188:	4630      	mov	r0, r6
 800618a:	f3af 8000 	nop.w
 800618e:	4607      	mov	r7, r0
 8006190:	1c78      	adds	r0, r7, #1
 8006192:	d1d6      	bne.n	8006142 <_vfiprintf_r+0x19e>
 8006194:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006196:	07d9      	lsls	r1, r3, #31
 8006198:	d405      	bmi.n	80061a6 <_vfiprintf_r+0x202>
 800619a:	89ab      	ldrh	r3, [r5, #12]
 800619c:	059a      	lsls	r2, r3, #22
 800619e:	d402      	bmi.n	80061a6 <_vfiprintf_r+0x202>
 80061a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80061a2:	f7ff fdcd 	bl	8005d40 <__retarget_lock_release_recursive>
 80061a6:	89ab      	ldrh	r3, [r5, #12]
 80061a8:	065b      	lsls	r3, r3, #25
 80061aa:	f53f af1d 	bmi.w	8005fe8 <_vfiprintf_r+0x44>
 80061ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061b0:	e71c      	b.n	8005fec <_vfiprintf_r+0x48>
 80061b2:	ab03      	add	r3, sp, #12
 80061b4:	9300      	str	r3, [sp, #0]
 80061b6:	462a      	mov	r2, r5
 80061b8:	4b05      	ldr	r3, [pc, #20]	; (80061d0 <_vfiprintf_r+0x22c>)
 80061ba:	a904      	add	r1, sp, #16
 80061bc:	4630      	mov	r0, r6
 80061be:	f000 f879 	bl	80062b4 <_printf_i>
 80061c2:	e7e4      	b.n	800618e <_vfiprintf_r+0x1ea>
 80061c4:	0800697c 	.word	0x0800697c
 80061c8:	08006986 	.word	0x08006986
 80061cc:	00000000 	.word	0x00000000
 80061d0:	08005f7f 	.word	0x08005f7f
 80061d4:	08006982 	.word	0x08006982

080061d8 <_printf_common>:
 80061d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061dc:	4616      	mov	r6, r2
 80061de:	4699      	mov	r9, r3
 80061e0:	688a      	ldr	r2, [r1, #8]
 80061e2:	690b      	ldr	r3, [r1, #16]
 80061e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80061e8:	4293      	cmp	r3, r2
 80061ea:	bfb8      	it	lt
 80061ec:	4613      	movlt	r3, r2
 80061ee:	6033      	str	r3, [r6, #0]
 80061f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80061f4:	4607      	mov	r7, r0
 80061f6:	460c      	mov	r4, r1
 80061f8:	b10a      	cbz	r2, 80061fe <_printf_common+0x26>
 80061fa:	3301      	adds	r3, #1
 80061fc:	6033      	str	r3, [r6, #0]
 80061fe:	6823      	ldr	r3, [r4, #0]
 8006200:	0699      	lsls	r1, r3, #26
 8006202:	bf42      	ittt	mi
 8006204:	6833      	ldrmi	r3, [r6, #0]
 8006206:	3302      	addmi	r3, #2
 8006208:	6033      	strmi	r3, [r6, #0]
 800620a:	6825      	ldr	r5, [r4, #0]
 800620c:	f015 0506 	ands.w	r5, r5, #6
 8006210:	d106      	bne.n	8006220 <_printf_common+0x48>
 8006212:	f104 0a19 	add.w	sl, r4, #25
 8006216:	68e3      	ldr	r3, [r4, #12]
 8006218:	6832      	ldr	r2, [r6, #0]
 800621a:	1a9b      	subs	r3, r3, r2
 800621c:	42ab      	cmp	r3, r5
 800621e:	dc26      	bgt.n	800626e <_printf_common+0x96>
 8006220:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006224:	1e13      	subs	r3, r2, #0
 8006226:	6822      	ldr	r2, [r4, #0]
 8006228:	bf18      	it	ne
 800622a:	2301      	movne	r3, #1
 800622c:	0692      	lsls	r2, r2, #26
 800622e:	d42b      	bmi.n	8006288 <_printf_common+0xb0>
 8006230:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006234:	4649      	mov	r1, r9
 8006236:	4638      	mov	r0, r7
 8006238:	47c0      	blx	r8
 800623a:	3001      	adds	r0, #1
 800623c:	d01e      	beq.n	800627c <_printf_common+0xa4>
 800623e:	6823      	ldr	r3, [r4, #0]
 8006240:	6922      	ldr	r2, [r4, #16]
 8006242:	f003 0306 	and.w	r3, r3, #6
 8006246:	2b04      	cmp	r3, #4
 8006248:	bf02      	ittt	eq
 800624a:	68e5      	ldreq	r5, [r4, #12]
 800624c:	6833      	ldreq	r3, [r6, #0]
 800624e:	1aed      	subeq	r5, r5, r3
 8006250:	68a3      	ldr	r3, [r4, #8]
 8006252:	bf0c      	ite	eq
 8006254:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006258:	2500      	movne	r5, #0
 800625a:	4293      	cmp	r3, r2
 800625c:	bfc4      	itt	gt
 800625e:	1a9b      	subgt	r3, r3, r2
 8006260:	18ed      	addgt	r5, r5, r3
 8006262:	2600      	movs	r6, #0
 8006264:	341a      	adds	r4, #26
 8006266:	42b5      	cmp	r5, r6
 8006268:	d11a      	bne.n	80062a0 <_printf_common+0xc8>
 800626a:	2000      	movs	r0, #0
 800626c:	e008      	b.n	8006280 <_printf_common+0xa8>
 800626e:	2301      	movs	r3, #1
 8006270:	4652      	mov	r2, sl
 8006272:	4649      	mov	r1, r9
 8006274:	4638      	mov	r0, r7
 8006276:	47c0      	blx	r8
 8006278:	3001      	adds	r0, #1
 800627a:	d103      	bne.n	8006284 <_printf_common+0xac>
 800627c:	f04f 30ff 	mov.w	r0, #4294967295
 8006280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006284:	3501      	adds	r5, #1
 8006286:	e7c6      	b.n	8006216 <_printf_common+0x3e>
 8006288:	18e1      	adds	r1, r4, r3
 800628a:	1c5a      	adds	r2, r3, #1
 800628c:	2030      	movs	r0, #48	; 0x30
 800628e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006292:	4422      	add	r2, r4
 8006294:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006298:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800629c:	3302      	adds	r3, #2
 800629e:	e7c7      	b.n	8006230 <_printf_common+0x58>
 80062a0:	2301      	movs	r3, #1
 80062a2:	4622      	mov	r2, r4
 80062a4:	4649      	mov	r1, r9
 80062a6:	4638      	mov	r0, r7
 80062a8:	47c0      	blx	r8
 80062aa:	3001      	adds	r0, #1
 80062ac:	d0e6      	beq.n	800627c <_printf_common+0xa4>
 80062ae:	3601      	adds	r6, #1
 80062b0:	e7d9      	b.n	8006266 <_printf_common+0x8e>
	...

080062b4 <_printf_i>:
 80062b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062b8:	7e0f      	ldrb	r7, [r1, #24]
 80062ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80062bc:	2f78      	cmp	r7, #120	; 0x78
 80062be:	4691      	mov	r9, r2
 80062c0:	4680      	mov	r8, r0
 80062c2:	460c      	mov	r4, r1
 80062c4:	469a      	mov	sl, r3
 80062c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80062ca:	d807      	bhi.n	80062dc <_printf_i+0x28>
 80062cc:	2f62      	cmp	r7, #98	; 0x62
 80062ce:	d80a      	bhi.n	80062e6 <_printf_i+0x32>
 80062d0:	2f00      	cmp	r7, #0
 80062d2:	f000 80d4 	beq.w	800647e <_printf_i+0x1ca>
 80062d6:	2f58      	cmp	r7, #88	; 0x58
 80062d8:	f000 80c0 	beq.w	800645c <_printf_i+0x1a8>
 80062dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80062e4:	e03a      	b.n	800635c <_printf_i+0xa8>
 80062e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80062ea:	2b15      	cmp	r3, #21
 80062ec:	d8f6      	bhi.n	80062dc <_printf_i+0x28>
 80062ee:	a101      	add	r1, pc, #4	; (adr r1, 80062f4 <_printf_i+0x40>)
 80062f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062f4:	0800634d 	.word	0x0800634d
 80062f8:	08006361 	.word	0x08006361
 80062fc:	080062dd 	.word	0x080062dd
 8006300:	080062dd 	.word	0x080062dd
 8006304:	080062dd 	.word	0x080062dd
 8006308:	080062dd 	.word	0x080062dd
 800630c:	08006361 	.word	0x08006361
 8006310:	080062dd 	.word	0x080062dd
 8006314:	080062dd 	.word	0x080062dd
 8006318:	080062dd 	.word	0x080062dd
 800631c:	080062dd 	.word	0x080062dd
 8006320:	08006465 	.word	0x08006465
 8006324:	0800638d 	.word	0x0800638d
 8006328:	0800641f 	.word	0x0800641f
 800632c:	080062dd 	.word	0x080062dd
 8006330:	080062dd 	.word	0x080062dd
 8006334:	08006487 	.word	0x08006487
 8006338:	080062dd 	.word	0x080062dd
 800633c:	0800638d 	.word	0x0800638d
 8006340:	080062dd 	.word	0x080062dd
 8006344:	080062dd 	.word	0x080062dd
 8006348:	08006427 	.word	0x08006427
 800634c:	682b      	ldr	r3, [r5, #0]
 800634e:	1d1a      	adds	r2, r3, #4
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	602a      	str	r2, [r5, #0]
 8006354:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006358:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800635c:	2301      	movs	r3, #1
 800635e:	e09f      	b.n	80064a0 <_printf_i+0x1ec>
 8006360:	6820      	ldr	r0, [r4, #0]
 8006362:	682b      	ldr	r3, [r5, #0]
 8006364:	0607      	lsls	r7, r0, #24
 8006366:	f103 0104 	add.w	r1, r3, #4
 800636a:	6029      	str	r1, [r5, #0]
 800636c:	d501      	bpl.n	8006372 <_printf_i+0xbe>
 800636e:	681e      	ldr	r6, [r3, #0]
 8006370:	e003      	b.n	800637a <_printf_i+0xc6>
 8006372:	0646      	lsls	r6, r0, #25
 8006374:	d5fb      	bpl.n	800636e <_printf_i+0xba>
 8006376:	f9b3 6000 	ldrsh.w	r6, [r3]
 800637a:	2e00      	cmp	r6, #0
 800637c:	da03      	bge.n	8006386 <_printf_i+0xd2>
 800637e:	232d      	movs	r3, #45	; 0x2d
 8006380:	4276      	negs	r6, r6
 8006382:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006386:	485a      	ldr	r0, [pc, #360]	; (80064f0 <_printf_i+0x23c>)
 8006388:	230a      	movs	r3, #10
 800638a:	e012      	b.n	80063b2 <_printf_i+0xfe>
 800638c:	682b      	ldr	r3, [r5, #0]
 800638e:	6820      	ldr	r0, [r4, #0]
 8006390:	1d19      	adds	r1, r3, #4
 8006392:	6029      	str	r1, [r5, #0]
 8006394:	0605      	lsls	r5, r0, #24
 8006396:	d501      	bpl.n	800639c <_printf_i+0xe8>
 8006398:	681e      	ldr	r6, [r3, #0]
 800639a:	e002      	b.n	80063a2 <_printf_i+0xee>
 800639c:	0641      	lsls	r1, r0, #25
 800639e:	d5fb      	bpl.n	8006398 <_printf_i+0xe4>
 80063a0:	881e      	ldrh	r6, [r3, #0]
 80063a2:	4853      	ldr	r0, [pc, #332]	; (80064f0 <_printf_i+0x23c>)
 80063a4:	2f6f      	cmp	r7, #111	; 0x6f
 80063a6:	bf0c      	ite	eq
 80063a8:	2308      	moveq	r3, #8
 80063aa:	230a      	movne	r3, #10
 80063ac:	2100      	movs	r1, #0
 80063ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80063b2:	6865      	ldr	r5, [r4, #4]
 80063b4:	60a5      	str	r5, [r4, #8]
 80063b6:	2d00      	cmp	r5, #0
 80063b8:	bfa2      	ittt	ge
 80063ba:	6821      	ldrge	r1, [r4, #0]
 80063bc:	f021 0104 	bicge.w	r1, r1, #4
 80063c0:	6021      	strge	r1, [r4, #0]
 80063c2:	b90e      	cbnz	r6, 80063c8 <_printf_i+0x114>
 80063c4:	2d00      	cmp	r5, #0
 80063c6:	d04b      	beq.n	8006460 <_printf_i+0x1ac>
 80063c8:	4615      	mov	r5, r2
 80063ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80063ce:	fb03 6711 	mls	r7, r3, r1, r6
 80063d2:	5dc7      	ldrb	r7, [r0, r7]
 80063d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80063d8:	4637      	mov	r7, r6
 80063da:	42bb      	cmp	r3, r7
 80063dc:	460e      	mov	r6, r1
 80063de:	d9f4      	bls.n	80063ca <_printf_i+0x116>
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	d10b      	bne.n	80063fc <_printf_i+0x148>
 80063e4:	6823      	ldr	r3, [r4, #0]
 80063e6:	07de      	lsls	r6, r3, #31
 80063e8:	d508      	bpl.n	80063fc <_printf_i+0x148>
 80063ea:	6923      	ldr	r3, [r4, #16]
 80063ec:	6861      	ldr	r1, [r4, #4]
 80063ee:	4299      	cmp	r1, r3
 80063f0:	bfde      	ittt	le
 80063f2:	2330      	movle	r3, #48	; 0x30
 80063f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80063f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80063fc:	1b52      	subs	r2, r2, r5
 80063fe:	6122      	str	r2, [r4, #16]
 8006400:	f8cd a000 	str.w	sl, [sp]
 8006404:	464b      	mov	r3, r9
 8006406:	aa03      	add	r2, sp, #12
 8006408:	4621      	mov	r1, r4
 800640a:	4640      	mov	r0, r8
 800640c:	f7ff fee4 	bl	80061d8 <_printf_common>
 8006410:	3001      	adds	r0, #1
 8006412:	d14a      	bne.n	80064aa <_printf_i+0x1f6>
 8006414:	f04f 30ff 	mov.w	r0, #4294967295
 8006418:	b004      	add	sp, #16
 800641a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800641e:	6823      	ldr	r3, [r4, #0]
 8006420:	f043 0320 	orr.w	r3, r3, #32
 8006424:	6023      	str	r3, [r4, #0]
 8006426:	4833      	ldr	r0, [pc, #204]	; (80064f4 <_printf_i+0x240>)
 8006428:	2778      	movs	r7, #120	; 0x78
 800642a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800642e:	6823      	ldr	r3, [r4, #0]
 8006430:	6829      	ldr	r1, [r5, #0]
 8006432:	061f      	lsls	r7, r3, #24
 8006434:	f851 6b04 	ldr.w	r6, [r1], #4
 8006438:	d402      	bmi.n	8006440 <_printf_i+0x18c>
 800643a:	065f      	lsls	r7, r3, #25
 800643c:	bf48      	it	mi
 800643e:	b2b6      	uxthmi	r6, r6
 8006440:	07df      	lsls	r7, r3, #31
 8006442:	bf48      	it	mi
 8006444:	f043 0320 	orrmi.w	r3, r3, #32
 8006448:	6029      	str	r1, [r5, #0]
 800644a:	bf48      	it	mi
 800644c:	6023      	strmi	r3, [r4, #0]
 800644e:	b91e      	cbnz	r6, 8006458 <_printf_i+0x1a4>
 8006450:	6823      	ldr	r3, [r4, #0]
 8006452:	f023 0320 	bic.w	r3, r3, #32
 8006456:	6023      	str	r3, [r4, #0]
 8006458:	2310      	movs	r3, #16
 800645a:	e7a7      	b.n	80063ac <_printf_i+0xf8>
 800645c:	4824      	ldr	r0, [pc, #144]	; (80064f0 <_printf_i+0x23c>)
 800645e:	e7e4      	b.n	800642a <_printf_i+0x176>
 8006460:	4615      	mov	r5, r2
 8006462:	e7bd      	b.n	80063e0 <_printf_i+0x12c>
 8006464:	682b      	ldr	r3, [r5, #0]
 8006466:	6826      	ldr	r6, [r4, #0]
 8006468:	6961      	ldr	r1, [r4, #20]
 800646a:	1d18      	adds	r0, r3, #4
 800646c:	6028      	str	r0, [r5, #0]
 800646e:	0635      	lsls	r5, r6, #24
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	d501      	bpl.n	8006478 <_printf_i+0x1c4>
 8006474:	6019      	str	r1, [r3, #0]
 8006476:	e002      	b.n	800647e <_printf_i+0x1ca>
 8006478:	0670      	lsls	r0, r6, #25
 800647a:	d5fb      	bpl.n	8006474 <_printf_i+0x1c0>
 800647c:	8019      	strh	r1, [r3, #0]
 800647e:	2300      	movs	r3, #0
 8006480:	6123      	str	r3, [r4, #16]
 8006482:	4615      	mov	r5, r2
 8006484:	e7bc      	b.n	8006400 <_printf_i+0x14c>
 8006486:	682b      	ldr	r3, [r5, #0]
 8006488:	1d1a      	adds	r2, r3, #4
 800648a:	602a      	str	r2, [r5, #0]
 800648c:	681d      	ldr	r5, [r3, #0]
 800648e:	6862      	ldr	r2, [r4, #4]
 8006490:	2100      	movs	r1, #0
 8006492:	4628      	mov	r0, r5
 8006494:	f7f9 fea4 	bl	80001e0 <memchr>
 8006498:	b108      	cbz	r0, 800649e <_printf_i+0x1ea>
 800649a:	1b40      	subs	r0, r0, r5
 800649c:	6060      	str	r0, [r4, #4]
 800649e:	6863      	ldr	r3, [r4, #4]
 80064a0:	6123      	str	r3, [r4, #16]
 80064a2:	2300      	movs	r3, #0
 80064a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064a8:	e7aa      	b.n	8006400 <_printf_i+0x14c>
 80064aa:	6923      	ldr	r3, [r4, #16]
 80064ac:	462a      	mov	r2, r5
 80064ae:	4649      	mov	r1, r9
 80064b0:	4640      	mov	r0, r8
 80064b2:	47d0      	blx	sl
 80064b4:	3001      	adds	r0, #1
 80064b6:	d0ad      	beq.n	8006414 <_printf_i+0x160>
 80064b8:	6823      	ldr	r3, [r4, #0]
 80064ba:	079b      	lsls	r3, r3, #30
 80064bc:	d413      	bmi.n	80064e6 <_printf_i+0x232>
 80064be:	68e0      	ldr	r0, [r4, #12]
 80064c0:	9b03      	ldr	r3, [sp, #12]
 80064c2:	4298      	cmp	r0, r3
 80064c4:	bfb8      	it	lt
 80064c6:	4618      	movlt	r0, r3
 80064c8:	e7a6      	b.n	8006418 <_printf_i+0x164>
 80064ca:	2301      	movs	r3, #1
 80064cc:	4632      	mov	r2, r6
 80064ce:	4649      	mov	r1, r9
 80064d0:	4640      	mov	r0, r8
 80064d2:	47d0      	blx	sl
 80064d4:	3001      	adds	r0, #1
 80064d6:	d09d      	beq.n	8006414 <_printf_i+0x160>
 80064d8:	3501      	adds	r5, #1
 80064da:	68e3      	ldr	r3, [r4, #12]
 80064dc:	9903      	ldr	r1, [sp, #12]
 80064de:	1a5b      	subs	r3, r3, r1
 80064e0:	42ab      	cmp	r3, r5
 80064e2:	dcf2      	bgt.n	80064ca <_printf_i+0x216>
 80064e4:	e7eb      	b.n	80064be <_printf_i+0x20a>
 80064e6:	2500      	movs	r5, #0
 80064e8:	f104 0619 	add.w	r6, r4, #25
 80064ec:	e7f5      	b.n	80064da <_printf_i+0x226>
 80064ee:	bf00      	nop
 80064f0:	0800698d 	.word	0x0800698d
 80064f4:	0800699e 	.word	0x0800699e

080064f8 <__sflush_r>:
 80064f8:	898a      	ldrh	r2, [r1, #12]
 80064fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064fe:	4605      	mov	r5, r0
 8006500:	0710      	lsls	r0, r2, #28
 8006502:	460c      	mov	r4, r1
 8006504:	d458      	bmi.n	80065b8 <__sflush_r+0xc0>
 8006506:	684b      	ldr	r3, [r1, #4]
 8006508:	2b00      	cmp	r3, #0
 800650a:	dc05      	bgt.n	8006518 <__sflush_r+0x20>
 800650c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800650e:	2b00      	cmp	r3, #0
 8006510:	dc02      	bgt.n	8006518 <__sflush_r+0x20>
 8006512:	2000      	movs	r0, #0
 8006514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006518:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800651a:	2e00      	cmp	r6, #0
 800651c:	d0f9      	beq.n	8006512 <__sflush_r+0x1a>
 800651e:	2300      	movs	r3, #0
 8006520:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006524:	682f      	ldr	r7, [r5, #0]
 8006526:	6a21      	ldr	r1, [r4, #32]
 8006528:	602b      	str	r3, [r5, #0]
 800652a:	d032      	beq.n	8006592 <__sflush_r+0x9a>
 800652c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800652e:	89a3      	ldrh	r3, [r4, #12]
 8006530:	075a      	lsls	r2, r3, #29
 8006532:	d505      	bpl.n	8006540 <__sflush_r+0x48>
 8006534:	6863      	ldr	r3, [r4, #4]
 8006536:	1ac0      	subs	r0, r0, r3
 8006538:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800653a:	b10b      	cbz	r3, 8006540 <__sflush_r+0x48>
 800653c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800653e:	1ac0      	subs	r0, r0, r3
 8006540:	2300      	movs	r3, #0
 8006542:	4602      	mov	r2, r0
 8006544:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006546:	6a21      	ldr	r1, [r4, #32]
 8006548:	4628      	mov	r0, r5
 800654a:	47b0      	blx	r6
 800654c:	1c43      	adds	r3, r0, #1
 800654e:	89a3      	ldrh	r3, [r4, #12]
 8006550:	d106      	bne.n	8006560 <__sflush_r+0x68>
 8006552:	6829      	ldr	r1, [r5, #0]
 8006554:	291d      	cmp	r1, #29
 8006556:	d82b      	bhi.n	80065b0 <__sflush_r+0xb8>
 8006558:	4a29      	ldr	r2, [pc, #164]	; (8006600 <__sflush_r+0x108>)
 800655a:	410a      	asrs	r2, r1
 800655c:	07d6      	lsls	r6, r2, #31
 800655e:	d427      	bmi.n	80065b0 <__sflush_r+0xb8>
 8006560:	2200      	movs	r2, #0
 8006562:	6062      	str	r2, [r4, #4]
 8006564:	04d9      	lsls	r1, r3, #19
 8006566:	6922      	ldr	r2, [r4, #16]
 8006568:	6022      	str	r2, [r4, #0]
 800656a:	d504      	bpl.n	8006576 <__sflush_r+0x7e>
 800656c:	1c42      	adds	r2, r0, #1
 800656e:	d101      	bne.n	8006574 <__sflush_r+0x7c>
 8006570:	682b      	ldr	r3, [r5, #0]
 8006572:	b903      	cbnz	r3, 8006576 <__sflush_r+0x7e>
 8006574:	6560      	str	r0, [r4, #84]	; 0x54
 8006576:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006578:	602f      	str	r7, [r5, #0]
 800657a:	2900      	cmp	r1, #0
 800657c:	d0c9      	beq.n	8006512 <__sflush_r+0x1a>
 800657e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006582:	4299      	cmp	r1, r3
 8006584:	d002      	beq.n	800658c <__sflush_r+0x94>
 8006586:	4628      	mov	r0, r5
 8006588:	f7ff fbea 	bl	8005d60 <_free_r>
 800658c:	2000      	movs	r0, #0
 800658e:	6360      	str	r0, [r4, #52]	; 0x34
 8006590:	e7c0      	b.n	8006514 <__sflush_r+0x1c>
 8006592:	2301      	movs	r3, #1
 8006594:	4628      	mov	r0, r5
 8006596:	47b0      	blx	r6
 8006598:	1c41      	adds	r1, r0, #1
 800659a:	d1c8      	bne.n	800652e <__sflush_r+0x36>
 800659c:	682b      	ldr	r3, [r5, #0]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d0c5      	beq.n	800652e <__sflush_r+0x36>
 80065a2:	2b1d      	cmp	r3, #29
 80065a4:	d001      	beq.n	80065aa <__sflush_r+0xb2>
 80065a6:	2b16      	cmp	r3, #22
 80065a8:	d101      	bne.n	80065ae <__sflush_r+0xb6>
 80065aa:	602f      	str	r7, [r5, #0]
 80065ac:	e7b1      	b.n	8006512 <__sflush_r+0x1a>
 80065ae:	89a3      	ldrh	r3, [r4, #12]
 80065b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065b4:	81a3      	strh	r3, [r4, #12]
 80065b6:	e7ad      	b.n	8006514 <__sflush_r+0x1c>
 80065b8:	690f      	ldr	r7, [r1, #16]
 80065ba:	2f00      	cmp	r7, #0
 80065bc:	d0a9      	beq.n	8006512 <__sflush_r+0x1a>
 80065be:	0793      	lsls	r3, r2, #30
 80065c0:	680e      	ldr	r6, [r1, #0]
 80065c2:	bf08      	it	eq
 80065c4:	694b      	ldreq	r3, [r1, #20]
 80065c6:	600f      	str	r7, [r1, #0]
 80065c8:	bf18      	it	ne
 80065ca:	2300      	movne	r3, #0
 80065cc:	eba6 0807 	sub.w	r8, r6, r7
 80065d0:	608b      	str	r3, [r1, #8]
 80065d2:	f1b8 0f00 	cmp.w	r8, #0
 80065d6:	dd9c      	ble.n	8006512 <__sflush_r+0x1a>
 80065d8:	6a21      	ldr	r1, [r4, #32]
 80065da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80065dc:	4643      	mov	r3, r8
 80065de:	463a      	mov	r2, r7
 80065e0:	4628      	mov	r0, r5
 80065e2:	47b0      	blx	r6
 80065e4:	2800      	cmp	r0, #0
 80065e6:	dc06      	bgt.n	80065f6 <__sflush_r+0xfe>
 80065e8:	89a3      	ldrh	r3, [r4, #12]
 80065ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065ee:	81a3      	strh	r3, [r4, #12]
 80065f0:	f04f 30ff 	mov.w	r0, #4294967295
 80065f4:	e78e      	b.n	8006514 <__sflush_r+0x1c>
 80065f6:	4407      	add	r7, r0
 80065f8:	eba8 0800 	sub.w	r8, r8, r0
 80065fc:	e7e9      	b.n	80065d2 <__sflush_r+0xda>
 80065fe:	bf00      	nop
 8006600:	dfbffffe 	.word	0xdfbffffe

08006604 <_fflush_r>:
 8006604:	b538      	push	{r3, r4, r5, lr}
 8006606:	690b      	ldr	r3, [r1, #16]
 8006608:	4605      	mov	r5, r0
 800660a:	460c      	mov	r4, r1
 800660c:	b913      	cbnz	r3, 8006614 <_fflush_r+0x10>
 800660e:	2500      	movs	r5, #0
 8006610:	4628      	mov	r0, r5
 8006612:	bd38      	pop	{r3, r4, r5, pc}
 8006614:	b118      	cbz	r0, 800661e <_fflush_r+0x1a>
 8006616:	6a03      	ldr	r3, [r0, #32]
 8006618:	b90b      	cbnz	r3, 800661e <_fflush_r+0x1a>
 800661a:	f7ff fa8b 	bl	8005b34 <__sinit>
 800661e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d0f3      	beq.n	800660e <_fflush_r+0xa>
 8006626:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006628:	07d0      	lsls	r0, r2, #31
 800662a:	d404      	bmi.n	8006636 <_fflush_r+0x32>
 800662c:	0599      	lsls	r1, r3, #22
 800662e:	d402      	bmi.n	8006636 <_fflush_r+0x32>
 8006630:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006632:	f7ff fb84 	bl	8005d3e <__retarget_lock_acquire_recursive>
 8006636:	4628      	mov	r0, r5
 8006638:	4621      	mov	r1, r4
 800663a:	f7ff ff5d 	bl	80064f8 <__sflush_r>
 800663e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006640:	07da      	lsls	r2, r3, #31
 8006642:	4605      	mov	r5, r0
 8006644:	d4e4      	bmi.n	8006610 <_fflush_r+0xc>
 8006646:	89a3      	ldrh	r3, [r4, #12]
 8006648:	059b      	lsls	r3, r3, #22
 800664a:	d4e1      	bmi.n	8006610 <_fflush_r+0xc>
 800664c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800664e:	f7ff fb77 	bl	8005d40 <__retarget_lock_release_recursive>
 8006652:	e7dd      	b.n	8006610 <_fflush_r+0xc>

08006654 <__swbuf_r>:
 8006654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006656:	460e      	mov	r6, r1
 8006658:	4614      	mov	r4, r2
 800665a:	4605      	mov	r5, r0
 800665c:	b118      	cbz	r0, 8006666 <__swbuf_r+0x12>
 800665e:	6a03      	ldr	r3, [r0, #32]
 8006660:	b90b      	cbnz	r3, 8006666 <__swbuf_r+0x12>
 8006662:	f7ff fa67 	bl	8005b34 <__sinit>
 8006666:	69a3      	ldr	r3, [r4, #24]
 8006668:	60a3      	str	r3, [r4, #8]
 800666a:	89a3      	ldrh	r3, [r4, #12]
 800666c:	071a      	lsls	r2, r3, #28
 800666e:	d525      	bpl.n	80066bc <__swbuf_r+0x68>
 8006670:	6923      	ldr	r3, [r4, #16]
 8006672:	b31b      	cbz	r3, 80066bc <__swbuf_r+0x68>
 8006674:	6823      	ldr	r3, [r4, #0]
 8006676:	6922      	ldr	r2, [r4, #16]
 8006678:	1a98      	subs	r0, r3, r2
 800667a:	6963      	ldr	r3, [r4, #20]
 800667c:	b2f6      	uxtb	r6, r6
 800667e:	4283      	cmp	r3, r0
 8006680:	4637      	mov	r7, r6
 8006682:	dc04      	bgt.n	800668e <__swbuf_r+0x3a>
 8006684:	4621      	mov	r1, r4
 8006686:	4628      	mov	r0, r5
 8006688:	f7ff ffbc 	bl	8006604 <_fflush_r>
 800668c:	b9e0      	cbnz	r0, 80066c8 <__swbuf_r+0x74>
 800668e:	68a3      	ldr	r3, [r4, #8]
 8006690:	3b01      	subs	r3, #1
 8006692:	60a3      	str	r3, [r4, #8]
 8006694:	6823      	ldr	r3, [r4, #0]
 8006696:	1c5a      	adds	r2, r3, #1
 8006698:	6022      	str	r2, [r4, #0]
 800669a:	701e      	strb	r6, [r3, #0]
 800669c:	6962      	ldr	r2, [r4, #20]
 800669e:	1c43      	adds	r3, r0, #1
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d004      	beq.n	80066ae <__swbuf_r+0x5a>
 80066a4:	89a3      	ldrh	r3, [r4, #12]
 80066a6:	07db      	lsls	r3, r3, #31
 80066a8:	d506      	bpl.n	80066b8 <__swbuf_r+0x64>
 80066aa:	2e0a      	cmp	r6, #10
 80066ac:	d104      	bne.n	80066b8 <__swbuf_r+0x64>
 80066ae:	4621      	mov	r1, r4
 80066b0:	4628      	mov	r0, r5
 80066b2:	f7ff ffa7 	bl	8006604 <_fflush_r>
 80066b6:	b938      	cbnz	r0, 80066c8 <__swbuf_r+0x74>
 80066b8:	4638      	mov	r0, r7
 80066ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066bc:	4621      	mov	r1, r4
 80066be:	4628      	mov	r0, r5
 80066c0:	f000 f806 	bl	80066d0 <__swsetup_r>
 80066c4:	2800      	cmp	r0, #0
 80066c6:	d0d5      	beq.n	8006674 <__swbuf_r+0x20>
 80066c8:	f04f 37ff 	mov.w	r7, #4294967295
 80066cc:	e7f4      	b.n	80066b8 <__swbuf_r+0x64>
	...

080066d0 <__swsetup_r>:
 80066d0:	b538      	push	{r3, r4, r5, lr}
 80066d2:	4b2a      	ldr	r3, [pc, #168]	; (800677c <__swsetup_r+0xac>)
 80066d4:	4605      	mov	r5, r0
 80066d6:	6818      	ldr	r0, [r3, #0]
 80066d8:	460c      	mov	r4, r1
 80066da:	b118      	cbz	r0, 80066e4 <__swsetup_r+0x14>
 80066dc:	6a03      	ldr	r3, [r0, #32]
 80066de:	b90b      	cbnz	r3, 80066e4 <__swsetup_r+0x14>
 80066e0:	f7ff fa28 	bl	8005b34 <__sinit>
 80066e4:	89a3      	ldrh	r3, [r4, #12]
 80066e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80066ea:	0718      	lsls	r0, r3, #28
 80066ec:	d422      	bmi.n	8006734 <__swsetup_r+0x64>
 80066ee:	06d9      	lsls	r1, r3, #27
 80066f0:	d407      	bmi.n	8006702 <__swsetup_r+0x32>
 80066f2:	2309      	movs	r3, #9
 80066f4:	602b      	str	r3, [r5, #0]
 80066f6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80066fa:	81a3      	strh	r3, [r4, #12]
 80066fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006700:	e034      	b.n	800676c <__swsetup_r+0x9c>
 8006702:	0758      	lsls	r0, r3, #29
 8006704:	d512      	bpl.n	800672c <__swsetup_r+0x5c>
 8006706:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006708:	b141      	cbz	r1, 800671c <__swsetup_r+0x4c>
 800670a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800670e:	4299      	cmp	r1, r3
 8006710:	d002      	beq.n	8006718 <__swsetup_r+0x48>
 8006712:	4628      	mov	r0, r5
 8006714:	f7ff fb24 	bl	8005d60 <_free_r>
 8006718:	2300      	movs	r3, #0
 800671a:	6363      	str	r3, [r4, #52]	; 0x34
 800671c:	89a3      	ldrh	r3, [r4, #12]
 800671e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006722:	81a3      	strh	r3, [r4, #12]
 8006724:	2300      	movs	r3, #0
 8006726:	6063      	str	r3, [r4, #4]
 8006728:	6923      	ldr	r3, [r4, #16]
 800672a:	6023      	str	r3, [r4, #0]
 800672c:	89a3      	ldrh	r3, [r4, #12]
 800672e:	f043 0308 	orr.w	r3, r3, #8
 8006732:	81a3      	strh	r3, [r4, #12]
 8006734:	6923      	ldr	r3, [r4, #16]
 8006736:	b94b      	cbnz	r3, 800674c <__swsetup_r+0x7c>
 8006738:	89a3      	ldrh	r3, [r4, #12]
 800673a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800673e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006742:	d003      	beq.n	800674c <__swsetup_r+0x7c>
 8006744:	4621      	mov	r1, r4
 8006746:	4628      	mov	r0, r5
 8006748:	f000 f850 	bl	80067ec <__smakebuf_r>
 800674c:	89a0      	ldrh	r0, [r4, #12]
 800674e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006752:	f010 0301 	ands.w	r3, r0, #1
 8006756:	d00a      	beq.n	800676e <__swsetup_r+0x9e>
 8006758:	2300      	movs	r3, #0
 800675a:	60a3      	str	r3, [r4, #8]
 800675c:	6963      	ldr	r3, [r4, #20]
 800675e:	425b      	negs	r3, r3
 8006760:	61a3      	str	r3, [r4, #24]
 8006762:	6923      	ldr	r3, [r4, #16]
 8006764:	b943      	cbnz	r3, 8006778 <__swsetup_r+0xa8>
 8006766:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800676a:	d1c4      	bne.n	80066f6 <__swsetup_r+0x26>
 800676c:	bd38      	pop	{r3, r4, r5, pc}
 800676e:	0781      	lsls	r1, r0, #30
 8006770:	bf58      	it	pl
 8006772:	6963      	ldrpl	r3, [r4, #20]
 8006774:	60a3      	str	r3, [r4, #8]
 8006776:	e7f4      	b.n	8006762 <__swsetup_r+0x92>
 8006778:	2000      	movs	r0, #0
 800677a:	e7f7      	b.n	800676c <__swsetup_r+0x9c>
 800677c:	20000068 	.word	0x20000068

08006780 <_sbrk_r>:
 8006780:	b538      	push	{r3, r4, r5, lr}
 8006782:	4d06      	ldr	r5, [pc, #24]	; (800679c <_sbrk_r+0x1c>)
 8006784:	2300      	movs	r3, #0
 8006786:	4604      	mov	r4, r0
 8006788:	4608      	mov	r0, r1
 800678a:	602b      	str	r3, [r5, #0]
 800678c:	f7fa fa96 	bl	8000cbc <_sbrk>
 8006790:	1c43      	adds	r3, r0, #1
 8006792:	d102      	bne.n	800679a <_sbrk_r+0x1a>
 8006794:	682b      	ldr	r3, [r5, #0]
 8006796:	b103      	cbz	r3, 800679a <_sbrk_r+0x1a>
 8006798:	6023      	str	r3, [r4, #0]
 800679a:	bd38      	pop	{r3, r4, r5, pc}
 800679c:	20004be4 	.word	0x20004be4

080067a0 <__swhatbuf_r>:
 80067a0:	b570      	push	{r4, r5, r6, lr}
 80067a2:	460c      	mov	r4, r1
 80067a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067a8:	2900      	cmp	r1, #0
 80067aa:	b096      	sub	sp, #88	; 0x58
 80067ac:	4615      	mov	r5, r2
 80067ae:	461e      	mov	r6, r3
 80067b0:	da0d      	bge.n	80067ce <__swhatbuf_r+0x2e>
 80067b2:	89a3      	ldrh	r3, [r4, #12]
 80067b4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80067b8:	f04f 0100 	mov.w	r1, #0
 80067bc:	bf0c      	ite	eq
 80067be:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80067c2:	2340      	movne	r3, #64	; 0x40
 80067c4:	2000      	movs	r0, #0
 80067c6:	6031      	str	r1, [r6, #0]
 80067c8:	602b      	str	r3, [r5, #0]
 80067ca:	b016      	add	sp, #88	; 0x58
 80067cc:	bd70      	pop	{r4, r5, r6, pc}
 80067ce:	466a      	mov	r2, sp
 80067d0:	f000 f848 	bl	8006864 <_fstat_r>
 80067d4:	2800      	cmp	r0, #0
 80067d6:	dbec      	blt.n	80067b2 <__swhatbuf_r+0x12>
 80067d8:	9901      	ldr	r1, [sp, #4]
 80067da:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80067de:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80067e2:	4259      	negs	r1, r3
 80067e4:	4159      	adcs	r1, r3
 80067e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80067ea:	e7eb      	b.n	80067c4 <__swhatbuf_r+0x24>

080067ec <__smakebuf_r>:
 80067ec:	898b      	ldrh	r3, [r1, #12]
 80067ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80067f0:	079d      	lsls	r5, r3, #30
 80067f2:	4606      	mov	r6, r0
 80067f4:	460c      	mov	r4, r1
 80067f6:	d507      	bpl.n	8006808 <__smakebuf_r+0x1c>
 80067f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80067fc:	6023      	str	r3, [r4, #0]
 80067fe:	6123      	str	r3, [r4, #16]
 8006800:	2301      	movs	r3, #1
 8006802:	6163      	str	r3, [r4, #20]
 8006804:	b002      	add	sp, #8
 8006806:	bd70      	pop	{r4, r5, r6, pc}
 8006808:	ab01      	add	r3, sp, #4
 800680a:	466a      	mov	r2, sp
 800680c:	f7ff ffc8 	bl	80067a0 <__swhatbuf_r>
 8006810:	9900      	ldr	r1, [sp, #0]
 8006812:	4605      	mov	r5, r0
 8006814:	4630      	mov	r0, r6
 8006816:	f7ff fb0f 	bl	8005e38 <_malloc_r>
 800681a:	b948      	cbnz	r0, 8006830 <__smakebuf_r+0x44>
 800681c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006820:	059a      	lsls	r2, r3, #22
 8006822:	d4ef      	bmi.n	8006804 <__smakebuf_r+0x18>
 8006824:	f023 0303 	bic.w	r3, r3, #3
 8006828:	f043 0302 	orr.w	r3, r3, #2
 800682c:	81a3      	strh	r3, [r4, #12]
 800682e:	e7e3      	b.n	80067f8 <__smakebuf_r+0xc>
 8006830:	89a3      	ldrh	r3, [r4, #12]
 8006832:	6020      	str	r0, [r4, #0]
 8006834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006838:	81a3      	strh	r3, [r4, #12]
 800683a:	9b00      	ldr	r3, [sp, #0]
 800683c:	6163      	str	r3, [r4, #20]
 800683e:	9b01      	ldr	r3, [sp, #4]
 8006840:	6120      	str	r0, [r4, #16]
 8006842:	b15b      	cbz	r3, 800685c <__smakebuf_r+0x70>
 8006844:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006848:	4630      	mov	r0, r6
 800684a:	f000 f81d 	bl	8006888 <_isatty_r>
 800684e:	b128      	cbz	r0, 800685c <__smakebuf_r+0x70>
 8006850:	89a3      	ldrh	r3, [r4, #12]
 8006852:	f023 0303 	bic.w	r3, r3, #3
 8006856:	f043 0301 	orr.w	r3, r3, #1
 800685a:	81a3      	strh	r3, [r4, #12]
 800685c:	89a3      	ldrh	r3, [r4, #12]
 800685e:	431d      	orrs	r5, r3
 8006860:	81a5      	strh	r5, [r4, #12]
 8006862:	e7cf      	b.n	8006804 <__smakebuf_r+0x18>

08006864 <_fstat_r>:
 8006864:	b538      	push	{r3, r4, r5, lr}
 8006866:	4d07      	ldr	r5, [pc, #28]	; (8006884 <_fstat_r+0x20>)
 8006868:	2300      	movs	r3, #0
 800686a:	4604      	mov	r4, r0
 800686c:	4608      	mov	r0, r1
 800686e:	4611      	mov	r1, r2
 8006870:	602b      	str	r3, [r5, #0]
 8006872:	f7fa f9fa 	bl	8000c6a <_fstat>
 8006876:	1c43      	adds	r3, r0, #1
 8006878:	d102      	bne.n	8006880 <_fstat_r+0x1c>
 800687a:	682b      	ldr	r3, [r5, #0]
 800687c:	b103      	cbz	r3, 8006880 <_fstat_r+0x1c>
 800687e:	6023      	str	r3, [r4, #0]
 8006880:	bd38      	pop	{r3, r4, r5, pc}
 8006882:	bf00      	nop
 8006884:	20004be4 	.word	0x20004be4

08006888 <_isatty_r>:
 8006888:	b538      	push	{r3, r4, r5, lr}
 800688a:	4d06      	ldr	r5, [pc, #24]	; (80068a4 <_isatty_r+0x1c>)
 800688c:	2300      	movs	r3, #0
 800688e:	4604      	mov	r4, r0
 8006890:	4608      	mov	r0, r1
 8006892:	602b      	str	r3, [r5, #0]
 8006894:	f7fa f9f9 	bl	8000c8a <_isatty>
 8006898:	1c43      	adds	r3, r0, #1
 800689a:	d102      	bne.n	80068a2 <_isatty_r+0x1a>
 800689c:	682b      	ldr	r3, [r5, #0]
 800689e:	b103      	cbz	r3, 80068a2 <_isatty_r+0x1a>
 80068a0:	6023      	str	r3, [r4, #0]
 80068a2:	bd38      	pop	{r3, r4, r5, pc}
 80068a4:	20004be4 	.word	0x20004be4

080068a8 <_init>:
 80068a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068aa:	bf00      	nop
 80068ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ae:	bc08      	pop	{r3}
 80068b0:	469e      	mov	lr, r3
 80068b2:	4770      	bx	lr

080068b4 <_fini>:
 80068b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068b6:	bf00      	nop
 80068b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ba:	bc08      	pop	{r3}
 80068bc:	469e      	mov	lr, r3
 80068be:	4770      	bx	lr
