// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module LLPTW(
  input          clock,
  input          reset,
  input          io_sfence_valid,
  input          io_csr_satp_changed,
  input          io_csr_vsatp_changed,
  input  [3:0]   io_csr_hgatp_mode,
  input          io_csr_hgatp_changed,
  input          io_csr_priv_mxr,
  input          io_csr_mPBMTE,
  input          io_csr_hPBMTE,
  output         io_in_ready,
  input          io_in_valid,
  input  [37:0]  io_in_bits_req_info_vpn,
  input  [1:0]   io_in_bits_req_info_s2xlate,
  input  [1:0]   io_in_bits_req_info_source,
  input  [43:0]  io_in_bits_ppn,
  input          io_out_ready,
  output         io_out_valid,
  output [37:0]  io_out_bits_req_info_vpn,
  output [1:0]   io_out_bits_req_info_s2xlate,
  output [1:0]   io_out_bits_req_info_source,
  output [2:0]   io_out_bits_id,
  output [37:0]  io_out_bits_h_resp_entry_tag,
  output [13:0]  io_out_bits_h_resp_entry_vmid,
  output         io_out_bits_h_resp_entry_n,
  output [1:0]   io_out_bits_h_resp_entry_pbmt,
  output [37:0]  io_out_bits_h_resp_entry_ppn,
  output         io_out_bits_h_resp_entry_perm_d,
  output         io_out_bits_h_resp_entry_perm_a,
  output         io_out_bits_h_resp_entry_perm_g,
  output         io_out_bits_h_resp_entry_perm_u,
  output         io_out_bits_h_resp_entry_perm_x,
  output         io_out_bits_h_resp_entry_perm_w,
  output         io_out_bits_h_resp_entry_perm_r,
  output [1:0]   io_out_bits_h_resp_entry_level,
  output         io_out_bits_h_resp_gpf,
  output         io_out_bits_h_resp_gaf,
  output         io_out_bits_first_s2xlate_fault,
  output         io_out_bits_af,
  input          io_mem_req_ready,
  output         io_mem_req_valid,
  output [47:0]  io_mem_req_bits_addr,
  output [2:0]   io_mem_req_bits_id,
  input          io_mem_resp_valid,
  input  [2:0]   io_mem_resp_bits_id,
  input  [511:0] io_mem_resp_bits_value,
  output [2:0]   io_mem_enq_ptr,
  output         io_mem_buffer_it_0,
  output         io_mem_buffer_it_1,
  output         io_mem_buffer_it_2,
  output         io_mem_buffer_it_3,
  output         io_mem_buffer_it_4,
  output         io_mem_buffer_it_5,
  output [37:0]  io_mem_refill_vpn,
  output [1:0]   io_mem_refill_s2xlate,
  output [1:0]   io_mem_refill_source,
  input          io_mem_req_mask_0,
  input          io_mem_req_mask_1,
  input          io_mem_req_mask_2,
  input          io_mem_req_mask_3,
  input          io_mem_req_mask_4,
  input          io_mem_req_mask_5,
  input          io_mem_flush_latch_0,
  input          io_mem_flush_latch_1,
  input          io_mem_flush_latch_2,
  input          io_mem_flush_latch_3,
  input          io_mem_flush_latch_4,
  input          io_mem_flush_latch_5,
  input          io_cache_ready,
  output         io_cache_valid,
  output [37:0]  io_cache_bits_vpn,
  output [1:0]   io_cache_bits_s2xlate,
  output [1:0]   io_cache_bits_source,
  output [47:0]  io_pmp_req_bits_addr,
  input          io_pmp_resp_ld,
  input          io_pmp_resp_mmio,
  input          io_hptw_req_ready,
  output         io_hptw_req_valid,
  output [1:0]   io_hptw_req_bits_source,
  output [2:0]   io_hptw_req_bits_id,
  output [43:0]  io_hptw_req_bits_gvpn,
  input          io_hptw_resp_valid,
  input  [2:0]   io_hptw_resp_bits_id,
  input  [37:0]  io_hptw_resp_bits_h_resp_entry_tag,
  input  [13:0]  io_hptw_resp_bits_h_resp_entry_vmid,
  input          io_hptw_resp_bits_h_resp_entry_n,
  input  [1:0]   io_hptw_resp_bits_h_resp_entry_pbmt,
  input  [37:0]  io_hptw_resp_bits_h_resp_entry_ppn,
  input          io_hptw_resp_bits_h_resp_entry_perm_d,
  input          io_hptw_resp_bits_h_resp_entry_perm_a,
  input          io_hptw_resp_bits_h_resp_entry_perm_g,
  input          io_hptw_resp_bits_h_resp_entry_perm_u,
  input          io_hptw_resp_bits_h_resp_entry_perm_x,
  input          io_hptw_resp_bits_h_resp_entry_perm_w,
  input          io_hptw_resp_bits_h_resp_entry_perm_r,
  input  [1:0]   io_hptw_resp_bits_h_resp_entry_level,
  input          io_hptw_resp_bits_h_resp_gpf,
  input          io_hptw_resp_bits_h_resp_gaf,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value,
  output [5:0]   io_perf_2_value,
  output [5:0]   io_perf_3_value
);

  wire             _hptw_req_arb_io_in_0_ready;
  wire             _hptw_req_arb_io_in_1_ready;
  wire             _hptw_req_arb_io_out_valid;
  wire             _hyper_arb2_io_out_valid;
  wire [1:0]       _hyper_arb2_io_out_bits_req_info_source;
  wire [43:0]      _hyper_arb2_io_out_bits_ppn;
  wire [2:0]       _hyper_arb2_io_chosen;
  wire             _hyper_arb1_io_out_valid;
  wire [1:0]       _hyper_arb1_io_out_bits_req_info_source;
  wire [43:0]      _hyper_arb1_io_out_bits_ppn;
  wire [2:0]       _hyper_arb1_io_chosen;
  wire             _mem_arb_io_out_valid;
  wire [37:0]      _mem_arb_io_out_bits_req_info_vpn;
  wire [1:0]       _mem_arb_io_out_bits_req_info_s2xlate;
  wire [43:0]      _mem_arb_io_out_bits_ppn;
  wire             _mem_arb_io_out_bits_hptw_resp_entry_n;
  wire [37:0]      _mem_arb_io_out_bits_hptw_resp_entry_ppn;
  wire [1:0]       _mem_arb_io_out_bits_hptw_resp_entry_level;
  wire [2:0]       _mem_arb_io_chosen;
  wire             flush =
    io_sfence_valid | io_csr_satp_changed | io_csr_vsatp_changed | io_csr_hgatp_changed;
  reg  [37:0]      entries_0_req_info_vpn;
  reg  [1:0]       entries_0_req_info_s2xlate;
  reg  [1:0]       entries_0_req_info_source;
  reg  [43:0]      entries_0_ppn;
  reg  [2:0]       entries_0_wait_id;
  reg              entries_0_af;
  reg  [37:0]      entries_0_hptw_resp_entry_tag;
  reg  [13:0]      entries_0_hptw_resp_entry_vmid;
  reg              entries_0_hptw_resp_entry_n;
  reg  [1:0]       entries_0_hptw_resp_entry_pbmt;
  reg  [37:0]      entries_0_hptw_resp_entry_ppn;
  reg              entries_0_hptw_resp_entry_perm_d;
  reg              entries_0_hptw_resp_entry_perm_a;
  reg              entries_0_hptw_resp_entry_perm_g;
  reg              entries_0_hptw_resp_entry_perm_u;
  reg              entries_0_hptw_resp_entry_perm_x;
  reg              entries_0_hptw_resp_entry_perm_w;
  reg              entries_0_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_0_hptw_resp_entry_level;
  reg              entries_0_hptw_resp_gpf;
  reg              entries_0_hptw_resp_gaf;
  reg              entries_0_first_s2xlate_fault;
  reg  [37:0]      entries_1_req_info_vpn;
  reg  [1:0]       entries_1_req_info_s2xlate;
  reg  [1:0]       entries_1_req_info_source;
  reg  [43:0]      entries_1_ppn;
  reg  [2:0]       entries_1_wait_id;
  reg              entries_1_af;
  reg  [37:0]      entries_1_hptw_resp_entry_tag;
  reg  [13:0]      entries_1_hptw_resp_entry_vmid;
  reg              entries_1_hptw_resp_entry_n;
  reg  [1:0]       entries_1_hptw_resp_entry_pbmt;
  reg  [37:0]      entries_1_hptw_resp_entry_ppn;
  reg              entries_1_hptw_resp_entry_perm_d;
  reg              entries_1_hptw_resp_entry_perm_a;
  reg              entries_1_hptw_resp_entry_perm_g;
  reg              entries_1_hptw_resp_entry_perm_u;
  reg              entries_1_hptw_resp_entry_perm_x;
  reg              entries_1_hptw_resp_entry_perm_w;
  reg              entries_1_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_1_hptw_resp_entry_level;
  reg              entries_1_hptw_resp_gpf;
  reg              entries_1_hptw_resp_gaf;
  reg              entries_1_first_s2xlate_fault;
  reg  [37:0]      entries_2_req_info_vpn;
  reg  [1:0]       entries_2_req_info_s2xlate;
  reg  [1:0]       entries_2_req_info_source;
  reg  [43:0]      entries_2_ppn;
  reg  [2:0]       entries_2_wait_id;
  reg              entries_2_af;
  reg  [37:0]      entries_2_hptw_resp_entry_tag;
  reg  [13:0]      entries_2_hptw_resp_entry_vmid;
  reg              entries_2_hptw_resp_entry_n;
  reg  [1:0]       entries_2_hptw_resp_entry_pbmt;
  reg  [37:0]      entries_2_hptw_resp_entry_ppn;
  reg              entries_2_hptw_resp_entry_perm_d;
  reg              entries_2_hptw_resp_entry_perm_a;
  reg              entries_2_hptw_resp_entry_perm_g;
  reg              entries_2_hptw_resp_entry_perm_u;
  reg              entries_2_hptw_resp_entry_perm_x;
  reg              entries_2_hptw_resp_entry_perm_w;
  reg              entries_2_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_2_hptw_resp_entry_level;
  reg              entries_2_hptw_resp_gpf;
  reg              entries_2_hptw_resp_gaf;
  reg              entries_2_first_s2xlate_fault;
  reg  [37:0]      entries_3_req_info_vpn;
  reg  [1:0]       entries_3_req_info_s2xlate;
  reg  [1:0]       entries_3_req_info_source;
  reg  [43:0]      entries_3_ppn;
  reg  [2:0]       entries_3_wait_id;
  reg              entries_3_af;
  reg  [37:0]      entries_3_hptw_resp_entry_tag;
  reg  [13:0]      entries_3_hptw_resp_entry_vmid;
  reg              entries_3_hptw_resp_entry_n;
  reg  [1:0]       entries_3_hptw_resp_entry_pbmt;
  reg  [37:0]      entries_3_hptw_resp_entry_ppn;
  reg              entries_3_hptw_resp_entry_perm_d;
  reg              entries_3_hptw_resp_entry_perm_a;
  reg              entries_3_hptw_resp_entry_perm_g;
  reg              entries_3_hptw_resp_entry_perm_u;
  reg              entries_3_hptw_resp_entry_perm_x;
  reg              entries_3_hptw_resp_entry_perm_w;
  reg              entries_3_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_3_hptw_resp_entry_level;
  reg              entries_3_hptw_resp_gpf;
  reg              entries_3_hptw_resp_gaf;
  reg              entries_3_first_s2xlate_fault;
  reg  [37:0]      entries_4_req_info_vpn;
  reg  [1:0]       entries_4_req_info_s2xlate;
  reg  [1:0]       entries_4_req_info_source;
  reg  [43:0]      entries_4_ppn;
  reg  [2:0]       entries_4_wait_id;
  reg              entries_4_af;
  reg  [37:0]      entries_4_hptw_resp_entry_tag;
  reg  [13:0]      entries_4_hptw_resp_entry_vmid;
  reg              entries_4_hptw_resp_entry_n;
  reg  [1:0]       entries_4_hptw_resp_entry_pbmt;
  reg  [37:0]      entries_4_hptw_resp_entry_ppn;
  reg              entries_4_hptw_resp_entry_perm_d;
  reg              entries_4_hptw_resp_entry_perm_a;
  reg              entries_4_hptw_resp_entry_perm_g;
  reg              entries_4_hptw_resp_entry_perm_u;
  reg              entries_4_hptw_resp_entry_perm_x;
  reg              entries_4_hptw_resp_entry_perm_w;
  reg              entries_4_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_4_hptw_resp_entry_level;
  reg              entries_4_hptw_resp_gpf;
  reg              entries_4_hptw_resp_gaf;
  reg              entries_4_first_s2xlate_fault;
  reg  [37:0]      entries_5_req_info_vpn;
  reg  [1:0]       entries_5_req_info_s2xlate;
  reg  [1:0]       entries_5_req_info_source;
  reg  [43:0]      entries_5_ppn;
  reg  [2:0]       entries_5_wait_id;
  reg              entries_5_af;
  reg  [37:0]      entries_5_hptw_resp_entry_tag;
  reg  [13:0]      entries_5_hptw_resp_entry_vmid;
  reg              entries_5_hptw_resp_entry_n;
  reg  [1:0]       entries_5_hptw_resp_entry_pbmt;
  reg  [37:0]      entries_5_hptw_resp_entry_ppn;
  reg              entries_5_hptw_resp_entry_perm_d;
  reg              entries_5_hptw_resp_entry_perm_a;
  reg              entries_5_hptw_resp_entry_perm_g;
  reg              entries_5_hptw_resp_entry_perm_u;
  reg              entries_5_hptw_resp_entry_perm_x;
  reg              entries_5_hptw_resp_entry_perm_w;
  reg              entries_5_hptw_resp_entry_perm_r;
  reg  [1:0]       entries_5_hptw_resp_entry_level;
  reg              entries_5_hptw_resp_gpf;
  reg              entries_5_hptw_resp_gaf;
  reg              entries_5_first_s2xlate_fault;
  reg  [3:0]       state_0;
  reg  [3:0]       state_1;
  reg  [3:0]       state_2;
  reg  [3:0]       state_3;
  reg  [3:0]       state_4;
  reg  [3:0]       state_5;
  wire             is_waiting_0 = state_0 == 4'h5;
  wire             is_waiting_1 = state_1 == 4'h5;
  wire             is_waiting_2 = state_2 == 4'h5;
  wire             is_waiting_3 = state_3 == 4'h5;
  wire             is_waiting_4 = state_4 == 4'h5;
  wire             is_waiting_5 = state_5 == 4'h5;
  wire             is_having_0 = state_0 == 4'h6;
  wire             is_having_1 = state_1 == 4'h6;
  wire             is_having_2 = state_2 == 4'h6;
  wire             is_having_3 = state_3 == 4'h6;
  wire             is_having_4 = state_4 == 4'h6;
  wire             is_having_5 = state_5 == 4'h6;
  wire             is_cache_0 = state_0 == 4'h9;
  wire             is_cache_1 = state_1 == 4'h9;
  wire             is_cache_2 = state_2 == 4'h9;
  wire             is_cache_3 = state_3 == 4'h9;
  wire             is_cache_4 = state_4 == 4'h9;
  wire             is_cache_5 = state_5 == 4'h9;
  wire             is_hptw_req_0 = state_0 == 4'h1;
  wire             is_hptw_req_1 = state_1 == 4'h1;
  wire             is_hptw_req_2 = state_2 == 4'h1;
  wire             is_hptw_req_3 = state_3 == 4'h1;
  wire             is_hptw_req_4 = state_4 == 4'h1;
  wire             is_hptw_req_5 = state_5 == 4'h1;
  wire             is_last_hptw_req_0 = state_0 == 4'h7;
  wire             is_last_hptw_req_1 = state_1 == 4'h7;
  wire             is_last_hptw_req_2 = state_2 == 4'h7;
  wire             is_last_hptw_req_3 = state_3 == 4'h7;
  wire             is_last_hptw_req_4 = state_4 == 4'h7;
  wire             is_last_hptw_req_5 = state_5 == 4'h7;
  wire             is_hptw_resp_0 = state_0 == 4'h2;
  wire             is_hptw_resp_1 = state_1 == 4'h2;
  wire             is_hptw_resp_2 = state_2 == 4'h2;
  wire             is_hptw_resp_3 = state_3 == 4'h2;
  wire             is_hptw_resp_4 = state_4 == 4'h2;
  wire             is_hptw_resp_5 = state_5 == 4'h2;
  wire             is_last_hptw_resp_0 = state_0 == 4'h8;
  wire             is_last_hptw_resp_1 = state_1 == 4'h8;
  wire             is_last_hptw_resp_2 = state_2 == 4'h8;
  wire             is_last_hptw_resp_3 = state_3 == 4'h8;
  wire             is_last_hptw_resp_4 = state_4 == 4'h8;
  wire             is_last_hptw_resp_5 = state_5 == 4'h8;
  wire             _enq_ptr_T = ~(|state_1) | ~(|state_2);
  wire             _full_T_4 =
    ~(|state_0) | _enq_ptr_T | ~(|state_3) | ~(|state_4) | ~(|state_5);
  wire [2:0]       enq_ptr =
    ~(|state_0) | _enq_ptr_T
      ? {1'h0, (|state_0) ? ((|state_1) ? 2'h2 : 2'h1) : 2'h0}
      : (|state_3) ? {2'h2, |state_4} : 3'h3;
  wire             _io_out_valid_T = is_having_1 | is_having_2;
  wire [2:0]       mem_ptr =
    is_having_0 | _io_out_valid_T
      ? {1'h0, is_having_0 ? 2'h0 : is_having_1 ? 2'h1 : 2'h2}
      : is_having_3 ? 3'h3 : {2'h2, ~is_having_4};
  wire [7:0][1:0]  _GEN =
    {{entries_0_req_info_s2xlate},
     {entries_0_req_info_s2xlate},
     {entries_5_req_info_s2xlate},
     {entries_4_req_info_s2xlate},
     {entries_3_req_info_s2xlate},
     {entries_2_req_info_s2xlate},
     {entries_1_req_info_s2xlate},
     {entries_0_req_info_s2xlate}};
  wire [7:0][37:0] _GEN_0 =
    {{entries_0_hptw_resp_entry_tag},
     {entries_0_hptw_resp_entry_tag},
     {entries_5_hptw_resp_entry_tag},
     {entries_4_hptw_resp_entry_tag},
     {entries_3_hptw_resp_entry_tag},
     {entries_2_hptw_resp_entry_tag},
     {entries_1_hptw_resp_entry_tag},
     {entries_0_hptw_resp_entry_tag}};
  wire [7:0][13:0] _GEN_1 =
    {{entries_0_hptw_resp_entry_vmid},
     {entries_0_hptw_resp_entry_vmid},
     {entries_5_hptw_resp_entry_vmid},
     {entries_4_hptw_resp_entry_vmid},
     {entries_3_hptw_resp_entry_vmid},
     {entries_2_hptw_resp_entry_vmid},
     {entries_1_hptw_resp_entry_vmid},
     {entries_0_hptw_resp_entry_vmid}};
  wire [7:0]       _GEN_2 =
    {{entries_0_hptw_resp_entry_n},
     {entries_0_hptw_resp_entry_n},
     {entries_5_hptw_resp_entry_n},
     {entries_4_hptw_resp_entry_n},
     {entries_3_hptw_resp_entry_n},
     {entries_2_hptw_resp_entry_n},
     {entries_1_hptw_resp_entry_n},
     {entries_0_hptw_resp_entry_n}};
  wire [7:0][1:0]  _GEN_3 =
    {{entries_0_hptw_resp_entry_pbmt},
     {entries_0_hptw_resp_entry_pbmt},
     {entries_5_hptw_resp_entry_pbmt},
     {entries_4_hptw_resp_entry_pbmt},
     {entries_3_hptw_resp_entry_pbmt},
     {entries_2_hptw_resp_entry_pbmt},
     {entries_1_hptw_resp_entry_pbmt},
     {entries_0_hptw_resp_entry_pbmt}};
  wire [7:0][37:0] _GEN_4 =
    {{entries_0_hptw_resp_entry_ppn},
     {entries_0_hptw_resp_entry_ppn},
     {entries_5_hptw_resp_entry_ppn},
     {entries_4_hptw_resp_entry_ppn},
     {entries_3_hptw_resp_entry_ppn},
     {entries_2_hptw_resp_entry_ppn},
     {entries_1_hptw_resp_entry_ppn},
     {entries_0_hptw_resp_entry_ppn}};
  wire [7:0]       _GEN_5 =
    {{entries_0_hptw_resp_entry_perm_d},
     {entries_0_hptw_resp_entry_perm_d},
     {entries_5_hptw_resp_entry_perm_d},
     {entries_4_hptw_resp_entry_perm_d},
     {entries_3_hptw_resp_entry_perm_d},
     {entries_2_hptw_resp_entry_perm_d},
     {entries_1_hptw_resp_entry_perm_d},
     {entries_0_hptw_resp_entry_perm_d}};
  wire [7:0]       _GEN_6 =
    {{entries_0_hptw_resp_entry_perm_a},
     {entries_0_hptw_resp_entry_perm_a},
     {entries_5_hptw_resp_entry_perm_a},
     {entries_4_hptw_resp_entry_perm_a},
     {entries_3_hptw_resp_entry_perm_a},
     {entries_2_hptw_resp_entry_perm_a},
     {entries_1_hptw_resp_entry_perm_a},
     {entries_0_hptw_resp_entry_perm_a}};
  wire [7:0]       _GEN_7 =
    {{entries_0_hptw_resp_entry_perm_g},
     {entries_0_hptw_resp_entry_perm_g},
     {entries_5_hptw_resp_entry_perm_g},
     {entries_4_hptw_resp_entry_perm_g},
     {entries_3_hptw_resp_entry_perm_g},
     {entries_2_hptw_resp_entry_perm_g},
     {entries_1_hptw_resp_entry_perm_g},
     {entries_0_hptw_resp_entry_perm_g}};
  wire [7:0]       _GEN_8 =
    {{entries_0_hptw_resp_entry_perm_u},
     {entries_0_hptw_resp_entry_perm_u},
     {entries_5_hptw_resp_entry_perm_u},
     {entries_4_hptw_resp_entry_perm_u},
     {entries_3_hptw_resp_entry_perm_u},
     {entries_2_hptw_resp_entry_perm_u},
     {entries_1_hptw_resp_entry_perm_u},
     {entries_0_hptw_resp_entry_perm_u}};
  wire [7:0]       _GEN_9 =
    {{entries_0_hptw_resp_entry_perm_x},
     {entries_0_hptw_resp_entry_perm_x},
     {entries_5_hptw_resp_entry_perm_x},
     {entries_4_hptw_resp_entry_perm_x},
     {entries_3_hptw_resp_entry_perm_x},
     {entries_2_hptw_resp_entry_perm_x},
     {entries_1_hptw_resp_entry_perm_x},
     {entries_0_hptw_resp_entry_perm_x}};
  wire [7:0]       _GEN_10 =
    {{entries_0_hptw_resp_entry_perm_w},
     {entries_0_hptw_resp_entry_perm_w},
     {entries_5_hptw_resp_entry_perm_w},
     {entries_4_hptw_resp_entry_perm_w},
     {entries_3_hptw_resp_entry_perm_w},
     {entries_2_hptw_resp_entry_perm_w},
     {entries_1_hptw_resp_entry_perm_w},
     {entries_0_hptw_resp_entry_perm_w}};
  wire [7:0]       _GEN_11 =
    {{entries_0_hptw_resp_entry_perm_r},
     {entries_0_hptw_resp_entry_perm_r},
     {entries_5_hptw_resp_entry_perm_r},
     {entries_4_hptw_resp_entry_perm_r},
     {entries_3_hptw_resp_entry_perm_r},
     {entries_2_hptw_resp_entry_perm_r},
     {entries_1_hptw_resp_entry_perm_r},
     {entries_0_hptw_resp_entry_perm_r}};
  wire [7:0][1:0]  _GEN_12 =
    {{entries_0_hptw_resp_entry_level},
     {entries_0_hptw_resp_entry_level},
     {entries_5_hptw_resp_entry_level},
     {entries_4_hptw_resp_entry_level},
     {entries_3_hptw_resp_entry_level},
     {entries_2_hptw_resp_entry_level},
     {entries_1_hptw_resp_entry_level},
     {entries_0_hptw_resp_entry_level}};
  wire [7:0]       _GEN_13 =
    {{entries_0_hptw_resp_gpf},
     {entries_0_hptw_resp_gpf},
     {entries_5_hptw_resp_gpf},
     {entries_4_hptw_resp_gpf},
     {entries_3_hptw_resp_gpf},
     {entries_2_hptw_resp_gpf},
     {entries_1_hptw_resp_gpf},
     {entries_0_hptw_resp_gpf}};
  wire [7:0]       _GEN_14 =
    {{entries_0_hptw_resp_gaf},
     {entries_0_hptw_resp_gaf},
     {entries_5_hptw_resp_gaf},
     {entries_4_hptw_resp_gaf},
     {entries_3_hptw_resp_gaf},
     {entries_2_hptw_resp_gaf},
     {entries_1_hptw_resp_gaf},
     {entries_0_hptw_resp_gaf}};
  wire             perfEvents_0_2 = _full_T_4 & io_in_valid;
  reg              mem_resp_hit_0;
  reg              mem_resp_hit_1;
  reg              mem_resp_hit_2;
  reg              mem_resp_hit_3;
  reg              mem_resp_hit_4;
  reg              mem_resp_hit_5;
  reg  [2:0]       enq_ptr_reg;
  reg              need_addr_check_last_REG;
  reg  [2:0]       hptw_resp_ptr_reg;
  reg              hptw_need_addr_check_REG;
  wire [7:0][3:0]  _GEN_15 =
    {{state_0},
     {state_0},
     {state_5},
     {state_4},
     {state_3},
     {state_2},
     {state_1},
     {state_0}};
  wire             hptw_need_addr_check =
    hptw_need_addr_check_REG & _GEN_15[hptw_resp_ptr_reg] == 4'h3;
  wire [7:0][37:0] _GEN_16 =
    {{entries_0_req_info_vpn},
     {entries_0_req_info_vpn},
     {entries_5_req_info_vpn},
     {entries_4_req_info_vpn},
     {entries_3_req_info_vpn},
     {entries_2_req_info_vpn},
     {entries_1_req_info_vpn},
     {entries_0_req_info_vpn}};
  wire [7:0][43:0] _GEN_17 =
    {{entries_0_ppn},
     {entries_0_ppn},
     {entries_5_ppn},
     {entries_4_ppn},
     {entries_3_ppn},
     {entries_2_ppn},
     {entries_1_ppn},
     {entries_0_ppn}};
  wire [38:0]      _gpaddr_T_7 =
    39'({_GEN_17[hptw_resp_ptr_reg][26:0], 12'h0}
        + {27'h0, _GEN_16[hptw_resp_ptr_reg][8:0], 3'h0});
  wire [37:0]      _GEN_18 = _GEN_4[hptw_resp_ptr_reg];
  wire [3:0][37:0] _GEN_19 =
    {{{_GEN_18[37:27], _gpaddr_T_7[38:12]}},
     {{_GEN_18[37:18], _gpaddr_T_7[29:12]}},
     {{_GEN_18[37:9], _gpaddr_T_7[20:12]}},
     {_GEN_2[hptw_resp_ptr_reg] ? {_GEN_18[37:4], _gpaddr_T_7[15:12]} : _GEN_18}};
  reg  [47:0]      addr;
  wire             _io_out_valid_T_4 =
    is_having_0 | _io_out_valid_T | is_having_3 | is_having_4 | is_having_5;
  wire [7:0][1:0]  _GEN_20 =
    {{entries_0_req_info_source},
     {entries_0_req_info_source},
     {entries_5_req_info_source},
     {entries_4_req_info_source},
     {entries_3_req_info_source},
     {entries_2_req_info_source},
     {entries_1_req_info_source},
     {entries_0_req_info_source}};
  wire [7:0]       _GEN_21 =
    {{entries_0_af},
     {entries_0_af},
     {entries_5_af},
     {entries_4_af},
     {entries_3_af},
     {entries_2_af},
     {entries_1_af},
     {entries_0_af}};
  wire [7:0]       _GEN_22 =
    {{entries_0_first_s2xlate_fault},
     {entries_0_first_s2xlate_fault},
     {entries_5_first_s2xlate_fault},
     {entries_4_first_s2xlate_fault},
     {entries_3_first_s2xlate_fault},
     {entries_2_first_s2xlate_fault},
     {entries_1_first_s2xlate_fault},
     {entries_0_first_s2xlate_fault}};
  wire             io_mem_req_valid_0 = _mem_arb_io_out_valid & ~flush;
  wire [3:0][37:0] _GEN_23 =
    {{{_mem_arb_io_out_bits_hptw_resp_entry_ppn[37:27], _mem_arb_io_out_bits_ppn[26:0]}},
     {{_mem_arb_io_out_bits_hptw_resp_entry_ppn[37:18], _mem_arb_io_out_bits_ppn[17:0]}},
     {{_mem_arb_io_out_bits_hptw_resp_entry_ppn[37:9], _mem_arb_io_out_bits_ppn[8:0]}},
     {_mem_arb_io_out_bits_hptw_resp_entry_n
        ? {_mem_arb_io_out_bits_hptw_resp_entry_ppn[37:4], _mem_arb_io_out_bits_ppn[3:0]}
        : _mem_arb_io_out_bits_hptw_resp_entry_ppn}};
  reg  [2:0]       mem_refill_id;
  wire [5:0]       _io_cache_valid_T =
    {is_cache_0, is_cache_1, is_cache_2, is_cache_3, is_cache_4, is_cache_5};
  wire [41:0]      _io_cache_bits_T_26 =
    {is_cache_0 ? entries_0_req_info_vpn : 38'h0,
     is_cache_0 ? entries_0_req_info_s2xlate : 2'h0,
     is_cache_0 ? entries_0_req_info_source : 2'h0}
    | {is_cache_1 ? entries_1_req_info_vpn : 38'h0,
       is_cache_1 ? entries_1_req_info_s2xlate : 2'h0,
       is_cache_1 ? entries_1_req_info_source : 2'h0}
    | {is_cache_2 ? entries_2_req_info_vpn : 38'h0,
       is_cache_2 ? entries_2_req_info_s2xlate : 2'h0,
       is_cache_2 ? entries_2_req_info_source : 2'h0}
    | {is_cache_3 ? entries_3_req_info_vpn : 38'h0,
       is_cache_3 ? entries_3_req_info_s2xlate : 2'h0,
       is_cache_3 ? entries_3_req_info_source : 2'h0}
    | {is_cache_4 ? entries_4_req_info_vpn : 38'h0,
       is_cache_4 ? entries_4_req_info_s2xlate : 2'h0,
       is_cache_4 ? entries_4_req_info_source : 2'h0}
    | {is_cache_5 ? entries_5_req_info_vpn : 38'h0,
       is_cache_5 ? entries_5_req_info_s2xlate : 2'h0,
       is_cache_5 ? entries_5_req_info_source : 2'h0};
  reg              io_perf_0_value_REG;
  reg              io_perf_0_value_REG_1;
  reg              io_perf_1_value_REG;
  reg              io_perf_1_value_REG_1;
  reg              io_perf_2_value_REG;
  reg              io_perf_2_value_REG_1;
  reg  [2:0]       io_perf_3_value_REG;
  reg  [2:0]       io_perf_3_value_REG_1;
  wire [2:0]       cache_ptr =
    (is_cache_3 ? 3'h3 : 3'h0) | (is_cache_5 ? 3'h5 : 3'h0)
    | {is_cache_4, is_cache_2, is_cache_1};
  wire             dup_vec_0 =
    io_in_bits_req_info_vpn[37:3] == entries_0_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == entries_0_req_info_s2xlate;
  wire             dup_vec_1 =
    io_in_bits_req_info_vpn[37:3] == entries_1_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == entries_1_req_info_s2xlate;
  wire             dup_vec_2 =
    io_in_bits_req_info_vpn[37:3] == entries_2_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == entries_2_req_info_s2xlate;
  wire             dup_vec_3 =
    io_in_bits_req_info_vpn[37:3] == entries_3_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == entries_3_req_info_s2xlate;
  wire             dup_vec_4 =
    io_in_bits_req_info_vpn[37:3] == entries_4_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == entries_4_req_info_s2xlate;
  wire             dup_vec_5 =
    io_in_bits_req_info_vpn[37:3] == entries_5_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == entries_5_req_info_s2xlate;
  wire             _dup_req_fire_T = io_mem_req_ready & _mem_arb_io_out_valid;
  wire             dup_req_fire =
    _dup_req_fire_T
    & io_in_bits_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3]
    & io_in_bits_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate;
  wire             dup_vec_wait_0 = dup_vec_0 & is_waiting_0;
  wire             dup_vec_wait_1 = dup_vec_1 & is_waiting_1;
  wire             dup_vec_wait_2 = dup_vec_2 & is_waiting_2;
  wire             dup_vec_wait_3 = dup_vec_3 & is_waiting_3;
  wire             dup_vec_wait_4 = dup_vec_4 & is_waiting_4;
  wire             dup_vec_wait_5 = dup_vec_5 & is_waiting_5;
  wire [2:0]       _wait_id_T_4 =
    (dup_vec_wait_0 ? entries_0_wait_id : 3'h0)
    | (dup_vec_wait_1 ? entries_1_wait_id : 3'h0)
    | (dup_vec_wait_2 ? entries_2_wait_id : 3'h0)
    | (dup_vec_wait_3 ? entries_3_wait_id : 3'h0)
    | (dup_vec_wait_4 ? entries_4_wait_id : 3'h0)
    | (dup_vec_wait_5 ? entries_5_wait_id : 3'h0);
  wire [2:0]       wait_id = dup_req_fire ? _mem_arb_io_chosen : _wait_id_T_4;
  wire [7:0]       _GEN_24 =
    {{io_mem_flush_latch_0},
     {io_mem_flush_latch_0},
     {io_mem_flush_latch_5},
     {io_mem_flush_latch_4},
     {io_mem_flush_latch_3},
     {io_mem_flush_latch_2},
     {io_mem_flush_latch_1},
     {io_mem_flush_latch_0}};
  wire [7:0]       _GEN_25 =
    {{dup_vec_wait_0},
     {dup_vec_wait_0},
     {dup_vec_wait_5},
     {dup_vec_wait_4},
     {dup_vec_wait_3},
     {dup_vec_wait_2},
     {dup_vec_wait_1},
     {dup_vec_wait_0}};
  wire             dup_wait_resp =
    io_mem_resp_valid & _GEN_25[io_mem_resp_bits_id] & ~_GEN_24[io_mem_resp_bits_id];
  wire             to_wait =
    (|{dup_vec_wait_0,
       dup_vec_wait_1,
       dup_vec_wait_2,
       dup_vec_wait_3,
       dup_vec_wait_4,
       dup_vec_wait_5}) | dup_req_fire;
  wire [7:0]       _GEN_26 =
    {{io_mem_resp_bits_value[511]},
     {io_mem_resp_bits_value[447]},
     {io_mem_resp_bits_value[383]},
     {io_mem_resp_bits_value[319]},
     {io_mem_resp_bits_value[255]},
     {io_mem_resp_bits_value[191]},
     {io_mem_resp_bits_value[127]},
     {io_mem_resp_bits_value[63]}};
  wire             _GEN_27 = _GEN_26[io_in_bits_req_info_vpn[2:0]];
  wire [7:0][1:0]  _GEN_28 =
    {{io_mem_resp_bits_value[510:509]},
     {io_mem_resp_bits_value[446:445]},
     {io_mem_resp_bits_value[382:381]},
     {io_mem_resp_bits_value[318:317]},
     {io_mem_resp_bits_value[254:253]},
     {io_mem_resp_bits_value[190:189]},
     {io_mem_resp_bits_value[126:125]},
     {io_mem_resp_bits_value[62:61]}};
  wire [1:0]       _GEN_29 = _GEN_28[io_in_bits_req_info_vpn[2:0]];
  wire [7:0][7:0]  _GEN_30 =
    {{io_mem_resp_bits_value[501:494]},
     {io_mem_resp_bits_value[437:430]},
     {io_mem_resp_bits_value[373:366]},
     {io_mem_resp_bits_value[309:302]},
     {io_mem_resp_bits_value[245:238]},
     {io_mem_resp_bits_value[181:174]},
     {io_mem_resp_bits_value[117:110]},
     {io_mem_resp_bits_value[53:46]}};
  wire [7:0]       _GEN_31 = _GEN_30[io_in_bits_req_info_vpn[2:0]];
  wire [7:0][35:0] _GEN_32 =
    {{io_mem_resp_bits_value[493:458]},
     {io_mem_resp_bits_value[429:394]},
     {io_mem_resp_bits_value[365:330]},
     {io_mem_resp_bits_value[301:266]},
     {io_mem_resp_bits_value[237:202]},
     {io_mem_resp_bits_value[173:138]},
     {io_mem_resp_bits_value[109:74]},
     {io_mem_resp_bits_value[45:10]}};
  wire [35:0]      _GEN_33 = _GEN_32[io_in_bits_req_info_vpn[2:0]];
  wire [7:0]       _GEN_34 =
    {{io_mem_resp_bits_value[451]},
     {io_mem_resp_bits_value[387]},
     {io_mem_resp_bits_value[323]},
     {io_mem_resp_bits_value[259]},
     {io_mem_resp_bits_value[195]},
     {io_mem_resp_bits_value[131]},
     {io_mem_resp_bits_value[67]},
     {io_mem_resp_bits_value[3]}};
  wire             _GEN_35 = _GEN_34[io_in_bits_req_info_vpn[2:0]];
  wire [7:0]       _GEN_36 =
    {{io_mem_resp_bits_value[450]},
     {io_mem_resp_bits_value[386]},
     {io_mem_resp_bits_value[322]},
     {io_mem_resp_bits_value[258]},
     {io_mem_resp_bits_value[194]},
     {io_mem_resp_bits_value[130]},
     {io_mem_resp_bits_value[66]},
     {io_mem_resp_bits_value[2]}};
  wire             _GEN_37 = _GEN_36[io_in_bits_req_info_vpn[2:0]];
  wire [7:0]       _GEN_38 =
    {{io_mem_resp_bits_value[449]},
     {io_mem_resp_bits_value[385]},
     {io_mem_resp_bits_value[321]},
     {io_mem_resp_bits_value[257]},
     {io_mem_resp_bits_value[193]},
     {io_mem_resp_bits_value[129]},
     {io_mem_resp_bits_value[65]},
     {io_mem_resp_bits_value[1]}};
  wire             _GEN_39 = _GEN_38[io_in_bits_req_info_vpn[2:0]];
  wire [7:0]       _GEN_40 =
    {{io_mem_resp_bits_value[448]},
     {io_mem_resp_bits_value[384]},
     {io_mem_resp_bits_value[320]},
     {io_mem_resp_bits_value[256]},
     {io_mem_resp_bits_value[192]},
     {io_mem_resp_bits_value[128]},
     {io_mem_resp_bits_value[64]},
     {io_mem_resp_bits_value[0]}};
  wire             _GEN_41 = _GEN_40[io_in_bits_req_info_vpn[2:0]];
  wire [7:0]       _GEN_42 =
    {{io_mem_resp_bits_value[452]},
     {io_mem_resp_bits_value[388]},
     {io_mem_resp_bits_value[324]},
     {io_mem_resp_bits_value[260]},
     {io_mem_resp_bits_value[196]},
     {io_mem_resp_bits_value[132]},
     {io_mem_resp_bits_value[68]},
     {io_mem_resp_bits_value[4]}};
  wire [7:0]       _GEN_43 =
    {{io_mem_resp_bits_value[454]},
     {io_mem_resp_bits_value[390]},
     {io_mem_resp_bits_value[326]},
     {io_mem_resp_bits_value[262]},
     {io_mem_resp_bits_value[198]},
     {io_mem_resp_bits_value[134]},
     {io_mem_resp_bits_value[70]},
     {io_mem_resp_bits_value[6]}};
  wire [7:0]       _GEN_44 =
    {{io_mem_resp_bits_value[455]},
     {io_mem_resp_bits_value[391]},
     {io_mem_resp_bits_value[327]},
     {io_mem_resp_bits_value[263]},
     {io_mem_resp_bits_value[199]},
     {io_mem_resp_bits_value[135]},
     {io_mem_resp_bits_value[71]},
     {io_mem_resp_bits_value[7]}};
  wire [7:0][6:0]  _GEN_45 =
    {{io_mem_resp_bits_value[508:502]},
     {io_mem_resp_bits_value[444:438]},
     {io_mem_resp_bits_value[380:374]},
     {io_mem_resp_bits_value[316:310]},
     {io_mem_resp_bits_value[252:246]},
     {io_mem_resp_bits_value[188:182]},
     {io_mem_resp_bits_value[124:118]},
     {io_mem_resp_bits_value[60:54]}};
  wire             last_hptw_vsStagePf =
    (|_GEN_45[io_in_bits_req_info_vpn[2:0]]) | (&_GEN_29) | ~io_csr_hPBMTE & (|_GEN_29)
    | (~(_GEN_39 | _GEN_35 | _GEN_37) & _GEN_41
         ? _GEN_42[io_in_bits_req_info_vpn[2:0]] | _GEN_43[io_in_bits_req_info_vpn[2:0]]
           | _GEN_44[io_in_bits_req_info_vpn[2:0]] | _GEN_27 | (|_GEN_29)
         : ~_GEN_41 | ~_GEN_39 & _GEN_37 | _GEN_27 & _GEN_33[3:0] != 4'h8)
    | ~((_GEN_39 | _GEN_35 | _GEN_37) & _GEN_41);
  wire             _gStagePf_T_40 = io_csr_hgatp_mode == 4'h8;
  wire             _gStagePf_T_41 = io_csr_hgatp_mode == 4'h9;
  wire             last_hptw_gStagePf =
    (|(_gStagePf_T_40
         ? {_GEN_31, _GEN_33[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_31[7:2] : 6'h0})) & _GEN_41
    & ~last_hptw_vsStagePf;
  wire             _last_hptw_excp_T_2 = last_hptw_vsStagePf | last_hptw_gStagePf;
  wire             to_mem_out =
    dup_wait_resp
    & (_GEN[io_mem_resp_bits_id] == 2'h0 | _GEN[io_mem_resp_bits_id] == 2'h1
       | (&_GEN[io_mem_resp_bits_id]) & _last_hptw_excp_T_2);
  wire             to_cache =
    (|{dup_vec_0 & is_having_0,
       dup_vec_1 & is_having_1,
       dup_vec_2 & is_having_2,
       dup_vec_3 & is_having_3,
       dup_vec_4 & is_having_4,
       dup_vec_5 & is_having_5})
    | (|{dup_vec_0 & (is_last_hptw_req_0 | is_last_hptw_resp_0),
         dup_vec_1 & (is_last_hptw_req_1 | is_last_hptw_resp_1),
         dup_vec_2 & (is_last_hptw_req_2 | is_last_hptw_resp_2),
         dup_vec_3 & (is_last_hptw_req_3 | is_last_hptw_resp_3),
         dup_vec_4 & (is_last_hptw_req_4 | is_last_hptw_resp_4),
         dup_vec_5 & (is_last_hptw_req_5 | is_last_hptw_resp_5)});
  wire             to_last_hptw_req =
    dup_wait_resp & (&_GEN[io_mem_resp_bits_id]) & ~_last_hptw_excp_T_2;
  wire             last_hptw_excp =
    dup_wait_resp & (&_GEN[io_mem_resp_bits_id]) & _last_hptw_excp_T_2;
  wire [3:0]       _enq_state_normal_T =
    {2'h0, io_in_bits_req_info_s2xlate != 2'h3, 1'h1};
  wire [3:0]       enq_state_normal =
    to_mem_out
      ? 4'h6
      : to_last_hptw_req ? 4'h7 : to_wait ? 4'h5 : to_cache ? 4'h9 : _enq_state_normal_T;
  wire             _enq_state_T_2 =
    io_in_bits_req_info_source == 2'h2 & enq_state_normal != 4'h3;
  wire             _GEN_46 = enq_ptr == 3'h0;
  wire             _GEN_47 = perfEvents_0_2 & _GEN_46;
  wire             _GEN_48 = enq_ptr == 3'h1;
  wire             _GEN_49 = perfEvents_0_2 & _GEN_48;
  wire             _GEN_50 = enq_ptr == 3'h2;
  wire             _GEN_51 = perfEvents_0_2 & _GEN_50;
  wire             _GEN_52 = enq_ptr == 3'h3;
  wire             _GEN_53 = perfEvents_0_2 & _GEN_52;
  wire             _GEN_54 = enq_ptr == 3'h4;
  wire             _GEN_55 = perfEvents_0_2 & _GEN_54;
  wire             _GEN_56 = enq_ptr == 3'h5;
  wire             _GEN_57 = perfEvents_0_2 & _GEN_56;
  wire [43:0]      _entries_ppn_T_1 =
    to_last_hptw_req | last_hptw_excp
      ? {_GEN_31, _GEN_27 ? {_GEN_33[35:4], io_in_bits_req_info_vpn[3:0]} : _GEN_33}
      : io_in_bits_ppn;
  wire             _entries_hptw_resp_gpf_T = last_hptw_excp & last_hptw_gStagePf;
  wire             _GEN_58 = perfEvents_0_2 & _GEN_46;
  wire             _GEN_59 = perfEvents_0_2 & _GEN_48;
  wire             _GEN_60 = perfEvents_0_2 & _GEN_50;
  wire             _GEN_61 = perfEvents_0_2 & _GEN_52;
  wire             _GEN_62 = perfEvents_0_2 & _GEN_54;
  wire             _GEN_63 = perfEvents_0_2 & _GEN_56;
  wire             _mem_resp_hit_T_1 = to_mem_out | to_last_hptw_req;
  wire             io_pmp_req_valid = need_addr_check_last_REG | hptw_need_addr_check;
  wire [2:0]       ptr = hptw_need_addr_check ? hptw_resp_ptr_reg : enq_ptr_reg;
  wire             accessFault = io_pmp_resp_ld | io_pmp_resp_mmio;
  wire             _GEN_64 = io_pmp_req_valid & ptr == 3'h0;
  wire             _GEN_65 = io_pmp_req_valid & ptr == 3'h1;
  wire             _GEN_66 = io_pmp_req_valid & ptr == 3'h2;
  wire             _GEN_67 = io_pmp_req_valid & ptr == 3'h3;
  wire             _GEN_68 = io_pmp_req_valid & ptr == 3'h4;
  wire             _GEN_69 = io_pmp_req_valid & ptr == 3'h5;
  wire [3:0]       _state_T = {2'h1, accessFault, 1'h0};
  wire             _GEN_70 =
    _dup_req_fire_T & (|state_0) & state_0 != 4'h6 & state_0 != 4'h7 & state_0 != 4'h8
    & entries_0_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_0_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3];
  wire [37:0]      _GEN_71 = _GEN_0[_mem_arb_io_chosen];
  wire [13:0]      _GEN_72 = _GEN_1[_mem_arb_io_chosen];
  wire             _GEN_73 = _GEN_2[_mem_arb_io_chosen];
  wire [1:0]       _GEN_74 = _GEN_3[_mem_arb_io_chosen];
  wire [37:0]      _GEN_75 = _GEN_4[_mem_arb_io_chosen];
  wire             _GEN_76 = _GEN_5[_mem_arb_io_chosen];
  wire             _GEN_77 = _GEN_6[_mem_arb_io_chosen];
  wire             _GEN_78 = _GEN_7[_mem_arb_io_chosen];
  wire             _GEN_79 = _GEN_8[_mem_arb_io_chosen];
  wire             _GEN_80 = _GEN_9[_mem_arb_io_chosen];
  wire             _GEN_81 = _GEN_10[_mem_arb_io_chosen];
  wire             _GEN_82 = _GEN_11[_mem_arb_io_chosen];
  wire [1:0]       _GEN_83 = _GEN_12[_mem_arb_io_chosen];
  wire             _GEN_84 = _GEN_13[_mem_arb_io_chosen];
  wire             _GEN_85 = _GEN_14[_mem_arb_io_chosen];
  wire             _GEN_86 =
    _dup_req_fire_T & (|state_1) & state_1 != 4'h6 & state_1 != 4'h7 & state_1 != 4'h8
    & entries_1_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_1_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3];
  wire             _GEN_87 =
    _dup_req_fire_T & (|state_2) & state_2 != 4'h6 & state_2 != 4'h7 & state_2 != 4'h8
    & entries_2_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_2_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3];
  wire             _GEN_88 =
    _dup_req_fire_T & (|state_3) & state_3 != 4'h6 & state_3 != 4'h7 & state_3 != 4'h8
    & entries_3_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_3_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3];
  wire             _GEN_89 =
    _dup_req_fire_T & (|state_4) & state_4 != 4'h6 & state_4 != 4'h7 & state_4 != 4'h8
    & entries_4_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_4_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3];
  wire             _GEN_90 =
    _dup_req_fire_T & (|state_5) & state_5 != 4'h6 & state_5 != 4'h7 & state_5 != 4'h8
    & entries_5_req_info_s2xlate == _mem_arb_io_out_bits_req_info_s2xlate
    & entries_5_req_info_vpn[37:3] == _mem_arb_io_out_bits_req_info_vpn[37:3];
  wire [7:0]       _GEN_91 =
    {{io_mem_resp_bits_value[511]},
     {io_mem_resp_bits_value[447]},
     {io_mem_resp_bits_value[383]},
     {io_mem_resp_bits_value[319]},
     {io_mem_resp_bits_value[255]},
     {io_mem_resp_bits_value[191]},
     {io_mem_resp_bits_value[127]},
     {io_mem_resp_bits_value[63]}};
  wire             _GEN_92 = _GEN_91[entries_0_req_info_vpn[2:0]];
  wire [7:0][1:0]  _GEN_93 =
    {{io_mem_resp_bits_value[510:509]},
     {io_mem_resp_bits_value[446:445]},
     {io_mem_resp_bits_value[382:381]},
     {io_mem_resp_bits_value[318:317]},
     {io_mem_resp_bits_value[254:253]},
     {io_mem_resp_bits_value[190:189]},
     {io_mem_resp_bits_value[126:125]},
     {io_mem_resp_bits_value[62:61]}};
  wire [1:0]       _GEN_94 = _GEN_93[entries_0_req_info_vpn[2:0]];
  wire [7:0][6:0]  _GEN_95 =
    {{io_mem_resp_bits_value[508:502]},
     {io_mem_resp_bits_value[444:438]},
     {io_mem_resp_bits_value[380:374]},
     {io_mem_resp_bits_value[316:310]},
     {io_mem_resp_bits_value[252:246]},
     {io_mem_resp_bits_value[188:182]},
     {io_mem_resp_bits_value[124:118]},
     {io_mem_resp_bits_value[60:54]}};
  wire [7:0][7:0]  _GEN_96 =
    {{io_mem_resp_bits_value[501:494]},
     {io_mem_resp_bits_value[437:430]},
     {io_mem_resp_bits_value[373:366]},
     {io_mem_resp_bits_value[309:302]},
     {io_mem_resp_bits_value[245:238]},
     {io_mem_resp_bits_value[181:174]},
     {io_mem_resp_bits_value[117:110]},
     {io_mem_resp_bits_value[53:46]}};
  wire [7:0]       _GEN_97 = _GEN_96[entries_0_req_info_vpn[2:0]];
  wire [7:0][35:0] _GEN_98 =
    {{io_mem_resp_bits_value[493:458]},
     {io_mem_resp_bits_value[429:394]},
     {io_mem_resp_bits_value[365:330]},
     {io_mem_resp_bits_value[301:266]},
     {io_mem_resp_bits_value[237:202]},
     {io_mem_resp_bits_value[173:138]},
     {io_mem_resp_bits_value[109:74]},
     {io_mem_resp_bits_value[45:10]}};
  wire [35:0]      _GEN_99 = _GEN_98[entries_0_req_info_vpn[2:0]];
  wire [7:0]       _GEN_100 =
    {{io_mem_resp_bits_value[455]},
     {io_mem_resp_bits_value[391]},
     {io_mem_resp_bits_value[327]},
     {io_mem_resp_bits_value[263]},
     {io_mem_resp_bits_value[199]},
     {io_mem_resp_bits_value[135]},
     {io_mem_resp_bits_value[71]},
     {io_mem_resp_bits_value[7]}};
  wire [7:0]       _GEN_101 =
    {{io_mem_resp_bits_value[454]},
     {io_mem_resp_bits_value[390]},
     {io_mem_resp_bits_value[326]},
     {io_mem_resp_bits_value[262]},
     {io_mem_resp_bits_value[198]},
     {io_mem_resp_bits_value[134]},
     {io_mem_resp_bits_value[70]},
     {io_mem_resp_bits_value[6]}};
  wire [7:0]       _GEN_102 =
    {{io_mem_resp_bits_value[452]},
     {io_mem_resp_bits_value[388]},
     {io_mem_resp_bits_value[324]},
     {io_mem_resp_bits_value[260]},
     {io_mem_resp_bits_value[196]},
     {io_mem_resp_bits_value[132]},
     {io_mem_resp_bits_value[68]},
     {io_mem_resp_bits_value[4]}};
  wire [7:0]       _GEN_103 =
    {{io_mem_resp_bits_value[451]},
     {io_mem_resp_bits_value[387]},
     {io_mem_resp_bits_value[323]},
     {io_mem_resp_bits_value[259]},
     {io_mem_resp_bits_value[195]},
     {io_mem_resp_bits_value[131]},
     {io_mem_resp_bits_value[67]},
     {io_mem_resp_bits_value[3]}};
  wire             _GEN_104 = _GEN_103[entries_0_req_info_vpn[2:0]];
  wire [7:0]       _GEN_105 =
    {{io_mem_resp_bits_value[450]},
     {io_mem_resp_bits_value[386]},
     {io_mem_resp_bits_value[322]},
     {io_mem_resp_bits_value[258]},
     {io_mem_resp_bits_value[194]},
     {io_mem_resp_bits_value[130]},
     {io_mem_resp_bits_value[66]},
     {io_mem_resp_bits_value[2]}};
  wire             _GEN_106 = _GEN_105[entries_0_req_info_vpn[2:0]];
  wire [7:0]       _GEN_107 =
    {{io_mem_resp_bits_value[449]},
     {io_mem_resp_bits_value[385]},
     {io_mem_resp_bits_value[321]},
     {io_mem_resp_bits_value[257]},
     {io_mem_resp_bits_value[193]},
     {io_mem_resp_bits_value[129]},
     {io_mem_resp_bits_value[65]},
     {io_mem_resp_bits_value[1]}};
  wire             _GEN_108 = _GEN_107[entries_0_req_info_vpn[2:0]];
  wire [7:0]       _GEN_109 =
    {{io_mem_resp_bits_value[448]},
     {io_mem_resp_bits_value[384]},
     {io_mem_resp_bits_value[320]},
     {io_mem_resp_bits_value[256]},
     {io_mem_resp_bits_value[192]},
     {io_mem_resp_bits_value[128]},
     {io_mem_resp_bits_value[64]},
     {io_mem_resp_bits_value[0]}};
  wire             _GEN_110 = _GEN_109[entries_0_req_info_vpn[2:0]];
  wire             vsStagePf =
    (|_GEN_95[entries_0_req_info_vpn[2:0]]) | (&_GEN_94)
    | ~((|entries_0_req_info_s2xlate) ? io_csr_hPBMTE : io_csr_mPBMTE) & (|_GEN_94)
    | (~(_GEN_108 | _GEN_104 | _GEN_106) & _GEN_110
         ? _GEN_102[entries_0_req_info_vpn[2:0]] | _GEN_101[entries_0_req_info_vpn[2:0]]
           | _GEN_100[entries_0_req_info_vpn[2:0]] | _GEN_92 | (|_GEN_94)
         : ~_GEN_110 | ~_GEN_108 & _GEN_106 | _GEN_92 & _GEN_99[3:0] != 4'h8)
    | ~((_GEN_108 | _GEN_104 | _GEN_106) & _GEN_110);
  wire             gStagePf =
    (|(_gStagePf_T_40
         ? {_GEN_97, _GEN_99[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_97[7:2] : 6'h0})) & _GEN_110 & ~vsStagePf;
  wire             _GEN_111 =
    io_mem_resp_valid & is_waiting_0 & io_mem_resp_bits_id == entries_0_wait_id;
  wire             _entries_0_hptw_resp_gpf_T_1 =
    (&entries_0_req_info_s2xlate) & gStagePf;
  wire             _GEN_112 = _GEN_91[entries_1_req_info_vpn[2:0]];
  wire [1:0]       _GEN_113 = _GEN_93[entries_1_req_info_vpn[2:0]];
  wire [7:0]       _GEN_114 = _GEN_96[entries_1_req_info_vpn[2:0]];
  wire [35:0]      _GEN_115 = _GEN_98[entries_1_req_info_vpn[2:0]];
  wire             _GEN_116 = _GEN_103[entries_1_req_info_vpn[2:0]];
  wire             _GEN_117 = _GEN_105[entries_1_req_info_vpn[2:0]];
  wire             _GEN_118 = _GEN_107[entries_1_req_info_vpn[2:0]];
  wire             _GEN_119 = _GEN_109[entries_1_req_info_vpn[2:0]];
  wire             vsStagePf_1 =
    (|_GEN_95[entries_1_req_info_vpn[2:0]]) | (&_GEN_113)
    | ~((|entries_1_req_info_s2xlate) ? io_csr_hPBMTE : io_csr_mPBMTE) & (|_GEN_113)
    | (~(_GEN_118 | _GEN_116 | _GEN_117) & _GEN_119
         ? _GEN_102[entries_1_req_info_vpn[2:0]] | _GEN_101[entries_1_req_info_vpn[2:0]]
           | _GEN_100[entries_1_req_info_vpn[2:0]] | _GEN_112 | (|_GEN_113)
         : ~_GEN_119 | ~_GEN_118 & _GEN_117 | _GEN_112 & _GEN_115[3:0] != 4'h8)
    | ~((_GEN_118 | _GEN_116 | _GEN_117) & _GEN_119);
  wire             gStagePf_1 =
    (|(_gStagePf_T_40
         ? {_GEN_114, _GEN_115[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_114[7:2] : 6'h0})) & _GEN_119 & ~vsStagePf_1;
  wire             _GEN_120 =
    io_mem_resp_valid & is_waiting_1 & io_mem_resp_bits_id == entries_1_wait_id;
  wire             _entries_1_hptw_resp_gpf_T_1 =
    (&entries_1_req_info_s2xlate) & gStagePf_1;
  wire             _GEN_121 = _GEN_91[entries_2_req_info_vpn[2:0]];
  wire [1:0]       _GEN_122 = _GEN_93[entries_2_req_info_vpn[2:0]];
  wire [7:0]       _GEN_123 = _GEN_96[entries_2_req_info_vpn[2:0]];
  wire [35:0]      _GEN_124 = _GEN_98[entries_2_req_info_vpn[2:0]];
  wire             _GEN_125 = _GEN_103[entries_2_req_info_vpn[2:0]];
  wire             _GEN_126 = _GEN_105[entries_2_req_info_vpn[2:0]];
  wire             _GEN_127 = _GEN_107[entries_2_req_info_vpn[2:0]];
  wire             _GEN_128 = _GEN_109[entries_2_req_info_vpn[2:0]];
  wire             vsStagePf_2 =
    (|_GEN_95[entries_2_req_info_vpn[2:0]]) | (&_GEN_122)
    | ~((|entries_2_req_info_s2xlate) ? io_csr_hPBMTE : io_csr_mPBMTE) & (|_GEN_122)
    | (~(_GEN_127 | _GEN_125 | _GEN_126) & _GEN_128
         ? _GEN_102[entries_2_req_info_vpn[2:0]] | _GEN_101[entries_2_req_info_vpn[2:0]]
           | _GEN_100[entries_2_req_info_vpn[2:0]] | _GEN_121 | (|_GEN_122)
         : ~_GEN_128 | ~_GEN_127 & _GEN_126 | _GEN_121 & _GEN_124[3:0] != 4'h8)
    | ~((_GEN_127 | _GEN_125 | _GEN_126) & _GEN_128);
  wire             gStagePf_2 =
    (|(_gStagePf_T_40
         ? {_GEN_123, _GEN_124[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_123[7:2] : 6'h0})) & _GEN_128 & ~vsStagePf_2;
  wire             _GEN_129 =
    io_mem_resp_valid & is_waiting_2 & io_mem_resp_bits_id == entries_2_wait_id;
  wire             _entries_2_hptw_resp_gpf_T_1 =
    (&entries_2_req_info_s2xlate) & gStagePf_2;
  wire             _GEN_130 = _GEN_91[entries_3_req_info_vpn[2:0]];
  wire [1:0]       _GEN_131 = _GEN_93[entries_3_req_info_vpn[2:0]];
  wire [7:0]       _GEN_132 = _GEN_96[entries_3_req_info_vpn[2:0]];
  wire [35:0]      _GEN_133 = _GEN_98[entries_3_req_info_vpn[2:0]];
  wire             _GEN_134 = _GEN_103[entries_3_req_info_vpn[2:0]];
  wire             _GEN_135 = _GEN_105[entries_3_req_info_vpn[2:0]];
  wire             _GEN_136 = _GEN_107[entries_3_req_info_vpn[2:0]];
  wire             _GEN_137 = _GEN_109[entries_3_req_info_vpn[2:0]];
  wire             vsStagePf_3 =
    (|_GEN_95[entries_3_req_info_vpn[2:0]]) | (&_GEN_131)
    | ~((|entries_3_req_info_s2xlate) ? io_csr_hPBMTE : io_csr_mPBMTE) & (|_GEN_131)
    | (~(_GEN_136 | _GEN_134 | _GEN_135) & _GEN_137
         ? _GEN_102[entries_3_req_info_vpn[2:0]] | _GEN_101[entries_3_req_info_vpn[2:0]]
           | _GEN_100[entries_3_req_info_vpn[2:0]] | _GEN_130 | (|_GEN_131)
         : ~_GEN_137 | ~_GEN_136 & _GEN_135 | _GEN_130 & _GEN_133[3:0] != 4'h8)
    | ~((_GEN_136 | _GEN_134 | _GEN_135) & _GEN_137);
  wire             gStagePf_3 =
    (|(_gStagePf_T_40
         ? {_GEN_132, _GEN_133[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_132[7:2] : 6'h0})) & _GEN_137 & ~vsStagePf_3;
  wire             _GEN_138 =
    io_mem_resp_valid & is_waiting_3 & io_mem_resp_bits_id == entries_3_wait_id;
  wire             _entries_3_hptw_resp_gpf_T_1 =
    (&entries_3_req_info_s2xlate) & gStagePf_3;
  wire             _GEN_139 = _GEN_91[entries_4_req_info_vpn[2:0]];
  wire [1:0]       _GEN_140 = _GEN_93[entries_4_req_info_vpn[2:0]];
  wire [7:0]       _GEN_141 = _GEN_96[entries_4_req_info_vpn[2:0]];
  wire [35:0]      _GEN_142 = _GEN_98[entries_4_req_info_vpn[2:0]];
  wire             _GEN_143 = _GEN_103[entries_4_req_info_vpn[2:0]];
  wire             _GEN_144 = _GEN_105[entries_4_req_info_vpn[2:0]];
  wire             _GEN_145 = _GEN_107[entries_4_req_info_vpn[2:0]];
  wire             _GEN_146 = _GEN_109[entries_4_req_info_vpn[2:0]];
  wire             vsStagePf_4 =
    (|_GEN_95[entries_4_req_info_vpn[2:0]]) | (&_GEN_140)
    | ~((|entries_4_req_info_s2xlate) ? io_csr_hPBMTE : io_csr_mPBMTE) & (|_GEN_140)
    | (~(_GEN_145 | _GEN_143 | _GEN_144) & _GEN_146
         ? _GEN_102[entries_4_req_info_vpn[2:0]] | _GEN_101[entries_4_req_info_vpn[2:0]]
           | _GEN_100[entries_4_req_info_vpn[2:0]] | _GEN_139 | (|_GEN_140)
         : ~_GEN_146 | ~_GEN_145 & _GEN_144 | _GEN_139 & _GEN_142[3:0] != 4'h8)
    | ~((_GEN_145 | _GEN_143 | _GEN_144) & _GEN_146);
  wire             gStagePf_4 =
    (|(_gStagePf_T_40
         ? {_GEN_141, _GEN_142[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_141[7:2] : 6'h0})) & _GEN_146 & ~vsStagePf_4;
  wire             _GEN_147 =
    io_mem_resp_valid & is_waiting_4 & io_mem_resp_bits_id == entries_4_wait_id;
  wire             _entries_4_hptw_resp_gpf_T_1 =
    (&entries_4_req_info_s2xlate) & gStagePf_4;
  wire             _GEN_148 = _GEN_91[entries_5_req_info_vpn[2:0]];
  wire [1:0]       _GEN_149 = _GEN_93[entries_5_req_info_vpn[2:0]];
  wire [7:0]       _GEN_150 = _GEN_96[entries_5_req_info_vpn[2:0]];
  wire [35:0]      _GEN_151 = _GEN_98[entries_5_req_info_vpn[2:0]];
  wire             _GEN_152 = _GEN_103[entries_5_req_info_vpn[2:0]];
  wire             _GEN_153 = _GEN_105[entries_5_req_info_vpn[2:0]];
  wire             _GEN_154 = _GEN_107[entries_5_req_info_vpn[2:0]];
  wire             _GEN_155 = _GEN_109[entries_5_req_info_vpn[2:0]];
  wire             vsStagePf_5 =
    (|_GEN_95[entries_5_req_info_vpn[2:0]]) | (&_GEN_149)
    | ~((|entries_5_req_info_s2xlate) ? io_csr_hPBMTE : io_csr_mPBMTE) & (|_GEN_149)
    | (~(_GEN_154 | _GEN_152 | _GEN_153) & _GEN_155
         ? _GEN_102[entries_5_req_info_vpn[2:0]] | _GEN_101[entries_5_req_info_vpn[2:0]]
           | _GEN_100[entries_5_req_info_vpn[2:0]] | _GEN_148 | (|_GEN_149)
         : ~_GEN_155 | ~_GEN_154 & _GEN_153 | _GEN_148 & _GEN_151[3:0] != 4'h8)
    | ~((_GEN_154 | _GEN_152 | _GEN_153) & _GEN_155);
  wire             gStagePf_5 =
    (|(_gStagePf_T_40
         ? {_GEN_150, _GEN_151[35:29]}
         : {9'h0, _gStagePf_T_41 ? _GEN_150[7:2] : 6'h0})) & _GEN_155 & ~vsStagePf_5;
  wire             _GEN_156 =
    io_mem_resp_valid & is_waiting_5 & io_mem_resp_bits_id == entries_5_wait_id;
  wire             _entries_5_hptw_resp_gpf_T_1 =
    (&entries_5_req_info_s2xlate) & gStagePf_5;
  wire             _GEN_157 = _hptw_req_arb_io_in_0_ready & _hyper_arb1_io_out_valid;
  wire             _GEN_158 =
    _GEN_157 & is_hptw_req_0 & entries_0_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_0_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h0;
  wire             _GEN_159 =
    _GEN_157 & is_hptw_req_1 & entries_1_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_1_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h1;
  wire             _GEN_160 =
    _GEN_157 & is_hptw_req_2 & entries_2_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_2_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h2;
  wire             _GEN_161 =
    _GEN_157 & is_hptw_req_3 & entries_3_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_3_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h3;
  wire             _GEN_162 =
    _GEN_157 & is_hptw_req_4 & entries_4_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_4_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h4;
  wire             _GEN_163 =
    _GEN_157 & is_hptw_req_5 & entries_5_ppn == _hyper_arb1_io_out_bits_ppn
    & (&entries_5_req_info_s2xlate) & _hyper_arb1_io_chosen == 3'h5;
  wire             _GEN_164 = _hptw_req_arb_io_in_1_ready & _hyper_arb2_io_out_valid;
  wire             _GEN_165 =
    _GEN_164 & is_last_hptw_req_0 & entries_0_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_0_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h0;
  wire             _GEN_166 =
    _GEN_164 & is_last_hptw_req_1 & entries_1_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_1_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h1;
  wire             _GEN_167 =
    _GEN_164 & is_last_hptw_req_2 & entries_2_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_2_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h2;
  wire             _GEN_168 =
    _GEN_164 & is_last_hptw_req_3 & entries_3_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_3_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h3;
  wire             _GEN_169 =
    _GEN_164 & is_last_hptw_req_4 & entries_4_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_4_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h4;
  wire             _GEN_170 =
    _GEN_164 & is_last_hptw_req_5 & entries_5_ppn == _hyper_arb2_io_out_bits_ppn
    & (&entries_5_req_info_s2xlate) & _hyper_arb2_io_chosen == 3'h5;
  wire             _GEN_171 = io_hptw_resp_bits_id == entries_0_wait_id;
  wire [43:0]      _GEN_172 = {6'h0, io_hptw_resp_bits_h_resp_entry_tag};
  wire             _GEN_173 = _GEN_172 == entries_0_ppn;
  wire             _GEN_174 = is_hptw_resp_0 & _GEN_171 & _GEN_173;
  wire             check_g_perm_fail =
    ~io_hptw_resp_bits_h_resp_gaf & ~io_hptw_resp_bits_h_resp_entry_perm_r
    & ~(io_csr_priv_mxr & io_hptw_resp_bits_h_resp_entry_perm_x);
  wire             _GEN_175 =
    check_g_perm_fail | io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0 =
    is_waiting_0 & entries_0_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_0_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_1 =
    is_waiting_1 & entries_1_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_1_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_2 =
    is_waiting_2 & entries_2_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_2_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_3 =
    is_waiting_3 & entries_3_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_3_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_4 =
    is_waiting_4 & entries_4_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_4_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_5 =
    is_waiting_5 & entries_5_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_5_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             _GEN_176 = is_last_hptw_resp_0 & _GEN_171 & _GEN_173;
  wire             _GEN_177 = io_hptw_resp_bits_id == entries_1_wait_id;
  wire             _GEN_178 = _GEN_172 == entries_1_ppn;
  wire             _GEN_179 = is_hptw_resp_1 & _GEN_177 & _GEN_178;
  wire             check_g_perm_fail_1 =
    ~io_hptw_resp_bits_h_resp_gaf & ~io_hptw_resp_bits_h_resp_entry_perm_r
    & ~(io_csr_priv_mxr & io_hptw_resp_bits_h_resp_entry_perm_x);
  wire             _GEN_180 =
    check_g_perm_fail_1 | io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_1 =
    is_waiting_0 & entries_0_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_0_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_1_1 =
    is_waiting_1 & entries_1_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_1_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_2_1 =
    is_waiting_2 & entries_2_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_2_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_3_1 =
    is_waiting_3 & entries_3_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_3_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_4_1 =
    is_waiting_4 & entries_4_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_4_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_5_1 =
    is_waiting_5 & entries_5_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_5_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             _GEN_181 = is_last_hptw_resp_1 & _GEN_177 & _GEN_178;
  wire             _GEN_182 = io_hptw_resp_bits_id == entries_2_wait_id;
  wire             _GEN_183 = _GEN_172 == entries_2_ppn;
  wire             _GEN_184 = is_hptw_resp_2 & _GEN_182 & _GEN_183;
  wire             check_g_perm_fail_2 =
    ~io_hptw_resp_bits_h_resp_gaf & ~io_hptw_resp_bits_h_resp_entry_perm_r
    & ~(io_csr_priv_mxr & io_hptw_resp_bits_h_resp_entry_perm_x);
  wire             _GEN_185 =
    check_g_perm_fail_2 | io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_2 =
    is_waiting_0 & entries_0_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_0_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_1_2 =
    is_waiting_1 & entries_1_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_1_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_2_2 =
    is_waiting_2 & entries_2_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_2_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_3_2 =
    is_waiting_3 & entries_3_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_3_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_4_2 =
    is_waiting_4 & entries_4_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_4_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_5_2 =
    is_waiting_5 & entries_5_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_5_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             _GEN_186 = is_last_hptw_resp_2 & _GEN_182 & _GEN_183;
  wire             _GEN_187 = io_hptw_resp_bits_id == entries_3_wait_id;
  wire             _GEN_188 = _GEN_172 == entries_3_ppn;
  wire             _GEN_189 = is_hptw_resp_3 & _GEN_187 & _GEN_188;
  wire             check_g_perm_fail_3 =
    ~io_hptw_resp_bits_h_resp_gaf & ~io_hptw_resp_bits_h_resp_entry_perm_r
    & ~(io_csr_priv_mxr & io_hptw_resp_bits_h_resp_entry_perm_x);
  wire             _GEN_190 =
    check_g_perm_fail_3 | io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_3 =
    is_waiting_0 & entries_0_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_0_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_1_3 =
    is_waiting_1 & entries_1_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_1_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_2_3 =
    is_waiting_2 & entries_2_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_2_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_3_3 =
    is_waiting_3 & entries_3_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_3_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_4_3 =
    is_waiting_4 & entries_4_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_4_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_5_3 =
    is_waiting_5 & entries_5_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_5_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             _GEN_191 = is_last_hptw_resp_3 & _GEN_187 & _GEN_188;
  wire             _GEN_192 = io_hptw_resp_bits_id == entries_4_wait_id;
  wire             _GEN_193 = _GEN_172 == entries_4_ppn;
  wire             _GEN_194 = is_hptw_resp_4 & _GEN_192 & _GEN_193;
  wire             check_g_perm_fail_4 =
    ~io_hptw_resp_bits_h_resp_gaf & ~io_hptw_resp_bits_h_resp_entry_perm_r
    & ~(io_csr_priv_mxr & io_hptw_resp_bits_h_resp_entry_perm_x);
  wire             _GEN_195 =
    check_g_perm_fail_4 | io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_4 =
    is_waiting_0 & entries_0_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_0_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_1_4 =
    is_waiting_1 & entries_1_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_1_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_2_4 =
    is_waiting_2 & entries_2_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_2_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_3_4 =
    is_waiting_3 & entries_3_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_3_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_4_4 =
    is_waiting_4 & entries_4_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_4_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_5_4 =
    is_waiting_5 & entries_5_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_5_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             _GEN_196 = is_last_hptw_resp_4 & _GEN_192 & _GEN_193;
  wire             _GEN_197 = io_hptw_resp_bits_id == entries_5_wait_id;
  wire             _GEN_198 = _GEN_172 == entries_5_ppn;
  wire             _GEN_199 = is_hptw_resp_5 & _GEN_197 & _GEN_198;
  wire             check_g_perm_fail_5 =
    ~io_hptw_resp_bits_h_resp_gaf & ~io_hptw_resp_bits_h_resp_entry_perm_r
    & ~(io_csr_priv_mxr & io_hptw_resp_bits_h_resp_entry_perm_x);
  wire             _GEN_200 =
    check_g_perm_fail_5 | io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
  wire             need_to_waiting_vec_0_5 =
    is_waiting_0 & entries_0_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_0_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_1_5 =
    is_waiting_1 & entries_1_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_1_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_2_5 =
    is_waiting_2 & entries_2_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_2_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_3_5 =
    is_waiting_3 & entries_3_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_3_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_4_5 =
    is_waiting_4 & entries_4_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_4_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             need_to_waiting_vec_5_5 =
    is_waiting_5 & entries_5_req_info_vpn[37:3] == _GEN_16[io_hptw_resp_bits_id][37:3]
    & entries_5_req_info_s2xlate == _GEN[io_hptw_resp_bits_id];
  wire             _GEN_201 = is_last_hptw_resp_5 & _GEN_197 & _GEN_198;
  wire             _GEN_202 = io_out_ready & _io_out_valid_T_4;
  wire             _GEN_203 = io_cache_ready & (|_io_cache_valid_T);
  wire [3:0]       _state_0_T_5 =
    {3'h3, (&entries_0_req_info_s2xlate) & ~(vsStagePf | gStagePf)};
  wire [3:0]       _state_1_T_5 =
    {3'h3, (&entries_1_req_info_s2xlate) & ~(vsStagePf_1 | gStagePf_1)};
  wire [3:0]       _state_2_T_5 =
    {3'h3, (&entries_2_req_info_s2xlate) & ~(vsStagePf_2 | gStagePf_2)};
  wire [3:0]       _state_3_T_5 =
    {3'h3, (&entries_3_req_info_s2xlate) & ~(vsStagePf_3 | gStagePf_3)};
  wire [3:0]       _state_4_T_5 =
    {3'h3, (&entries_4_req_info_s2xlate) & ~(vsStagePf_4 | gStagePf_4)};
  wire [3:0]       _state_5_T_5 =
    {3'h3, (&entries_5_req_info_s2xlate) & ~(vsStagePf_5 | gStagePf_5)};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      entries_0_req_info_vpn <= 38'h0;
      entries_0_req_info_s2xlate <= 2'h0;
      entries_0_req_info_source <= 2'h0;
      entries_0_ppn <= 44'h0;
      entries_0_wait_id <= 3'h0;
      entries_0_af <= 1'h0;
      entries_0_hptw_resp_entry_tag <= 38'h0;
      entries_0_hptw_resp_entry_vmid <= 14'h0;
      entries_0_hptw_resp_entry_n <= 1'h0;
      entries_0_hptw_resp_entry_pbmt <= 2'h0;
      entries_0_hptw_resp_entry_ppn <= 38'h0;
      entries_0_hptw_resp_entry_perm_d <= 1'h0;
      entries_0_hptw_resp_entry_perm_a <= 1'h0;
      entries_0_hptw_resp_entry_perm_g <= 1'h0;
      entries_0_hptw_resp_entry_perm_u <= 1'h0;
      entries_0_hptw_resp_entry_perm_x <= 1'h0;
      entries_0_hptw_resp_entry_perm_w <= 1'h0;
      entries_0_hptw_resp_entry_perm_r <= 1'h0;
      entries_0_hptw_resp_entry_level <= 2'h0;
      entries_0_hptw_resp_gpf <= 1'h0;
      entries_0_hptw_resp_gaf <= 1'h0;
      entries_0_first_s2xlate_fault <= 1'h0;
      entries_1_req_info_vpn <= 38'h0;
      entries_1_req_info_s2xlate <= 2'h0;
      entries_1_req_info_source <= 2'h0;
      entries_1_ppn <= 44'h0;
      entries_1_wait_id <= 3'h0;
      entries_1_af <= 1'h0;
      entries_1_hptw_resp_entry_tag <= 38'h0;
      entries_1_hptw_resp_entry_vmid <= 14'h0;
      entries_1_hptw_resp_entry_n <= 1'h0;
      entries_1_hptw_resp_entry_pbmt <= 2'h0;
      entries_1_hptw_resp_entry_ppn <= 38'h0;
      entries_1_hptw_resp_entry_perm_d <= 1'h0;
      entries_1_hptw_resp_entry_perm_a <= 1'h0;
      entries_1_hptw_resp_entry_perm_g <= 1'h0;
      entries_1_hptw_resp_entry_perm_u <= 1'h0;
      entries_1_hptw_resp_entry_perm_x <= 1'h0;
      entries_1_hptw_resp_entry_perm_w <= 1'h0;
      entries_1_hptw_resp_entry_perm_r <= 1'h0;
      entries_1_hptw_resp_entry_level <= 2'h0;
      entries_1_hptw_resp_gpf <= 1'h0;
      entries_1_hptw_resp_gaf <= 1'h0;
      entries_1_first_s2xlate_fault <= 1'h0;
      entries_2_req_info_vpn <= 38'h0;
      entries_2_req_info_s2xlate <= 2'h0;
      entries_2_req_info_source <= 2'h0;
      entries_2_ppn <= 44'h0;
      entries_2_wait_id <= 3'h0;
      entries_2_af <= 1'h0;
      entries_2_hptw_resp_entry_tag <= 38'h0;
      entries_2_hptw_resp_entry_vmid <= 14'h0;
      entries_2_hptw_resp_entry_n <= 1'h0;
      entries_2_hptw_resp_entry_pbmt <= 2'h0;
      entries_2_hptw_resp_entry_ppn <= 38'h0;
      entries_2_hptw_resp_entry_perm_d <= 1'h0;
      entries_2_hptw_resp_entry_perm_a <= 1'h0;
      entries_2_hptw_resp_entry_perm_g <= 1'h0;
      entries_2_hptw_resp_entry_perm_u <= 1'h0;
      entries_2_hptw_resp_entry_perm_x <= 1'h0;
      entries_2_hptw_resp_entry_perm_w <= 1'h0;
      entries_2_hptw_resp_entry_perm_r <= 1'h0;
      entries_2_hptw_resp_entry_level <= 2'h0;
      entries_2_hptw_resp_gpf <= 1'h0;
      entries_2_hptw_resp_gaf <= 1'h0;
      entries_2_first_s2xlate_fault <= 1'h0;
      entries_3_req_info_vpn <= 38'h0;
      entries_3_req_info_s2xlate <= 2'h0;
      entries_3_req_info_source <= 2'h0;
      entries_3_ppn <= 44'h0;
      entries_3_wait_id <= 3'h0;
      entries_3_af <= 1'h0;
      entries_3_hptw_resp_entry_tag <= 38'h0;
      entries_3_hptw_resp_entry_vmid <= 14'h0;
      entries_3_hptw_resp_entry_n <= 1'h0;
      entries_3_hptw_resp_entry_pbmt <= 2'h0;
      entries_3_hptw_resp_entry_ppn <= 38'h0;
      entries_3_hptw_resp_entry_perm_d <= 1'h0;
      entries_3_hptw_resp_entry_perm_a <= 1'h0;
      entries_3_hptw_resp_entry_perm_g <= 1'h0;
      entries_3_hptw_resp_entry_perm_u <= 1'h0;
      entries_3_hptw_resp_entry_perm_x <= 1'h0;
      entries_3_hptw_resp_entry_perm_w <= 1'h0;
      entries_3_hptw_resp_entry_perm_r <= 1'h0;
      entries_3_hptw_resp_entry_level <= 2'h0;
      entries_3_hptw_resp_gpf <= 1'h0;
      entries_3_hptw_resp_gaf <= 1'h0;
      entries_3_first_s2xlate_fault <= 1'h0;
      entries_4_req_info_vpn <= 38'h0;
      entries_4_req_info_s2xlate <= 2'h0;
      entries_4_req_info_source <= 2'h0;
      entries_4_ppn <= 44'h0;
      entries_4_wait_id <= 3'h0;
      entries_4_af <= 1'h0;
      entries_4_hptw_resp_entry_tag <= 38'h0;
      entries_4_hptw_resp_entry_vmid <= 14'h0;
      entries_4_hptw_resp_entry_n <= 1'h0;
      entries_4_hptw_resp_entry_pbmt <= 2'h0;
      entries_4_hptw_resp_entry_ppn <= 38'h0;
      entries_4_hptw_resp_entry_perm_d <= 1'h0;
      entries_4_hptw_resp_entry_perm_a <= 1'h0;
      entries_4_hptw_resp_entry_perm_g <= 1'h0;
      entries_4_hptw_resp_entry_perm_u <= 1'h0;
      entries_4_hptw_resp_entry_perm_x <= 1'h0;
      entries_4_hptw_resp_entry_perm_w <= 1'h0;
      entries_4_hptw_resp_entry_perm_r <= 1'h0;
      entries_4_hptw_resp_entry_level <= 2'h0;
      entries_4_hptw_resp_gpf <= 1'h0;
      entries_4_hptw_resp_gaf <= 1'h0;
      entries_4_first_s2xlate_fault <= 1'h0;
      entries_5_req_info_vpn <= 38'h0;
      entries_5_req_info_s2xlate <= 2'h0;
      entries_5_req_info_source <= 2'h0;
      entries_5_ppn <= 44'h0;
      entries_5_wait_id <= 3'h0;
      entries_5_af <= 1'h0;
      entries_5_hptw_resp_entry_tag <= 38'h0;
      entries_5_hptw_resp_entry_vmid <= 14'h0;
      entries_5_hptw_resp_entry_n <= 1'h0;
      entries_5_hptw_resp_entry_pbmt <= 2'h0;
      entries_5_hptw_resp_entry_ppn <= 38'h0;
      entries_5_hptw_resp_entry_perm_d <= 1'h0;
      entries_5_hptw_resp_entry_perm_a <= 1'h0;
      entries_5_hptw_resp_entry_perm_g <= 1'h0;
      entries_5_hptw_resp_entry_perm_u <= 1'h0;
      entries_5_hptw_resp_entry_perm_x <= 1'h0;
      entries_5_hptw_resp_entry_perm_w <= 1'h0;
      entries_5_hptw_resp_entry_perm_r <= 1'h0;
      entries_5_hptw_resp_entry_level <= 2'h0;
      entries_5_hptw_resp_gpf <= 1'h0;
      entries_5_hptw_resp_gaf <= 1'h0;
      entries_5_first_s2xlate_fault <= 1'h0;
      state_0 <= 4'h0;
      state_1 <= 4'h0;
      state_2 <= 4'h0;
      state_3 <= 4'h0;
      state_4 <= 4'h0;
      state_5 <= 4'h0;
      mem_resp_hit_0 <= 1'h0;
      mem_resp_hit_1 <= 1'h0;
      mem_resp_hit_2 <= 1'h0;
      mem_resp_hit_3 <= 1'h0;
      mem_resp_hit_4 <= 1'h0;
      mem_resp_hit_5 <= 1'h0;
      need_addr_check_last_REG <= 1'h0;
    end
    else begin
      if (_GEN_47) begin
        entries_0_req_info_vpn <= io_in_bits_req_info_vpn;
        entries_0_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
        entries_0_req_info_source <= io_in_bits_req_info_source;
      end
      if (_GEN_111)
        entries_0_ppn <=
          {_GEN_97, _GEN_92 ? {_GEN_99[35:4], entries_0_req_info_vpn[3:0]} : _GEN_99};
      else if (_GEN_47)
        entries_0_ppn <= _entries_ppn_T_1;
      if (~(io_hptw_resp_valid & _GEN_174) | _GEN_175) begin
        if (_GEN_165)
          entries_0_wait_id <= _hyper_arb2_io_chosen;
        else if (_GEN_158)
          entries_0_wait_id <= _hyper_arb1_io_chosen;
        else if (_GEN_70)
          entries_0_wait_id <= _mem_arb_io_chosen;
        else if (_GEN_47) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_0_wait_id <= _mem_arb_io_chosen;
            else
              entries_0_wait_id <= _wait_id_T_4;
          end
          else
            entries_0_wait_id <= enq_ptr;
        end
      end
      else if (|{need_to_waiting_vec_0,
                 need_to_waiting_vec_1,
                 need_to_waiting_vec_2,
                 need_to_waiting_vec_3,
                 need_to_waiting_vec_4,
                 need_to_waiting_vec_5})
        entries_0_wait_id <=
          (need_to_waiting_vec_0 ? entries_0_wait_id : 3'h0)
          | (need_to_waiting_vec_1 ? entries_1_wait_id : 3'h0)
          | (need_to_waiting_vec_2 ? entries_2_wait_id : 3'h0)
          | (need_to_waiting_vec_3 ? entries_3_wait_id : 3'h0)
          | (need_to_waiting_vec_4 ? entries_4_wait_id : 3'h0)
          | (need_to_waiting_vec_5 ? entries_5_wait_id : 3'h0);
      if (_GEN_64)
        entries_0_af <= accessFault;
      else
        entries_0_af <= ~_GEN_47 & entries_0_af;
      if (io_hptw_resp_valid & (_GEN_176 | _GEN_174)) begin
        entries_0_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
        entries_0_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
        entries_0_hptw_resp_entry_n <= io_hptw_resp_bits_h_resp_entry_n;
        entries_0_hptw_resp_entry_pbmt <= io_hptw_resp_bits_h_resp_entry_pbmt;
        entries_0_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
        entries_0_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
        entries_0_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
        entries_0_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
        entries_0_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
        entries_0_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
        entries_0_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
        entries_0_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
        entries_0_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
        entries_0_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
      end
      else if (_GEN_70) begin
        entries_0_hptw_resp_entry_tag <= _GEN_71;
        entries_0_hptw_resp_entry_vmid <= _GEN_72;
        entries_0_hptw_resp_entry_n <= _GEN_73;
        entries_0_hptw_resp_entry_pbmt <= _GEN_74;
        entries_0_hptw_resp_entry_ppn <= _GEN_75;
        entries_0_hptw_resp_entry_perm_d <= _GEN_76;
        entries_0_hptw_resp_entry_perm_a <= _GEN_77;
        entries_0_hptw_resp_entry_perm_g <= _GEN_78;
        entries_0_hptw_resp_entry_perm_u <= _GEN_79;
        entries_0_hptw_resp_entry_perm_x <= _GEN_80;
        entries_0_hptw_resp_entry_perm_w <= _GEN_81;
        entries_0_hptw_resp_entry_perm_r <= _GEN_82;
        entries_0_hptw_resp_entry_level <= _GEN_83;
        entries_0_hptw_resp_gaf <= _GEN_85;
      end
      else if (_GEN_47) begin
        if (to_last_hptw_req) begin
          entries_0_hptw_resp_entry_tag <= _GEN_0[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_vmid <= _GEN_1[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_n <= _GEN_2[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_pbmt <= _GEN_3[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_ppn <= _GEN_4[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_d <= _GEN_5[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_a <= _GEN_6[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_g <= _GEN_7[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_u <= _GEN_8[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_x <= _GEN_9[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_w <= _GEN_10[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_perm_r <= _GEN_11[io_mem_resp_bits_id];
          entries_0_hptw_resp_entry_level <= _GEN_12[io_mem_resp_bits_id];
          entries_0_hptw_resp_gaf <= _GEN_14[io_mem_resp_bits_id];
        end
        else if (to_wait) begin
          entries_0_hptw_resp_entry_tag <= _GEN_0[wait_id];
          entries_0_hptw_resp_entry_vmid <= _GEN_1[wait_id];
          entries_0_hptw_resp_entry_n <= _GEN_2[wait_id];
          entries_0_hptw_resp_entry_pbmt <= _GEN_3[wait_id];
          entries_0_hptw_resp_entry_ppn <= _GEN_4[wait_id];
          entries_0_hptw_resp_entry_perm_d <= _GEN_5[wait_id];
          entries_0_hptw_resp_entry_perm_a <= _GEN_6[wait_id];
          entries_0_hptw_resp_entry_perm_g <= _GEN_7[wait_id];
          entries_0_hptw_resp_entry_perm_u <= _GEN_8[wait_id];
          entries_0_hptw_resp_entry_perm_x <= _GEN_9[wait_id];
          entries_0_hptw_resp_entry_perm_w <= _GEN_10[wait_id];
          entries_0_hptw_resp_entry_perm_r <= _GEN_11[wait_id];
          entries_0_hptw_resp_entry_level <= _GEN_12[wait_id];
          entries_0_hptw_resp_gaf <= _GEN_14[wait_id];
        end
        else begin
          entries_0_hptw_resp_entry_tag <= _GEN_0[enq_ptr];
          entries_0_hptw_resp_entry_vmid <= _GEN_1[enq_ptr];
          entries_0_hptw_resp_entry_n <= _GEN_2[enq_ptr];
          entries_0_hptw_resp_entry_pbmt <= _GEN_3[enq_ptr];
          entries_0_hptw_resp_entry_ppn <= _GEN_4[enq_ptr];
          entries_0_hptw_resp_entry_perm_d <= _GEN_5[enq_ptr];
          entries_0_hptw_resp_entry_perm_a <= _GEN_6[enq_ptr];
          entries_0_hptw_resp_entry_perm_g <= _GEN_7[enq_ptr];
          entries_0_hptw_resp_entry_perm_u <= _GEN_8[enq_ptr];
          entries_0_hptw_resp_entry_perm_x <= _GEN_9[enq_ptr];
          entries_0_hptw_resp_entry_perm_w <= _GEN_10[enq_ptr];
          entries_0_hptw_resp_entry_perm_r <= _GEN_11[enq_ptr];
          entries_0_hptw_resp_entry_level <= _GEN_12[enq_ptr];
          entries_0_hptw_resp_gaf <= _GEN_14[enq_ptr];
        end
      end
      if (io_hptw_resp_valid) begin
        if (_GEN_176)
          entries_0_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_174)
          entries_0_hptw_resp_gpf <=
            _GEN_175 & check_g_perm_fail | io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_111)
          entries_0_hptw_resp_gpf <= _entries_0_hptw_resp_gpf_T_1;
        else if (_GEN_70)
          entries_0_hptw_resp_gpf <= _GEN_84;
        else if (_GEN_58)
          entries_0_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_181)
          entries_1_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_179)
          entries_1_hptw_resp_gpf <=
            _GEN_180 & check_g_perm_fail_1 | io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_120)
          entries_1_hptw_resp_gpf <= _entries_1_hptw_resp_gpf_T_1;
        else if (_GEN_86)
          entries_1_hptw_resp_gpf <= _GEN_84;
        else if (_GEN_59)
          entries_1_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_186)
          entries_2_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_184)
          entries_2_hptw_resp_gpf <=
            _GEN_185 & check_g_perm_fail_2 | io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_129)
          entries_2_hptw_resp_gpf <= _entries_2_hptw_resp_gpf_T_1;
        else if (_GEN_87)
          entries_2_hptw_resp_gpf <= _GEN_84;
        else if (_GEN_60)
          entries_2_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_191)
          entries_3_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_189)
          entries_3_hptw_resp_gpf <=
            _GEN_190 & check_g_perm_fail_3 | io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_138)
          entries_3_hptw_resp_gpf <= _entries_3_hptw_resp_gpf_T_1;
        else if (_GEN_88)
          entries_3_hptw_resp_gpf <= _GEN_84;
        else if (_GEN_61)
          entries_3_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_196)
          entries_4_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_194)
          entries_4_hptw_resp_gpf <=
            _GEN_195 & check_g_perm_fail_4 | io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_147)
          entries_4_hptw_resp_gpf <= _entries_4_hptw_resp_gpf_T_1;
        else if (_GEN_89)
          entries_4_hptw_resp_gpf <= _GEN_84;
        else if (_GEN_62)
          entries_4_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_201)
          entries_5_hptw_resp_gpf <= io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_199)
          entries_5_hptw_resp_gpf <=
            _GEN_200 & check_g_perm_fail_5 | io_hptw_resp_bits_h_resp_gpf;
        else if (_GEN_156)
          entries_5_hptw_resp_gpf <= _entries_5_hptw_resp_gpf_T_1;
        else if (_GEN_90)
          entries_5_hptw_resp_gpf <= _GEN_84;
        else if (_GEN_63)
          entries_5_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
      end
      else begin
        if (_GEN_111)
          entries_0_hptw_resp_gpf <= _entries_0_hptw_resp_gpf_T_1;
        else if (_GEN_70)
          entries_0_hptw_resp_gpf <= _GEN_84;
        else if (_GEN_58)
          entries_0_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_120)
          entries_1_hptw_resp_gpf <= _entries_1_hptw_resp_gpf_T_1;
        else if (_GEN_86)
          entries_1_hptw_resp_gpf <= _GEN_84;
        else if (_GEN_59)
          entries_1_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_129)
          entries_2_hptw_resp_gpf <= _entries_2_hptw_resp_gpf_T_1;
        else if (_GEN_87)
          entries_2_hptw_resp_gpf <= _GEN_84;
        else if (_GEN_60)
          entries_2_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_138)
          entries_3_hptw_resp_gpf <= _entries_3_hptw_resp_gpf_T_1;
        else if (_GEN_88)
          entries_3_hptw_resp_gpf <= _GEN_84;
        else if (_GEN_61)
          entries_3_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_147)
          entries_4_hptw_resp_gpf <= _entries_4_hptw_resp_gpf_T_1;
        else if (_GEN_89)
          entries_4_hptw_resp_gpf <= _GEN_84;
        else if (_GEN_62)
          entries_4_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
        if (_GEN_156)
          entries_5_hptw_resp_gpf <= _entries_5_hptw_resp_gpf_T_1;
        else if (_GEN_90)
          entries_5_hptw_resp_gpf <= _GEN_84;
        else if (_GEN_63)
          entries_5_hptw_resp_gpf <= _entries_hptw_resp_gpf_T;
      end
      if (io_hptw_resp_valid & _GEN_174 & _GEN_175)
        entries_0_first_s2xlate_fault <=
          io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
      else
        entries_0_first_s2xlate_fault <= ~_GEN_47 & entries_0_first_s2xlate_fault;
      if (_GEN_49) begin
        entries_1_req_info_vpn <= io_in_bits_req_info_vpn;
        entries_1_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
        entries_1_req_info_source <= io_in_bits_req_info_source;
      end
      if (_GEN_120)
        entries_1_ppn <=
          {_GEN_114, _GEN_112 ? {_GEN_115[35:4], entries_1_req_info_vpn[3:0]} : _GEN_115};
      else if (_GEN_49)
        entries_1_ppn <= _entries_ppn_T_1;
      if (~(io_hptw_resp_valid & _GEN_179) | _GEN_180) begin
        if (_GEN_166)
          entries_1_wait_id <= _hyper_arb2_io_chosen;
        else if (_GEN_159)
          entries_1_wait_id <= _hyper_arb1_io_chosen;
        else if (_GEN_86)
          entries_1_wait_id <= _mem_arb_io_chosen;
        else if (_GEN_49) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_1_wait_id <= _mem_arb_io_chosen;
            else
              entries_1_wait_id <= _wait_id_T_4;
          end
          else
            entries_1_wait_id <= enq_ptr;
        end
      end
      else if (|{need_to_waiting_vec_0_1,
                 need_to_waiting_vec_1_1,
                 need_to_waiting_vec_2_1,
                 need_to_waiting_vec_3_1,
                 need_to_waiting_vec_4_1,
                 need_to_waiting_vec_5_1})
        entries_1_wait_id <=
          (need_to_waiting_vec_0_1 ? entries_0_wait_id : 3'h0)
          | (need_to_waiting_vec_1_1 ? entries_1_wait_id : 3'h0)
          | (need_to_waiting_vec_2_1 ? entries_2_wait_id : 3'h0)
          | (need_to_waiting_vec_3_1 ? entries_3_wait_id : 3'h0)
          | (need_to_waiting_vec_4_1 ? entries_4_wait_id : 3'h0)
          | (need_to_waiting_vec_5_1 ? entries_5_wait_id : 3'h0);
      if (_GEN_65)
        entries_1_af <= accessFault;
      else
        entries_1_af <= ~_GEN_49 & entries_1_af;
      if (io_hptw_resp_valid & (_GEN_181 | _GEN_179)) begin
        entries_1_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
        entries_1_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
        entries_1_hptw_resp_entry_n <= io_hptw_resp_bits_h_resp_entry_n;
        entries_1_hptw_resp_entry_pbmt <= io_hptw_resp_bits_h_resp_entry_pbmt;
        entries_1_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
        entries_1_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
        entries_1_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
        entries_1_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
        entries_1_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
        entries_1_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
        entries_1_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
        entries_1_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
        entries_1_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
        entries_1_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
      end
      else if (_GEN_86) begin
        entries_1_hptw_resp_entry_tag <= _GEN_71;
        entries_1_hptw_resp_entry_vmid <= _GEN_72;
        entries_1_hptw_resp_entry_n <= _GEN_73;
        entries_1_hptw_resp_entry_pbmt <= _GEN_74;
        entries_1_hptw_resp_entry_ppn <= _GEN_75;
        entries_1_hptw_resp_entry_perm_d <= _GEN_76;
        entries_1_hptw_resp_entry_perm_a <= _GEN_77;
        entries_1_hptw_resp_entry_perm_g <= _GEN_78;
        entries_1_hptw_resp_entry_perm_u <= _GEN_79;
        entries_1_hptw_resp_entry_perm_x <= _GEN_80;
        entries_1_hptw_resp_entry_perm_w <= _GEN_81;
        entries_1_hptw_resp_entry_perm_r <= _GEN_82;
        entries_1_hptw_resp_entry_level <= _GEN_83;
        entries_1_hptw_resp_gaf <= _GEN_85;
      end
      else if (_GEN_49) begin
        if (to_last_hptw_req) begin
          entries_1_hptw_resp_entry_tag <= _GEN_0[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_vmid <= _GEN_1[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_n <= _GEN_2[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_pbmt <= _GEN_3[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_ppn <= _GEN_4[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_d <= _GEN_5[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_a <= _GEN_6[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_g <= _GEN_7[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_u <= _GEN_8[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_x <= _GEN_9[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_w <= _GEN_10[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_perm_r <= _GEN_11[io_mem_resp_bits_id];
          entries_1_hptw_resp_entry_level <= _GEN_12[io_mem_resp_bits_id];
          entries_1_hptw_resp_gaf <= _GEN_14[io_mem_resp_bits_id];
        end
        else if (to_wait) begin
          entries_1_hptw_resp_entry_tag <= _GEN_0[wait_id];
          entries_1_hptw_resp_entry_vmid <= _GEN_1[wait_id];
          entries_1_hptw_resp_entry_n <= _GEN_2[wait_id];
          entries_1_hptw_resp_entry_pbmt <= _GEN_3[wait_id];
          entries_1_hptw_resp_entry_ppn <= _GEN_4[wait_id];
          entries_1_hptw_resp_entry_perm_d <= _GEN_5[wait_id];
          entries_1_hptw_resp_entry_perm_a <= _GEN_6[wait_id];
          entries_1_hptw_resp_entry_perm_g <= _GEN_7[wait_id];
          entries_1_hptw_resp_entry_perm_u <= _GEN_8[wait_id];
          entries_1_hptw_resp_entry_perm_x <= _GEN_9[wait_id];
          entries_1_hptw_resp_entry_perm_w <= _GEN_10[wait_id];
          entries_1_hptw_resp_entry_perm_r <= _GEN_11[wait_id];
          entries_1_hptw_resp_entry_level <= _GEN_12[wait_id];
          entries_1_hptw_resp_gaf <= _GEN_14[wait_id];
        end
        else begin
          entries_1_hptw_resp_entry_tag <= _GEN_0[enq_ptr];
          entries_1_hptw_resp_entry_vmid <= _GEN_1[enq_ptr];
          entries_1_hptw_resp_entry_n <= _GEN_2[enq_ptr];
          entries_1_hptw_resp_entry_pbmt <= _GEN_3[enq_ptr];
          entries_1_hptw_resp_entry_ppn <= _GEN_4[enq_ptr];
          entries_1_hptw_resp_entry_perm_d <= _GEN_5[enq_ptr];
          entries_1_hptw_resp_entry_perm_a <= _GEN_6[enq_ptr];
          entries_1_hptw_resp_entry_perm_g <= _GEN_7[enq_ptr];
          entries_1_hptw_resp_entry_perm_u <= _GEN_8[enq_ptr];
          entries_1_hptw_resp_entry_perm_x <= _GEN_9[enq_ptr];
          entries_1_hptw_resp_entry_perm_w <= _GEN_10[enq_ptr];
          entries_1_hptw_resp_entry_perm_r <= _GEN_11[enq_ptr];
          entries_1_hptw_resp_entry_level <= _GEN_12[enq_ptr];
          entries_1_hptw_resp_gaf <= _GEN_14[enq_ptr];
        end
      end
      if (io_hptw_resp_valid & _GEN_179 & _GEN_180)
        entries_1_first_s2xlate_fault <=
          io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
      else
        entries_1_first_s2xlate_fault <= ~_GEN_49 & entries_1_first_s2xlate_fault;
      if (_GEN_51) begin
        entries_2_req_info_vpn <= io_in_bits_req_info_vpn;
        entries_2_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
        entries_2_req_info_source <= io_in_bits_req_info_source;
      end
      if (_GEN_129)
        entries_2_ppn <=
          {_GEN_123, _GEN_121 ? {_GEN_124[35:4], entries_2_req_info_vpn[3:0]} : _GEN_124};
      else if (_GEN_51)
        entries_2_ppn <= _entries_ppn_T_1;
      if (~(io_hptw_resp_valid & _GEN_184) | _GEN_185) begin
        if (_GEN_167)
          entries_2_wait_id <= _hyper_arb2_io_chosen;
        else if (_GEN_160)
          entries_2_wait_id <= _hyper_arb1_io_chosen;
        else if (_GEN_87)
          entries_2_wait_id <= _mem_arb_io_chosen;
        else if (_GEN_51) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_2_wait_id <= _mem_arb_io_chosen;
            else
              entries_2_wait_id <= _wait_id_T_4;
          end
          else
            entries_2_wait_id <= enq_ptr;
        end
      end
      else if (|{need_to_waiting_vec_0_2,
                 need_to_waiting_vec_1_2,
                 need_to_waiting_vec_2_2,
                 need_to_waiting_vec_3_2,
                 need_to_waiting_vec_4_2,
                 need_to_waiting_vec_5_2})
        entries_2_wait_id <=
          (need_to_waiting_vec_0_2 ? entries_0_wait_id : 3'h0)
          | (need_to_waiting_vec_1_2 ? entries_1_wait_id : 3'h0)
          | (need_to_waiting_vec_2_2 ? entries_2_wait_id : 3'h0)
          | (need_to_waiting_vec_3_2 ? entries_3_wait_id : 3'h0)
          | (need_to_waiting_vec_4_2 ? entries_4_wait_id : 3'h0)
          | (need_to_waiting_vec_5_2 ? entries_5_wait_id : 3'h0);
      if (_GEN_66)
        entries_2_af <= accessFault;
      else
        entries_2_af <= ~_GEN_51 & entries_2_af;
      if (io_hptw_resp_valid & (_GEN_186 | _GEN_184)) begin
        entries_2_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
        entries_2_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
        entries_2_hptw_resp_entry_n <= io_hptw_resp_bits_h_resp_entry_n;
        entries_2_hptw_resp_entry_pbmt <= io_hptw_resp_bits_h_resp_entry_pbmt;
        entries_2_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
        entries_2_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
        entries_2_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
        entries_2_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
        entries_2_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
        entries_2_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
        entries_2_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
        entries_2_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
        entries_2_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
        entries_2_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
      end
      else if (_GEN_87) begin
        entries_2_hptw_resp_entry_tag <= _GEN_71;
        entries_2_hptw_resp_entry_vmid <= _GEN_72;
        entries_2_hptw_resp_entry_n <= _GEN_73;
        entries_2_hptw_resp_entry_pbmt <= _GEN_74;
        entries_2_hptw_resp_entry_ppn <= _GEN_75;
        entries_2_hptw_resp_entry_perm_d <= _GEN_76;
        entries_2_hptw_resp_entry_perm_a <= _GEN_77;
        entries_2_hptw_resp_entry_perm_g <= _GEN_78;
        entries_2_hptw_resp_entry_perm_u <= _GEN_79;
        entries_2_hptw_resp_entry_perm_x <= _GEN_80;
        entries_2_hptw_resp_entry_perm_w <= _GEN_81;
        entries_2_hptw_resp_entry_perm_r <= _GEN_82;
        entries_2_hptw_resp_entry_level <= _GEN_83;
        entries_2_hptw_resp_gaf <= _GEN_85;
      end
      else if (_GEN_51) begin
        if (to_last_hptw_req) begin
          entries_2_hptw_resp_entry_tag <= _GEN_0[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_vmid <= _GEN_1[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_n <= _GEN_2[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_pbmt <= _GEN_3[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_ppn <= _GEN_4[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_d <= _GEN_5[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_a <= _GEN_6[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_g <= _GEN_7[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_u <= _GEN_8[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_x <= _GEN_9[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_w <= _GEN_10[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_perm_r <= _GEN_11[io_mem_resp_bits_id];
          entries_2_hptw_resp_entry_level <= _GEN_12[io_mem_resp_bits_id];
          entries_2_hptw_resp_gaf <= _GEN_14[io_mem_resp_bits_id];
        end
        else if (to_wait) begin
          entries_2_hptw_resp_entry_tag <= _GEN_0[wait_id];
          entries_2_hptw_resp_entry_vmid <= _GEN_1[wait_id];
          entries_2_hptw_resp_entry_n <= _GEN_2[wait_id];
          entries_2_hptw_resp_entry_pbmt <= _GEN_3[wait_id];
          entries_2_hptw_resp_entry_ppn <= _GEN_4[wait_id];
          entries_2_hptw_resp_entry_perm_d <= _GEN_5[wait_id];
          entries_2_hptw_resp_entry_perm_a <= _GEN_6[wait_id];
          entries_2_hptw_resp_entry_perm_g <= _GEN_7[wait_id];
          entries_2_hptw_resp_entry_perm_u <= _GEN_8[wait_id];
          entries_2_hptw_resp_entry_perm_x <= _GEN_9[wait_id];
          entries_2_hptw_resp_entry_perm_w <= _GEN_10[wait_id];
          entries_2_hptw_resp_entry_perm_r <= _GEN_11[wait_id];
          entries_2_hptw_resp_entry_level <= _GEN_12[wait_id];
          entries_2_hptw_resp_gaf <= _GEN_14[wait_id];
        end
        else begin
          entries_2_hptw_resp_entry_tag <= _GEN_0[enq_ptr];
          entries_2_hptw_resp_entry_vmid <= _GEN_1[enq_ptr];
          entries_2_hptw_resp_entry_n <= _GEN_2[enq_ptr];
          entries_2_hptw_resp_entry_pbmt <= _GEN_3[enq_ptr];
          entries_2_hptw_resp_entry_ppn <= _GEN_4[enq_ptr];
          entries_2_hptw_resp_entry_perm_d <= _GEN_5[enq_ptr];
          entries_2_hptw_resp_entry_perm_a <= _GEN_6[enq_ptr];
          entries_2_hptw_resp_entry_perm_g <= _GEN_7[enq_ptr];
          entries_2_hptw_resp_entry_perm_u <= _GEN_8[enq_ptr];
          entries_2_hptw_resp_entry_perm_x <= _GEN_9[enq_ptr];
          entries_2_hptw_resp_entry_perm_w <= _GEN_10[enq_ptr];
          entries_2_hptw_resp_entry_perm_r <= _GEN_11[enq_ptr];
          entries_2_hptw_resp_entry_level <= _GEN_12[enq_ptr];
          entries_2_hptw_resp_gaf <= _GEN_14[enq_ptr];
        end
      end
      if (io_hptw_resp_valid & _GEN_184 & _GEN_185)
        entries_2_first_s2xlate_fault <=
          io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
      else
        entries_2_first_s2xlate_fault <= ~_GEN_51 & entries_2_first_s2xlate_fault;
      if (_GEN_53) begin
        entries_3_req_info_vpn <= io_in_bits_req_info_vpn;
        entries_3_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
        entries_3_req_info_source <= io_in_bits_req_info_source;
      end
      if (_GEN_138)
        entries_3_ppn <=
          {_GEN_132, _GEN_130 ? {_GEN_133[35:4], entries_3_req_info_vpn[3:0]} : _GEN_133};
      else if (_GEN_53)
        entries_3_ppn <= _entries_ppn_T_1;
      if (~(io_hptw_resp_valid & _GEN_189) | _GEN_190) begin
        if (_GEN_168)
          entries_3_wait_id <= _hyper_arb2_io_chosen;
        else if (_GEN_161)
          entries_3_wait_id <= _hyper_arb1_io_chosen;
        else if (_GEN_88)
          entries_3_wait_id <= _mem_arb_io_chosen;
        else if (_GEN_53) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_3_wait_id <= _mem_arb_io_chosen;
            else
              entries_3_wait_id <= _wait_id_T_4;
          end
          else
            entries_3_wait_id <= enq_ptr;
        end
      end
      else if (|{need_to_waiting_vec_0_3,
                 need_to_waiting_vec_1_3,
                 need_to_waiting_vec_2_3,
                 need_to_waiting_vec_3_3,
                 need_to_waiting_vec_4_3,
                 need_to_waiting_vec_5_3})
        entries_3_wait_id <=
          (need_to_waiting_vec_0_3 ? entries_0_wait_id : 3'h0)
          | (need_to_waiting_vec_1_3 ? entries_1_wait_id : 3'h0)
          | (need_to_waiting_vec_2_3 ? entries_2_wait_id : 3'h0)
          | (need_to_waiting_vec_3_3 ? entries_3_wait_id : 3'h0)
          | (need_to_waiting_vec_4_3 ? entries_4_wait_id : 3'h0)
          | (need_to_waiting_vec_5_3 ? entries_5_wait_id : 3'h0);
      if (_GEN_67)
        entries_3_af <= accessFault;
      else
        entries_3_af <= ~_GEN_53 & entries_3_af;
      if (io_hptw_resp_valid & (_GEN_191 | _GEN_189)) begin
        entries_3_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
        entries_3_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
        entries_3_hptw_resp_entry_n <= io_hptw_resp_bits_h_resp_entry_n;
        entries_3_hptw_resp_entry_pbmt <= io_hptw_resp_bits_h_resp_entry_pbmt;
        entries_3_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
        entries_3_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
        entries_3_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
        entries_3_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
        entries_3_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
        entries_3_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
        entries_3_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
        entries_3_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
        entries_3_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
        entries_3_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
      end
      else if (_GEN_88) begin
        entries_3_hptw_resp_entry_tag <= _GEN_71;
        entries_3_hptw_resp_entry_vmid <= _GEN_72;
        entries_3_hptw_resp_entry_n <= _GEN_73;
        entries_3_hptw_resp_entry_pbmt <= _GEN_74;
        entries_3_hptw_resp_entry_ppn <= _GEN_75;
        entries_3_hptw_resp_entry_perm_d <= _GEN_76;
        entries_3_hptw_resp_entry_perm_a <= _GEN_77;
        entries_3_hptw_resp_entry_perm_g <= _GEN_78;
        entries_3_hptw_resp_entry_perm_u <= _GEN_79;
        entries_3_hptw_resp_entry_perm_x <= _GEN_80;
        entries_3_hptw_resp_entry_perm_w <= _GEN_81;
        entries_3_hptw_resp_entry_perm_r <= _GEN_82;
        entries_3_hptw_resp_entry_level <= _GEN_83;
        entries_3_hptw_resp_gaf <= _GEN_85;
      end
      else if (_GEN_53) begin
        if (to_last_hptw_req) begin
          entries_3_hptw_resp_entry_tag <= _GEN_0[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_vmid <= _GEN_1[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_n <= _GEN_2[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_pbmt <= _GEN_3[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_ppn <= _GEN_4[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_d <= _GEN_5[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_a <= _GEN_6[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_g <= _GEN_7[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_u <= _GEN_8[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_x <= _GEN_9[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_w <= _GEN_10[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_perm_r <= _GEN_11[io_mem_resp_bits_id];
          entries_3_hptw_resp_entry_level <= _GEN_12[io_mem_resp_bits_id];
          entries_3_hptw_resp_gaf <= _GEN_14[io_mem_resp_bits_id];
        end
        else if (to_wait) begin
          entries_3_hptw_resp_entry_tag <= _GEN_0[wait_id];
          entries_3_hptw_resp_entry_vmid <= _GEN_1[wait_id];
          entries_3_hptw_resp_entry_n <= _GEN_2[wait_id];
          entries_3_hptw_resp_entry_pbmt <= _GEN_3[wait_id];
          entries_3_hptw_resp_entry_ppn <= _GEN_4[wait_id];
          entries_3_hptw_resp_entry_perm_d <= _GEN_5[wait_id];
          entries_3_hptw_resp_entry_perm_a <= _GEN_6[wait_id];
          entries_3_hptw_resp_entry_perm_g <= _GEN_7[wait_id];
          entries_3_hptw_resp_entry_perm_u <= _GEN_8[wait_id];
          entries_3_hptw_resp_entry_perm_x <= _GEN_9[wait_id];
          entries_3_hptw_resp_entry_perm_w <= _GEN_10[wait_id];
          entries_3_hptw_resp_entry_perm_r <= _GEN_11[wait_id];
          entries_3_hptw_resp_entry_level <= _GEN_12[wait_id];
          entries_3_hptw_resp_gaf <= _GEN_14[wait_id];
        end
        else begin
          entries_3_hptw_resp_entry_tag <= _GEN_0[enq_ptr];
          entries_3_hptw_resp_entry_vmid <= _GEN_1[enq_ptr];
          entries_3_hptw_resp_entry_n <= _GEN_2[enq_ptr];
          entries_3_hptw_resp_entry_pbmt <= _GEN_3[enq_ptr];
          entries_3_hptw_resp_entry_ppn <= _GEN_4[enq_ptr];
          entries_3_hptw_resp_entry_perm_d <= _GEN_5[enq_ptr];
          entries_3_hptw_resp_entry_perm_a <= _GEN_6[enq_ptr];
          entries_3_hptw_resp_entry_perm_g <= _GEN_7[enq_ptr];
          entries_3_hptw_resp_entry_perm_u <= _GEN_8[enq_ptr];
          entries_3_hptw_resp_entry_perm_x <= _GEN_9[enq_ptr];
          entries_3_hptw_resp_entry_perm_w <= _GEN_10[enq_ptr];
          entries_3_hptw_resp_entry_perm_r <= _GEN_11[enq_ptr];
          entries_3_hptw_resp_entry_level <= _GEN_12[enq_ptr];
          entries_3_hptw_resp_gaf <= _GEN_14[enq_ptr];
        end
      end
      if (io_hptw_resp_valid & _GEN_189 & _GEN_190)
        entries_3_first_s2xlate_fault <=
          io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
      else
        entries_3_first_s2xlate_fault <= ~_GEN_53 & entries_3_first_s2xlate_fault;
      if (_GEN_55) begin
        entries_4_req_info_vpn <= io_in_bits_req_info_vpn;
        entries_4_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
        entries_4_req_info_source <= io_in_bits_req_info_source;
      end
      if (_GEN_147)
        entries_4_ppn <=
          {_GEN_141, _GEN_139 ? {_GEN_142[35:4], entries_4_req_info_vpn[3:0]} : _GEN_142};
      else if (_GEN_55)
        entries_4_ppn <= _entries_ppn_T_1;
      if (~(io_hptw_resp_valid & _GEN_194) | _GEN_195) begin
        if (_GEN_169)
          entries_4_wait_id <= _hyper_arb2_io_chosen;
        else if (_GEN_162)
          entries_4_wait_id <= _hyper_arb1_io_chosen;
        else if (_GEN_89)
          entries_4_wait_id <= _mem_arb_io_chosen;
        else if (_GEN_55) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_4_wait_id <= _mem_arb_io_chosen;
            else
              entries_4_wait_id <= _wait_id_T_4;
          end
          else
            entries_4_wait_id <= enq_ptr;
        end
      end
      else if (|{need_to_waiting_vec_0_4,
                 need_to_waiting_vec_1_4,
                 need_to_waiting_vec_2_4,
                 need_to_waiting_vec_3_4,
                 need_to_waiting_vec_4_4,
                 need_to_waiting_vec_5_4})
        entries_4_wait_id <=
          (need_to_waiting_vec_0_4 ? entries_0_wait_id : 3'h0)
          | (need_to_waiting_vec_1_4 ? entries_1_wait_id : 3'h0)
          | (need_to_waiting_vec_2_4 ? entries_2_wait_id : 3'h0)
          | (need_to_waiting_vec_3_4 ? entries_3_wait_id : 3'h0)
          | (need_to_waiting_vec_4_4 ? entries_4_wait_id : 3'h0)
          | (need_to_waiting_vec_5_4 ? entries_5_wait_id : 3'h0);
      if (_GEN_68)
        entries_4_af <= accessFault;
      else
        entries_4_af <= ~_GEN_55 & entries_4_af;
      if (io_hptw_resp_valid & (_GEN_196 | _GEN_194)) begin
        entries_4_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
        entries_4_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
        entries_4_hptw_resp_entry_n <= io_hptw_resp_bits_h_resp_entry_n;
        entries_4_hptw_resp_entry_pbmt <= io_hptw_resp_bits_h_resp_entry_pbmt;
        entries_4_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
        entries_4_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
        entries_4_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
        entries_4_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
        entries_4_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
        entries_4_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
        entries_4_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
        entries_4_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
        entries_4_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
        entries_4_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
      end
      else if (_GEN_89) begin
        entries_4_hptw_resp_entry_tag <= _GEN_71;
        entries_4_hptw_resp_entry_vmid <= _GEN_72;
        entries_4_hptw_resp_entry_n <= _GEN_73;
        entries_4_hptw_resp_entry_pbmt <= _GEN_74;
        entries_4_hptw_resp_entry_ppn <= _GEN_75;
        entries_4_hptw_resp_entry_perm_d <= _GEN_76;
        entries_4_hptw_resp_entry_perm_a <= _GEN_77;
        entries_4_hptw_resp_entry_perm_g <= _GEN_78;
        entries_4_hptw_resp_entry_perm_u <= _GEN_79;
        entries_4_hptw_resp_entry_perm_x <= _GEN_80;
        entries_4_hptw_resp_entry_perm_w <= _GEN_81;
        entries_4_hptw_resp_entry_perm_r <= _GEN_82;
        entries_4_hptw_resp_entry_level <= _GEN_83;
        entries_4_hptw_resp_gaf <= _GEN_85;
      end
      else if (_GEN_55) begin
        if (to_last_hptw_req) begin
          entries_4_hptw_resp_entry_tag <= _GEN_0[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_vmid <= _GEN_1[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_n <= _GEN_2[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_pbmt <= _GEN_3[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_ppn <= _GEN_4[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_d <= _GEN_5[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_a <= _GEN_6[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_g <= _GEN_7[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_u <= _GEN_8[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_x <= _GEN_9[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_w <= _GEN_10[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_perm_r <= _GEN_11[io_mem_resp_bits_id];
          entries_4_hptw_resp_entry_level <= _GEN_12[io_mem_resp_bits_id];
          entries_4_hptw_resp_gaf <= _GEN_14[io_mem_resp_bits_id];
        end
        else if (to_wait) begin
          entries_4_hptw_resp_entry_tag <= _GEN_0[wait_id];
          entries_4_hptw_resp_entry_vmid <= _GEN_1[wait_id];
          entries_4_hptw_resp_entry_n <= _GEN_2[wait_id];
          entries_4_hptw_resp_entry_pbmt <= _GEN_3[wait_id];
          entries_4_hptw_resp_entry_ppn <= _GEN_4[wait_id];
          entries_4_hptw_resp_entry_perm_d <= _GEN_5[wait_id];
          entries_4_hptw_resp_entry_perm_a <= _GEN_6[wait_id];
          entries_4_hptw_resp_entry_perm_g <= _GEN_7[wait_id];
          entries_4_hptw_resp_entry_perm_u <= _GEN_8[wait_id];
          entries_4_hptw_resp_entry_perm_x <= _GEN_9[wait_id];
          entries_4_hptw_resp_entry_perm_w <= _GEN_10[wait_id];
          entries_4_hptw_resp_entry_perm_r <= _GEN_11[wait_id];
          entries_4_hptw_resp_entry_level <= _GEN_12[wait_id];
          entries_4_hptw_resp_gaf <= _GEN_14[wait_id];
        end
        else begin
          entries_4_hptw_resp_entry_tag <= _GEN_0[enq_ptr];
          entries_4_hptw_resp_entry_vmid <= _GEN_1[enq_ptr];
          entries_4_hptw_resp_entry_n <= _GEN_2[enq_ptr];
          entries_4_hptw_resp_entry_pbmt <= _GEN_3[enq_ptr];
          entries_4_hptw_resp_entry_ppn <= _GEN_4[enq_ptr];
          entries_4_hptw_resp_entry_perm_d <= _GEN_5[enq_ptr];
          entries_4_hptw_resp_entry_perm_a <= _GEN_6[enq_ptr];
          entries_4_hptw_resp_entry_perm_g <= _GEN_7[enq_ptr];
          entries_4_hptw_resp_entry_perm_u <= _GEN_8[enq_ptr];
          entries_4_hptw_resp_entry_perm_x <= _GEN_9[enq_ptr];
          entries_4_hptw_resp_entry_perm_w <= _GEN_10[enq_ptr];
          entries_4_hptw_resp_entry_perm_r <= _GEN_11[enq_ptr];
          entries_4_hptw_resp_entry_level <= _GEN_12[enq_ptr];
          entries_4_hptw_resp_gaf <= _GEN_14[enq_ptr];
        end
      end
      if (io_hptw_resp_valid & _GEN_194 & _GEN_195)
        entries_4_first_s2xlate_fault <=
          io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
      else
        entries_4_first_s2xlate_fault <= ~_GEN_55 & entries_4_first_s2xlate_fault;
      if (_GEN_57) begin
        entries_5_req_info_vpn <= io_in_bits_req_info_vpn;
        entries_5_req_info_s2xlate <= io_in_bits_req_info_s2xlate;
        entries_5_req_info_source <= io_in_bits_req_info_source;
      end
      if (_GEN_156)
        entries_5_ppn <=
          {_GEN_150, _GEN_148 ? {_GEN_151[35:4], entries_5_req_info_vpn[3:0]} : _GEN_151};
      else if (_GEN_57)
        entries_5_ppn <= _entries_ppn_T_1;
      if (~(io_hptw_resp_valid & _GEN_199) | _GEN_200) begin
        if (_GEN_170)
          entries_5_wait_id <= _hyper_arb2_io_chosen;
        else if (_GEN_163)
          entries_5_wait_id <= _hyper_arb1_io_chosen;
        else if (_GEN_90)
          entries_5_wait_id <= _mem_arb_io_chosen;
        else if (_GEN_57) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_5_wait_id <= _mem_arb_io_chosen;
            else
              entries_5_wait_id <= _wait_id_T_4;
          end
          else
            entries_5_wait_id <= enq_ptr;
        end
      end
      else if (|{need_to_waiting_vec_0_5,
                 need_to_waiting_vec_1_5,
                 need_to_waiting_vec_2_5,
                 need_to_waiting_vec_3_5,
                 need_to_waiting_vec_4_5,
                 need_to_waiting_vec_5_5})
        entries_5_wait_id <=
          (need_to_waiting_vec_0_5 ? entries_0_wait_id : 3'h0)
          | (need_to_waiting_vec_1_5 ? entries_1_wait_id : 3'h0)
          | (need_to_waiting_vec_2_5 ? entries_2_wait_id : 3'h0)
          | (need_to_waiting_vec_3_5 ? entries_3_wait_id : 3'h0)
          | (need_to_waiting_vec_4_5 ? entries_4_wait_id : 3'h0)
          | (need_to_waiting_vec_5_5 ? entries_5_wait_id : 3'h0);
      if (_GEN_69)
        entries_5_af <= accessFault;
      else
        entries_5_af <= ~_GEN_57 & entries_5_af;
      if (io_hptw_resp_valid & (_GEN_201 | _GEN_199)) begin
        entries_5_hptw_resp_entry_tag <= io_hptw_resp_bits_h_resp_entry_tag;
        entries_5_hptw_resp_entry_vmid <= io_hptw_resp_bits_h_resp_entry_vmid;
        entries_5_hptw_resp_entry_n <= io_hptw_resp_bits_h_resp_entry_n;
        entries_5_hptw_resp_entry_pbmt <= io_hptw_resp_bits_h_resp_entry_pbmt;
        entries_5_hptw_resp_entry_ppn <= io_hptw_resp_bits_h_resp_entry_ppn;
        entries_5_hptw_resp_entry_perm_d <= io_hptw_resp_bits_h_resp_entry_perm_d;
        entries_5_hptw_resp_entry_perm_a <= io_hptw_resp_bits_h_resp_entry_perm_a;
        entries_5_hptw_resp_entry_perm_g <= io_hptw_resp_bits_h_resp_entry_perm_g;
        entries_5_hptw_resp_entry_perm_u <= io_hptw_resp_bits_h_resp_entry_perm_u;
        entries_5_hptw_resp_entry_perm_x <= io_hptw_resp_bits_h_resp_entry_perm_x;
        entries_5_hptw_resp_entry_perm_w <= io_hptw_resp_bits_h_resp_entry_perm_w;
        entries_5_hptw_resp_entry_perm_r <= io_hptw_resp_bits_h_resp_entry_perm_r;
        entries_5_hptw_resp_entry_level <= io_hptw_resp_bits_h_resp_entry_level;
        entries_5_hptw_resp_gaf <= io_hptw_resp_bits_h_resp_gaf;
      end
      else if (_GEN_90) begin
        entries_5_hptw_resp_entry_tag <= _GEN_71;
        entries_5_hptw_resp_entry_vmid <= _GEN_72;
        entries_5_hptw_resp_entry_n <= _GEN_73;
        entries_5_hptw_resp_entry_pbmt <= _GEN_74;
        entries_5_hptw_resp_entry_ppn <= _GEN_75;
        entries_5_hptw_resp_entry_perm_d <= _GEN_76;
        entries_5_hptw_resp_entry_perm_a <= _GEN_77;
        entries_5_hptw_resp_entry_perm_g <= _GEN_78;
        entries_5_hptw_resp_entry_perm_u <= _GEN_79;
        entries_5_hptw_resp_entry_perm_x <= _GEN_80;
        entries_5_hptw_resp_entry_perm_w <= _GEN_81;
        entries_5_hptw_resp_entry_perm_r <= _GEN_82;
        entries_5_hptw_resp_entry_level <= _GEN_83;
        entries_5_hptw_resp_gaf <= _GEN_85;
      end
      else if (_GEN_57) begin
        if (to_last_hptw_req) begin
          entries_5_hptw_resp_entry_tag <= _GEN_0[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_vmid <= _GEN_1[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_n <= _GEN_2[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_pbmt <= _GEN_3[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_ppn <= _GEN_4[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_d <= _GEN_5[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_a <= _GEN_6[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_g <= _GEN_7[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_u <= _GEN_8[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_x <= _GEN_9[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_w <= _GEN_10[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_perm_r <= _GEN_11[io_mem_resp_bits_id];
          entries_5_hptw_resp_entry_level <= _GEN_12[io_mem_resp_bits_id];
          entries_5_hptw_resp_gaf <= _GEN_14[io_mem_resp_bits_id];
        end
        else if (to_wait) begin
          entries_5_hptw_resp_entry_tag <= _GEN_0[wait_id];
          entries_5_hptw_resp_entry_vmid <= _GEN_1[wait_id];
          entries_5_hptw_resp_entry_n <= _GEN_2[wait_id];
          entries_5_hptw_resp_entry_pbmt <= _GEN_3[wait_id];
          entries_5_hptw_resp_entry_ppn <= _GEN_4[wait_id];
          entries_5_hptw_resp_entry_perm_d <= _GEN_5[wait_id];
          entries_5_hptw_resp_entry_perm_a <= _GEN_6[wait_id];
          entries_5_hptw_resp_entry_perm_g <= _GEN_7[wait_id];
          entries_5_hptw_resp_entry_perm_u <= _GEN_8[wait_id];
          entries_5_hptw_resp_entry_perm_x <= _GEN_9[wait_id];
          entries_5_hptw_resp_entry_perm_w <= _GEN_10[wait_id];
          entries_5_hptw_resp_entry_perm_r <= _GEN_11[wait_id];
          entries_5_hptw_resp_entry_level <= _GEN_12[wait_id];
          entries_5_hptw_resp_gaf <= _GEN_14[wait_id];
        end
        else begin
          entries_5_hptw_resp_entry_tag <= _GEN_0[enq_ptr];
          entries_5_hptw_resp_entry_vmid <= _GEN_1[enq_ptr];
          entries_5_hptw_resp_entry_n <= _GEN_2[enq_ptr];
          entries_5_hptw_resp_entry_pbmt <= _GEN_3[enq_ptr];
          entries_5_hptw_resp_entry_ppn <= _GEN_4[enq_ptr];
          entries_5_hptw_resp_entry_perm_d <= _GEN_5[enq_ptr];
          entries_5_hptw_resp_entry_perm_a <= _GEN_6[enq_ptr];
          entries_5_hptw_resp_entry_perm_g <= _GEN_7[enq_ptr];
          entries_5_hptw_resp_entry_perm_u <= _GEN_8[enq_ptr];
          entries_5_hptw_resp_entry_perm_x <= _GEN_9[enq_ptr];
          entries_5_hptw_resp_entry_perm_w <= _GEN_10[enq_ptr];
          entries_5_hptw_resp_entry_perm_r <= _GEN_11[enq_ptr];
          entries_5_hptw_resp_entry_level <= _GEN_12[enq_ptr];
          entries_5_hptw_resp_gaf <= _GEN_14[enq_ptr];
        end
      end
      if (io_hptw_resp_valid & _GEN_199 & _GEN_200)
        entries_5_first_s2xlate_fault <=
          io_hptw_resp_bits_h_resp_gaf | io_hptw_resp_bits_h_resp_gpf;
      else
        entries_5_first_s2xlate_fault <= ~_GEN_57 & entries_5_first_s2xlate_fault;
      if (flush | _GEN_203 & cache_ptr == 3'h0 | _GEN_202 & mem_ptr == 3'h0)
        state_0 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_176)
          state_0 <= 4'h6;
        else if (_GEN_174) begin
          if (_GEN_175)
            state_0 <= 4'h6;
          else if (|{need_to_waiting_vec_0,
                     need_to_waiting_vec_1,
                     need_to_waiting_vec_2,
                     need_to_waiting_vec_3,
                     need_to_waiting_vec_4,
                     need_to_waiting_vec_5})
            state_0 <= 4'h5;
          else
            state_0 <= 4'h3;
        end
        else if (_GEN_165)
          state_0 <= 4'h8;
        else if (_GEN_158)
          state_0 <= 4'h2;
        else if (_GEN_111)
          state_0 <= _state_0_T_5;
        else if (_GEN_70)
          state_0 <= 4'h5;
        else if (_GEN_64)
          state_0 <= _state_T;
        else if (_GEN_47) begin
          if (_enq_state_T_2)
            state_0 <= 4'h0;
          else if (to_mem_out)
            state_0 <= 4'h6;
          else if (to_last_hptw_req)
            state_0 <= 4'h7;
          else if (to_wait)
            state_0 <= 4'h5;
          else if (to_cache)
            state_0 <= 4'h9;
          else
            state_0 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_165)
        state_0 <= 4'h8;
      else if (_GEN_158)
        state_0 <= 4'h2;
      else if (_GEN_111)
        state_0 <= _state_0_T_5;
      else if (_GEN_70)
        state_0 <= 4'h5;
      else if (_GEN_64)
        state_0 <= _state_T;
      else if (_GEN_47) begin
        if (_enq_state_T_2)
          state_0 <= 4'h0;
        else if (to_mem_out)
          state_0 <= 4'h6;
        else if (to_last_hptw_req)
          state_0 <= 4'h7;
        else if (to_wait)
          state_0 <= 4'h5;
        else if (to_cache)
          state_0 <= 4'h9;
        else
          state_0 <= _enq_state_normal_T;
      end
      if (flush | _GEN_203 & cache_ptr == 3'h1 | _GEN_202 & mem_ptr == 3'h1)
        state_1 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_181)
          state_1 <= 4'h6;
        else if (_GEN_179) begin
          if (_GEN_180)
            state_1 <= 4'h6;
          else if (|{need_to_waiting_vec_0_1,
                     need_to_waiting_vec_1_1,
                     need_to_waiting_vec_2_1,
                     need_to_waiting_vec_3_1,
                     need_to_waiting_vec_4_1,
                     need_to_waiting_vec_5_1})
            state_1 <= 4'h5;
          else
            state_1 <= 4'h3;
        end
        else if (_GEN_166)
          state_1 <= 4'h8;
        else if (_GEN_159)
          state_1 <= 4'h2;
        else if (_GEN_120)
          state_1 <= _state_1_T_5;
        else if (_GEN_86)
          state_1 <= 4'h5;
        else if (_GEN_65)
          state_1 <= _state_T;
        else if (_GEN_49) begin
          if (_enq_state_T_2)
            state_1 <= 4'h0;
          else if (to_mem_out)
            state_1 <= 4'h6;
          else if (to_last_hptw_req)
            state_1 <= 4'h7;
          else if (to_wait)
            state_1 <= 4'h5;
          else if (to_cache)
            state_1 <= 4'h9;
          else
            state_1 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_166)
        state_1 <= 4'h8;
      else if (_GEN_159)
        state_1 <= 4'h2;
      else if (_GEN_120)
        state_1 <= _state_1_T_5;
      else if (_GEN_86)
        state_1 <= 4'h5;
      else if (_GEN_65)
        state_1 <= _state_T;
      else if (_GEN_49) begin
        if (_enq_state_T_2)
          state_1 <= 4'h0;
        else if (to_mem_out)
          state_1 <= 4'h6;
        else if (to_last_hptw_req)
          state_1 <= 4'h7;
        else if (to_wait)
          state_1 <= 4'h5;
        else if (to_cache)
          state_1 <= 4'h9;
        else
          state_1 <= _enq_state_normal_T;
      end
      if (flush | _GEN_203 & cache_ptr == 3'h2 | _GEN_202 & mem_ptr == 3'h2)
        state_2 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_186)
          state_2 <= 4'h6;
        else if (_GEN_184) begin
          if (_GEN_185)
            state_2 <= 4'h6;
          else if (|{need_to_waiting_vec_0_2,
                     need_to_waiting_vec_1_2,
                     need_to_waiting_vec_2_2,
                     need_to_waiting_vec_3_2,
                     need_to_waiting_vec_4_2,
                     need_to_waiting_vec_5_2})
            state_2 <= 4'h5;
          else
            state_2 <= 4'h3;
        end
        else if (_GEN_167)
          state_2 <= 4'h8;
        else if (_GEN_160)
          state_2 <= 4'h2;
        else if (_GEN_129)
          state_2 <= _state_2_T_5;
        else if (_GEN_87)
          state_2 <= 4'h5;
        else if (_GEN_66)
          state_2 <= _state_T;
        else if (_GEN_51) begin
          if (_enq_state_T_2)
            state_2 <= 4'h0;
          else if (to_mem_out)
            state_2 <= 4'h6;
          else if (to_last_hptw_req)
            state_2 <= 4'h7;
          else if (to_wait)
            state_2 <= 4'h5;
          else if (to_cache)
            state_2 <= 4'h9;
          else
            state_2 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_167)
        state_2 <= 4'h8;
      else if (_GEN_160)
        state_2 <= 4'h2;
      else if (_GEN_129)
        state_2 <= _state_2_T_5;
      else if (_GEN_87)
        state_2 <= 4'h5;
      else if (_GEN_66)
        state_2 <= _state_T;
      else if (_GEN_51) begin
        if (_enq_state_T_2)
          state_2 <= 4'h0;
        else if (to_mem_out)
          state_2 <= 4'h6;
        else if (to_last_hptw_req)
          state_2 <= 4'h7;
        else if (to_wait)
          state_2 <= 4'h5;
        else if (to_cache)
          state_2 <= 4'h9;
        else
          state_2 <= _enq_state_normal_T;
      end
      if (flush | _GEN_203 & cache_ptr == 3'h3 | _GEN_202 & mem_ptr == 3'h3)
        state_3 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_191)
          state_3 <= 4'h6;
        else if (_GEN_189) begin
          if (_GEN_190)
            state_3 <= 4'h6;
          else if (|{need_to_waiting_vec_0_3,
                     need_to_waiting_vec_1_3,
                     need_to_waiting_vec_2_3,
                     need_to_waiting_vec_3_3,
                     need_to_waiting_vec_4_3,
                     need_to_waiting_vec_5_3})
            state_3 <= 4'h5;
          else
            state_3 <= 4'h3;
        end
        else if (_GEN_168)
          state_3 <= 4'h8;
        else if (_GEN_161)
          state_3 <= 4'h2;
        else if (_GEN_138)
          state_3 <= _state_3_T_5;
        else if (_GEN_88)
          state_3 <= 4'h5;
        else if (_GEN_67)
          state_3 <= _state_T;
        else if (_GEN_53) begin
          if (_enq_state_T_2)
            state_3 <= 4'h0;
          else if (to_mem_out)
            state_3 <= 4'h6;
          else if (to_last_hptw_req)
            state_3 <= 4'h7;
          else if (to_wait)
            state_3 <= 4'h5;
          else if (to_cache)
            state_3 <= 4'h9;
          else
            state_3 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_168)
        state_3 <= 4'h8;
      else if (_GEN_161)
        state_3 <= 4'h2;
      else if (_GEN_138)
        state_3 <= _state_3_T_5;
      else if (_GEN_88)
        state_3 <= 4'h5;
      else if (_GEN_67)
        state_3 <= _state_T;
      else if (_GEN_53) begin
        if (_enq_state_T_2)
          state_3 <= 4'h0;
        else if (to_mem_out)
          state_3 <= 4'h6;
        else if (to_last_hptw_req)
          state_3 <= 4'h7;
        else if (to_wait)
          state_3 <= 4'h5;
        else if (to_cache)
          state_3 <= 4'h9;
        else
          state_3 <= _enq_state_normal_T;
      end
      if (flush | _GEN_203 & cache_ptr == 3'h4 | _GEN_202 & mem_ptr == 3'h4)
        state_4 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_196)
          state_4 <= 4'h6;
        else if (_GEN_194) begin
          if (_GEN_195)
            state_4 <= 4'h6;
          else if (|{need_to_waiting_vec_0_4,
                     need_to_waiting_vec_1_4,
                     need_to_waiting_vec_2_4,
                     need_to_waiting_vec_3_4,
                     need_to_waiting_vec_4_4,
                     need_to_waiting_vec_5_4})
            state_4 <= 4'h5;
          else
            state_4 <= 4'h3;
        end
        else if (_GEN_169)
          state_4 <= 4'h8;
        else if (_GEN_162)
          state_4 <= 4'h2;
        else if (_GEN_147)
          state_4 <= _state_4_T_5;
        else if (_GEN_89)
          state_4 <= 4'h5;
        else if (_GEN_68)
          state_4 <= _state_T;
        else if (_GEN_55) begin
          if (_enq_state_T_2)
            state_4 <= 4'h0;
          else if (to_mem_out)
            state_4 <= 4'h6;
          else if (to_last_hptw_req)
            state_4 <= 4'h7;
          else if (to_wait)
            state_4 <= 4'h5;
          else if (to_cache)
            state_4 <= 4'h9;
          else
            state_4 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_169)
        state_4 <= 4'h8;
      else if (_GEN_162)
        state_4 <= 4'h2;
      else if (_GEN_147)
        state_4 <= _state_4_T_5;
      else if (_GEN_89)
        state_4 <= 4'h5;
      else if (_GEN_68)
        state_4 <= _state_T;
      else if (_GEN_55) begin
        if (_enq_state_T_2)
          state_4 <= 4'h0;
        else if (to_mem_out)
          state_4 <= 4'h6;
        else if (to_last_hptw_req)
          state_4 <= 4'h7;
        else if (to_wait)
          state_4 <= 4'h5;
        else if (to_cache)
          state_4 <= 4'h9;
        else
          state_4 <= _enq_state_normal_T;
      end
      if (flush | _GEN_203 & cache_ptr == 3'h5 | _GEN_202 & mem_ptr == 3'h5)
        state_5 <= 4'h0;
      else if (io_hptw_resp_valid) begin
        if (_GEN_201)
          state_5 <= 4'h6;
        else if (_GEN_199) begin
          if (_GEN_200)
            state_5 <= 4'h6;
          else if (|{need_to_waiting_vec_0_5,
                     need_to_waiting_vec_1_5,
                     need_to_waiting_vec_2_5,
                     need_to_waiting_vec_3_5,
                     need_to_waiting_vec_4_5,
                     need_to_waiting_vec_5_5})
            state_5 <= 4'h5;
          else
            state_5 <= 4'h3;
        end
        else if (_GEN_170)
          state_5 <= 4'h8;
        else if (_GEN_163)
          state_5 <= 4'h2;
        else if (_GEN_156)
          state_5 <= _state_5_T_5;
        else if (_GEN_90)
          state_5 <= 4'h5;
        else if (_GEN_69)
          state_5 <= _state_T;
        else if (_GEN_57) begin
          if (_enq_state_T_2)
            state_5 <= 4'h0;
          else if (to_mem_out)
            state_5 <= 4'h6;
          else if (to_last_hptw_req)
            state_5 <= 4'h7;
          else if (to_wait)
            state_5 <= 4'h5;
          else if (to_cache)
            state_5 <= 4'h9;
          else
            state_5 <= _enq_state_normal_T;
        end
      end
      else if (_GEN_170)
        state_5 <= 4'h8;
      else if (_GEN_163)
        state_5 <= 4'h2;
      else if (_GEN_156)
        state_5 <= _state_5_T_5;
      else if (_GEN_90)
        state_5 <= 4'h5;
      else if (_GEN_69)
        state_5 <= _state_T;
      else if (_GEN_57) begin
        if (_enq_state_T_2)
          state_5 <= 4'h0;
        else if (to_mem_out)
          state_5 <= 4'h6;
        else if (to_last_hptw_req)
          state_5 <= 4'h7;
        else if (to_wait)
          state_5 <= 4'h5;
        else if (to_cache)
          state_5 <= 4'h9;
        else
          state_5 <= _enq_state_normal_T;
      end
      mem_resp_hit_0 <=
        ~mem_resp_hit_0 & (_GEN_111 | (_GEN_47 ? _mem_resp_hit_T_1 : mem_resp_hit_0));
      mem_resp_hit_1 <=
        ~mem_resp_hit_1 & (_GEN_120 | (_GEN_49 ? _mem_resp_hit_T_1 : mem_resp_hit_1));
      mem_resp_hit_2 <=
        ~mem_resp_hit_2 & (_GEN_129 | (_GEN_51 ? _mem_resp_hit_T_1 : mem_resp_hit_2));
      mem_resp_hit_3 <=
        ~mem_resp_hit_3 & (_GEN_138 | (_GEN_53 ? _mem_resp_hit_T_1 : mem_resp_hit_3));
      mem_resp_hit_4 <=
        ~mem_resp_hit_4 & (_GEN_147 | (_GEN_55 ? _mem_resp_hit_T_1 : mem_resp_hit_4));
      mem_resp_hit_5 <=
        ~mem_resp_hit_5 & (_GEN_156 | (_GEN_57 ? _mem_resp_hit_T_1 : mem_resp_hit_5));
      need_addr_check_last_REG <=
        (_enq_state_T_2 ? 4'h0 : enq_state_normal) == 4'h3 & perfEvents_0_2 & ~flush;
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    enq_ptr_reg <= enq_ptr;
    hptw_resp_ptr_reg <= io_hptw_resp_bits_id;
    hptw_need_addr_check_REG <=
      (is_hptw_resp_0 | is_hptw_resp_1 | is_hptw_resp_2 | is_hptw_resp_3 | is_hptw_resp_4
       | is_hptw_resp_5) & io_hptw_resp_valid & ~flush;
    if (perfEvents_0_2)
      addr <= {io_in_bits_ppn[35:0], io_in_bits_req_info_vpn[8:0], 3'h0};
    mem_refill_id <= io_mem_resp_bits_id;
    io_perf_0_value_REG <= perfEvents_0_2;
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <= io_in_valid & ~_full_T_4;
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <= io_mem_req_ready & io_mem_req_valid_0;
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
    io_perf_3_value_REG <=
      3'({1'h0,
          2'({1'h0, is_waiting_0} + 2'({1'h0, is_waiting_1} + {1'h0, is_waiting_2}))}
         + {1'h0,
            2'({1'h0, is_waiting_3} + 2'({1'h0, is_waiting_4} + {1'h0, is_waiting_5}))});
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:142];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [7:0] i = 8'h0; i < 8'h8F; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        entries_0_req_info_vpn = {_RANDOM[8'h0], _RANDOM[8'h1][5:0]};
        entries_0_req_info_s2xlate = _RANDOM[8'h1][7:6];
        entries_0_req_info_source = _RANDOM[8'h1][9:8];
        entries_0_ppn = {_RANDOM[8'h1][31:10], _RANDOM[8'h2][21:0]};
        entries_0_wait_id = _RANDOM[8'h2][24:22];
        entries_0_af = _RANDOM[8'h2][25];
        entries_0_hptw_resp_entry_tag = {_RANDOM[8'h2][31:26], _RANDOM[8'h3]};
        entries_0_hptw_resp_entry_vmid = _RANDOM[8'h4][29:16];
        entries_0_hptw_resp_entry_n = _RANDOM[8'h4][30];
        entries_0_hptw_resp_entry_pbmt = {_RANDOM[8'h4][31], _RANDOM[8'h5][0]};
        entries_0_hptw_resp_entry_ppn = {_RANDOM[8'h5][31:1], _RANDOM[8'h6][6:0]};
        entries_0_hptw_resp_entry_perm_d = _RANDOM[8'h6][7];
        entries_0_hptw_resp_entry_perm_a = _RANDOM[8'h6][8];
        entries_0_hptw_resp_entry_perm_g = _RANDOM[8'h6][9];
        entries_0_hptw_resp_entry_perm_u = _RANDOM[8'h6][10];
        entries_0_hptw_resp_entry_perm_x = _RANDOM[8'h6][11];
        entries_0_hptw_resp_entry_perm_w = _RANDOM[8'h6][12];
        entries_0_hptw_resp_entry_perm_r = _RANDOM[8'h6][13];
        entries_0_hptw_resp_entry_level = _RANDOM[8'h6][15:14];
        entries_0_hptw_resp_gpf = _RANDOM[8'h6][18];
        entries_0_hptw_resp_gaf = _RANDOM[8'h6][19];
        entries_0_first_s2xlate_fault = _RANDOM[8'h6][20];
        entries_1_req_info_vpn = {_RANDOM[8'h17][31:8], _RANDOM[8'h18][13:0]};
        entries_1_req_info_s2xlate = _RANDOM[8'h18][15:14];
        entries_1_req_info_source = _RANDOM[8'h18][17:16];
        entries_1_ppn = {_RANDOM[8'h18][31:18], _RANDOM[8'h19][29:0]};
        entries_1_wait_id = {_RANDOM[8'h19][31:30], _RANDOM[8'h1A][0]};
        entries_1_af = _RANDOM[8'h1A][1];
        entries_1_hptw_resp_entry_tag = {_RANDOM[8'h1A][31:2], _RANDOM[8'h1B][7:0]};
        entries_1_hptw_resp_entry_vmid = {_RANDOM[8'h1B][31:24], _RANDOM[8'h1C][5:0]};
        entries_1_hptw_resp_entry_n = _RANDOM[8'h1C][6];
        entries_1_hptw_resp_entry_pbmt = _RANDOM[8'h1C][8:7];
        entries_1_hptw_resp_entry_ppn = {_RANDOM[8'h1C][31:9], _RANDOM[8'h1D][14:0]};
        entries_1_hptw_resp_entry_perm_d = _RANDOM[8'h1D][15];
        entries_1_hptw_resp_entry_perm_a = _RANDOM[8'h1D][16];
        entries_1_hptw_resp_entry_perm_g = _RANDOM[8'h1D][17];
        entries_1_hptw_resp_entry_perm_u = _RANDOM[8'h1D][18];
        entries_1_hptw_resp_entry_perm_x = _RANDOM[8'h1D][19];
        entries_1_hptw_resp_entry_perm_w = _RANDOM[8'h1D][20];
        entries_1_hptw_resp_entry_perm_r = _RANDOM[8'h1D][21];
        entries_1_hptw_resp_entry_level = _RANDOM[8'h1D][23:22];
        entries_1_hptw_resp_gpf = _RANDOM[8'h1D][26];
        entries_1_hptw_resp_gaf = _RANDOM[8'h1D][27];
        entries_1_first_s2xlate_fault = _RANDOM[8'h1D][28];
        entries_2_req_info_vpn = {_RANDOM[8'h2E][31:16], _RANDOM[8'h2F][21:0]};
        entries_2_req_info_s2xlate = _RANDOM[8'h2F][23:22];
        entries_2_req_info_source = _RANDOM[8'h2F][25:24];
        entries_2_ppn = {_RANDOM[8'h2F][31:26], _RANDOM[8'h30], _RANDOM[8'h31][5:0]};
        entries_2_wait_id = _RANDOM[8'h31][8:6];
        entries_2_af = _RANDOM[8'h31][9];
        entries_2_hptw_resp_entry_tag = {_RANDOM[8'h31][31:10], _RANDOM[8'h32][15:0]};
        entries_2_hptw_resp_entry_vmid = _RANDOM[8'h33][13:0];
        entries_2_hptw_resp_entry_n = _RANDOM[8'h33][14];
        entries_2_hptw_resp_entry_pbmt = _RANDOM[8'h33][16:15];
        entries_2_hptw_resp_entry_ppn = {_RANDOM[8'h33][31:17], _RANDOM[8'h34][22:0]};
        entries_2_hptw_resp_entry_perm_d = _RANDOM[8'h34][23];
        entries_2_hptw_resp_entry_perm_a = _RANDOM[8'h34][24];
        entries_2_hptw_resp_entry_perm_g = _RANDOM[8'h34][25];
        entries_2_hptw_resp_entry_perm_u = _RANDOM[8'h34][26];
        entries_2_hptw_resp_entry_perm_x = _RANDOM[8'h34][27];
        entries_2_hptw_resp_entry_perm_w = _RANDOM[8'h34][28];
        entries_2_hptw_resp_entry_perm_r = _RANDOM[8'h34][29];
        entries_2_hptw_resp_entry_level = _RANDOM[8'h34][31:30];
        entries_2_hptw_resp_gpf = _RANDOM[8'h35][2];
        entries_2_hptw_resp_gaf = _RANDOM[8'h35][3];
        entries_2_first_s2xlate_fault = _RANDOM[8'h35][4];
        entries_3_req_info_vpn = {_RANDOM[8'h45][31:24], _RANDOM[8'h46][29:0]};
        entries_3_req_info_s2xlate = _RANDOM[8'h46][31:30];
        entries_3_req_info_source = _RANDOM[8'h47][1:0];
        entries_3_ppn = {_RANDOM[8'h47][31:2], _RANDOM[8'h48][13:0]};
        entries_3_wait_id = _RANDOM[8'h48][16:14];
        entries_3_af = _RANDOM[8'h48][17];
        entries_3_hptw_resp_entry_tag = {_RANDOM[8'h48][31:18], _RANDOM[8'h49][23:0]};
        entries_3_hptw_resp_entry_vmid = _RANDOM[8'h4A][21:8];
        entries_3_hptw_resp_entry_n = _RANDOM[8'h4A][22];
        entries_3_hptw_resp_entry_pbmt = _RANDOM[8'h4A][24:23];
        entries_3_hptw_resp_entry_ppn = {_RANDOM[8'h4A][31:25], _RANDOM[8'h4B][30:0]};
        entries_3_hptw_resp_entry_perm_d = _RANDOM[8'h4B][31];
        entries_3_hptw_resp_entry_perm_a = _RANDOM[8'h4C][0];
        entries_3_hptw_resp_entry_perm_g = _RANDOM[8'h4C][1];
        entries_3_hptw_resp_entry_perm_u = _RANDOM[8'h4C][2];
        entries_3_hptw_resp_entry_perm_x = _RANDOM[8'h4C][3];
        entries_3_hptw_resp_entry_perm_w = _RANDOM[8'h4C][4];
        entries_3_hptw_resp_entry_perm_r = _RANDOM[8'h4C][5];
        entries_3_hptw_resp_entry_level = _RANDOM[8'h4C][7:6];
        entries_3_hptw_resp_gpf = _RANDOM[8'h4C][10];
        entries_3_hptw_resp_gaf = _RANDOM[8'h4C][11];
        entries_3_first_s2xlate_fault = _RANDOM[8'h4C][12];
        entries_4_req_info_vpn = {_RANDOM[8'h5D], _RANDOM[8'h5E][5:0]};
        entries_4_req_info_s2xlate = _RANDOM[8'h5E][7:6];
        entries_4_req_info_source = _RANDOM[8'h5E][9:8];
        entries_4_ppn = {_RANDOM[8'h5E][31:10], _RANDOM[8'h5F][21:0]};
        entries_4_wait_id = _RANDOM[8'h5F][24:22];
        entries_4_af = _RANDOM[8'h5F][25];
        entries_4_hptw_resp_entry_tag = {_RANDOM[8'h5F][31:26], _RANDOM[8'h60]};
        entries_4_hptw_resp_entry_vmid = _RANDOM[8'h61][29:16];
        entries_4_hptw_resp_entry_n = _RANDOM[8'h61][30];
        entries_4_hptw_resp_entry_pbmt = {_RANDOM[8'h61][31], _RANDOM[8'h62][0]};
        entries_4_hptw_resp_entry_ppn = {_RANDOM[8'h62][31:1], _RANDOM[8'h63][6:0]};
        entries_4_hptw_resp_entry_perm_d = _RANDOM[8'h63][7];
        entries_4_hptw_resp_entry_perm_a = _RANDOM[8'h63][8];
        entries_4_hptw_resp_entry_perm_g = _RANDOM[8'h63][9];
        entries_4_hptw_resp_entry_perm_u = _RANDOM[8'h63][10];
        entries_4_hptw_resp_entry_perm_x = _RANDOM[8'h63][11];
        entries_4_hptw_resp_entry_perm_w = _RANDOM[8'h63][12];
        entries_4_hptw_resp_entry_perm_r = _RANDOM[8'h63][13];
        entries_4_hptw_resp_entry_level = _RANDOM[8'h63][15:14];
        entries_4_hptw_resp_gpf = _RANDOM[8'h63][18];
        entries_4_hptw_resp_gaf = _RANDOM[8'h63][19];
        entries_4_first_s2xlate_fault = _RANDOM[8'h63][20];
        entries_5_req_info_vpn = {_RANDOM[8'h74][31:8], _RANDOM[8'h75][13:0]};
        entries_5_req_info_s2xlate = _RANDOM[8'h75][15:14];
        entries_5_req_info_source = _RANDOM[8'h75][17:16];
        entries_5_ppn = {_RANDOM[8'h75][31:18], _RANDOM[8'h76][29:0]};
        entries_5_wait_id = {_RANDOM[8'h76][31:30], _RANDOM[8'h77][0]};
        entries_5_af = _RANDOM[8'h77][1];
        entries_5_hptw_resp_entry_tag = {_RANDOM[8'h77][31:2], _RANDOM[8'h78][7:0]};
        entries_5_hptw_resp_entry_vmid = {_RANDOM[8'h78][31:24], _RANDOM[8'h79][5:0]};
        entries_5_hptw_resp_entry_n = _RANDOM[8'h79][6];
        entries_5_hptw_resp_entry_pbmt = _RANDOM[8'h79][8:7];
        entries_5_hptw_resp_entry_ppn = {_RANDOM[8'h79][31:9], _RANDOM[8'h7A][14:0]};
        entries_5_hptw_resp_entry_perm_d = _RANDOM[8'h7A][15];
        entries_5_hptw_resp_entry_perm_a = _RANDOM[8'h7A][16];
        entries_5_hptw_resp_entry_perm_g = _RANDOM[8'h7A][17];
        entries_5_hptw_resp_entry_perm_u = _RANDOM[8'h7A][18];
        entries_5_hptw_resp_entry_perm_x = _RANDOM[8'h7A][19];
        entries_5_hptw_resp_entry_perm_w = _RANDOM[8'h7A][20];
        entries_5_hptw_resp_entry_perm_r = _RANDOM[8'h7A][21];
        entries_5_hptw_resp_entry_level = _RANDOM[8'h7A][23:22];
        entries_5_hptw_resp_gpf = _RANDOM[8'h7A][26];
        entries_5_hptw_resp_gaf = _RANDOM[8'h7A][27];
        entries_5_first_s2xlate_fault = _RANDOM[8'h7A][28];
        state_0 = _RANDOM[8'h8B][19:16];
        state_1 = _RANDOM[8'h8B][23:20];
        state_2 = _RANDOM[8'h8B][27:24];
        state_3 = _RANDOM[8'h8B][31:28];
        state_4 = _RANDOM[8'h8C][3:0];
        state_5 = _RANDOM[8'h8C][7:4];
        mem_resp_hit_0 = _RANDOM[8'h8C][9];
        mem_resp_hit_1 = _RANDOM[8'h8C][10];
        mem_resp_hit_2 = _RANDOM[8'h8C][11];
        mem_resp_hit_3 = _RANDOM[8'h8C][12];
        mem_resp_hit_4 = _RANDOM[8'h8C][13];
        mem_resp_hit_5 = _RANDOM[8'h8C][14];
        enq_ptr_reg = _RANDOM[8'h8C][17:15];
        need_addr_check_last_REG = _RANDOM[8'h8C][18];
        hptw_resp_ptr_reg = _RANDOM[8'h8C][21:19];
        hptw_need_addr_check_REG = _RANDOM[8'h8C][22];
        addr = {_RANDOM[8'h8C][31:23], _RANDOM[8'h8D], _RANDOM[8'h8E][6:0]};
        mem_refill_id = _RANDOM[8'h8E][9:7];
        io_perf_0_value_REG = _RANDOM[8'h8E][10];
        io_perf_0_value_REG_1 = _RANDOM[8'h8E][11];
        io_perf_1_value_REG = _RANDOM[8'h8E][12];
        io_perf_1_value_REG_1 = _RANDOM[8'h8E][13];
        io_perf_2_value_REG = _RANDOM[8'h8E][14];
        io_perf_2_value_REG_1 = _RANDOM[8'h8E][15];
        io_perf_3_value_REG = _RANDOM[8'h8E][18:16];
        io_perf_3_value_REG_1 = _RANDOM[8'h8E][21:19];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        entries_0_req_info_vpn = 38'h0;
        entries_0_req_info_s2xlate = 2'h0;
        entries_0_req_info_source = 2'h0;
        entries_0_ppn = 44'h0;
        entries_0_wait_id = 3'h0;
        entries_0_af = 1'h0;
        entries_0_hptw_resp_entry_tag = 38'h0;
        entries_0_hptw_resp_entry_vmid = 14'h0;
        entries_0_hptw_resp_entry_n = 1'h0;
        entries_0_hptw_resp_entry_pbmt = 2'h0;
        entries_0_hptw_resp_entry_ppn = 38'h0;
        entries_0_hptw_resp_entry_perm_d = 1'h0;
        entries_0_hptw_resp_entry_perm_a = 1'h0;
        entries_0_hptw_resp_entry_perm_g = 1'h0;
        entries_0_hptw_resp_entry_perm_u = 1'h0;
        entries_0_hptw_resp_entry_perm_x = 1'h0;
        entries_0_hptw_resp_entry_perm_w = 1'h0;
        entries_0_hptw_resp_entry_perm_r = 1'h0;
        entries_0_hptw_resp_entry_level = 2'h0;
        entries_0_hptw_resp_gpf = 1'h0;
        entries_0_hptw_resp_gaf = 1'h0;
        entries_0_first_s2xlate_fault = 1'h0;
        entries_1_req_info_vpn = 38'h0;
        entries_1_req_info_s2xlate = 2'h0;
        entries_1_req_info_source = 2'h0;
        entries_1_ppn = 44'h0;
        entries_1_wait_id = 3'h0;
        entries_1_af = 1'h0;
        entries_1_hptw_resp_entry_tag = 38'h0;
        entries_1_hptw_resp_entry_vmid = 14'h0;
        entries_1_hptw_resp_entry_n = 1'h0;
        entries_1_hptw_resp_entry_pbmt = 2'h0;
        entries_1_hptw_resp_entry_ppn = 38'h0;
        entries_1_hptw_resp_entry_perm_d = 1'h0;
        entries_1_hptw_resp_entry_perm_a = 1'h0;
        entries_1_hptw_resp_entry_perm_g = 1'h0;
        entries_1_hptw_resp_entry_perm_u = 1'h0;
        entries_1_hptw_resp_entry_perm_x = 1'h0;
        entries_1_hptw_resp_entry_perm_w = 1'h0;
        entries_1_hptw_resp_entry_perm_r = 1'h0;
        entries_1_hptw_resp_entry_level = 2'h0;
        entries_1_hptw_resp_gpf = 1'h0;
        entries_1_hptw_resp_gaf = 1'h0;
        entries_1_first_s2xlate_fault = 1'h0;
        entries_2_req_info_vpn = 38'h0;
        entries_2_req_info_s2xlate = 2'h0;
        entries_2_req_info_source = 2'h0;
        entries_2_ppn = 44'h0;
        entries_2_wait_id = 3'h0;
        entries_2_af = 1'h0;
        entries_2_hptw_resp_entry_tag = 38'h0;
        entries_2_hptw_resp_entry_vmid = 14'h0;
        entries_2_hptw_resp_entry_n = 1'h0;
        entries_2_hptw_resp_entry_pbmt = 2'h0;
        entries_2_hptw_resp_entry_ppn = 38'h0;
        entries_2_hptw_resp_entry_perm_d = 1'h0;
        entries_2_hptw_resp_entry_perm_a = 1'h0;
        entries_2_hptw_resp_entry_perm_g = 1'h0;
        entries_2_hptw_resp_entry_perm_u = 1'h0;
        entries_2_hptw_resp_entry_perm_x = 1'h0;
        entries_2_hptw_resp_entry_perm_w = 1'h0;
        entries_2_hptw_resp_entry_perm_r = 1'h0;
        entries_2_hptw_resp_entry_level = 2'h0;
        entries_2_hptw_resp_gpf = 1'h0;
        entries_2_hptw_resp_gaf = 1'h0;
        entries_2_first_s2xlate_fault = 1'h0;
        entries_3_req_info_vpn = 38'h0;
        entries_3_req_info_s2xlate = 2'h0;
        entries_3_req_info_source = 2'h0;
        entries_3_ppn = 44'h0;
        entries_3_wait_id = 3'h0;
        entries_3_af = 1'h0;
        entries_3_hptw_resp_entry_tag = 38'h0;
        entries_3_hptw_resp_entry_vmid = 14'h0;
        entries_3_hptw_resp_entry_n = 1'h0;
        entries_3_hptw_resp_entry_pbmt = 2'h0;
        entries_3_hptw_resp_entry_ppn = 38'h0;
        entries_3_hptw_resp_entry_perm_d = 1'h0;
        entries_3_hptw_resp_entry_perm_a = 1'h0;
        entries_3_hptw_resp_entry_perm_g = 1'h0;
        entries_3_hptw_resp_entry_perm_u = 1'h0;
        entries_3_hptw_resp_entry_perm_x = 1'h0;
        entries_3_hptw_resp_entry_perm_w = 1'h0;
        entries_3_hptw_resp_entry_perm_r = 1'h0;
        entries_3_hptw_resp_entry_level = 2'h0;
        entries_3_hptw_resp_gpf = 1'h0;
        entries_3_hptw_resp_gaf = 1'h0;
        entries_3_first_s2xlate_fault = 1'h0;
        entries_4_req_info_vpn = 38'h0;
        entries_4_req_info_s2xlate = 2'h0;
        entries_4_req_info_source = 2'h0;
        entries_4_ppn = 44'h0;
        entries_4_wait_id = 3'h0;
        entries_4_af = 1'h0;
        entries_4_hptw_resp_entry_tag = 38'h0;
        entries_4_hptw_resp_entry_vmid = 14'h0;
        entries_4_hptw_resp_entry_n = 1'h0;
        entries_4_hptw_resp_entry_pbmt = 2'h0;
        entries_4_hptw_resp_entry_ppn = 38'h0;
        entries_4_hptw_resp_entry_perm_d = 1'h0;
        entries_4_hptw_resp_entry_perm_a = 1'h0;
        entries_4_hptw_resp_entry_perm_g = 1'h0;
        entries_4_hptw_resp_entry_perm_u = 1'h0;
        entries_4_hptw_resp_entry_perm_x = 1'h0;
        entries_4_hptw_resp_entry_perm_w = 1'h0;
        entries_4_hptw_resp_entry_perm_r = 1'h0;
        entries_4_hptw_resp_entry_level = 2'h0;
        entries_4_hptw_resp_gpf = 1'h0;
        entries_4_hptw_resp_gaf = 1'h0;
        entries_4_first_s2xlate_fault = 1'h0;
        entries_5_req_info_vpn = 38'h0;
        entries_5_req_info_s2xlate = 2'h0;
        entries_5_req_info_source = 2'h0;
        entries_5_ppn = 44'h0;
        entries_5_wait_id = 3'h0;
        entries_5_af = 1'h0;
        entries_5_hptw_resp_entry_tag = 38'h0;
        entries_5_hptw_resp_entry_vmid = 14'h0;
        entries_5_hptw_resp_entry_n = 1'h0;
        entries_5_hptw_resp_entry_pbmt = 2'h0;
        entries_5_hptw_resp_entry_ppn = 38'h0;
        entries_5_hptw_resp_entry_perm_d = 1'h0;
        entries_5_hptw_resp_entry_perm_a = 1'h0;
        entries_5_hptw_resp_entry_perm_g = 1'h0;
        entries_5_hptw_resp_entry_perm_u = 1'h0;
        entries_5_hptw_resp_entry_perm_x = 1'h0;
        entries_5_hptw_resp_entry_perm_w = 1'h0;
        entries_5_hptw_resp_entry_perm_r = 1'h0;
        entries_5_hptw_resp_entry_level = 2'h0;
        entries_5_hptw_resp_gpf = 1'h0;
        entries_5_hptw_resp_gaf = 1'h0;
        entries_5_first_s2xlate_fault = 1'h0;
        state_0 = 4'h0;
        state_1 = 4'h0;
        state_2 = 4'h0;
        state_3 = 4'h0;
        state_4 = 4'h0;
        state_5 = 4'h0;
        mem_resp_hit_0 = 1'h0;
        mem_resp_hit_1 = 1'h0;
        mem_resp_hit_2 = 1'h0;
        mem_resp_hit_3 = 1'h0;
        mem_resp_hit_4 = 1'h0;
        mem_resp_hit_5 = 1'h0;
        need_addr_check_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RRArbiterInit mem_arb (
    .clock                              (clock),
    .reset                              (reset),
    .io_in_0_valid                      (state_0 == 4'h4 & ~io_mem_req_mask_0),
    .io_in_0_bits_req_info_vpn          (entries_0_req_info_vpn),
    .io_in_0_bits_req_info_s2xlate      (entries_0_req_info_s2xlate),
    .io_in_0_bits_req_info_source       (entries_0_req_info_source),
    .io_in_0_bits_ppn                   (entries_0_ppn),
    .io_in_0_bits_hptw_resp_entry_n     (entries_0_hptw_resp_entry_n),
    .io_in_0_bits_hptw_resp_entry_ppn   (entries_0_hptw_resp_entry_ppn),
    .io_in_0_bits_hptw_resp_entry_level (entries_0_hptw_resp_entry_level),
    .io_in_1_valid                      (state_1 == 4'h4 & ~io_mem_req_mask_1),
    .io_in_1_bits_req_info_vpn          (entries_1_req_info_vpn),
    .io_in_1_bits_req_info_s2xlate      (entries_1_req_info_s2xlate),
    .io_in_1_bits_req_info_source       (entries_1_req_info_source),
    .io_in_1_bits_ppn                   (entries_1_ppn),
    .io_in_1_bits_hptw_resp_entry_n     (entries_1_hptw_resp_entry_n),
    .io_in_1_bits_hptw_resp_entry_ppn   (entries_1_hptw_resp_entry_ppn),
    .io_in_1_bits_hptw_resp_entry_level (entries_1_hptw_resp_entry_level),
    .io_in_2_valid                      (state_2 == 4'h4 & ~io_mem_req_mask_2),
    .io_in_2_bits_req_info_vpn          (entries_2_req_info_vpn),
    .io_in_2_bits_req_info_s2xlate      (entries_2_req_info_s2xlate),
    .io_in_2_bits_req_info_source       (entries_2_req_info_source),
    .io_in_2_bits_ppn                   (entries_2_ppn),
    .io_in_2_bits_hptw_resp_entry_n     (entries_2_hptw_resp_entry_n),
    .io_in_2_bits_hptw_resp_entry_ppn   (entries_2_hptw_resp_entry_ppn),
    .io_in_2_bits_hptw_resp_entry_level (entries_2_hptw_resp_entry_level),
    .io_in_3_valid                      (state_3 == 4'h4 & ~io_mem_req_mask_3),
    .io_in_3_bits_req_info_vpn          (entries_3_req_info_vpn),
    .io_in_3_bits_req_info_s2xlate      (entries_3_req_info_s2xlate),
    .io_in_3_bits_req_info_source       (entries_3_req_info_source),
    .io_in_3_bits_ppn                   (entries_3_ppn),
    .io_in_3_bits_hptw_resp_entry_n     (entries_3_hptw_resp_entry_n),
    .io_in_3_bits_hptw_resp_entry_ppn   (entries_3_hptw_resp_entry_ppn),
    .io_in_3_bits_hptw_resp_entry_level (entries_3_hptw_resp_entry_level),
    .io_in_4_valid                      (state_4 == 4'h4 & ~io_mem_req_mask_4),
    .io_in_4_bits_req_info_vpn          (entries_4_req_info_vpn),
    .io_in_4_bits_req_info_s2xlate      (entries_4_req_info_s2xlate),
    .io_in_4_bits_req_info_source       (entries_4_req_info_source),
    .io_in_4_bits_ppn                   (entries_4_ppn),
    .io_in_4_bits_hptw_resp_entry_n     (entries_4_hptw_resp_entry_n),
    .io_in_4_bits_hptw_resp_entry_ppn   (entries_4_hptw_resp_entry_ppn),
    .io_in_4_bits_hptw_resp_entry_level (entries_4_hptw_resp_entry_level),
    .io_in_5_valid                      (state_5 == 4'h4 & ~io_mem_req_mask_5),
    .io_in_5_bits_req_info_vpn          (entries_5_req_info_vpn),
    .io_in_5_bits_req_info_s2xlate      (entries_5_req_info_s2xlate),
    .io_in_5_bits_req_info_source       (entries_5_req_info_source),
    .io_in_5_bits_ppn                   (entries_5_ppn),
    .io_in_5_bits_hptw_resp_entry_n     (entries_5_hptw_resp_entry_n),
    .io_in_5_bits_hptw_resp_entry_ppn   (entries_5_hptw_resp_entry_ppn),
    .io_in_5_bits_hptw_resp_entry_level (entries_5_hptw_resp_entry_level),
    .io_out_ready                       (io_mem_req_ready),
    .io_out_valid                       (_mem_arb_io_out_valid),
    .io_out_bits_req_info_vpn           (_mem_arb_io_out_bits_req_info_vpn),
    .io_out_bits_req_info_s2xlate       (_mem_arb_io_out_bits_req_info_s2xlate),
    .io_out_bits_req_info_source        (/* unused */),
    .io_out_bits_ppn                    (_mem_arb_io_out_bits_ppn),
    .io_out_bits_hptw_resp_entry_n      (_mem_arb_io_out_bits_hptw_resp_entry_n),
    .io_out_bits_hptw_resp_entry_ppn    (_mem_arb_io_out_bits_hptw_resp_entry_ppn),
    .io_out_bits_hptw_resp_entry_level  (_mem_arb_io_out_bits_hptw_resp_entry_level),
    .io_chosen                          (_mem_arb_io_chosen)
  );
  RRArbiterInit hyper_arb1 (
    .clock                              (clock),
    .reset                              (reset),
    .io_in_0_valid
      (is_hptw_req_0
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_0_bits_req_info_vpn          (entries_0_req_info_vpn),
    .io_in_0_bits_req_info_s2xlate      (entries_0_req_info_s2xlate),
    .io_in_0_bits_req_info_source       (entries_0_req_info_source),
    .io_in_0_bits_ppn                   (entries_0_ppn),
    .io_in_0_bits_hptw_resp_entry_n     (entries_0_hptw_resp_entry_n),
    .io_in_0_bits_hptw_resp_entry_ppn   (entries_0_hptw_resp_entry_ppn),
    .io_in_0_bits_hptw_resp_entry_level (entries_0_hptw_resp_entry_level),
    .io_in_1_valid
      (is_hptw_req_1
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_1_bits_req_info_vpn          (entries_1_req_info_vpn),
    .io_in_1_bits_req_info_s2xlate      (entries_1_req_info_s2xlate),
    .io_in_1_bits_req_info_source       (entries_1_req_info_source),
    .io_in_1_bits_ppn                   (entries_1_ppn),
    .io_in_1_bits_hptw_resp_entry_n     (entries_1_hptw_resp_entry_n),
    .io_in_1_bits_hptw_resp_entry_ppn   (entries_1_hptw_resp_entry_ppn),
    .io_in_1_bits_hptw_resp_entry_level (entries_1_hptw_resp_entry_level),
    .io_in_2_valid
      (is_hptw_req_2
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_2_bits_req_info_vpn          (entries_2_req_info_vpn),
    .io_in_2_bits_req_info_s2xlate      (entries_2_req_info_s2xlate),
    .io_in_2_bits_req_info_source       (entries_2_req_info_source),
    .io_in_2_bits_ppn                   (entries_2_ppn),
    .io_in_2_bits_hptw_resp_entry_n     (entries_2_hptw_resp_entry_n),
    .io_in_2_bits_hptw_resp_entry_ppn   (entries_2_hptw_resp_entry_ppn),
    .io_in_2_bits_hptw_resp_entry_level (entries_2_hptw_resp_entry_level),
    .io_in_3_valid
      (is_hptw_req_3
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_3_bits_req_info_vpn          (entries_3_req_info_vpn),
    .io_in_3_bits_req_info_s2xlate      (entries_3_req_info_s2xlate),
    .io_in_3_bits_req_info_source       (entries_3_req_info_source),
    .io_in_3_bits_ppn                   (entries_3_ppn),
    .io_in_3_bits_hptw_resp_entry_n     (entries_3_hptw_resp_entry_n),
    .io_in_3_bits_hptw_resp_entry_ppn   (entries_3_hptw_resp_entry_ppn),
    .io_in_3_bits_hptw_resp_entry_level (entries_3_hptw_resp_entry_level),
    .io_in_4_valid
      (is_hptw_req_4
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_4_bits_req_info_vpn          (entries_4_req_info_vpn),
    .io_in_4_bits_req_info_s2xlate      (entries_4_req_info_s2xlate),
    .io_in_4_bits_req_info_source       (entries_4_req_info_source),
    .io_in_4_bits_ppn                   (entries_4_ppn),
    .io_in_4_bits_hptw_resp_entry_n     (entries_4_hptw_resp_entry_n),
    .io_in_4_bits_hptw_resp_entry_ppn   (entries_4_hptw_resp_entry_ppn),
    .io_in_4_bits_hptw_resp_entry_level (entries_4_hptw_resp_entry_level),
    .io_in_5_valid
      (is_hptw_req_5
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_5_bits_req_info_vpn          (entries_5_req_info_vpn),
    .io_in_5_bits_req_info_s2xlate      (entries_5_req_info_s2xlate),
    .io_in_5_bits_req_info_source       (entries_5_req_info_source),
    .io_in_5_bits_ppn                   (entries_5_ppn),
    .io_in_5_bits_hptw_resp_entry_n     (entries_5_hptw_resp_entry_n),
    .io_in_5_bits_hptw_resp_entry_ppn   (entries_5_hptw_resp_entry_ppn),
    .io_in_5_bits_hptw_resp_entry_level (entries_5_hptw_resp_entry_level),
    .io_out_ready                       (_hptw_req_arb_io_in_0_ready),
    .io_out_valid                       (_hyper_arb1_io_out_valid),
    .io_out_bits_req_info_vpn           (/* unused */),
    .io_out_bits_req_info_s2xlate       (/* unused */),
    .io_out_bits_req_info_source        (_hyper_arb1_io_out_bits_req_info_source),
    .io_out_bits_ppn                    (_hyper_arb1_io_out_bits_ppn),
    .io_out_bits_hptw_resp_entry_n      (/* unused */),
    .io_out_bits_hptw_resp_entry_ppn    (/* unused */),
    .io_out_bits_hptw_resp_entry_level  (/* unused */),
    .io_chosen                          (_hyper_arb1_io_chosen)
  );
  RRArbiterInit hyper_arb2 (
    .clock                              (clock),
    .reset                              (reset),
    .io_in_0_valid
      (is_last_hptw_req_0
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_0_bits_req_info_vpn          (entries_0_req_info_vpn),
    .io_in_0_bits_req_info_s2xlate      (entries_0_req_info_s2xlate),
    .io_in_0_bits_req_info_source       (entries_0_req_info_source),
    .io_in_0_bits_ppn                   (entries_0_ppn),
    .io_in_0_bits_hptw_resp_entry_n     (entries_0_hptw_resp_entry_n),
    .io_in_0_bits_hptw_resp_entry_ppn   (entries_0_hptw_resp_entry_ppn),
    .io_in_0_bits_hptw_resp_entry_level (entries_0_hptw_resp_entry_level),
    .io_in_1_valid
      (is_last_hptw_req_1
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_1_bits_req_info_vpn          (entries_1_req_info_vpn),
    .io_in_1_bits_req_info_s2xlate      (entries_1_req_info_s2xlate),
    .io_in_1_bits_req_info_source       (entries_1_req_info_source),
    .io_in_1_bits_ppn                   (entries_1_ppn),
    .io_in_1_bits_hptw_resp_entry_n     (entries_1_hptw_resp_entry_n),
    .io_in_1_bits_hptw_resp_entry_ppn   (entries_1_hptw_resp_entry_ppn),
    .io_in_1_bits_hptw_resp_entry_level (entries_1_hptw_resp_entry_level),
    .io_in_2_valid
      (is_last_hptw_req_2
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_2_bits_req_info_vpn          (entries_2_req_info_vpn),
    .io_in_2_bits_req_info_s2xlate      (entries_2_req_info_s2xlate),
    .io_in_2_bits_req_info_source       (entries_2_req_info_source),
    .io_in_2_bits_ppn                   (entries_2_ppn),
    .io_in_2_bits_hptw_resp_entry_n     (entries_2_hptw_resp_entry_n),
    .io_in_2_bits_hptw_resp_entry_ppn   (entries_2_hptw_resp_entry_ppn),
    .io_in_2_bits_hptw_resp_entry_level (entries_2_hptw_resp_entry_level),
    .io_in_3_valid
      (is_last_hptw_req_3
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_3_bits_req_info_vpn          (entries_3_req_info_vpn),
    .io_in_3_bits_req_info_s2xlate      (entries_3_req_info_s2xlate),
    .io_in_3_bits_req_info_source       (entries_3_req_info_source),
    .io_in_3_bits_ppn                   (entries_3_ppn),
    .io_in_3_bits_hptw_resp_entry_n     (entries_3_hptw_resp_entry_n),
    .io_in_3_bits_hptw_resp_entry_ppn   (entries_3_hptw_resp_entry_ppn),
    .io_in_3_bits_hptw_resp_entry_level (entries_3_hptw_resp_entry_level),
    .io_in_4_valid
      (is_last_hptw_req_4
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_4_bits_req_info_vpn          (entries_4_req_info_vpn),
    .io_in_4_bits_req_info_s2xlate      (entries_4_req_info_s2xlate),
    .io_in_4_bits_req_info_source       (entries_4_req_info_source),
    .io_in_4_bits_ppn                   (entries_4_ppn),
    .io_in_4_bits_hptw_resp_entry_n     (entries_4_hptw_resp_entry_n),
    .io_in_4_bits_hptw_resp_entry_ppn   (entries_4_hptw_resp_entry_ppn),
    .io_in_4_bits_hptw_resp_entry_level (entries_4_hptw_resp_entry_level),
    .io_in_5_valid
      (is_last_hptw_req_5
       & {is_hptw_resp_0,
          is_hptw_resp_1,
          is_hptw_resp_2,
          is_hptw_resp_3,
          is_hptw_resp_4,
          is_hptw_resp_5} == 6'h0
       & {is_last_hptw_resp_0,
          is_last_hptw_resp_1,
          is_last_hptw_resp_2,
          is_last_hptw_resp_3,
          is_last_hptw_resp_4,
          is_last_hptw_resp_5} == 6'h0),
    .io_in_5_bits_req_info_vpn          (entries_5_req_info_vpn),
    .io_in_5_bits_req_info_s2xlate      (entries_5_req_info_s2xlate),
    .io_in_5_bits_req_info_source       (entries_5_req_info_source),
    .io_in_5_bits_ppn                   (entries_5_ppn),
    .io_in_5_bits_hptw_resp_entry_n     (entries_5_hptw_resp_entry_n),
    .io_in_5_bits_hptw_resp_entry_ppn   (entries_5_hptw_resp_entry_ppn),
    .io_in_5_bits_hptw_resp_entry_level (entries_5_hptw_resp_entry_level),
    .io_out_ready                       (_hptw_req_arb_io_in_1_ready),
    .io_out_valid                       (_hyper_arb2_io_out_valid),
    .io_out_bits_req_info_vpn           (/* unused */),
    .io_out_bits_req_info_s2xlate       (/* unused */),
    .io_out_bits_req_info_source        (_hyper_arb2_io_out_bits_req_info_source),
    .io_out_bits_ppn                    (_hyper_arb2_io_out_bits_ppn),
    .io_out_bits_hptw_resp_entry_n      (/* unused */),
    .io_out_bits_hptw_resp_entry_ppn    (/* unused */),
    .io_out_bits_hptw_resp_entry_level  (/* unused */),
    .io_chosen                          (_hyper_arb2_io_chosen)
  );
  Arbiter2_LLPTW_Anon hptw_req_arb (
    .io_in_0_ready       (_hptw_req_arb_io_in_0_ready),
    .io_in_0_valid       (_hyper_arb1_io_out_valid),
    .io_in_0_bits_source (_hyper_arb1_io_out_bits_req_info_source),
    .io_in_0_bits_id     (_hyper_arb1_io_chosen),
    .io_in_0_bits_ppn    (_hyper_arb1_io_out_bits_ppn),
    .io_in_1_ready       (_hptw_req_arb_io_in_1_ready),
    .io_in_1_valid       (_hyper_arb2_io_out_valid),
    .io_in_1_bits_source (_hyper_arb2_io_out_bits_req_info_source),
    .io_in_1_bits_id     (_hyper_arb2_io_chosen),
    .io_in_1_bits_ppn    (_hyper_arb2_io_out_bits_ppn),
    .io_out_ready        (io_hptw_req_ready),
    .io_out_valid        (_hptw_req_arb_io_out_valid),
    .io_out_bits_source  (io_hptw_req_bits_source),
    .io_out_bits_id      (io_hptw_req_bits_id),
    .io_out_bits_ppn     (io_hptw_req_bits_gvpn)
  );
  assign io_in_ready = _full_T_4;
  assign io_out_valid = _io_out_valid_T_4;
  assign io_out_bits_req_info_vpn = _GEN_16[mem_ptr];
  assign io_out_bits_req_info_s2xlate = _GEN[mem_ptr];
  assign io_out_bits_req_info_source = _GEN_20[mem_ptr];
  assign io_out_bits_id = mem_ptr;
  assign io_out_bits_h_resp_entry_tag = _GEN_0[mem_ptr];
  assign io_out_bits_h_resp_entry_vmid = _GEN_1[mem_ptr];
  assign io_out_bits_h_resp_entry_n = _GEN_2[mem_ptr];
  assign io_out_bits_h_resp_entry_pbmt = _GEN_3[mem_ptr];
  assign io_out_bits_h_resp_entry_ppn = _GEN_4[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_d = _GEN_5[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_a = _GEN_6[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_g = _GEN_7[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_u = _GEN_8[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_x = _GEN_9[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_w = _GEN_10[mem_ptr];
  assign io_out_bits_h_resp_entry_perm_r = _GEN_11[mem_ptr];
  assign io_out_bits_h_resp_entry_level = _GEN_12[mem_ptr];
  assign io_out_bits_h_resp_gpf = _GEN_13[mem_ptr];
  assign io_out_bits_h_resp_gaf = _GEN_14[mem_ptr];
  assign io_out_bits_first_s2xlate_fault = _GEN_22[mem_ptr];
  assign io_out_bits_af = _GEN_21[mem_ptr];
  assign io_mem_req_valid = io_mem_req_valid_0;
  assign io_mem_req_bits_addr =
    {(&_mem_arb_io_out_bits_req_info_s2xlate)
       ? _GEN_23[_mem_arb_io_out_bits_hptw_resp_entry_level][35:0]
       : _mem_arb_io_out_bits_ppn[35:0],
     _mem_arb_io_out_bits_req_info_vpn[8:0],
     3'h0};
  assign io_mem_req_bits_id = _mem_arb_io_chosen;
  assign io_mem_enq_ptr = enq_ptr;
  assign io_mem_buffer_it_0 = mem_resp_hit_0;
  assign io_mem_buffer_it_1 = mem_resp_hit_1;
  assign io_mem_buffer_it_2 = mem_resp_hit_2;
  assign io_mem_buffer_it_3 = mem_resp_hit_3;
  assign io_mem_buffer_it_4 = mem_resp_hit_4;
  assign io_mem_buffer_it_5 = mem_resp_hit_5;
  assign io_mem_refill_vpn = _GEN_16[mem_refill_id];
  assign io_mem_refill_s2xlate = _GEN[mem_refill_id];
  assign io_mem_refill_source = _GEN_20[mem_refill_id];
  assign io_cache_valid = |_io_cache_valid_T;
  assign io_cache_bits_vpn = _io_cache_bits_T_26[41:4];
  assign io_cache_bits_s2xlate = _io_cache_bits_T_26[3:2];
  assign io_cache_bits_source = _io_cache_bits_T_26[1:0];
  assign io_pmp_req_bits_addr =
    hptw_need_addr_check
      ? {_GEN_19[_GEN_12[hptw_resp_ptr_reg]][35:0], _gpaddr_T_7[11:0]}
      : addr;
  assign io_hptw_req_valid = io_hptw_req_ready & _hptw_req_arb_io_out_valid & ~flush;
  assign io_perf_0_value = {5'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {5'h0, io_perf_1_value_REG_1};
  assign io_perf_2_value = {5'h0, io_perf_2_value_REG_1};
  assign io_perf_3_value = {3'h0, io_perf_3_value_REG_1};
endmodule

