{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606337526505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606337526505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 17:52:06 2020 " "Processing started: Wed Nov 25 17:52:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606337526505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606337526505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta teste -c teste " "Command: quartus_sta teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606337526505 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606337526550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606337526842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606337526842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606337526899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606337526899 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1606337527535 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "teste.sdc " "Synopsys Design Constraints File file not found: 'teste.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606337527739 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1606337527739 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrl_undd:Controle\|controleOUT ctrl_undd:Controle\|controleOUT " "create_clock -period 1.000 -name ctrl_undd:Controle\|controleOUT ctrl_undd:Controle\|controleOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606337527786 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:divFreq\|div_clk divisor:divFreq\|div_clk " "create_clock -period 1.000 -name divisor:divFreq\|div_clk divisor:divFreq\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606337527786 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name realClk realClk " "create_clock -period 1.000 -name realClk realClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606337527786 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrl_undd:Controle\|OpULA\[0\] ctrl_undd:Controle\|OpULA\[0\] " "create_clock -period 1.000 -name ctrl_undd:Controle\|OpULA\[0\] ctrl_undd:Controle\|OpULA\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606337527786 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606337527786 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1606337527846 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606337527847 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606337527850 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606337527857 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1606337527977 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606337528040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -123.808 " "Worst-case setup slack is -123.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -123.808          -36806.575 divisor:divFreq\|div_clk  " " -123.808          -36806.575 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.804            -151.681 ctrl_undd:Controle\|controleOUT  " "   -5.804            -151.681 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.730             -23.465 ctrl_undd:Controle\|OpULA\[0\]  " "   -5.730             -23.465 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.351             -47.747 realClk  " "   -2.351             -47.747 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606337528041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 divisor:divFreq\|div_clk  " "    0.343               0.000 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 realClk  " "    0.638               0.000 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 ctrl_undd:Controle\|OpULA\[0\]  " "    0.825               0.000 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.462               0.000 ctrl_undd:Controle\|controleOUT  " "    1.462               0.000 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606337528112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606337528113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606337528114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 realClk  " "   -3.000             -42.284 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.422           -6198.055 divisor:divFreq\|div_clk  " "   -2.422           -6198.055 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 ctrl_undd:Controle\|controleOUT  " "   -1.403             -44.896 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 ctrl_undd:Controle\|OpULA\[0\]  " "    0.424               0.000 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337528119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606337528119 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606337528196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606337528239 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606337536776 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606337537208 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606337537383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -112.269 " "Worst-case setup slack is -112.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -112.269          -33606.324 divisor:divFreq\|div_clk  " " -112.269          -33606.324 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.360             -22.110 ctrl_undd:Controle\|OpULA\[0\]  " "   -5.360             -22.110 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.317            -137.860 ctrl_undd:Controle\|controleOUT  " "   -5.317            -137.860 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023             -40.530 realClk  " "   -2.023             -40.530 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606337537384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 divisor:divFreq\|div_clk  " "    0.307               0.000 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 realClk  " "    0.592               0.000 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 ctrl_undd:Controle\|OpULA\[0\]  " "    0.891               0.000 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.362               0.000 ctrl_undd:Controle\|controleOUT  " "    1.362               0.000 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606337537444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606337537445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606337537446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 realClk  " "   -3.000             -42.284 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333           -6196.987 divisor:divFreq\|div_clk  " "   -2.333           -6196.987 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 ctrl_undd:Controle\|controleOUT  " "   -1.403             -44.896 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 ctrl_undd:Controle\|OpULA\[0\]  " "    0.398               0.000 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337537451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606337537451 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606337537529 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606337537937 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606337538007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -50.350 " "Worst-case setup slack is -50.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -50.350          -16184.686 divisor:divFreq\|div_clk  " "  -50.350          -16184.686 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064             -49.847 ctrl_undd:Controle\|controleOUT  " "   -2.064             -49.847 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.987              -7.818 ctrl_undd:Controle\|OpULA\[0\]  " "   -1.987              -7.818 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.336              -3.465 realClk  " "   -0.336              -3.465 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606337538008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 divisor:divFreq\|div_clk  " "    0.148               0.000 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 realClk  " "    0.245               0.000 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 ctrl_undd:Controle\|OpULA\[0\]  " "    0.341               0.000 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 ctrl_undd:Controle\|controleOUT  " "    0.571               0.000 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606337538078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606337538079 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606337538081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.966 realClk  " "   -3.000             -31.966 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -4409.000 divisor:divFreq\|div_clk  " "   -1.000           -4409.000 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 ctrl_undd:Controle\|controleOUT  " "   -1.000             -32.000 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 ctrl_undd:Controle\|OpULA\[0\]  " "    0.289               0.000 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606337538088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606337538088 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606337539163 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606337539181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606337539253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 17:52:19 2020 " "Processing ended: Wed Nov 25 17:52:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606337539253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606337539253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606337539253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606337539253 ""}
