Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jan 18 18:26:20 2026
| Host         : LAPTOP-QE4DJ8SO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               5           
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (22)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 14 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.073        0.000                      0                 2373        0.041        0.000                      0                 2373        3.750        0.000                       0                   932  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.073        0.000                      0                 2265        0.041        0.000                      0                 2265        3.750        0.000                       0                   932  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.920        0.000                      0                  108        0.717        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_voice/addr_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 0.580ns (8.100%)  route 6.581ns (91.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  u_rst/r2_reg/Q
                         net (fo=389, routed)         5.285    11.067    u_voice/srst
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.124    11.191 r  u_voice/addr_cnt[16]_i_1/O
                         net (fo=18, routed)          1.296    12.486    u_voice/addr_cnt[16]_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  u_voice/addr_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.509    14.932    u_voice/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  u_voice/addr_cnt_reg[0]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y96         FDRE (Setup_fdre_C_R)       -0.524    14.559    u_voice/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -12.486    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_voice/addr_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 0.580ns (8.100%)  route 6.581ns (91.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  u_rst/r2_reg/Q
                         net (fo=389, routed)         5.285    11.067    u_voice/srst
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.124    11.191 r  u_voice/addr_cnt[16]_i_1/O
                         net (fo=18, routed)          1.296    12.486    u_voice/addr_cnt[16]_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  u_voice/addr_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.509    14.932    u_voice/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  u_voice/addr_cnt_reg[6]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y96         FDRE (Setup_fdre_C_R)       -0.524    14.559    u_voice/addr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -12.486    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/cap_min_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 0.456ns (6.573%)  route 6.481ns (93.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  u_rst/r2_reg/Q
                         net (fo=389, routed)         6.481    12.263    u_lcd/srst
    SLICE_X10Y104        FDRE                                         r  u_lcd/cap_min_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.511    14.933    u_lcd/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  u_lcd/cap_min_reg[6]/C
                         clock pessimism              0.180    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X10Y104        FDRE (Setup_fdre_C_R)       -0.524    14.554    u_lcd/cap_min_reg[6]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_voice/addr_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 0.580ns (8.467%)  route 6.271ns (91.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  u_rst/r2_reg/Q
                         net (fo=389, routed)         5.285    11.067    u_voice/srst
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.124    11.191 r  u_voice/addr_cnt[16]_i_1/O
                         net (fo=18, routed)          0.986    12.176    u_voice/addr_cnt[16]_i_1_n_0
    SLICE_X56Y96         FDRE                                         r  u_voice/addr_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.505    14.928    u_voice/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  u_voice/addr_cnt_reg[2]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.524    14.555    u_voice/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_voice/addr_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 0.580ns (8.467%)  route 6.271ns (91.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  u_rst/r2_reg/Q
                         net (fo=389, routed)         5.285    11.067    u_voice/srst
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.124    11.191 r  u_voice/addr_cnt[16]_i_1/O
                         net (fo=18, routed)          0.986    12.176    u_voice/addr_cnt[16]_i_1_n_0
    SLICE_X56Y96         FDRE                                         r  u_voice/addr_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.505    14.928    u_voice/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  u_voice/addr_cnt_reg[3]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.524    14.555    u_voice/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_voice/addr_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 0.580ns (8.467%)  route 6.271ns (91.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  u_rst/r2_reg/Q
                         net (fo=389, routed)         5.285    11.067    u_voice/srst
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.124    11.191 r  u_voice/addr_cnt[16]_i_1/O
                         net (fo=18, routed)          0.986    12.176    u_voice/addr_cnt[16]_i_1_n_0
    SLICE_X56Y96         FDRE                                         r  u_voice/addr_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.505    14.928    u_voice/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  u_voice/addr_cnt_reg[4]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.524    14.555    u_voice/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_voice/addr_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 0.580ns (8.467%)  route 6.271ns (91.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  u_rst/r2_reg/Q
                         net (fo=389, routed)         5.285    11.067    u_voice/srst
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.124    11.191 r  u_voice/addr_cnt[16]_i_1/O
                         net (fo=18, routed)          0.986    12.176    u_voice/addr_cnt[16]_i_1_n_0
    SLICE_X56Y96         FDRE                                         r  u_voice/addr_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.505    14.928    u_voice/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y96         FDRE                                         r  u_voice/addr_cnt_reg[5]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.524    14.555    u_voice/addr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/cap_sec_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 0.456ns (6.573%)  route 6.481ns (93.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  u_rst/r2_reg/Q
                         net (fo=389, routed)         6.481    12.263    u_lcd/srst
    SLICE_X11Y104        FDRE                                         r  u_lcd/cap_sec_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.511    14.933    u_lcd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y104        FDRE                                         r  u_lcd/cap_sec_reg[1]/C
                         clock pessimism              0.180    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X11Y104        FDRE (Setup_fdre_C_R)       -0.429    14.649    u_lcd/cap_sec_reg[1]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/u_rtc/msg_latch_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 0.456ns (6.587%)  route 6.466ns (93.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  u_rst/r2_reg/Q
                         net (fo=389, routed)         6.466    12.248    u_rtc/u_rtc/srst
    SLICE_X13Y100        FDRE                                         r  u_rtc/u_rtc/msg_latch_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.509    14.931    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  u_rtc/u_rtc/msg_latch_reg/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X13Y100        FDRE (Setup_fdre_C_R)       -0.429    14.647    u_rtc/u_rtc/msg_latch_reg
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/u_rtc/msg_req_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 0.456ns (6.587%)  route 6.466ns (93.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  u_rst/r2_reg/Q
                         net (fo=389, routed)         6.466    12.248    u_rtc/u_rtc/srst
    SLICE_X13Y100        FDRE                                         r  u_rtc/u_rtc/msg_req_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.509    14.931    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  u_rtc/u_rtc/msg_req_reg/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X13Y100        FDRE (Setup_fdre_C_R)       -0.429    14.647    u_rtc/u_rtc/msg_req_reg
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  2.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_led/err_hold_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led/err_hold_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.311ns (70.672%)  route 0.129ns (29.327%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.576     1.495    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y99         FDRE                                         r  u_led/err_hold_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  u_led/err_hold_cnt_reg[16]/Q
                         net (fo=3, routed)           0.128     1.765    u_led/err_hold_cnt_reg_n_0_[16]
    SLICE_X14Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.882 r  u_led/err_hold_cnt_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    u_led/err_hold_cnt_reg[15]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.935 r  u_led/err_hold_cnt_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    u_led/err_hold_cnt_reg[19]_i_1_n_7
    SLICE_X14Y100        FDRE                                         r  u_led/err_hold_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.841     2.006    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  u_led/err_hold_cnt_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    u_led/err_hold_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_led/done_hold_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led/done_hold_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.342ns (81.063%)  route 0.080ns (18.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.604     1.523    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  u_led/done_hold_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u_led/done_hold_cnt_reg[22]/Q
                         net (fo=3, routed)           0.079     1.744    u_led/done_hold_cnt_reg_n_0_[22]
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.891 r  u_led/done_hold_cnt_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.891    u_led/done_hold_cnt_reg[23]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.945 r  u_led/done_hold_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    u_led/minusOp[25]
    SLICE_X7Y100         FDRE                                         r  u_led/done_hold_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.868     2.034    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  u_led/done_hold_cnt_reg[25]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    u_led/done_hold_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_led/err_hold_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led/err_hold_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.324ns (71.514%)  route 0.129ns (28.486%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.576     1.495    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y99         FDRE                                         r  u_led/err_hold_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  u_led/err_hold_cnt_reg[16]/Q
                         net (fo=3, routed)           0.128     1.765    u_led/err_hold_cnt_reg_n_0_[16]
    SLICE_X14Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.882 r  u_led/err_hold_cnt_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    u_led/err_hold_cnt_reg[15]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.948 r  u_led/err_hold_cnt_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.948    u_led/err_hold_cnt_reg[19]_i_1_n_5
    SLICE_X14Y100        FDRE                                         r  u_led/err_hold_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.841     2.006    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  u_led/err_hold_cnt_reg[19]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    u_led/err_hold_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_rtc/u_rtc/twi_di_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/u_rtc/u_twi/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.978%)  route 0.236ns (53.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.576     1.495    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  u_rtc/u_rtc/twi_di_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  u_rtc/u_rtc/twi_di_reg[0]/Q
                         net (fo=1, routed)           0.236     1.895    u_rtc/u_rtc/u_twi/dataByte_reg[6]_0[0]
    SLICE_X12Y104        LUT5 (Prop_lut5_I2_O)        0.045     1.940 r  u_rtc/u_rtc/u_twi/dataByte[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.940    u_rtc/u_rtc/u_twi/p_1_in__0[0]
    SLICE_X12Y104        FDRE                                         r  u_rtc/u_rtc/u_twi/dataByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.840     2.005    u_rtc/u_rtc/u_twi/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y104        FDRE                                         r  u_rtc/u_rtc/u_twi/dataByte_reg[0]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X12Y104        FDRE (Hold_fdre_C_D)         0.121     1.880    u_rtc/u_rtc/u_twi/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_led/done_hold_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led/done_hold_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.353ns (81.544%)  route 0.080ns (18.456%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.604     1.523    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  u_led/done_hold_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u_led/done_hold_cnt_reg[22]/Q
                         net (fo=3, routed)           0.079     1.744    u_led/done_hold_cnt_reg_n_0_[22]
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.891 r  u_led/done_hold_cnt_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.891    u_led/done_hold_cnt_reg[23]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.956 r  u_led/done_hold_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.956    u_led/minusOp[27]
    SLICE_X7Y100         FDRE                                         r  u_led/done_hold_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.868     2.034    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  u_led/done_hold_cnt_reg[27]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    u_led/done_hold_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_rtc/u_rtc/twi_di_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/u_rtc/u_twi/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.109%)  route 0.278ns (59.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.575     1.494    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  u_rtc/u_rtc/twi_di_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  u_rtc/u_rtc/twi_di_reg[3]/Q
                         net (fo=1, routed)           0.278     1.913    u_rtc/u_rtc/u_twi/dataByte_reg[6]_0[3]
    SLICE_X12Y102        LUT4 (Prop_lut4_I0_O)        0.045     1.958 r  u_rtc/u_rtc/u_twi/dataByte[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.958    u_rtc/u_rtc/u_twi/p_1_in__0[3]
    SLICE_X12Y102        FDRE                                         r  u_rtc/u_rtc/u_twi/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.841     2.006    u_rtc/u_rtc/u_twi/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y102        FDRE                                         r  u_rtc/u_rtc/u_twi/dataByte_reg[3]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y102        FDRE (Hold_fdre_C_D)         0.121     1.881    u_rtc/u_rtc/u_twi/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_led/err_hold_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led/err_hold_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.347ns (72.890%)  route 0.129ns (27.110%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.576     1.495    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y99         FDRE                                         r  u_led/err_hold_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  u_led/err_hold_cnt_reg[16]/Q
                         net (fo=3, routed)           0.128     1.765    u_led/err_hold_cnt_reg_n_0_[16]
    SLICE_X14Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.882 r  u_led/err_hold_cnt_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    u_led/err_hold_cnt_reg[15]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.971 r  u_led/err_hold_cnt_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    u_led/err_hold_cnt_reg[19]_i_1_n_6
    SLICE_X14Y100        FDRE                                         r  u_led/err_hold_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.841     2.006    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  u_led/err_hold_cnt_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    u_led/err_hold_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_rtc/read_done_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/lcd_update_req_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.346%)  route 0.253ns (57.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.603     1.522    u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  u_rtc/read_done_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  u_rtc/read_done_pulse_reg/Q
                         net (fo=1, routed)           0.253     1.917    u_rtc/read_done_pulse
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.962 r  u_rtc/lcd_update_req_i_1/O
                         net (fo=1, routed)           0.000     1.962    u_lcd/lcd_update_req_reg_0
    SLICE_X5Y102         FDRE                                         r  u_lcd/lcd_update_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.868     2.034    u_lcd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  u_lcd/lcd_update_req_reg/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.091     1.879    u_lcd/lcd_update_req_reg
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_led/done_hold_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led/done_hold_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.378ns (82.552%)  route 0.080ns (17.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.604     1.523    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  u_led/done_hold_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u_led/done_hold_cnt_reg[22]/Q
                         net (fo=3, routed)           0.079     1.744    u_led/done_hold_cnt_reg_n_0_[22]
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.891 r  u_led/done_hold_cnt_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.891    u_led/done_hold_cnt_reg[23]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.981 r  u_led/done_hold_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.981    u_led/minusOp[26]
    SLICE_X7Y100         FDRE                                         r  u_led/done_hold_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.868     2.034    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  u_led/done_hold_cnt_reg[26]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    u_led/done_hold_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_led/done_hold_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led/done_hold_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.378ns (82.552%)  route 0.080ns (17.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.604     1.523    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  u_led/done_hold_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u_led/done_hold_cnt_reg[22]/Q
                         net (fo=3, routed)           0.079     1.744    u_led/done_hold_cnt_reg_n_0_[22]
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.891 r  u_led/done_hold_cnt_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.891    u_led/done_hold_cnt_reg[23]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.981 r  u_led/done_hold_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.981    u_led/minusOp[28]
    SLICE_X7Y100         FDRE                                         r  u_led/done_hold_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.868     2.034    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  u_led/done_hold_cnt_reg[28]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    u_led/done_hold_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y106  u_lcd/inst_ram/ram_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/main_delay_cnt_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 0.456ns (6.902%)  route 6.151ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         6.151    11.932    u_lcd/inst_controller/srst
    SLICE_X8Y99          FDCE                                         f  u_lcd/inst_controller/main_delay_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.525    14.948    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  u_lcd/inst_controller/main_delay_cnt_reg[22]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y99          FDCE (Recov_fdce_C_CLR)     -0.319    14.852    u_lcd/inst_controller/main_delay_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/main_delay_cnt_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 0.456ns (6.902%)  route 6.151ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         6.151    11.932    u_lcd/inst_controller/srst
    SLICE_X8Y99          FDCE                                         f  u_lcd/inst_controller/main_delay_cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.525    14.948    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  u_lcd/inst_controller/main_delay_cnt_reg[23]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y99          FDCE (Recov_fdce_C_CLR)     -0.319    14.852    u_lcd/inst_controller/main_delay_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/main_delay_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 0.456ns (6.902%)  route 6.151ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         6.151    11.932    u_lcd/inst_controller/srst
    SLICE_X8Y99          FDCE                                         f  u_lcd/inst_controller/main_delay_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.525    14.948    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  u_lcd/inst_controller/main_delay_cnt_reg[24]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y99          FDCE (Recov_fdce_C_CLR)     -0.319    14.852    u_lcd/inst_controller/main_delay_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/current_byte_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.456ns (7.466%)  route 5.652ns (92.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         5.652    11.433    u_lcd/inst_controller/srst
    SLICE_X4Y104         FDCE                                         f  u_lcd/inst_controller/current_byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.587    15.009    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  u_lcd/inst_controller/current_byte_reg[7]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    u_lcd/inst_controller/current_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/next_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.456ns (7.466%)  route 5.652ns (92.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         5.652    11.433    u_lcd/inst_controller/srst
    SLICE_X4Y104         FDCE                                         f  u_lcd/inst_controller/next_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.587    15.009    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  u_lcd/inst_controller/next_state_reg[2]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    u_lcd/inst_controller/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/next_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.456ns (7.466%)  route 5.652ns (92.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         5.652    11.433    u_lcd/inst_controller/srst
    SLICE_X4Y104         FDCE                                         f  u_lcd/inst_controller/next_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.587    15.009    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  u_lcd/inst_controller/next_state_reg[3]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    u_lcd/inst_controller/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 0.456ns (7.471%)  route 5.647ns (92.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         5.647    11.429    u_lcd/inst_controller/srst
    SLICE_X5Y104         FDCE                                         f  u_lcd/inst_controller/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.587    15.009    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  u_lcd/inst_controller/state_reg[0]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X5Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    u_lcd/inst_controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 0.456ns (7.471%)  route 5.647ns (92.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         5.647    11.429    u_lcd/inst_controller/srst
    SLICE_X5Y104         FDCE                                         f  u_lcd/inst_controller/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.587    15.009    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  u_lcd/inst_controller/state_reg[3]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X5Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    u_lcd/inst_controller/state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/char_buf_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 0.456ns (7.508%)  route 5.618ns (92.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         5.618    11.399    u_lcd/inst_controller/srst
    SLICE_X7Y105         FDCE                                         f  u_lcd/inst_controller/char_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.587    15.009    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  u_lcd/inst_controller/char_buf_reg[0]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X7Y105         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    u_lcd/inst_controller/char_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/char_buf_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 0.456ns (7.508%)  route 5.618ns (92.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.723     5.326    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         5.618    11.399    u_lcd/inst_controller/srst
    SLICE_X7Y105         FDCE                                         f  u_lcd/inst_controller/char_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.587    15.009    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  u_lcd/inst_controller/char_buf_reg[1]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X7Y105         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    u_lcd/inst_controller/char_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                  3.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/main_delay_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.256%)  route 0.522ns (78.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.602     1.521    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         0.522     2.185    u_lcd/inst_controller/srst
    SLICE_X5Y94          FDCE                                         f  u_lcd/inst_controller/main_delay_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.874     2.039    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_lcd/inst_controller/main_delay_cnt_reg[1]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X5Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.467    u_lcd/inst_controller/main_delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/main_delay_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.256%)  route 0.522ns (78.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.602     1.521    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         0.522     2.185    u_lcd/inst_controller/srst
    SLICE_X5Y94          FDCE                                         f  u_lcd/inst_controller/main_delay_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.874     2.039    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_lcd/inst_controller/main_delay_cnt_reg[2]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X5Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.467    u_lcd/inst_controller/main_delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/main_delay_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.256%)  route 0.522ns (78.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.602     1.521    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         0.522     2.185    u_lcd/inst_controller/srst
    SLICE_X5Y94          FDCE                                         f  u_lcd/inst_controller/main_delay_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.874     2.039    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_lcd/inst_controller/main_delay_cnt_reg[3]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X5Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.467    u_lcd/inst_controller/main_delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/main_delay_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.256%)  route 0.522ns (78.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.602     1.521    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         0.522     2.185    u_lcd/inst_controller/srst
    SLICE_X5Y94          FDCE                                         f  u_lcd/inst_controller/main_delay_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.874     2.039    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_lcd/inst_controller/main_delay_cnt_reg[4]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X5Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.467    u_lcd/inst_controller/main_delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/main_delay_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.143%)  route 0.596ns (80.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.602     1.521    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         0.596     2.258    u_lcd/inst_controller/srst
    SLICE_X5Y95          FDCE                                         f  u_lcd/inst_controller/main_delay_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.874     2.039    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  u_lcd/inst_controller/main_delay_cnt_reg[11]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X5Y95          FDCE (Remov_fdce_C_CLR)     -0.092     1.467    u_lcd/inst_controller/main_delay_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/main_delay_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.143%)  route 0.596ns (80.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.602     1.521    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         0.596     2.258    u_lcd/inst_controller/srst
    SLICE_X5Y95          FDCE                                         f  u_lcd/inst_controller/main_delay_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.874     2.039    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  u_lcd/inst_controller/main_delay_cnt_reg[6]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X5Y95          FDCE (Remov_fdce_C_CLR)     -0.092     1.467    u_lcd/inst_controller/main_delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/main_delay_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.143%)  route 0.596ns (80.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.602     1.521    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         0.596     2.258    u_lcd/inst_controller/srst
    SLICE_X5Y95          FDCE                                         f  u_lcd/inst_controller/main_delay_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.874     2.039    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  u_lcd/inst_controller/main_delay_cnt_reg[8]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X5Y95          FDCE (Remov_fdce_C_CLR)     -0.092     1.467    u_lcd/inst_controller/main_delay_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/main_delay_cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.143%)  route 0.596ns (80.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.602     1.521    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         0.596     2.258    u_lcd/inst_controller/srst
    SLICE_X5Y95          FDCE                                         f  u_lcd/inst_controller/main_delay_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.874     2.039    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  u_lcd/inst_controller/main_delay_cnt_reg[9]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X5Y95          FDCE (Remov_fdce_C_CLR)     -0.092     1.467    u_lcd/inst_controller/main_delay_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/main_delay_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.354%)  route 0.627ns (81.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.602     1.521    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         0.627     2.290    u_lcd/inst_controller/srst
    SLICE_X6Y94          FDCE                                         f  u_lcd/inst_controller/main_delay_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.874     2.039    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  u_lcd/inst_controller/main_delay_cnt_reg[0]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X6Y94          FDCE (Remov_fdce_C_CLR)     -0.067     1.492    u_lcd/inst_controller/main_delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 u_rst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lcd/inst_controller/main_delay_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.354%)  route 0.627ns (81.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.602     1.521    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  u_rst/r2_reg/Q
                         net (fo=389, routed)         0.627     2.290    u_lcd/inst_controller/srst
    SLICE_X6Y94          FDCE                                         f  u_lcd/inst_controller/main_delay_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.874     2.039    u_lcd/inst_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  u_lcd/inst_controller/main_delay_cnt_reg[7]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X6Y94          FDCE (Remov_fdce_C_CLR)     -0.067     1.492    u_lcd/inst_controller/main_delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.797    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            u_rtc/u_rtc/l_hour_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.462ns  (logic 0.982ns (17.980%)  route 4.480ns (82.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           4.480     5.462    u_rtc/u_rtc/SW_IBUF[8]
    SLICE_X11Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.527     4.950    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[2]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            u_rtc/u_rtc/l_hour_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.443ns  (logic 0.967ns (17.765%)  route 4.476ns (82.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.476     5.443    u_rtc/u_rtc/SW_IBUF[9]
    SLICE_X11Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.527     4.950    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[3]/C

Slack:                    inf
  Source:                 SQW_IN
                            (input port)
  Destination:            u_sqw/s1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.500ns  (logic 1.483ns (32.950%)  route 3.018ns (67.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  SQW_IN (IN)
                         net (fo=0)                   0.000     0.000    SQW_IN
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  SQW_IN_IBUF_inst/O
                         net (fo=1, routed)           3.018     4.500    u_sqw/SQW_IN_IBUF
    SLICE_X1Y99          FDRE                                         r  u_sqw/s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.606     5.029    u_sqw/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_sqw/s1_reg/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            u_rtc/u_rtc/l_hour_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.679ns  (logic 1.494ns (40.613%)  route 2.185ns (59.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           2.185     3.679    u_rtc/u_rtc/SW_IBUF[6]
    SLICE_X10Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.527     4.950    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[0]/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            u_rtc/u_rtc/l_hour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.465ns  (logic 1.482ns (42.770%)  route 1.983ns (57.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           1.983     3.465    u_rtc/u_rtc/SW_IBUF[10]
    SLICE_X11Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.527     4.950    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[4]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_rtc/u_rtc/l_min_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.390ns  (logic 1.477ns (43.569%)  route 1.913ns (56.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.913     3.390    u_rtc/u_rtc/SW_IBUF[3]
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.523     4.946    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[3]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            u_rtc/u_rtc/l_min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.234ns  (logic 1.493ns (46.155%)  route 1.741ns (53.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           1.741     3.234    u_rtc/u_rtc/SW_IBUF[4]
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.523     4.946    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[4]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            u_rtc/u_rtc/l_min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.855ns  (logic 1.497ns (52.446%)  route 1.358ns (47.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.358     2.855    u_rtc/u_rtc/SW_IBUF[5]
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.523     4.946    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[5]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u_rtc/u_rtc/l_hour_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.845ns  (logic 1.508ns (53.004%)  route 1.337ns (46.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.337     2.845    u_rtc/u_rtc/SW_IBUF[7]
    SLICE_X11Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.527     4.950    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_rtc/u_rtc/l_min_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.836ns  (logic 1.478ns (52.097%)  route 1.359ns (47.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.359     2.836    u_rtc/u_rtc/SW_IBUF[0]
    SLICE_X8Y94          FDRE                                         r  u_rtc/u_rtc/l_min_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.524     4.947    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  u_rtc/u_rtc/l_min_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_rst/r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.244ns (35.799%)  route 0.438ns (64.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           0.438     0.683    u_rst/BTNC_IBUF
    SLICE_X0Y89          FDRE                                         r  u_rst/r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.875     2.040    u_rst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  u_rst/r1_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            u_btnd/s1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.248ns (32.024%)  route 0.526ns (67.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.526     0.774    u_btnd/BTND_IBUF
    SLICE_X4Y93          FDRE                                         r  u_btnd/s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.874     2.039    u_btnd/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  u_btnd/s1_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            u_rtc/u_rtc/l_min_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.247ns (30.735%)  route 0.558ns (69.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.558     0.805    u_rtc/u_rtc/SW_IBUF[1]
    SLICE_X10Y93         FDRE                                         r  u_rtc/u_rtc/l_min_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.846     2.011    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  u_rtc/u_rtc/l_min_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_rtc/u_rtc/l_min_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.245ns (30.225%)  route 0.567ns (69.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.567     0.812    u_rtc/u_rtc/SW_IBUF[0]
    SLICE_X8Y94          FDRE                                         r  u_rtc/u_rtc/l_min_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.846     2.011    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  u_rtc/u_rtc/l_min_reg[0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            u_rtc/u_rtc/l_min_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.253ns (31.065%)  route 0.561ns (68.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.561     0.814    u_rtc/u_rtc/SW_IBUF[2]
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.845     2.010    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[2]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u_rtc/u_rtc/l_hour_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.275ns (32.699%)  route 0.567ns (67.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.567     0.842    u_rtc/u_rtc/SW_IBUF[7]
    SLICE_X11Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.846     2.011    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[1]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            u_rtc/u_rtc/l_min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.265ns (31.302%)  route 0.582ns (68.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.582     0.847    u_rtc/u_rtc/SW_IBUF[5]
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.845     2.010    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[5]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            u_rtc/u_rtc/l_min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.260ns (26.172%)  route 0.734ns (73.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.734     0.994    u_rtc/u_rtc/SW_IBUF[4]
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.845     2.010    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[4]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_rtc/u_rtc/l_min_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.245ns (22.936%)  route 0.823ns (77.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.823     1.068    u_rtc/u_rtc/SW_IBUF[3]
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.845     2.010    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  u_rtc/u_rtc/l_min_reg[3]/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            u_rtc/u_rtc/l_hour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.250ns (22.293%)  route 0.871ns (77.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.871     1.121    u_rtc/u_rtc/SW_IBUF[10]
    SLICE_X11Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.846     2.011    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  u_rtc/u_rtc/l_hour_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_rtc/u_rtc/rd_month_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.821ns  (logic 5.200ns (40.557%)  route 7.621ns (59.443%))
  Logic Levels:           6  (LUT4=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.627     5.229    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  u_rtc/u_rtc/rd_month_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.518     5.747 r  u_rtc/u_rtc/rd_month_reg[1]/Q
                         net (fo=5, routed)           1.199     6.946    u_rtc/u_rtc/rd_month_reg[3]_0[1]
    SLICE_X13Y107        LUT4 (Prop_lut4_I1_O)        0.124     7.070 f  u_rtc/u_rtc/SEG_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     7.070    u_rtc/u_rtc/SEG_OBUF[6]_inst_i_55_n_0
    SLICE_X13Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     7.287 f  u_rtc/u_rtc/SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.658     7.946    u_7seg/SEG_OBUF[6]_inst_i_3_4
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.299     8.245 f  u_7seg/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.150     9.395    u_7seg/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.519 r  u_7seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.518    11.037    u_7seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.154    11.191 r  u_7seg/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.095    14.286    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    18.050 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.050    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/digit_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.707ns  (logic 4.569ns (35.960%)  route 8.138ns (64.040%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.629     5.231    u_7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  u_7seg/digit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  u_7seg/digit_idx_reg[1]/Q
                         net (fo=29, routed)          2.034     7.784    u_7seg/digit_idx[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.124     7.908 f  u_7seg/SEG_OBUF[6]_inst_i_13/O
                         net (fo=2, routed)           0.965     8.872    u_rtc/u_rtc/SEG_OBUF[6]_inst_i_5
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.996 r  u_rtc/u_rtc/SEG_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.470     9.467    u_7seg/SEG_OBUF[5]_inst_i_1_1
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.591 r  u_7seg/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.303    10.894    u_7seg/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.124    11.018 r  u_7seg/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.365    14.383    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.938 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.938    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/digit_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.150ns  (logic 4.591ns (37.786%)  route 7.559ns (62.214%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.629     5.231    u_7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  u_7seg/digit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  u_7seg/digit_idx_reg[1]/Q
                         net (fo=29, routed)          2.034     7.784    u_7seg/digit_idx[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.124     7.908 f  u_7seg/SEG_OBUF[6]_inst_i_13/O
                         net (fo=2, routed)           0.965     8.872    u_rtc/u_rtc/SEG_OBUF[6]_inst_i_5
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.996 r  u_rtc/u_rtc/SEG_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.470     9.467    u_7seg/SEG_OBUF[5]_inst_i_1_1
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.591 r  u_7seg/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.311    10.902    u_7seg/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.124    11.026 r  u_7seg/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.778    13.804    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.381 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.381    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rtc/u_rtc/rd_month_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.982ns  (logic 4.940ns (41.226%)  route 7.042ns (58.774%))
  Logic Levels:           6  (LUT4=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.627     5.229    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y111        FDRE                                         r  u_rtc/u_rtc/rd_month_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.518     5.747 r  u_rtc/u_rtc/rd_month_reg[1]/Q
                         net (fo=5, routed)           1.199     6.946    u_rtc/u_rtc/rd_month_reg[3]_0[1]
    SLICE_X13Y107        LUT4 (Prop_lut4_I1_O)        0.124     7.070 f  u_rtc/u_rtc/SEG_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     7.070    u_rtc/u_rtc/SEG_OBUF[6]_inst_i_55_n_0
    SLICE_X13Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     7.287 f  u_rtc/u_rtc/SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.658     7.946    u_7seg/SEG_OBUF[6]_inst_i_3_4
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.299     8.245 f  u_7seg/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.150     9.395    u_7seg/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.519 r  u_7seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.518    11.037    u_7seg/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.124    11.161 r  u_7seg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.516    13.677    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    17.211 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.211    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/digit_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.694ns  (logic 4.792ns (40.979%)  route 6.902ns (59.021%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.629     5.231    u_7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  u_7seg/digit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  u_7seg/digit_idx_reg[1]/Q
                         net (fo=29, routed)          2.034     7.784    u_7seg/digit_idx[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.124     7.908 f  u_7seg/SEG_OBUF[6]_inst_i_13/O
                         net (fo=2, routed)           0.965     8.872    u_rtc/u_rtc/SEG_OBUF[6]_inst_i_5
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.996 r  u_rtc/u_rtc/SEG_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.470     9.467    u_7seg/SEG_OBUF[5]_inst_i_1_1
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.591 r  u_7seg/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.311    10.902    u_7seg/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.150    11.052 r  u_7seg/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.121    13.174    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    16.926 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.926    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/digit_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.299ns  (logic 4.551ns (40.279%)  route 6.748ns (59.721%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.629     5.231    u_7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  u_7seg/digit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  u_7seg/digit_idx_reg[1]/Q
                         net (fo=29, routed)          2.034     7.784    u_7seg/digit_idx[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.124     7.908 r  u_7seg/SEG_OBUF[6]_inst_i_13/O
                         net (fo=2, routed)           0.965     8.872    u_rtc/u_rtc/SEG_OBUF[6]_inst_i_5
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.996 f  u_rtc/u_rtc/SEG_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.470     9.467    u_7seg/SEG_OBUF[5]_inst_i_1_1
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.591 f  u_7seg/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.262    10.853    u_7seg/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I3_O)        0.124    10.977 r  u_7seg/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.016    12.993    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.531 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.531    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/digit_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.190ns  (logic 4.743ns (42.386%)  route 6.447ns (57.614%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.629     5.231    u_7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  u_7seg/digit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  u_7seg/digit_idx_reg[1]/Q
                         net (fo=29, routed)          2.034     7.784    u_7seg/digit_idx[1]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.124     7.908 f  u_7seg/SEG_OBUF[6]_inst_i_13/O
                         net (fo=2, routed)           0.965     8.872    u_rtc/u_rtc/SEG_OBUF[6]_inst_i_5
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.124     8.996 r  u_rtc/u_rtc/SEG_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.470     9.467    u_7seg/SEG_OBUF[5]_inst_i_1_1
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.591 r  u_7seg/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.303    10.894    u_7seg/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.152    11.046 r  u_7seg/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674    12.720    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.701    16.421 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.421    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/digit_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.949ns  (logic 4.390ns (44.122%)  route 5.559ns (55.878%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.629     5.231    u_7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  u_7seg/digit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  u_7seg/digit_idx_reg[1]/Q
                         net (fo=29, routed)          1.684     7.434    u_7seg/digit_idx[1]
    SLICE_X10Y102        LUT3 (Prop_lut3_I0_O)        0.150     7.584 r  u_7seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.875    11.458    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.722    15.180 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.180    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/digit_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.323ns  (logic 4.216ns (45.227%)  route 5.106ns (54.773%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.629     5.231    u_7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  u_7seg/digit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  u_7seg/digit_idx_reg[1]/Q
                         net (fo=29, routed)          1.585     7.334    u_7seg/digit_idx[1]
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.124     7.458 r  u_7seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.522    10.980    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.554 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.554    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/digit_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.809ns  (logic 4.195ns (47.629%)  route 4.613ns (52.372%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.629     5.231    u_7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  u_7seg/digit_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  u_7seg/digit_idx_reg[0]/Q
                         net (fo=33, routed)          1.561     7.310    u_7seg/digit_idx[0]
    SLICE_X9Y102         LUT3 (Prop_lut3_I1_O)        0.124     7.434 r  u_7seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.053    10.486    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    14.040 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.040    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMP_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 0.988ns (55.629%)  route 0.788ns (44.371%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.590     1.509    Inst_TempSensorCtl/Inst_TWICtl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  Inst_TempSensorCtl/Inst_TWICtl/rSda_reg/Q
                         net (fo=6, routed)           0.788     2.461    TMP_SDA_IOBUF_inst/T
    C15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.285 r  TMP_SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.285    TMP_SDA
    C15                                                               r  TMP_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rtc/u_rtc/u_twi/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 0.951ns (52.117%)  route 0.873ns (47.883%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.565     1.484    u_rtc/u_rtc/u_twi/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y113        FDRE                                         r  u_rtc/u_rtc/u_twi/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  u_rtc/u_rtc/u_twi/rScl_reg/Q
                         net (fo=3, routed)           0.873     2.522    I2C_SCL_IOBUF_inst/T
    H14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.787     3.308 r  I2C_SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.308    I2C_SCL
    H14                                                               r  I2C_SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rtc/u_rtc/u_twi/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 0.939ns (49.838%)  route 0.945ns (50.162%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.567     1.486    u_rtc/u_rtc/u_twi/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y110        FDRE                                         r  u_rtc/u_rtc/u_twi/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.164     1.650 f  u_rtc/u_rtc/u_twi/rSda_reg/Q
                         net (fo=3, routed)           0.945     2.595    I2C_SDA_IOBUF_inst/T
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.775     3.370 r  I2C_SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.370    I2C_SDA
    G16                                                               r  I2C_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sqw/led_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.392ns (73.600%)  route 0.499ns (26.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.603     1.522    u_sqw/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  u_sqw/led_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  u_sqw/led_r_reg/Q
                         net (fo=2, routed)           0.499     2.163    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.414 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.414    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMP_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 0.965ns (50.515%)  route 0.945ns (49.485%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.589     1.508    Inst_TempSensorCtl/Inst_TWICtl/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  Inst_TempSensorCtl/Inst_TWICtl/rScl_reg/Q
                         net (fo=3, routed)           0.945     2.595    TMP_SCL_IOBUF_inst/T
    C14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.419 r  TMP_SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.419    TMP_SCL
    C14                                                               r  TMP_SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_led/led_done_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.362ns (70.326%)  route 0.575ns (29.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.604     1.523    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  u_led/led_done_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u_led/led_done_hold_reg/Q
                         net (fo=1, routed)           0.575     2.239    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.461 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.461    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_led/led_err_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.377ns (68.777%)  route 0.625ns (31.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.570     1.489    u_led/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y100        FDRE                                         r  u_led/led_err_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  u_led/led_err_hold_reg/Q
                         net (fo=1, routed)           0.625     2.256    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.492 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.492    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_kp/u_kb/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.390ns (67.174%)  route 0.679ns (32.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.566     1.485    u_kp/u_kb/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y106        FDRE                                         r  u_kp/u_kb/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  u_kp/u_kb/col_reg[2]/Q
                         net (fo=1, routed)           0.679     2.305    col_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         1.249     3.554 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.554    col[2]
    E18                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_kp/u_kb/col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.407ns (66.269%)  route 0.716ns (33.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.566     1.485    u_kp/u_kb/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y106        FDRE                                         r  u_kp/u_kb/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  u_kp/u_kb/col_reg[0]/Q
                         net (fo=1, routed)           0.716     2.342    col_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         1.266     3.608 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.608    col[0]
    C17                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_kp/u_kb/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.438ns (67.683%)  route 0.687ns (32.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.566     1.485    u_kp/u_kb/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y106        FDRE                                         r  u_kp/u_kb/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.128     1.613 r  u_kp/u_kb/col_reg[1]/Q
                         net (fo=1, routed)           0.687     2.300    col_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         1.310     3.610 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.610    col[1]
    D18                                                               r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_SDA
                            (input port)
  Destination:            u_rtc/u_rtc/bf_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.584ns (33.676%)  route 3.120ns (66.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  I2C_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    I2C_SDA_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  I2C_SDA_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           2.456     3.916    u_rst/D[0]
    SLICE_X12Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.040 r  u_rst/bf_cnt[8]_i_1/O
                         net (fo=9, routed)           0.664     4.703    u_rtc/u_rtc/bf_cnt_reg[0]_0[0]
    SLICE_X13Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.524     4.947    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[0]/C

Slack:                    inf
  Source:                 I2C_SDA
                            (input port)
  Destination:            u_rtc/u_rtc/bf_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.584ns (33.676%)  route 3.120ns (66.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  I2C_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    I2C_SDA_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  I2C_SDA_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           2.456     3.916    u_rst/D[0]
    SLICE_X12Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.040 r  u_rst/bf_cnt[8]_i_1/O
                         net (fo=9, routed)           0.664     4.703    u_rtc/u_rtc/bf_cnt_reg[0]_0[0]
    SLICE_X13Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.524     4.947    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[1]/C

Slack:                    inf
  Source:                 I2C_SDA
                            (input port)
  Destination:            u_rtc/u_rtc/bf_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.584ns (33.676%)  route 3.120ns (66.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  I2C_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    I2C_SDA_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  I2C_SDA_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           2.456     3.916    u_rst/D[0]
    SLICE_X12Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.040 r  u_rst/bf_cnt[8]_i_1/O
                         net (fo=9, routed)           0.664     4.703    u_rtc/u_rtc/bf_cnt_reg[0]_0[0]
    SLICE_X13Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.524     4.947    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[2]/C

Slack:                    inf
  Source:                 I2C_SDA
                            (input port)
  Destination:            u_rtc/u_rtc/bf_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.584ns (33.676%)  route 3.120ns (66.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  I2C_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    I2C_SDA_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  I2C_SDA_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           2.456     3.916    u_rst/D[0]
    SLICE_X12Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.040 r  u_rst/bf_cnt[8]_i_1/O
                         net (fo=9, routed)           0.664     4.703    u_rtc/u_rtc/bf_cnt_reg[0]_0[0]
    SLICE_X13Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.524     4.947    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[3]/C

Slack:                    inf
  Source:                 I2C_SDA
                            (input port)
  Destination:            u_rtc/u_rtc/bf_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.584ns (33.676%)  route 3.120ns (66.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  I2C_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    I2C_SDA_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  I2C_SDA_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           2.456     3.916    u_rst/D[0]
    SLICE_X12Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.040 r  u_rst/bf_cnt[8]_i_1/O
                         net (fo=9, routed)           0.664     4.703    u_rtc/u_rtc/bf_cnt_reg[0]_0[0]
    SLICE_X13Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.524     4.947    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[4]/C

Slack:                    inf
  Source:                 I2C_SDA
                            (input port)
  Destination:            u_rtc/u_rtc/bf_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.584ns (33.676%)  route 3.120ns (66.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  I2C_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    I2C_SDA_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  I2C_SDA_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           2.456     3.916    u_rst/D[0]
    SLICE_X12Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.040 r  u_rst/bf_cnt[8]_i_1/O
                         net (fo=9, routed)           0.664     4.703    u_rtc/u_rtc/bf_cnt_reg[0]_0[0]
    SLICE_X12Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.524     4.947    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[5]/C

Slack:                    inf
  Source:                 I2C_SDA
                            (input port)
  Destination:            u_rtc/u_rtc/bf_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.584ns (33.676%)  route 3.120ns (66.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  I2C_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    I2C_SDA_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  I2C_SDA_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           2.456     3.916    u_rst/D[0]
    SLICE_X12Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.040 r  u_rst/bf_cnt[8]_i_1/O
                         net (fo=9, routed)           0.664     4.703    u_rtc/u_rtc/bf_cnt_reg[0]_0[0]
    SLICE_X12Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.524     4.947    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[6]/C

Slack:                    inf
  Source:                 I2C_SDA
                            (input port)
  Destination:            u_rtc/u_rtc/bf_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.584ns (33.676%)  route 3.120ns (66.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  I2C_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    I2C_SDA_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  I2C_SDA_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           2.456     3.916    u_rst/D[0]
    SLICE_X12Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.040 r  u_rst/bf_cnt[8]_i_1/O
                         net (fo=9, routed)           0.664     4.703    u_rtc/u_rtc/bf_cnt_reg[0]_0[0]
    SLICE_X12Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.524     4.947    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[7]/C

Slack:                    inf
  Source:                 I2C_SDA
                            (input port)
  Destination:            u_rtc/u_rtc/bf_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.584ns (33.676%)  route 3.120ns (66.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  I2C_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    I2C_SDA_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  I2C_SDA_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           2.456     3.916    u_rst/D[0]
    SLICE_X12Y96         LUT3 (Prop_lut3_I1_O)        0.124     4.040 r  u_rst/bf_cnt[8]_i_1/O
                         net (fo=9, routed)           0.664     4.703    u_rtc/u_rtc/bf_cnt_reg[0]_0[0]
    SLICE_X12Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.524     4.947    u_rtc/u_rtc/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  u_rtc/u_rtc/bf_cnt_reg[8]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            u_kp/u_kb/key_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.605ns  (logic 1.731ns (37.584%)  route 2.875ns (62.416%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 f  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  row_IBUF[2]_inst/O
                         net (fo=4, routed)           2.208     3.690    u_kp/u_kb/row_IBUF[2]
    SLICE_X28Y105        LUT2 (Prop_lut2_I0_O)        0.124     3.814 r  u_kp/u_kb/key_pressed_i_2/O
                         net (fo=1, routed)           0.667     4.481    u_kp/u_kb/key_pressed_i_2_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I1_O)        0.124     4.605 r  u_kp/u_kb/key_pressed_i_1/O
                         net (fo=1, routed)           0.000     4.605    u_kp/u_kb/key_pressed_i_1_n_0
    SLICE_X28Y105        FDRE                                         r  u_kp/u_kb/key_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         1.505     4.927    u_kp/u_kb/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  u_kp/u_kb/key_pressed_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TMP_SDA
                            (input port)
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/sync_sda_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.913%)  route 0.450ns (64.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  TMP_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    TMP_SDA_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  TMP_SDA_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.450     0.701    Inst_TempSensorCtl/Inst_TWICtl/sync_sda_reg[0]_0[0]
    SLICE_X3Y120         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sync_sda_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.860     2.025    Inst_TempSensorCtl/Inst_TWICtl/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sync_sda_reg[0]/C

Slack:                    inf
  Source:                 I2C_SCL
                            (input port)
  Destination:            u_rtc/u_rtc/u_twi/sync_scl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.240ns (29.307%)  route 0.579ns (70.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  I2C_SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    I2C_SCL_IOBUF_inst/IO
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  I2C_SCL_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           0.579     0.819    u_rtc/u_rtc/u_twi/sync_scl_reg[0]_0[0]
    SLICE_X9Y114         FDRE                                         r  u_rtc/u_rtc/u_twi/sync_scl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.835     2.000    u_rtc/u_rtc/u_twi/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y114         FDRE                                         r  u_rtc/u_rtc/u_twi/sync_scl_reg[0]/C

Slack:                    inf
  Source:                 I2C_SDA
                            (input port)
  Destination:            u_rtc/u_rtc/u_twi/sync_sda_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.228ns (26.929%)  route 0.619ns (73.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    I2C_SDA_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  I2C_SDA_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           0.619     0.847    u_rtc/u_rtc/u_twi/sync_sda_reg[0]_0[0]
    SLICE_X10Y114        FDRE                                         r  u_rtc/u_rtc/u_twi/sync_sda_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.835     2.000    u_rtc/u_rtc/u_twi/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y114        FDRE                                         r  u_rtc/u_rtc/u_twi/sync_sda_reg[0]/C

Slack:                    inf
  Source:                 TMP_SCL
                            (input port)
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/sync_scl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.254ns (25.548%)  route 0.741ns (74.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C14                                               0.000     0.000 r  TMP_SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    TMP_SCL_IOBUF_inst/IO
    C14                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TMP_SCL_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.741     0.995    Inst_TempSensorCtl/Inst_TWICtl/sync_scl_reg[0]_0[0]
    SLICE_X2Y120         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sync_scl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.860     2.025    Inst_TempSensorCtl/Inst_TWICtl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sync_scl_reg[0]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            u_kp/u_kb/key_val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.296ns (25.603%)  route 0.859ns (74.397%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  row_IBUF[2]_inst/O
                         net (fo=4, routed)           0.803     1.054    u_kp/u_kb/row_IBUF[2]
    SLICE_X28Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.099 r  u_kp/u_kb/key_val[3]_i_1/O
                         net (fo=4, routed)           0.056     1.155    u_kp/u_kb/key_val[3]_i_1_n_0
    SLICE_X28Y104        FDRE                                         r  u_kp/u_kb/key_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.836     2.001    u_kp/u_kb/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  u_kp/u_kb/key_val_reg[0]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            u_kp/u_kb/key_val_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.296ns (25.603%)  route 0.859ns (74.397%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  row_IBUF[2]_inst/O
                         net (fo=4, routed)           0.803     1.054    u_kp/u_kb/row_IBUF[2]
    SLICE_X28Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.099 r  u_kp/u_kb/key_val[3]_i_1/O
                         net (fo=4, routed)           0.056     1.155    u_kp/u_kb/key_val[3]_i_1_n_0
    SLICE_X28Y104        FDRE                                         r  u_kp/u_kb/key_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.836     2.001    u_kp/u_kb/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  u_kp/u_kb/key_val_reg[1]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            u_kp/u_kb/key_val_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.296ns (25.603%)  route 0.859ns (74.397%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  row_IBUF[2]_inst/O
                         net (fo=4, routed)           0.803     1.054    u_kp/u_kb/row_IBUF[2]
    SLICE_X28Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.099 r  u_kp/u_kb/key_val[3]_i_1/O
                         net (fo=4, routed)           0.056     1.155    u_kp/u_kb/key_val[3]_i_1_n_0
    SLICE_X28Y104        FDRE                                         r  u_kp/u_kb/key_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.836     2.001    u_kp/u_kb/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  u_kp/u_kb/key_val_reg[2]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            u_kp/u_kb/key_val_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.296ns (25.603%)  route 0.859ns (74.397%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  row_IBUF[2]_inst/O
                         net (fo=4, routed)           0.803     1.054    u_kp/u_kb/row_IBUF[2]
    SLICE_X28Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.099 r  u_kp/u_kb/key_val[3]_i_1/O
                         net (fo=4, routed)           0.056     1.155    u_kp/u_kb/key_val[3]_i_1_n_0
    SLICE_X28Y104        FDRE                                         r  u_kp/u_kb/key_val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.836     2.001    u_kp/u_kb/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  u_kp/u_kb/key_val_reg[3]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            u_kp/u_kb/key_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.294ns (24.990%)  route 0.883ns (75.010%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 f  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    D17                  IBUF (Prop_ibuf_I_O)         0.249     0.249 f  row_IBUF[0]_inst/O
                         net (fo=4, routed)           0.883     1.133    u_kp/u_kb/row_IBUF[0]
    SLICE_X28Y105        LUT6 (Prop_lut6_I2_O)        0.045     1.178 r  u_kp/u_kb/key_pressed_i_1/O
                         net (fo=1, routed)           0.000     1.178    u_kp/u_kb/key_pressed_i_1_n_0
    SLICE_X28Y105        FDRE                                         r  u_kp/u_kb/key_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.836     2.001    u_kp/u_kb/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  u_kp/u_kb/key_pressed_reg/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            u_kp/u_kb/key_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.294ns (24.620%)  route 0.901ns (75.380%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    D17                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  row_IBUF[0]_inst/O
                         net (fo=4, routed)           0.901     1.150    u_kp/u_kb/row_IBUF[0]
    SLICE_X28Y104        LUT6 (Prop_lut6_I3_O)        0.045     1.195 r  u_kp/u_kb/key_val[3]_i_2/O
                         net (fo=1, routed)           0.000     1.195    u_kp/u_kb/key_val[3]_i_2_n_0
    SLICE_X28Y104        FDRE                                         r  u_kp/u_kb/key_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=931, routed)         0.836     2.001    u_kp/u_kb/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  u_kp/u_kb/key_val_reg[3]/C





