PPA Report for updown_load_counter.v (Module: updown_load_counter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 20
FF Count: 33
IO Count: 20
Cell Count: 106

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 700.28 MHz
Reg-to-Reg Critical Path Delay: 1.227 ns

POWER METRICS:
-------------
Total Power Consumption: 0.455 W
