	component em_project_final_pd is
		port (
			clk_clk                          : in    std_logic                     := 'X';             -- clk
			fifo_0_out_valid                 : out   std_logic;                                        -- valid
			fifo_0_out_data                  : out   std_logic_vector(31 downto 0);                    -- data
			fifo_0_out_channel               : out   std_logic_vector(7 downto 0);                     -- channel
			fifo_0_out_error                 : out   std_logic_vector(7 downto 0);                     -- error
			fifo_0_out_startofpacket         : out   std_logic;                                        -- startofpacket
			fifo_0_out_endofpacket           : out   std_logic;                                        -- endofpacket
			fifo_0_out_empty                 : out   std_logic;                                        -- empty
			fifo_0_out_ready                 : in    std_logic                     := 'X';             -- ready
			pio_0_external_connection_export : out   std_logic_vector(9 downto 0);                     -- export
			pll_rfr_locked_export            : out   std_logic;                                        -- export
			pll_rfr_outclk_clk               : out   std_logic;                                        -- clk
			pll_sdram_locked_export          : out   std_logic;                                        -- export
			pll_sdram_outclk_clk             : out   std_logic;                                        -- clk
			pll_sdram_outclk_ps_clk          : out   std_logic;                                        -- clk
			reset_reset_n                    : in    std_logic                     := 'X';             -- reset_n
			sdram_controller_0_wire_addr     : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_controller_0_wire_ba       : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_controller_0_wire_cas_n    : out   std_logic;                                        -- cas_n
			sdram_controller_0_wire_cke      : out   std_logic;                                        -- cke
			sdram_controller_0_wire_cs_n     : out   std_logic;                                        -- cs_n
			sdram_controller_0_wire_dq       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_controller_0_wire_dqm      : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_controller_0_wire_ras_n    : out   std_logic;                                        -- ras_n
			sdram_controller_0_wire_we_n     : out   std_logic                                         -- we_n
		);
	end component em_project_final_pd;

