[OPENDOC|Aldec.Hde.HdePlugIn.7|.\polyphase_clock_sync\src/TED.vhd|]
TemplateId=0
tab=lu
[OPENDOC|Aldec.Hde.HdePlugIn.7|.\polyphase_clock_sync\src/dual_mux.vhd|]
TemplateId=0
tab=lu
[OPENDOC|Aldec.Hde.HdePlugIn.7|.\polyphase_clock_sync\src/TestBench/polyphase_clock_sync_TB_synth.vhd|]
TemplateId=0
tab=lu
[OPENDOC|Aldec.BDE.7|.\polyphase_clock_sync\src\testowy.bde|]
TemplateId=0
AddInfo=polyphase_clock_sync_post_synthesis
tab=lu
Frame=0
WindowWorkspaceInfo="LAAAAAAAAAABAAAA/////////////////////3wBAAB9AAAApAUAAOoCAAAAAAAAAAAAAAUAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADIAAAAyAAAAAAAAAAAAAAAyAAAAMgAAAAAAAAAAAAAAAAAAAAAAAAACQAAAAEAAAAAAAAAAQAAAA=="
[OPENDOC|Aldec.BDE.7|.\polyphase_clock_sync\src\polyphase_clock_sync.bde|]
TemplateId=0
tab=lu
Frame=0
WindowWorkspaceInfo="LAAAAAAAAAABAAAA/////////////////////3wBAAB9AAAApAUAACIDAAAAAAAAAAAAAAUAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADIAAAAyAAAAAAAAAAAAAAAyAAAAMgAAAAAAAAAAAAAAAAAAAAAAAAACQAAAAEAAAAAAAAAAQAAAA=="
[OPENDOC|Aldec.Hde.HdePlugIn.7|.\polyphase_clock_sync\compile/testowy.vhd|]
TemplateId=0
tab=lu
[OPENDOC|Aldec.Hde.HdePlugIn.7|.\polyphase_clock_sync\src/fir_filter.vhd|]
TemplateId=0
tab=lu
[OPENDOC|Aldec.WaveFormASDB.7|.\polyphase_clock_sync\src/TestBench/sim_data/successful_f_index_tracking.awc|]
TemplateId=1
tab=lu
[OPENDOC|Aldec.WaveFormASDB.7|.\polyphase_clock_sync\src/TestBench/sim_data/post_synth_tracking.awc|]
TemplateId=1
tab=lu
[CACHEDOC|Aldec.BDE.7|.\polyphase_clock_sync\src\polyphase_clock_sync.bde|]
Frame=0
WindowWorkspaceInfo="LAAAAAAAAAADAAAA/////////////////////875//99AAAA/////8ECAAAAAAAAAAAAAAUAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADIAAAAyAAAAAAAAAAAAAAAyAAAAMgAAAAAAAAAAAAAAAAAAAAAAAAACQAAAAEAAAAAAAAAAQAAAA=="
[CACHEDOC|Aldec.BDE.7|.\polyphase_clock_sync\src\testowy.bde|]
Frame=0
WindowWorkspaceInfo="LAAAAAAAAAADAAAA/////////////////////3wBAAB9AAAAfwcAACIDAAAAAAAAAAAAAAUAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADIAAAAyAAAAAAAAAAAAAAAyAAAAMgAAAAAAAAAAAAAAAAAAAAAAAAACQAAAAEAAAAAAAAAAQAAAA=="
[CACHEDOC|Aldec.SE.7|lib:\VHDL\polyphase_clock_sync\d_filters_bank\{17179171-8638-4bad-afce-fcf2cf85cae4}\{}\{r}\d_filters_bank|]
Frame=0
WindowWorkspaceInfo="LAAAAAAAAAADAAAA/////////////////////875//99AAAA/////8ECAAAAAAAAAAAAAAUAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADIAAAAyAAAAAAAAAAAAAAAyAAAAMgAAAAAAAAAAAAAAAAAAAAAAAAACQAAAAEAAAAAAAAAAQAAAA=="
