# vsim -cvgperinstance -vopt -voptargs="+access" -coverage -sva -c -do " log -r /* ;coverage save -onexit mem_cov1;run -all; exit" -wlf wave_file1.wlf -l test1.log -sv_seed random work.top "+UVM_TESTNAME=smll_seqs_test" 
# Start time: 16:34:18 on Sep 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.router_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.router_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading /home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 1961962909
#  log -r /* 
# coverage save -onexit mem_cov1
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test smll_seqs_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 smll_seqs_test              -     @481 
#   envh                       env                         -     @505 
#     ragt_top                 dest_agent_top              -     @524 
#       rd_agent[0]            dest_agent                  -     @648 
#         driver               dest_drv                    -     @692 
#           rsp_port           uvm_analysis_port           -     @707 
#           seq_item_port      uvm_seq_item_pull_port      -     @699 
#         monitor              dest_mon                    -     @677 
#           mon_port           uvm_analysis_port           -     @684 
#         sequencer            dest_seqr                   -     @715 
#           rsp_export         uvm_analysis_export         -     @722 
#           seq_item_export    uvm_seq_item_pull_imp       -     @816 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#       rd_agent[1]            dest_agent                  -     @659 
#         driver               dest_drv                    -     @848 
#           rsp_port           uvm_analysis_port           -     @863 
#           seq_item_port      uvm_seq_item_pull_port      -     @855 
#         monitor              dest_mon                    -     @833 
#           mon_port           uvm_analysis_port           -     @840 
#         sequencer            dest_seqr                   -     @871 
#           rsp_export         uvm_analysis_export         -     @878 
#           seq_item_export    uvm_seq_item_pull_imp       -     @972 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#       rd_agent[2]            dest_agent                  -     @667 
#         driver               dest_drv                    -     @1004
#           rsp_port           uvm_analysis_port           -     @1019
#           seq_item_port      uvm_seq_item_pull_port      -     @1011
#         monitor              dest_mon                    -     @989 
#           mon_port           uvm_analysis_port           -     @996 
#         sequencer            dest_seqr                   -     @1027
#           rsp_export         uvm_analysis_export         -     @1034
#           seq_item_export    uvm_seq_item_pull_imp       -     @1128
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#     sb                       scoreboard                  -     @640 
#       fifo_dest[0]           uvm_tlm_analysis_fifo #(T)  -     @1191
#         analysis_export      uvm_analysis_imp            -     @1230
#         get_ap               uvm_analysis_port           -     @1222
#         get_peek_export      uvm_get_peek_imp            -     @1206
#         put_ap               uvm_analysis_port           -     @1214
#         put_export           uvm_put_imp                 -     @1198
#       fifo_dest[1]           uvm_tlm_analysis_fifo #(T)  -     @1238
#         analysis_export      uvm_analysis_imp            -     @1277
#         get_ap               uvm_analysis_port           -     @1269
#         get_peek_export      uvm_get_peek_imp            -     @1253
#         put_ap               uvm_analysis_port           -     @1261
#         put_export           uvm_put_imp                 -     @1245
#       fifo_dest[2]           uvm_tlm_analysis_fifo #(T)  -     @1285
#         analysis_export      uvm_analysis_imp            -     @1324
#         get_ap               uvm_analysis_port           -     @1316
#         get_peek_export      uvm_get_peek_imp            -     @1300
#         put_ap               uvm_analysis_port           -     @1308
#         put_export           uvm_put_imp                 -     @1292
#       fifo_src[0]            uvm_tlm_analysis_fifo #(T)  -     @1144
#         analysis_export      uvm_analysis_imp            -     @1183
#         get_ap               uvm_analysis_port           -     @1175
#         get_peek_export      uvm_get_peek_imp            -     @1159
#         put_ap               uvm_analysis_port           -     @1167
#         put_export           uvm_put_imp                 -     @1151
#     v_seqr                   virtual_seqr                -     @531 
#       rsp_export             uvm_analysis_export         -     @538 
#       seq_item_export        uvm_seq_item_pull_imp       -     @632 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
#     wagt_top                 src_agent_top               -     @517 
#       wr_agent[0]            src_agent                   -     @1339
#         driver               src_drv                     -     @1367
#           rsp_port           uvm_analysis_port           -     @1382
#           seq_item_port      uvm_seq_item_pull_port      -     @1374
#         monitor              src_mon                     -     @1352
#           mon_port           uvm_analysis_port           -     @1359
#         sequencer            src_seqr                    -     @1390
#           rsp_export         uvm_analysis_export         -     @1397
#           seq_item_export    uvm_seq_item_pull_imp       -     @1491
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
# --------------------------------------------------------------------
# 
# UVM_INFO ../src_wr_agt_top/src_monitor.sv(36) @ 0: uvm_test_top.envh.wagt_top.wr_agent[0].monitor [SRC_MONITOR] From Source Monitor
# UVM_INFO ../src_wr_agt_top/src_driver.sv(55) @ 155: uvm_test_top.envh.wagt_top.wr_agent[0].driver [SRC_DRIVER] From Source Driver
#  ---------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                     
# ---------------------------------------------------------------------------------------------------------
# req                            src_xtn   -     @1545                                                     
#   begin_time                   time      64    15                                                        
#   depth                        int       32    'd2                                                       
#   parent sequence (name)       string    9     smll_seqs                                                 
#   parent sequence (full name)  string    58    uvm_test_top.envh.wagt_top.wr_agent[0].sequencer.smll_seqs
#   sequencer                    string    48    uvm_test_top.envh.wagt_top.wr_agent[0].sequencer          
#   header                       integral  8     'd38                                                      
#   payload_data[0]              integral  8     'd41                                                      
#   payload_data[1]              integral  8     222                                                       
#   payload_data[2]              integral  8     173                                                       
#   payload_data[3]              integral  8     212                                                       
#   payload_data[4]              integral  8     224                                                       
#   payload_data[5]              integral  8     171                                                       
#   payload_data[6]              integral  8     'd5                                                       
#   payload_data[7]              integral  8     136                                                       
#   payload_data[8]              integral  8     'd26                                                      
#   parity                       integral  8     'd116                                                     
# ---------------------------------------------------------------------------------------------------------
# 
# ----------------------------------------
# Name               Type      Size  Value
# ----------------------------------------
# mon_data           src_xtn   -     @1509
#   header           integral  8     'd38 
#   payload_data[0]  integral  8     'd41 
#   payload_data[1]  integral  8     222  
#   payload_data[2]  integral  8     173  
#   payload_data[3]  integral  8     212  
#   payload_data[4]  integral  8     224  
#   payload_data[5]  integral  8     171  
#   payload_data[6]  integral  8     'd5  
#   payload_data[7]  integral  8     136  
#   payload_data[8]  integral  8     'd26 
#   parity           integral  8     'd116
# ----------------------------------------
# UVM_INFO ../src_wr_agt_top/src_monitor.sv(36) @ 165: uvm_test_top.envh.wagt_top.wr_agent[0].monitor [SRC_MONITOR] From Source Monitor
# UVM_INFO ../tb/scoreboard.sv(118) @ 165: uvm_test_top.envh.sb [WRITE SCOREBOARD] Write data
# ----------------------------------------
# Name               Type      Size  Value
# ----------------------------------------
# mon_data           src_xtn   -     @1509
#   header           integral  8     'd38 
#   payload_data[0]  integral  8     'd41 
#   payload_data[1]  integral  8     222  
#   payload_data[2]  integral  8     173  
#   payload_data[3]  integral  8     212  
#   payload_data[4]  integral  8     224  
#   payload_data[5]  integral  8     171  
#   payload_data[6]  integral  8     'd5  
#   payload_data[7]  integral  8     136  
#   payload_data[8]  integral  8     'd26 
#   parity           integral  8     'd116
# ----------------------------------------
# Break key hit
# Simulation stop requested.
#  exit
# Saving coverage database on exit...
# End time: 16:34:22 on Sep 07,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
