0.7
2020.1.1
Aug  5 2020
23:02:45
/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs/sim_1/new/first_system2_tb.vhd,1627087900,vhdl,,,,first_system2_tb,,,,,,,,
/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs/sim_1/new/first_system_tb.v,1627086756,verilog,,,,first_system_tb,,,,,,,,
/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs/sources_1/new/first_system.v,1627084589,verilog,,/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs/sim_1/new/first_system_tb.v,,first_system,,,,,,,,
