
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v' to AST representation.
Generating RTLIL representation for module `\sv_chip1_hierarchy_no_mem'.
Generating RTLIL representation for module `\port_bus_2to1_1'.
Generating RTLIL representation for module `\wrapper_norm_corr_20'.
Generating RTLIL representation for module `\wrapper_corr_20'.
Generating RTLIL representation for module `\sh_reg'.
Generating RTLIL representation for module `\corr'.
Generating RTLIL representation for module `\wrapper_norm'.
Generating RTLIL representation for module `\wrapper_norm_corr_10'.
Generating RTLIL representation for module `\wrapper_corr_10'.
Generating RTLIL representation for module `\wrapper_norm_corr_5_seq'.
Generating RTLIL representation for module `\wrapper_corr_5_seq'.
Generating RTLIL representation for module `\wrapper_norm_seq'.
Generating RTLIL representation for module `\corr_seq'.
Generating RTLIL representation for module `\port_bus_1to0'.
Generating RTLIL representation for module `\my_wrapper_divider'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2297.2-2336.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\my_divider'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2373.2-2402.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2412.2-2475.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: my_divider          
root of   1 design levels: my_wrapper_divider  
root of   0 design levels: port_bus_1to0       
root of   0 design levels: corr_seq            
root of   2 design levels: wrapper_norm_seq    
root of   1 design levels: wrapper_corr_5_seq  
root of   3 design levels: wrapper_norm_corr_5_seq
root of   1 design levels: wrapper_corr_10     
root of   3 design levels: wrapper_norm_corr_10
root of   2 design levels: wrapper_norm        
root of   0 design levels: corr                
root of   0 design levels: sh_reg              
root of   1 design levels: wrapper_corr_20     
root of   3 design levels: wrapper_norm_corr_20
root of   0 design levels: port_bus_2to1_1     
root of   4 design levels: sv_chip1_hierarchy_no_mem
Automatically selected sv_chip1_hierarchy_no_mem as design top module.

2.2. Analyzing design hierarchy..
Top module:  \sv_chip1_hierarchy_no_mem
Used module:     \port_bus_1to0
Used module:     \wrapper_norm_corr_5_seq
Used module:         \wrapper_corr_5_seq
Used module:             \corr_seq
Used module:             \sh_reg
Used module:         \wrapper_norm_seq
Used module:             \my_wrapper_divider
Used module:                 \my_divider
Used module:     \wrapper_norm_corr_10
Used module:         \wrapper_corr_10
Used module:             \corr
Used module:         \wrapper_norm
Used module:     \wrapper_norm_corr_20
Used module:         \wrapper_corr_20
Used module:     \port_bus_2to1_1

2.3. Analyzing design hierarchy..
Top module:  \sv_chip1_hierarchy_no_mem
Used module:     \port_bus_1to0
Used module:     \wrapper_norm_corr_5_seq
Used module:         \wrapper_corr_5_seq
Used module:             \corr_seq
Used module:             \sh_reg
Used module:         \wrapper_norm_seq
Used module:             \my_wrapper_divider
Used module:                 \my_divider
Used module:     \wrapper_norm_corr_10
Used module:         \wrapper_corr_10
Used module:             \corr
Used module:         \wrapper_norm
Used module:     \wrapper_norm_corr_20
Used module:         \wrapper_corr_20
Used module:     \port_bus_2to1_1
Removed 0 unused modules.
Mapping positional arguments of cell my_wrapper_divider.my_divider_inst (my_divider).
Mapping positional arguments of cell wrapper_norm_seq.my_div_inst_2 (my_wrapper_divider).
Mapping positional arguments of cell wrapper_norm_seq.my_div_inst_1 (my_wrapper_divider).
Mapping positional arguments of cell wrapper_corr_5_seq.inst_corr_5 (corr_seq).
Mapping positional arguments of cell wrapper_corr_5_seq.inst_corr_4 (corr_seq).
Mapping positional arguments of cell wrapper_corr_5_seq.inst_corr_3 (corr_seq).
Mapping positional arguments of cell wrapper_corr_5_seq.inst_corr_2 (corr_seq).
Mapping positional arguments of cell wrapper_corr_5_seq.inst_corr_1 (corr_seq).
Mapping positional arguments of cell wrapper_corr_5_seq.inst_corr_0 (corr_seq).
Mapping positional arguments of cell wrapper_corr_5_seq.inst_sh_reg_5 (sh_reg).
Mapping positional arguments of cell wrapper_corr_5_seq.inst_sh_reg_4 (sh_reg).
Mapping positional arguments of cell wrapper_corr_5_seq.inst_sh_reg_3 (sh_reg).
Mapping positional arguments of cell wrapper_corr_5_seq.inst_sh_reg_2 (sh_reg).
Mapping positional arguments of cell wrapper_corr_5_seq.inst_sh_reg_1 (sh_reg).
Mapping positional arguments of cell wrapper_corr_5_seq.inst_sh_reg_0 (sh_reg).
Mapping positional arguments of cell wrapper_corr_5_seq.inst_sh_reg_r_1 (sh_reg).
Mapping positional arguments of cell wrapper_corr_10.inst_corr_10 (corr).
Mapping positional arguments of cell wrapper_corr_10.inst_corr_9 (corr).
Mapping positional arguments of cell wrapper_corr_10.inst_corr_8 (corr).
Mapping positional arguments of cell wrapper_corr_10.inst_corr_7 (corr).
Mapping positional arguments of cell wrapper_corr_10.inst_corr_6 (corr).
Mapping positional arguments of cell wrapper_corr_10.inst_corr_5 (corr).
Mapping positional arguments of cell wrapper_corr_10.inst_corr_4 (corr).
Mapping positional arguments of cell wrapper_corr_10.inst_corr_3 (corr).
Mapping positional arguments of cell wrapper_corr_10.inst_corr_2 (corr).
Mapping positional arguments of cell wrapper_corr_10.inst_corr_1 (corr).
Mapping positional arguments of cell wrapper_corr_10.inst_corr_0 (corr).
Mapping positional arguments of cell wrapper_corr_10.inst_sh_reg_10 (sh_reg).
Mapping positional arguments of cell wrapper_corr_10.inst_sh_reg_9 (sh_reg).
Mapping positional arguments of cell wrapper_corr_10.inst_sh_reg_8 (sh_reg).
Mapping positional arguments of cell wrapper_corr_10.inst_sh_reg_7 (sh_reg).
Mapping positional arguments of cell wrapper_corr_10.inst_sh_reg_6 (sh_reg).
Mapping positional arguments of cell wrapper_corr_10.inst_sh_reg_5 (sh_reg).
Mapping positional arguments of cell wrapper_corr_10.inst_sh_reg_4 (sh_reg).
Mapping positional arguments of cell wrapper_corr_10.inst_sh_reg_3 (sh_reg).
Mapping positional arguments of cell wrapper_corr_10.inst_sh_reg_2 (sh_reg).
Mapping positional arguments of cell wrapper_corr_10.inst_sh_reg_1 (sh_reg).
Mapping positional arguments of cell wrapper_corr_10.inst_sh_reg_0 (sh_reg).
Mapping positional arguments of cell wrapper_corr_10.inst_sh_reg_r_1 (sh_reg).
Mapping positional arguments of cell wrapper_norm.my_div_inst_2 (my_wrapper_divider).
Mapping positional arguments of cell wrapper_norm.my_div_inst_1 (my_wrapper_divider).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_20 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_19 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_18 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_17 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_16 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_15 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_14 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_13 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_12 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_11 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_10 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_9 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_8 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_7 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_6 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_5 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_4 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_3 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_2 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_1 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_corr_0 (corr).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_20 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_19 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_18 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_17 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_16 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_15 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_14 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_13 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_12 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_11 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_10 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_9 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_8 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_7 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_6 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_5 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_4 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_3 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_2 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_1 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_0 (sh_reg).
Mapping positional arguments of cell wrapper_corr_20.inst_sh_reg_r_1 (sh_reg).
Mapping positional arguments of cell sv_chip1_hierarchy_no_mem.port_bus_1to0_inst (port_bus_1to0).
Mapping positional arguments of cell sv_chip1_hierarchy_no_mem.wrapper_norm_corr_5_inst_n (wrapper_norm_corr_5_seq).
Mapping positional arguments of cell sv_chip1_hierarchy_no_mem.wrapper_norm_corr_5_inst_p (wrapper_norm_corr_5_seq).
Mapping positional arguments of cell sv_chip1_hierarchy_no_mem.wrapper_norm_corr_10_inst_n (wrapper_norm_corr_10).
Mapping positional arguments of cell sv_chip1_hierarchy_no_mem.wrapper_norm_corr_10_inst_p (wrapper_norm_corr_10).
Mapping positional arguments of cell sv_chip1_hierarchy_no_mem.wrapper_norm_corr_20_inst_n (wrapper_norm_corr_20).
Mapping positional arguments of cell sv_chip1_hierarchy_no_mem.wrapper_norm_corr_20_inst_p (wrapper_norm_corr_20).
Mapping positional arguments of cell sv_chip1_hierarchy_no_mem.port_bus_2to1_1_inst (port_bus_2to1_1).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2477$126 in module my_divider.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2412$123 in module my_divider.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2404$121 in module my_divider.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2373$117 in module my_divider.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2297$115 in module my_wrapper_divider.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2297$115 in module my_wrapper_divider.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2289$113 in module my_wrapper_divider.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111 in module port_bus_1to0.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1983$107 in module port_bus_1to0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1983$107 in module port_bus_1to0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1848$102 in module corr_seq.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1789$94 in module wrapper_norm_seq.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1741$92 in module wrapper_corr_5_seq.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90 in module wrapper_corr_10.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1413$82 in module wrapper_norm.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1371$77 in module corr.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1338$75 in module sh_reg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73 in module wrapper_corr_20.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65 in module port_bus_2to1_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:935$64 in module port_bus_2to1_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63 in module port_bus_2to1_1.
Marked 8 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47 in module sv_chip1_hierarchy_no_mem.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:396$38 in module sv_chip1_hierarchy_no_mem.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25 in module sv_chip1_hierarchy_no_mem.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2 in module sv_chip1_hierarchy_no_mem.
Removed a total of 2 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 193 redundant assignments.
Promoted 42 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2477$126'.
     1/5: $0\Count[3:0]
     2/5: $0\ff0[0:0]
     3/5: $0\DataA[15:0]
     4/5: $0\Remainder[7:0]
     5/5: $0\RegB[16:0]
Creating decoders for process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2412$123'.
     1/13: $2\EC[0:0]
     2/13: $3\LR[0:0]
     3/13: $2\EA[0:0]
     4/13: $2\ER0[0:0]
     5/13: $2\LR[0:0]
     6/13: $1\ER0[0:0]
     7/13: $1\LR[0:0]
     8/13: $1\EA[0:0]
     9/13: $1\Done[0:0]
    10/13: $1\Rsel[0:0]
    11/13: $1\EC[0:0]
    12/13: $1\ER[0:0]
    13/13: $1\LC[0:0]
Creating decoders for process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2404$121'.
     1/1: $0\y[1:0]
Creating decoders for process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2373$117'.
     1/4: $4\Y[1:0]
     2/4: $3\Y[1:0]
     3/4: $2\Y[1:0]
     4/4: $1\Y[1:0]
Creating decoders for process `\my_wrapper_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2297$115'.
     1/5: $2\Y[1:0]
     2/5: $1\Y[1:0]
     3/5: $1\start[0:0]
     4/5: $1\EB[0:0]
     5/5: $1\LA[0:0]
Creating decoders for process `\my_wrapper_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2289$113'.
     1/1: $0\y[1:0]
Creating decoders for process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
     1/47: $0\v_corr_20_20_tmp[7:0]
     2/47: $0\v_corr_20_19_tmp[7:0]
     3/47: $0\v_corr_20_18_tmp[7:0]
     4/47: $0\v_corr_20_17_tmp[7:0]
     5/47: $0\v_corr_20_16_tmp[7:0]
     6/47: $0\v_corr_20_15_tmp[7:0]
     7/47: $0\v_corr_20_14_tmp[7:0]
     8/47: $0\v_corr_20_13_tmp[7:0]
     9/47: $0\v_corr_20_12_tmp[7:0]
    10/47: $0\v_corr_20_11_tmp[7:0]
    11/47: $0\v_corr_20_10_tmp[7:0]
    12/47: $0\v_corr_20_09_tmp[7:0]
    13/47: $0\v_corr_20_08_tmp[7:0]
    14/47: $0\v_corr_20_07_tmp[7:0]
    15/47: $0\v_corr_20_06_tmp[7:0]
    16/47: $0\v_corr_20_05_tmp[7:0]
    17/47: $0\v_corr_20_04_tmp[7:0]
    18/47: $0\v_corr_20_03_tmp[7:0]
    19/47: $0\v_corr_20_02_tmp[7:0]
    20/47: $0\v_corr_20_01_tmp[7:0]
    21/47: $0\v_corr_20_00_tmp[7:0]
    22/47: $0\v_corr_10_10_tmp[7:0]
    23/47: $0\v_corr_10_09_tmp[7:0]
    24/47: $0\v_corr_10_08_tmp[7:0]
    25/47: $0\v_corr_10_07_tmp[7:0]
    26/47: $0\v_corr_10_06_tmp[7:0]
    27/47: $0\v_corr_10_05_tmp[7:0]
    28/47: $0\v_corr_10_04_tmp[7:0]
    29/47: $0\v_corr_10_03_tmp[7:0]
    30/47: $0\v_corr_10_02_tmp[7:0]
    31/47: $0\v_corr_10_01_tmp[7:0]
    32/47: $0\v_corr_10_00_tmp[7:0]
    33/47: $0\v_corr_05_05_tmp[7:0]
    34/47: $0\v_corr_05_04_tmp[7:0]
    35/47: $0\v_corr_05_03_tmp[7:0]
    36/47: $0\v_corr_05_02_tmp[7:0]
    37/47: $0\v_corr_05_01_tmp[7:0]
    38/47: $0\v_corr_05_00_tmp[7:0]
    39/47: $0\svid_comp_switch_tmp[0:0]
    40/47: $0\vidin_addr_reg_tmp[18:0]
    41/47: $0\bus_word_6[7:0]
    42/47: $0\bus_word_5[7:0]
    43/47: $0\bus_word_4[7:0]
    44/47: $0\bus_word_3[7:0]
    45/47: $0\bus_word_2[7:0]
    46/47: $0\bus_word_1[7:0]
    47/47: $0\counter_out[2:0]
Creating decoders for process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1983$107'.
     1/8: $0\bus_word_6_tmp[7:0]
     2/8: $0\bus_word_5_tmp[7:0]
     3/8: $0\bus_word_4_tmp[7:0]
     4/8: $0\bus_word_3_tmp[7:0]
     5/8: $0\bus_word_2_tmp[7:0]
     6/8: $0\bus_word_1_tmp[7:0]
     7/8: $0\counter_out_tmp[2:0]
     8/8: $0\counter[3:0]
Creating decoders for process `\corr_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1848$102'.
     1/5: $0\corr_out[15:0]
     2/5: $0\in_r_im_reg[7:0]
     3/5: $0\in_r_re_reg[7:0]
     4/5: $0\in_l_im_reg[7:0]
     5/5: $0\in_l_re_reg[7:0]
Creating decoders for process `\wrapper_norm_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1789$94'.
     1/4: $0\addin_2[15:0]
     2/4: $0\addin_1[15:0]
     3/4: $0\din_2_reg[15:0]
     4/4: $0\din_1_reg[15:0]
Creating decoders for process `\wrapper_corr_5_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1741$92'.
     1/6: $0\corr_out_5[15:0]
     2/6: $0\corr_out_4[15:0]
     3/6: $0\corr_out_3[15:0]
     4/6: $0\corr_out_2[15:0]
     5/6: $0\corr_out_1[15:0]
     6/6: $0\corr_out_0[15:0]
Creating decoders for process `\wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
     1/11: $0\corr_out_10[15:0]
     2/11: $0\corr_out_9[15:0]
     3/11: $0\corr_out_8[15:0]
     4/11: $0\corr_out_7[15:0]
     5/11: $0\corr_out_6[15:0]
     6/11: $0\corr_out_5[15:0]
     7/11: $0\corr_out_4[15:0]
     8/11: $0\corr_out_3[15:0]
     9/11: $0\corr_out_2[15:0]
    10/11: $0\corr_out_1[15:0]
    11/11: $0\corr_out_0[15:0]
Creating decoders for process `\wrapper_norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1413$82'.
     1/4: $0\addin_2[15:0]
     2/4: $0\addin_1[15:0]
     3/4: $0\din_2_reg[15:0]
     4/4: $0\din_1_reg[15:0]
Creating decoders for process `\corr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1371$77'.
     1/1: $0\corr_out[15:0]
Creating decoders for process `\sh_reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1338$75'.
     1/2: $0\dout_2[7:0]
     2/2: $0\dout_1[7:0]
Creating decoders for process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
     1/21: $0\corr_out_20[15:0]
     2/21: $0\corr_out_19[15:0]
     3/21: $0\corr_out_18[15:0]
     4/21: $0\corr_out_17[15:0]
     5/21: $0\corr_out_16[15:0]
     6/21: $0\corr_out_15[15:0]
     7/21: $0\corr_out_14[15:0]
     8/21: $0\corr_out_13[15:0]
     9/21: $0\corr_out_12[15:0]
    10/21: $0\corr_out_11[15:0]
    11/21: $0\corr_out_10[15:0]
    12/21: $0\corr_out_9[15:0]
    13/21: $0\corr_out_8[15:0]
    14/21: $0\corr_out_7[15:0]
    15/21: $0\corr_out_6[15:0]
    16/21: $0\corr_out_5[15:0]
    17/21: $0\corr_out_4[15:0]
    18/21: $0\corr_out_3[15:0]
    19/21: $0\corr_out_2[15:0]
    20/21: $0\corr_out_1[15:0]
    21/21: $0\corr_out_0[15:0]
Creating decoders for process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
     1/32: $0\vidin_new_data_scld_4_2to3_left[0:0]
     2/32: $0\vidin_new_data_scld_2_2to3_left[0:0]
     3/32: $0\vidin_data_reg_scld_4_2to3_right_in[15:0]
     4/32: $0\vidin_data_reg_scld_4_2to3_right_rn[15:0]
     5/32: $0\vidin_data_reg_scld_4_2to3_right_ip[15:0]
     6/32: $0\vidin_data_reg_scld_4_2to3_right_rp[15:0]
     7/32: $0\vidin_data_reg_scld_2_2to3_right_in[15:0]
     8/32: $0\vidin_data_reg_scld_2_2to3_right_rn[15:0]
     9/32: $0\vidin_data_reg_scld_2_2to3_right_ip[15:0]
    10/32: $0\vidin_data_reg_scld_2_2to3_right_rp[15:0]
    11/32: $0\vidin_data_reg_scld_1_2to3_right_in[15:0]
    12/32: $0\vidin_data_reg_scld_1_2to3_right_rn[15:0]
    13/32: $0\vidin_data_reg_scld_1_2to3_right_ip[15:0]
    14/32: $0\vidin_data_reg_scld_1_2to3_right_rp[15:0]
    15/32: $0\vidin_data_reg_scld_4_2to3_left_in[15:0]
    16/32: $0\vidin_data_reg_scld_4_2to3_left_rn[15:0]
    17/32: $0\vidin_data_reg_scld_4_2to3_left_ip[15:0]
    18/32: $0\vidin_data_reg_scld_4_2to3_left_rp[15:0]
    19/32: $0\vidin_data_reg_scld_2_2to3_left_in[15:0]
    20/32: $0\vidin_data_reg_scld_2_2to3_left_rn[15:0]
    21/32: $0\vidin_data_reg_scld_2_2to3_left_ip[15:0]
    22/32: $0\vidin_data_reg_scld_2_2to3_left_rp[15:0]
    23/32: $0\vidin_data_reg_scld_1_2to3_left_in[15:0]
    24/32: $0\vidin_data_reg_scld_1_2to3_left_rn[15:0]
    25/32: $0\vidin_data_reg_scld_1_2to3_left_ip[15:0]
    26/32: $0\vidin_data_reg_scld_1_2to3_left_rp[15:0]
    27/32: $0\vidin_new_data_scld_4_2to3_right[0:0]
    28/32: $0\vidin_new_data_scld_2_2to3_right[0:0]
    29/32: $0\vidin_new_data_scld_1_2to3_right[0:0]
    30/32: $0\vidin_new_data_scld_1_2to3_left[0:0]
    31/32: $0\svid_comp_switch[0:0]
    32/32: $0\vidin_addr_reg[18:0]
Creating decoders for process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:935$64'.
     1/5: $0\bus_word_6_tmp[15:0]
     2/5: $0\bus_word_5_tmp[15:0]
     3/5: $0\bus_word_4_tmp[15:0]
     4/5: $0\bus_word_3_tmp[15:0]
     5/5: $0\counter_out_tmp[2:0]
Creating decoders for process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
     1/27: $0\vidin_addr_reg_tmp[18:0] [18:16]
     2/27: $0\vidin_addr_reg_tmp[18:0] [15:0]
     3/27: $0\vidin_data_reg_scld_4_2to3_right_rn_tmp[15:0]
     4/27: $0\vidin_data_reg_scld_4_2to3_right_ip_tmp[15:0]
     5/27: $0\vidin_data_reg_scld_4_2to3_right_rp_tmp[15:0]
     6/27: $0\vidin_data_reg_scld_2_2to3_right_in_tmp[15:0]
     7/27: $0\vidin_data_reg_scld_2_2to3_right_rn_tmp[15:0]
     8/27: $0\vidin_data_reg_scld_2_2to3_right_ip_tmp[15:0]
     9/27: $0\vidin_data_reg_scld_2_2to3_right_rp_tmp[15:0]
    10/27: $0\vidin_data_reg_scld_1_2to3_right_in_tmp[15:0]
    11/27: $0\vidin_data_reg_scld_1_2to3_right_rn_tmp[15:0]
    12/27: $0\vidin_data_reg_scld_1_2to3_right_ip_tmp[15:0]
    13/27: $0\vidin_data_reg_scld_1_2to3_right_rp_tmp[15:0]
    14/27: $0\vidin_data_reg_scld_4_2to3_left_in_tmp[15:0]
    15/27: $0\vidin_data_reg_scld_4_2to3_left_rn_tmp[15:0]
    16/27: $0\vidin_data_reg_scld_4_2to3_left_ip_tmp[15:0]
    17/27: $0\vidin_data_reg_scld_4_2to3_left_rp_tmp[15:0]
    18/27: $0\vidin_data_reg_scld_2_2to3_left_in_tmp[15:0]
    19/27: $0\vidin_data_reg_scld_2_2to3_left_rn_tmp[15:0]
    20/27: $0\vidin_data_reg_scld_2_2to3_left_ip_tmp[15:0]
    21/27: $0\vidin_data_reg_scld_2_2to3_left_rp_tmp[15:0]
    22/27: $0\vidin_data_reg_scld_1_2to3_left_in_tmp[15:0]
    23/27: $0\vidin_data_reg_scld_1_2to3_left_rn_tmp[15:0]
    24/27: $0\vidin_data_reg_scld_1_2to3_left_ip_tmp[15:0]
    25/27: $0\vidin_data_reg_scld_1_2to3_left_rp_tmp[15:0]
    26/27: $0\svid_comp_switch_tmp[0:0]
    27/27: $0\vidin_data_reg_scld_4_2to3_right_in_tmp[15:0]
Creating decoders for process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
     1/35: $0\vidin_data_buf_2_sc_4[55:0] [55:48]
     2/35: $0\vidin_data_buf_2_sc_4[55:0] [47:40]
     3/35: $0\vidin_data_buf_2_sc_4[55:0] [39:32]
     4/35: $0\vidin_data_buf_2_sc_4[55:0] [31:24]
     5/35: $0\vidin_data_buf_2_sc_4[55:0] [23:16]
     6/35: $0\vidin_data_buf_2_sc_4[55:0] [15:8]
     7/35: $0\vidin_data_buf_2_sc_4[55:0] [7:0]
     8/35: $0\vidin_data_buf_2_sc_2[55:0] [47:40]
     9/35: $0\vidin_data_buf_2_sc_2[55:0] [39:32]
    10/35: $0\vidin_data_buf_2_sc_2[55:0] [31:24]
    11/35: $0\vidin_data_buf_2_sc_2[55:0] [23:16]
    12/35: $0\vidin_data_buf_2_sc_2[55:0] [15:8]
    13/35: $0\vidin_data_buf_2_sc_2[55:0] [7:0]
    14/35: $0\vidin_data_buf_2_sc_1[55:0] [47:40]
    15/35: $0\vidin_data_buf_2_sc_1[55:0] [39:32]
    16/35: $0\vidin_data_buf_2_sc_1[55:0] [31:24]
    17/35: $0\vidin_data_buf_2_sc_1[55:0] [23:16]
    18/35: $0\vidin_data_buf_2_sc_1[55:0] [15:8]
    19/35: $0\vidin_data_buf_2_sc_1[55:0] [7:0]
    20/35: $0\video_state[0:0]
    21/35: $0\vidin_addr_buf_sc_4[18:0]
    22/35: $0\vidin_data_buf_2_sc_2[55:0] [55:48]
    23/35: $0\vidin_data_buf_sc_4[63:0]
    24/35: $0\vidin_addr_buf_sc_2[18:0]
    25/35: $0\vidin_data_buf_2_sc_1[55:0] [55:48]
    26/35: $0\vidin_data_buf_sc_2[63:0]
    27/35: $0\vidin_addr_buf_sc_1[18:0]
    28/35: $0\tm3_sram_adsp[0:0]
    29/35: $0\vidin_data_buf_sc_1[63:0]
    30/35: $0\vert[9:0]
    31/35: $0\horiz[9:0]
    32/35: $0\tm3_sram_oe[1:0]
    33/35: $0\tm3_sram_we[7:0]
    34/35: $0\tm3_sram_addr[18:0]
    35/35: $0\tm3_sram_data_xhdl0[63:0]
Creating decoders for process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
Creating decoders for process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:396$38'.
     1/6: $0\corr_out_45[17:0]
     2/6: $0\corr_out_44[17:0]
     3/6: $0\corr_out_43[17:0]
     4/6: $0\corr_out_42[17:0]
     5/6: $0\corr_out_41[17:0]
     6/6: $0\corr_out_40[17:0]
Creating decoders for process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
     1/11: $0\corr_out_210[17:0]
     2/11: $0\corr_out_29[17:0]
     3/11: $0\corr_out_28[17:0]
     4/11: $0\corr_out_27[17:0]
     5/11: $0\corr_out_26[17:0]
     6/11: $0\corr_out_25[17:0]
     7/11: $0\corr_out_24[17:0]
     8/11: $0\corr_out_23[17:0]
     9/11: $0\corr_out_22[17:0]
    10/11: $0\corr_out_21[17:0]
    11/11: $0\corr_out_20[17:0]
Creating decoders for process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
     1/21: $0\corr_out_120[17:0]
     2/21: $0\corr_out_119[17:0]
     3/21: $0\corr_out_118[17:0]
     4/21: $0\corr_out_117[17:0]
     5/21: $0\corr_out_116[17:0]
     6/21: $0\corr_out_115[17:0]
     7/21: $0\corr_out_114[17:0]
     8/21: $0\corr_out_113[17:0]
     9/21: $0\corr_out_112[17:0]
    10/21: $0\corr_out_111[17:0]
    11/21: $0\corr_out_110[17:0]
    12/21: $0\corr_out_19[17:0]
    13/21: $0\corr_out_18[17:0]
    14/21: $0\corr_out_17[17:0]
    15/21: $0\corr_out_16[17:0]
    16/21: $0\corr_out_15[17:0]
    17/21: $0\corr_out_14[17:0]
    18/21: $0\corr_out_13[17:0]
    19/21: $0\corr_out_12[17:0]
    20/21: $0\corr_out_11[17:0]
    21/21: $0\corr_out_10[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\my_divider.\Done' from process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2412$123'.
No latch inferred for signal `\my_divider.\EA' from process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2412$123'.
No latch inferred for signal `\my_divider.\Rsel' from process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2412$123'.
No latch inferred for signal `\my_divider.\LR' from process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2412$123'.
No latch inferred for signal `\my_divider.\ER' from process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2412$123'.
No latch inferred for signal `\my_divider.\ER0' from process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2412$123'.
No latch inferred for signal `\my_divider.\LC' from process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2412$123'.
No latch inferred for signal `\my_divider.\EC' from process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2412$123'.
No latch inferred for signal `\my_divider.\Y' from process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2373$117'.
No latch inferred for signal `\my_wrapper_divider.\Y' from process `\my_wrapper_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2297$115'.
No latch inferred for signal `\my_wrapper_divider.\start' from process `\my_wrapper_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2297$115'.
No latch inferred for signal `\my_wrapper_divider.\LA' from process `\my_wrapper_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2297$115'.
No latch inferred for signal `\my_wrapper_divider.\EB' from process `\my_wrapper_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2297$115'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\my_divider.\Remainder' using process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2477$126'.
  created $dff cell `$procdff$1622' with positive edge clock.
Creating register for signal `\my_divider.\Count' using process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2477$126'.
  created $dff cell `$procdff$1623' with positive edge clock.
Creating register for signal `\my_divider.\RegB' using process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2477$126'.
  created $dff cell `$procdff$1624' with positive edge clock.
Creating register for signal `\my_divider.\DataA' using process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2477$126'.
  created $dff cell `$procdff$1625' with positive edge clock.
Creating register for signal `\my_divider.\ff0' using process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2477$126'.
  created $dff cell `$procdff$1626' with positive edge clock.
Creating register for signal `\my_divider.\y' using process `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2404$121'.
  created $dff cell `$procdff$1627' with positive edge clock.
Creating register for signal `\my_wrapper_divider.\y' using process `\my_wrapper_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2289$113'.
  created $dff cell `$procdff$1628' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_3' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1629' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_4' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1630' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_5' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1631' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_6' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1632' with positive edge clock.
Creating register for signal `\port_bus_1to0.\counter_out' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1633' with positive edge clock.
Creating register for signal `\port_bus_1to0.\vidin_addr_reg_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1634' with positive edge clock.
Creating register for signal `\port_bus_1to0.\svid_comp_switch_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1635' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_1' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1636' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_2' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1637' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_05_00_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1638' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_05_01_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1639' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_05_02_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1640' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_05_03_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1641' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_05_04_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1642' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_05_05_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1643' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_00_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1644' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_01_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1645' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_02_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1646' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_03_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1647' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_04_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1648' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_05_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1649' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_06_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1650' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_07_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1651' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_08_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1652' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_09_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1653' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_10_10_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1654' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_00_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1655' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_01_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1656' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_02_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1657' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_03_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1658' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_04_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1659' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_05_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1660' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_06_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1661' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_07_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1662' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_08_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1663' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_09_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1664' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_10_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1665' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_11_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1666' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_12_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1667' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_13_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1668' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_14_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1669' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_15_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1670' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_16_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1671' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_17_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1672' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_18_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1673' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_19_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1674' with positive edge clock.
Creating register for signal `\port_bus_1to0.\v_corr_20_20_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
  created $dff cell `$procdff$1675' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_3_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1983$107'.
  created $dff cell `$procdff$1676' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_4_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1983$107'.
  created $dff cell `$procdff$1677' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_5_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1983$107'.
  created $dff cell `$procdff$1678' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_6_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1983$107'.
  created $dff cell `$procdff$1679' with positive edge clock.
Creating register for signal `\port_bus_1to0.\counter_out_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1983$107'.
  created $dff cell `$procdff$1680' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_1_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1983$107'.
  created $dff cell `$procdff$1681' with positive edge clock.
Creating register for signal `\port_bus_1to0.\bus_word_2_tmp' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1983$107'.
  created $dff cell `$procdff$1682' with positive edge clock.
Creating register for signal `\port_bus_1to0.\counter' using process `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1983$107'.
  created $dff cell `$procdff$1683' with positive edge clock.
Creating register for signal `\corr_seq.\corr_out' using process `\corr_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1848$102'.
  created $dff cell `$procdff$1684' with positive edge clock.
Creating register for signal `\corr_seq.\in_l_re_reg' using process `\corr_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1848$102'.
  created $dff cell `$procdff$1685' with positive edge clock.
Creating register for signal `\corr_seq.\in_l_im_reg' using process `\corr_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1848$102'.
  created $dff cell `$procdff$1686' with positive edge clock.
Creating register for signal `\corr_seq.\in_r_re_reg' using process `\corr_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1848$102'.
  created $dff cell `$procdff$1687' with positive edge clock.
Creating register for signal `\corr_seq.\in_r_im_reg' using process `\corr_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1848$102'.
  created $dff cell `$procdff$1688' with positive edge clock.
Creating register for signal `\corr_seq.\lrexrre_reg' using process `\corr_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1848$102'.
  created $dff cell `$procdff$1689' with positive edge clock.
Creating register for signal `\corr_seq.\limxrim_reg' using process `\corr_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1848$102'.
  created $dff cell `$procdff$1690' with positive edge clock.
Creating register for signal `\corr_seq.\corr_out_tmp' using process `\corr_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1848$102'.
  created $dff cell `$procdff$1691' with positive edge clock.
Creating register for signal `\wrapper_norm_seq.\din_1_reg' using process `\wrapper_norm_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1789$94'.
  created $dff cell `$procdff$1692' with positive edge clock.
Creating register for signal `\wrapper_norm_seq.\din_2_reg' using process `\wrapper_norm_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1789$94'.
  created $dff cell `$procdff$1693' with positive edge clock.
Creating register for signal `\wrapper_norm_seq.\din_1_tmp1' using process `\wrapper_norm_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1789$94'.
  created $dff cell `$procdff$1694' with positive edge clock.
Creating register for signal `\wrapper_norm_seq.\din_2_tmp1' using process `\wrapper_norm_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1789$94'.
  created $dff cell `$procdff$1695' with positive edge clock.
Creating register for signal `\wrapper_norm_seq.\din_1_tmp2' using process `\wrapper_norm_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1789$94'.
  created $dff cell `$procdff$1696' with positive edge clock.
Creating register for signal `\wrapper_norm_seq.\din_2_tmp2' using process `\wrapper_norm_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1789$94'.
  created $dff cell `$procdff$1697' with positive edge clock.
Creating register for signal `\wrapper_norm_seq.\addin_1' using process `\wrapper_norm_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1789$94'.
  created $dff cell `$procdff$1698' with positive edge clock.
Creating register for signal `\wrapper_norm_seq.\addin_2' using process `\wrapper_norm_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1789$94'.
  created $dff cell `$procdff$1699' with positive edge clock.
Creating register for signal `\wrapper_norm_seq.\add_out' using process `\wrapper_norm_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1789$94'.
  created $dff cell `$procdff$1700' with positive edge clock.
Creating register for signal `\wrapper_corr_5_seq.\corr_out_0' using process `\wrapper_corr_5_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1741$92'.
  created $dff cell `$procdff$1701' with positive edge clock.
Creating register for signal `\wrapper_corr_5_seq.\corr_out_1' using process `\wrapper_corr_5_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1741$92'.
  created $dff cell `$procdff$1702' with positive edge clock.
Creating register for signal `\wrapper_corr_5_seq.\corr_out_2' using process `\wrapper_corr_5_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1741$92'.
  created $dff cell `$procdff$1703' with positive edge clock.
Creating register for signal `\wrapper_corr_5_seq.\corr_out_3' using process `\wrapper_corr_5_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1741$92'.
  created $dff cell `$procdff$1704' with positive edge clock.
Creating register for signal `\wrapper_corr_5_seq.\corr_out_4' using process `\wrapper_corr_5_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1741$92'.
  created $dff cell `$procdff$1705' with positive edge clock.
Creating register for signal `\wrapper_corr_5_seq.\corr_out_5' using process `\wrapper_corr_5_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1741$92'.
  created $dff cell `$procdff$1706' with positive edge clock.
Creating register for signal `\wrapper_corr_10.\corr_out_10' using process `\wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
  created $dff cell `$procdff$1707' with positive edge clock.
Creating register for signal `\wrapper_corr_10.\corr_out_0' using process `\wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
  created $dff cell `$procdff$1708' with positive edge clock.
Creating register for signal `\wrapper_corr_10.\corr_out_1' using process `\wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
  created $dff cell `$procdff$1709' with positive edge clock.
Creating register for signal `\wrapper_corr_10.\corr_out_2' using process `\wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
  created $dff cell `$procdff$1710' with positive edge clock.
Creating register for signal `\wrapper_corr_10.\corr_out_3' using process `\wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
  created $dff cell `$procdff$1711' with positive edge clock.
Creating register for signal `\wrapper_corr_10.\corr_out_4' using process `\wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
  created $dff cell `$procdff$1712' with positive edge clock.
Creating register for signal `\wrapper_corr_10.\corr_out_5' using process `\wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
  created $dff cell `$procdff$1713' with positive edge clock.
Creating register for signal `\wrapper_corr_10.\corr_out_6' using process `\wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
  created $dff cell `$procdff$1714' with positive edge clock.
Creating register for signal `\wrapper_corr_10.\corr_out_7' using process `\wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
  created $dff cell `$procdff$1715' with positive edge clock.
Creating register for signal `\wrapper_corr_10.\corr_out_8' using process `\wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
  created $dff cell `$procdff$1716' with positive edge clock.
Creating register for signal `\wrapper_corr_10.\corr_out_9' using process `\wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
  created $dff cell `$procdff$1717' with positive edge clock.
Creating register for signal `\wrapper_norm.\din_1_reg' using process `\wrapper_norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1413$82'.
  created $dff cell `$procdff$1718' with positive edge clock.
Creating register for signal `\wrapper_norm.\din_2_reg' using process `\wrapper_norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1413$82'.
  created $dff cell `$procdff$1719' with positive edge clock.
Creating register for signal `\wrapper_norm.\din_1_tmp1' using process `\wrapper_norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1413$82'.
  created $dff cell `$procdff$1720' with positive edge clock.
Creating register for signal `\wrapper_norm.\din_2_tmp1' using process `\wrapper_norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1413$82'.
  created $dff cell `$procdff$1721' with positive edge clock.
Creating register for signal `\wrapper_norm.\din_1_tmp2' using process `\wrapper_norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1413$82'.
  created $dff cell `$procdff$1722' with positive edge clock.
Creating register for signal `\wrapper_norm.\din_2_tmp2' using process `\wrapper_norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1413$82'.
  created $dff cell `$procdff$1723' with positive edge clock.
Creating register for signal `\wrapper_norm.\addin_1' using process `\wrapper_norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1413$82'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `\wrapper_norm.\addin_2' using process `\wrapper_norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1413$82'.
  created $dff cell `$procdff$1725' with positive edge clock.
Creating register for signal `\wrapper_norm.\add_out' using process `\wrapper_norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1413$82'.
  created $dff cell `$procdff$1726' with positive edge clock.
Creating register for signal `\corr.\corr_out' using process `\corr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1371$77'.
  created $dff cell `$procdff$1727' with positive edge clock.
Creating register for signal `\corr.\lrexrre_reg' using process `\corr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1371$77'.
  created $dff cell `$procdff$1728' with positive edge clock.
Creating register for signal `\corr.\limxrim_reg' using process `\corr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1371$77'.
  created $dff cell `$procdff$1729' with positive edge clock.
Creating register for signal `\corr.\corr_out_tmp' using process `\corr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1371$77'.
  created $dff cell `$procdff$1730' with positive edge clock.
Creating register for signal `\sh_reg.\dout_1' using process `\sh_reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1338$75'.
  created $dff cell `$procdff$1731' with positive edge clock.
Creating register for signal `\sh_reg.\dout_2' using process `\sh_reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1338$75'.
  created $dff cell `$procdff$1732' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_10' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1733' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_11' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1734' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_12' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_13' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_14' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_15' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_16' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_17' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_18' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_19' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_20' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1743' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_0' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1744' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_1' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1745' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_2' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1746' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_3' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1747' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_4' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1748' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_5' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1749' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_6' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1750' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_7' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1751' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_8' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1752' with positive edge clock.
Creating register for signal `\wrapper_corr_20.\corr_out_9' using process `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
  created $dff cell `$procdff$1753' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_new_data_scld_1_2to3_left' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1754' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_rp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1755' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_ip' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1756' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_rn' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1757' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_in' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_new_data_scld_2_2to3_left' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1759' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_rp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1760' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_ip' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1761' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_rn' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1762' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_in' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1763' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_new_data_scld_4_2to3_left' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1764' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_rp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1765' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_ip' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1766' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_rn' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1767' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_in' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1768' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_new_data_scld_1_2to3_right' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_rp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_ip' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1771' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_rn' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1772' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_in' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1773' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_new_data_scld_2_2to3_right' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1774' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_rp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1775' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_ip' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1776' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_rn' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1777' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_in' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1778' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_new_data_scld_4_2to3_right' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1779' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_rp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1780' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_ip' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1781' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_rn' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1782' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_in' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1783' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_addr_reg' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1784' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\svid_comp_switch' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
  created $dff cell `$procdff$1785' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\bus_word_3_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:935$64'.
  created $dff cell `$procdff$1786' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\bus_word_4_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:935$64'.
  created $dff cell `$procdff$1787' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\bus_word_5_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:935$64'.
  created $dff cell `$procdff$1788' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\bus_word_6_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:935$64'.
  created $dff cell `$procdff$1789' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\counter_out_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:935$64'.
  created $dff cell `$procdff$1790' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_addr_reg_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1791' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\svid_comp_switch_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1792' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_rp_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1793' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_ip_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1794' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_rn_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1795' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_left_in_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1796' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_rp_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1797' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_ip_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1798' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_rn_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1799' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_left_in_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1800' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_rp_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1801' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_ip_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1802' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_rn_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1803' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_left_in_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1804' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_rp_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1805' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_ip_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1806' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_rn_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1807' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_1_2to3_right_in_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1808' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_rp_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1809' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_ip_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1810' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_rn_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1811' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_2_2to3_right_in_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1812' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_rp_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1813' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_ip_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1814' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_rn_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1815' with positive edge clock.
Creating register for signal `\port_bus_2to1_1.\vidin_data_reg_scld_4_2to3_right_in_tmp' using process `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
  created $dff cell `$procdff$1816' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\tm3_sram_data_xhdl0' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1817' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\tm3_sram_addr' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1818' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\tm3_sram_we' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1819' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\tm3_sram_oe' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1820' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\tm3_sram_adsp' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1821' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\horiz' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1822' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vert' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1823' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_data_buf_sc_1' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1824' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_data_buf_2_sc_1' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1825' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_addr_buf_sc_1' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1826' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_data_buf_sc_2' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1827' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_data_buf_2_sc_2' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1828' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_addr_buf_sc_2' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1829' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_data_buf_sc_4' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1830' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_data_buf_2_sc_4' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1831' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_addr_buf_sc_4' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1832' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\video_state' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
  created $dff cell `$procdff$1833' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_new_data_scld_1_2to3_left_reg' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
  created $dff cell `$procdff$1834' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_data_reg_scld_1_2to3_left_reg' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
  created $dff cell `$procdff$1835' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_new_data_scld_2_2to3_left_reg' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
  created $dff cell `$procdff$1836' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_data_reg_scld_2_2to3_left_reg' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
  created $dff cell `$procdff$1837' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_new_data_scld_4_2to3_left_reg' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
  created $dff cell `$procdff$1838' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_data_reg_scld_4_2to3_left_reg' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
  created $dff cell `$procdff$1839' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_new_data_scld_1_2to3_right_reg' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
  created $dff cell `$procdff$1840' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_data_reg_scld_1_2to3_right_reg' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
  created $dff cell `$procdff$1841' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_new_data_scld_2_2to3_right_reg' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
  created $dff cell `$procdff$1842' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_data_reg_scld_2_2to3_right_reg' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
  created $dff cell `$procdff$1843' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_new_data_scld_4_2to3_right_reg' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
  created $dff cell `$procdff$1844' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_data_reg_scld_4_2to3_right_reg' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
  created $dff cell `$procdff$1845' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\vidin_addr_reg_2to3_reg' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
  created $dff cell `$procdff$1846' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_40' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:396$38'.
  created $dff cell `$procdff$1847' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_41' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:396$38'.
  created $dff cell `$procdff$1848' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_42' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:396$38'.
  created $dff cell `$procdff$1849' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_43' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:396$38'.
  created $dff cell `$procdff$1850' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_44' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:396$38'.
  created $dff cell `$procdff$1851' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_45' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:396$38'.
  created $dff cell `$procdff$1852' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_20' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
  created $dff cell `$procdff$1853' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_21' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
  created $dff cell `$procdff$1854' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_22' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
  created $dff cell `$procdff$1855' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_23' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
  created $dff cell `$procdff$1856' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_24' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
  created $dff cell `$procdff$1857' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_25' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
  created $dff cell `$procdff$1858' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_26' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
  created $dff cell `$procdff$1859' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_27' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
  created $dff cell `$procdff$1860' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_28' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
  created $dff cell `$procdff$1861' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_29' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
  created $dff cell `$procdff$1862' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_210' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
  created $dff cell `$procdff$1863' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_10' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1864' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_11' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1865' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_12' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1866' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_13' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1867' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_14' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1868' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_15' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1869' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_16' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1870' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_17' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1871' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_18' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1872' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_19' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1873' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_110' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1874' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_111' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1875' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_112' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1876' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_113' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1877' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_114' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1878' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_115' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1879' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_116' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1880' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_117' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1881' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_118' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1882' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_119' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1883' with positive edge clock.
Creating register for signal `\sv_chip1_hierarchy_no_mem.\corr_out_120' using process `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
  created $dff cell `$procdff$1884' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 9 empty switches in `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2477$126'.
Removing empty process `my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2477$126'.
Found and cleaned up 4 empty switches in `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2412$123'.
Removing empty process `my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2412$123'.
Found and cleaned up 1 empty switch in `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2404$121'.
Removing empty process `my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2404$121'.
Found and cleaned up 4 empty switches in `\my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2373$117'.
Removing empty process `my_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2373$117'.
Found and cleaned up 2 empty switches in `\my_wrapper_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2297$115'.
Removing empty process `my_wrapper_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2297$115'.
Found and cleaned up 1 empty switch in `\my_wrapper_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2289$113'.
Removing empty process `my_wrapper_divider.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2289$113'.
Found and cleaned up 3 empty switches in `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
Removing empty process `port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2109$111'.
Found and cleaned up 4 empty switches in `\port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1983$107'.
Removing empty process `port_bus_1to0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1983$107'.
Found and cleaned up 1 empty switch in `\corr_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1848$102'.
Removing empty process `corr_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1848$102'.
Found and cleaned up 3 empty switches in `\wrapper_norm_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1789$94'.
Removing empty process `wrapper_norm_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1789$94'.
Found and cleaned up 1 empty switch in `\wrapper_corr_5_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1741$92'.
Removing empty process `wrapper_corr_5_seq.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1741$92'.
Found and cleaned up 1 empty switch in `\wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
Removing empty process `wrapper_corr_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1612$90'.
Found and cleaned up 3 empty switches in `\wrapper_norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1413$82'.
Removing empty process `wrapper_norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1413$82'.
Found and cleaned up 1 empty switch in `\corr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1371$77'.
Removing empty process `corr.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1371$77'.
Found and cleaned up 1 empty switch in `\sh_reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1338$75'.
Removing empty process `sh_reg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1338$75'.
Found and cleaned up 1 empty switch in `\wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
Removing empty process `wrapper_corr_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1269$73'.
Found and cleaned up 3 empty switches in `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
Removing empty process `port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:955$65'.
Found and cleaned up 1 empty switch in `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:935$64'.
Removing empty process `port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:935$64'.
Found and cleaned up 1 empty switch in `\port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
Removing empty process `port_bus_2to1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:862$63'.
Found and cleaned up 11 empty switches in `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
Removing empty process `sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:435$47'.
Removing empty process `sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:418$46'.
Found and cleaned up 1 empty switch in `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:396$38'.
Removing empty process `sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:396$38'.
Found and cleaned up 1 empty switch in `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
Removing empty process `sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:364$25'.
Found and cleaned up 1 empty switch in `\sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
Removing empty process `sv_chip1_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:312$2'.
Cleaned up 59 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module my_divider.
<suppressed ~34 debug messages>
Optimizing module my_wrapper_divider.
<suppressed ~7 debug messages>
Optimizing module port_bus_1to0.
<suppressed ~9 debug messages>
Optimizing module corr_seq.
<suppressed ~1 debug messages>
Optimizing module wrapper_norm_seq.
<suppressed ~5 debug messages>
Optimizing module wrapper_corr_5_seq.
<suppressed ~1 debug messages>
Optimizing module wrapper_norm_corr_5_seq.
Optimizing module wrapper_corr_10.
<suppressed ~1 debug messages>
Optimizing module wrapper_norm_corr_10.
Optimizing module wrapper_norm.
<suppressed ~5 debug messages>
Optimizing module corr.
<suppressed ~1 debug messages>
Optimizing module sh_reg.
<suppressed ~1 debug messages>
Optimizing module wrapper_corr_20.
<suppressed ~1 debug messages>
Optimizing module wrapper_norm_corr_20.
Optimizing module port_bus_2to1_1.
<suppressed ~4 debug messages>
Optimizing module sv_chip1_hierarchy_no_mem.
<suppressed ~19 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module my_divider.
Optimizing module my_wrapper_divider.
Optimizing module port_bus_1to0.
Optimizing module corr_seq.
Optimizing module wrapper_norm_seq.
Optimizing module wrapper_corr_5_seq.
Optimizing module wrapper_norm_corr_5_seq.
Optimizing module wrapper_corr_10.
Optimizing module wrapper_norm_corr_10.
Optimizing module wrapper_norm.
Optimizing module corr.
Optimizing module sh_reg.
Optimizing module wrapper_corr_20.
Optimizing module wrapper_norm_corr_20.
Optimizing module port_bus_2to1_1.
Optimizing module sv_chip1_hierarchy_no_mem.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\my_divider'.
<suppressed ~66 debug messages>
Finding identical cells in module `\my_wrapper_divider'.
<suppressed ~39 debug messages>
Finding identical cells in module `\port_bus_1to0'.
<suppressed ~144 debug messages>
Finding identical cells in module `\corr_seq'.
Finding identical cells in module `\wrapper_norm_seq'.
Finding identical cells in module `\wrapper_corr_5_seq'.
Finding identical cells in module `\wrapper_norm_corr_5_seq'.
Finding identical cells in module `\wrapper_corr_10'.
Finding identical cells in module `\wrapper_norm_corr_10'.
Finding identical cells in module `\wrapper_norm'.
Finding identical cells in module `\corr'.
Finding identical cells in module `\sh_reg'.
Finding identical cells in module `\wrapper_corr_20'.
Finding identical cells in module `\wrapper_norm_corr_20'.
Finding identical cells in module `\port_bus_2to1_1'.
<suppressed ~189 debug messages>
Finding identical cells in module `\sv_chip1_hierarchy_no_mem'.
<suppressed ~48 debug messages>
Removed a total of 162 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \my_divider..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$222.
    dead port 2/2 on $mux $procmux$214.
    dead port 2/2 on $mux $procmux$274.
    dead port 2/2 on $mux $procmux$207.
    dead port 2/2 on $mux $procmux$199.
    dead port 2/2 on $mux $procmux$192.
    dead port 2/2 on $mux $procmux$282.
    dead port 2/2 on $mux $procmux$267.
Running muxtree optimizer on module \my_wrapper_divider..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$292.
Running muxtree optimizer on module \port_bus_1to0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \corr_seq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper_norm_seq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$690: \din_1_reg -> { 1'0 \din_1_reg [14:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper_corr_5_seq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper_norm_corr_5_seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_corr_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper_norm_corr_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$753: \din_1_reg -> { 1'0 \din_1_reg [14:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \corr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sh_reg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper_corr_20..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper_norm_corr_20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \port_bus_2to1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sv_chip1_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 9 multiplexer ports.
<suppressed ~264 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \my_divider.
    New ctrl vector for $pmux cell $procmux$226: $auto$opt_reduce.cc:134:opt_mux$1886
    New ctrl vector for $pmux cell $procmux$252: $auto$opt_reduce.cc:134:opt_mux$1888
  Optimizing cells in module \my_divider.
  Optimizing cells in module \my_wrapper_divider.
    New ctrl vector for $pmux cell $procmux$299: { $procmux$311_CMP $auto$opt_reduce.cc:134:opt_mux$1890 }
    New ctrl vector for $pmux cell $procmux$304: { $procmux$312_CMP $auto$opt_reduce.cc:134:opt_mux$1892 }
    New ctrl vector for $pmux cell $procmux$309: { $procmux$312_CMP $auto$opt_reduce.cc:134:opt_mux$1894 }
  Optimizing cells in module \my_wrapper_divider.
  Optimizing cells in module \port_bus_1to0.
    New ctrl vector for $pmux cell $procmux$578: { $procmux$657_CMP $procmux$656_CMP $procmux$655_CMP $procmux$654_CMP $procmux$653_CMP $procmux$652_CMP $auto$opt_reduce.cc:134:opt_mux$1896 }
  Optimizing cells in module \port_bus_1to0.
  Optimizing cells in module \corr_seq.
  Optimizing cells in module \wrapper_norm_seq.
  Optimizing cells in module \wrapper_corr_5_seq.
  Optimizing cells in module \wrapper_norm_corr_5_seq.
  Optimizing cells in module \wrapper_corr_10.
  Optimizing cells in module \wrapper_norm_corr_10.
  Optimizing cells in module \wrapper_norm.
  Optimizing cells in module \corr.
  Optimizing cells in module \sh_reg.
  Optimizing cells in module \wrapper_corr_20.
  Optimizing cells in module \wrapper_norm_corr_20.
  Optimizing cells in module \port_bus_2to1_1.
    New ctrl vector for $pmux cell $procmux$1128: { $auto$opt_reduce.cc:134:opt_mux$1898 $procmux$1129_CMP }
    New ctrl vector for $pmux cell $procmux$1119: { $procmux$1135_CMP $auto$opt_reduce.cc:134:opt_mux$1900 }
    New ctrl vector for $pmux cell $procmux$990: { $auto$opt_reduce.cc:134:opt_mux$1902 $procmux$1129_CMP }
    New ctrl vector for $pmux cell $procmux$981: { $auto$opt_reduce.cc:134:opt_mux$1904 $procmux$1129_CMP }
    New ctrl vector for $pmux cell $procmux$972: { $auto$opt_reduce.cc:134:opt_mux$1906 $procmux$1129_CMP }
    New ctrl vector for $pmux cell $procmux$963: { $procmux$1135_CMP $auto$opt_reduce.cc:134:opt_mux$1908 }
    New ctrl vector for $pmux cell $procmux$954: { $procmux$1135_CMP $auto$opt_reduce.cc:134:opt_mux$1910 }
  Optimizing cells in module \port_bus_2to1_1.
  Optimizing cells in module \sv_chip1_hierarchy_no_mem.
    New ctrl vector for $pmux cell $procmux$1476: $auto$opt_reduce.cc:134:opt_mux$1912
    New ctrl vector for $pmux cell $procmux$1423: $auto$opt_reduce.cc:134:opt_mux$1914
    New ctrl vector for $pmux cell $procmux$1398: $auto$opt_reduce.cc:134:opt_mux$1916
    New ctrl vector for $pmux cell $procmux$1373: $auto$opt_reduce.cc:134:opt_mux$1918
  Optimizing cells in module \sv_chip1_hierarchy_no_mem.
Performed a total of 17 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\my_divider'.
<suppressed ~6 debug messages>
Finding identical cells in module `\my_wrapper_divider'.
<suppressed ~6 debug messages>
Finding identical cells in module `\port_bus_1to0'.
Finding identical cells in module `\corr_seq'.
Finding identical cells in module `\wrapper_norm_seq'.
Finding identical cells in module `\wrapper_corr_5_seq'.
Finding identical cells in module `\wrapper_norm_corr_5_seq'.
Finding identical cells in module `\wrapper_corr_10'.
Finding identical cells in module `\wrapper_norm_corr_10'.
Finding identical cells in module `\wrapper_norm'.
Finding identical cells in module `\corr'.
Finding identical cells in module `\sh_reg'.
Finding identical cells in module `\wrapper_corr_20'.
Finding identical cells in module `\wrapper_norm_corr_20'.
Finding identical cells in module `\port_bus_2to1_1'.
<suppressed ~33 debug messages>
Finding identical cells in module `\sv_chip1_hierarchy_no_mem'.
Removed a total of 15 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1626 ($dff) from module my_divider (D = \DataA [15], Q = \ff0, rval = 1'0).
Adding SRST signal on $procdff$1627 ($dff) from module my_divider (D = $procmux$285_Y, Q = \y, rval = 2'00).
Adding SRST signal on $procdff$1623 ($dff) from module my_divider (D = $procmux$149_Y, Q = \Count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$1925 ($sdff) from module my_divider (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2539$142_Y [3:0], Q = \Count).
Adding SRST signal on $procdff$1625 ($dff) from module my_divider (D = $procmux$167_Y, Q = \DataA, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1929 ($sdff) from module my_divider (D = $procmux$167_Y, Q = \DataA).
Adding SRST signal on $procdff$1624 ($dff) from module my_divider (D = $procmux$182_Y, Q = \RegB, rval = 17'00000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1933 ($sdff) from module my_divider (D = \data_in_b, Q = \RegB).
Adding SRST signal on $procdff$1622 ($dff) from module my_divider (D = $procmux$176_Y, Q = \Remainder, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1935 ($sdff) from module my_divider (D = $procmux$176_Y, Q = \Remainder).
Adding SRST signal on $procdff$1628 ($dff) from module my_wrapper_divider (D = $procmux$294_Y, Q = \y, rval = 2'00).
Adding SRST signal on $procdff$1683 ($dff) from module port_bus_1to0 (D = $procmux$666_Y [0], Q = \counter [0], rval = 1'0).
Adding SRST signal on $procdff$1683 ($dff) from module port_bus_1to0 (D = $procmux$663_Y [3], Q = \counter [3], rval = 1'0).
Adding SRST signal on $procdff$1683 ($dff) from module port_bus_1to0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:2010$110_Y [2:1], Q = \counter [2:1], rval = 2'00).
Adding SRST signal on $procdff$1682 ($dff) from module port_bus_1to0 (D = $procmux$626_Y, Q = \bus_word_2_tmp, rval = 8'00000000).
Adding SRST signal on $procdff$1634 ($dff) from module port_bus_1to0 (D = $procmux$552_Y, Q = \vidin_addr_reg_tmp, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1948 ($sdff) from module port_bus_1to0 (D = \vidin_addr_reg, Q = \vidin_addr_reg_tmp).
Adding SRST signal on $procdff$1635 ($dff) from module port_bus_1to0 (D = $procmux$546_Y, Q = \svid_comp_switch_tmp, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1950 ($sdff) from module port_bus_1to0 (D = \svid_comp_switch, Q = \svid_comp_switch_tmp).
Adding SRST signal on $procdff$1636 ($dff) from module port_bus_1to0 (D = \bus_word_1_tmp, Q = \bus_word_1, rval = 8'00000000).
Adding SRST signal on $procdff$1637 ($dff) from module port_bus_1to0 (D = \bus_word_2_tmp, Q = \bus_word_2, rval = 8'00000000).
Adding SRST signal on $procdff$1638 ($dff) from module port_bus_1to0 (D = $procmux$540_Y, Q = \v_corr_05_00_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1954 ($sdff) from module port_bus_1to0 (D = \v_corr_05_00, Q = \v_corr_05_00_tmp).
Adding SRST signal on $procdff$1639 ($dff) from module port_bus_1to0 (D = $procmux$534_Y, Q = \v_corr_05_01_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1956 ($sdff) from module port_bus_1to0 (D = \v_corr_05_01, Q = \v_corr_05_01_tmp).
Adding SRST signal on $procdff$1640 ($dff) from module port_bus_1to0 (D = $procmux$528_Y, Q = \v_corr_05_02_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1958 ($sdff) from module port_bus_1to0 (D = \v_corr_05_02, Q = \v_corr_05_02_tmp).
Adding SRST signal on $procdff$1641 ($dff) from module port_bus_1to0 (D = $procmux$522_Y, Q = \v_corr_05_03_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1960 ($sdff) from module port_bus_1to0 (D = \v_corr_05_03, Q = \v_corr_05_03_tmp).
Adding SRST signal on $procdff$1642 ($dff) from module port_bus_1to0 (D = $procmux$516_Y, Q = \v_corr_05_04_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1962 ($sdff) from module port_bus_1to0 (D = \v_corr_05_04, Q = \v_corr_05_04_tmp).
Adding SRST signal on $procdff$1643 ($dff) from module port_bus_1to0 (D = $procmux$510_Y, Q = \v_corr_05_05_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1964 ($sdff) from module port_bus_1to0 (D = \v_corr_05_05, Q = \v_corr_05_05_tmp).
Adding SRST signal on $procdff$1644 ($dff) from module port_bus_1to0 (D = $procmux$504_Y, Q = \v_corr_10_00_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1966 ($sdff) from module port_bus_1to0 (D = \v_corr_10_00, Q = \v_corr_10_00_tmp).
Adding SRST signal on $procdff$1645 ($dff) from module port_bus_1to0 (D = $procmux$498_Y, Q = \v_corr_10_01_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1968 ($sdff) from module port_bus_1to0 (D = \v_corr_10_01, Q = \v_corr_10_01_tmp).
Adding SRST signal on $procdff$1646 ($dff) from module port_bus_1to0 (D = $procmux$492_Y, Q = \v_corr_10_02_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1970 ($sdff) from module port_bus_1to0 (D = \v_corr_10_02, Q = \v_corr_10_02_tmp).
Adding SRST signal on $procdff$1647 ($dff) from module port_bus_1to0 (D = $procmux$486_Y, Q = \v_corr_10_03_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1972 ($sdff) from module port_bus_1to0 (D = \v_corr_10_03, Q = \v_corr_10_03_tmp).
Adding SRST signal on $procdff$1648 ($dff) from module port_bus_1to0 (D = $procmux$480_Y, Q = \v_corr_10_04_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1974 ($sdff) from module port_bus_1to0 (D = \v_corr_10_04, Q = \v_corr_10_04_tmp).
Adding SRST signal on $procdff$1649 ($dff) from module port_bus_1to0 (D = $procmux$474_Y, Q = \v_corr_10_05_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1976 ($sdff) from module port_bus_1to0 (D = \v_corr_10_05, Q = \v_corr_10_05_tmp).
Adding SRST signal on $procdff$1650 ($dff) from module port_bus_1to0 (D = $procmux$468_Y, Q = \v_corr_10_06_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1978 ($sdff) from module port_bus_1to0 (D = \v_corr_10_06, Q = \v_corr_10_06_tmp).
Adding SRST signal on $procdff$1651 ($dff) from module port_bus_1to0 (D = $procmux$462_Y, Q = \v_corr_10_07_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1980 ($sdff) from module port_bus_1to0 (D = \v_corr_10_07, Q = \v_corr_10_07_tmp).
Adding SRST signal on $procdff$1652 ($dff) from module port_bus_1to0 (D = $procmux$456_Y, Q = \v_corr_10_08_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1982 ($sdff) from module port_bus_1to0 (D = \v_corr_10_08, Q = \v_corr_10_08_tmp).
Adding SRST signal on $procdff$1653 ($dff) from module port_bus_1to0 (D = $procmux$450_Y, Q = \v_corr_10_09_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1984 ($sdff) from module port_bus_1to0 (D = \v_corr_10_09, Q = \v_corr_10_09_tmp).
Adding SRST signal on $procdff$1654 ($dff) from module port_bus_1to0 (D = $procmux$444_Y, Q = \v_corr_10_10_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1986 ($sdff) from module port_bus_1to0 (D = \v_corr_10_10, Q = \v_corr_10_10_tmp).
Adding SRST signal on $procdff$1655 ($dff) from module port_bus_1to0 (D = $procmux$438_Y, Q = \v_corr_20_00_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1988 ($sdff) from module port_bus_1to0 (D = \v_corr_20_00, Q = \v_corr_20_00_tmp).
Adding SRST signal on $procdff$1656 ($dff) from module port_bus_1to0 (D = $procmux$432_Y, Q = \v_corr_20_01_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1990 ($sdff) from module port_bus_1to0 (D = \v_corr_20_01, Q = \v_corr_20_01_tmp).
Adding SRST signal on $procdff$1657 ($dff) from module port_bus_1to0 (D = $procmux$426_Y, Q = \v_corr_20_02_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1992 ($sdff) from module port_bus_1to0 (D = \v_corr_20_02, Q = \v_corr_20_02_tmp).
Adding SRST signal on $procdff$1658 ($dff) from module port_bus_1to0 (D = $procmux$420_Y, Q = \v_corr_20_03_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1994 ($sdff) from module port_bus_1to0 (D = \v_corr_20_03, Q = \v_corr_20_03_tmp).
Adding SRST signal on $procdff$1659 ($dff) from module port_bus_1to0 (D = $procmux$414_Y, Q = \v_corr_20_04_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1996 ($sdff) from module port_bus_1to0 (D = \v_corr_20_04, Q = \v_corr_20_04_tmp).
Adding SRST signal on $procdff$1660 ($dff) from module port_bus_1to0 (D = $procmux$408_Y, Q = \v_corr_20_05_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$1998 ($sdff) from module port_bus_1to0 (D = \v_corr_20_05, Q = \v_corr_20_05_tmp).
Adding SRST signal on $procdff$1661 ($dff) from module port_bus_1to0 (D = $procmux$402_Y, Q = \v_corr_20_06_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2000 ($sdff) from module port_bus_1to0 (D = \v_corr_20_06, Q = \v_corr_20_06_tmp).
Adding SRST signal on $procdff$1662 ($dff) from module port_bus_1to0 (D = $procmux$396_Y, Q = \v_corr_20_07_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2002 ($sdff) from module port_bus_1to0 (D = \v_corr_20_07, Q = \v_corr_20_07_tmp).
Adding SRST signal on $procdff$1663 ($dff) from module port_bus_1to0 (D = $procmux$390_Y, Q = \v_corr_20_08_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2004 ($sdff) from module port_bus_1to0 (D = \v_corr_20_08, Q = \v_corr_20_08_tmp).
Adding SRST signal on $procdff$1664 ($dff) from module port_bus_1to0 (D = $procmux$384_Y, Q = \v_corr_20_09_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2006 ($sdff) from module port_bus_1to0 (D = \v_corr_20_09, Q = \v_corr_20_09_tmp).
Adding SRST signal on $procdff$1665 ($dff) from module port_bus_1to0 (D = $procmux$378_Y, Q = \v_corr_20_10_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2008 ($sdff) from module port_bus_1to0 (D = \v_corr_20_10, Q = \v_corr_20_10_tmp).
Adding SRST signal on $procdff$1666 ($dff) from module port_bus_1to0 (D = $procmux$372_Y, Q = \v_corr_20_11_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2010 ($sdff) from module port_bus_1to0 (D = \v_corr_20_11, Q = \v_corr_20_11_tmp).
Adding SRST signal on $procdff$1667 ($dff) from module port_bus_1to0 (D = $procmux$366_Y, Q = \v_corr_20_12_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2012 ($sdff) from module port_bus_1to0 (D = \v_corr_20_12, Q = \v_corr_20_12_tmp).
Adding SRST signal on $procdff$1668 ($dff) from module port_bus_1to0 (D = $procmux$360_Y, Q = \v_corr_20_13_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2014 ($sdff) from module port_bus_1to0 (D = \v_corr_20_13, Q = \v_corr_20_13_tmp).
Adding SRST signal on $procdff$1669 ($dff) from module port_bus_1to0 (D = $procmux$354_Y, Q = \v_corr_20_14_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2016 ($sdff) from module port_bus_1to0 (D = \v_corr_20_14, Q = \v_corr_20_14_tmp).
Adding SRST signal on $procdff$1670 ($dff) from module port_bus_1to0 (D = $procmux$348_Y, Q = \v_corr_20_15_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2018 ($sdff) from module port_bus_1to0 (D = \v_corr_20_15, Q = \v_corr_20_15_tmp).
Adding SRST signal on $procdff$1671 ($dff) from module port_bus_1to0 (D = $procmux$342_Y, Q = \v_corr_20_16_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2020 ($sdff) from module port_bus_1to0 (D = \v_corr_20_16, Q = \v_corr_20_16_tmp).
Adding SRST signal on $procdff$1672 ($dff) from module port_bus_1to0 (D = $procmux$336_Y, Q = \v_corr_20_17_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2022 ($sdff) from module port_bus_1to0 (D = \v_corr_20_17, Q = \v_corr_20_17_tmp).
Adding SRST signal on $procdff$1673 ($dff) from module port_bus_1to0 (D = $procmux$330_Y, Q = \v_corr_20_18_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2024 ($sdff) from module port_bus_1to0 (D = \v_corr_20_18, Q = \v_corr_20_18_tmp).
Adding SRST signal on $procdff$1674 ($dff) from module port_bus_1to0 (D = $procmux$324_Y, Q = \v_corr_20_19_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2026 ($sdff) from module port_bus_1to0 (D = \v_corr_20_19, Q = \v_corr_20_19_tmp).
Adding SRST signal on $procdff$1675 ($dff) from module port_bus_1to0 (D = $procmux$318_Y, Q = \v_corr_20_20_tmp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2028 ($sdff) from module port_bus_1to0 (D = \v_corr_20_20, Q = \v_corr_20_20_tmp).
Adding SRST signal on $procdff$1676 ($dff) from module port_bus_1to0 (D = $procmux$614_Y, Q = \bus_word_3_tmp, rval = 8'00000000).
Adding SRST signal on $procdff$1677 ($dff) from module port_bus_1to0 (D = $procmux$602_Y, Q = \bus_word_4_tmp, rval = 8'00000000).
Adding SRST signal on $procdff$1678 ($dff) from module port_bus_1to0 (D = $procmux$590_Y, Q = \bus_word_5_tmp, rval = 8'00000000).
Adding SRST signal on $procdff$1679 ($dff) from module port_bus_1to0 (D = $procmux$578_Y, Q = \bus_word_6_tmp, rval = 8'00000000).
Adding SRST signal on $procdff$1680 ($dff) from module port_bus_1to0 (D = $procmux$650_Y, Q = \counter_out_tmp, rval = 3'000).
Adding SRST signal on $procdff$1681 ($dff) from module port_bus_1to0 (D = $procmux$638_Y, Q = \bus_word_1_tmp, rval = 8'00000000).
Adding SRST signal on $procdff$1629 ($dff) from module port_bus_1to0 (D = \bus_word_3_tmp, Q = \bus_word_3, rval = 8'00000000).
Adding SRST signal on $procdff$1630 ($dff) from module port_bus_1to0 (D = \bus_word_4_tmp, Q = \bus_word_4, rval = 8'00000000).
Adding SRST signal on $procdff$1631 ($dff) from module port_bus_1to0 (D = \bus_word_5_tmp, Q = \bus_word_5, rval = 8'00000000).
Adding SRST signal on $procdff$1632 ($dff) from module port_bus_1to0 (D = \bus_word_6_tmp, Q = \bus_word_6, rval = 8'00000000).
Adding SRST signal on $procdff$1633 ($dff) from module port_bus_1to0 (D = \counter_out_tmp, Q = \counter_out, rval = 3'000).
Adding EN signal on $procdff$1684 ($dff) from module corr_seq (D = \corr_out_tmp, Q = \corr_out).
Adding EN signal on $procdff$1685 ($dff) from module corr_seq (D = \in_l_re, Q = \in_l_re_reg).
Adding EN signal on $procdff$1686 ($dff) from module corr_seq (D = \in_l_im, Q = \in_l_im_reg).
Adding EN signal on $procdff$1687 ($dff) from module corr_seq (D = \in_r_re, Q = \in_r_re_reg).
Adding EN signal on $procdff$1688 ($dff) from module corr_seq (D = \in_r_im, Q = \in_r_im_reg).
Adding EN signal on $procdff$1692 ($dff) from module wrapper_norm_seq (D = \din_1, Q = \din_1_reg).
Adding EN signal on $procdff$1693 ($dff) from module wrapper_norm_seq (D = \din_2, Q = \din_2_reg).
Adding SRST signal on $procdff$1698 ($dff) from module wrapper_norm_seq (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1813$97_Y [15], Q = \addin_1 [15], rval = 1'0).
Adding EN signal on $procdff$1706 ($dff) from module wrapper_corr_5_seq (D = \corr_out_5_tmp, Q = \corr_out_5).
Adding EN signal on $procdff$1701 ($dff) from module wrapper_corr_5_seq (D = \corr_out_0_tmp, Q = \corr_out_0).
Adding EN signal on $procdff$1702 ($dff) from module wrapper_corr_5_seq (D = \corr_out_1_tmp, Q = \corr_out_1).
Adding EN signal on $procdff$1703 ($dff) from module wrapper_corr_5_seq (D = \corr_out_2_tmp, Q = \corr_out_2).
Adding EN signal on $procdff$1704 ($dff) from module wrapper_corr_5_seq (D = \corr_out_3_tmp, Q = \corr_out_3).
Adding EN signal on $procdff$1705 ($dff) from module wrapper_corr_5_seq (D = \corr_out_4_tmp, Q = \corr_out_4).
Adding EN signal on $procdff$1717 ($dff) from module wrapper_corr_10 (D = \corr_out_9_tmp, Q = \corr_out_9).
Adding EN signal on $procdff$1707 ($dff) from module wrapper_corr_10 (D = \corr_out_10_tmp, Q = \corr_out_10).
Adding EN signal on $procdff$1708 ($dff) from module wrapper_corr_10 (D = \corr_out_0_tmp, Q = \corr_out_0).
Adding EN signal on $procdff$1709 ($dff) from module wrapper_corr_10 (D = \corr_out_1_tmp, Q = \corr_out_1).
Adding EN signal on $procdff$1710 ($dff) from module wrapper_corr_10 (D = \corr_out_2_tmp, Q = \corr_out_2).
Adding EN signal on $procdff$1711 ($dff) from module wrapper_corr_10 (D = \corr_out_3_tmp, Q = \corr_out_3).
Adding EN signal on $procdff$1712 ($dff) from module wrapper_corr_10 (D = \corr_out_4_tmp, Q = \corr_out_4).
Adding EN signal on $procdff$1713 ($dff) from module wrapper_corr_10 (D = \corr_out_5_tmp, Q = \corr_out_5).
Adding EN signal on $procdff$1714 ($dff) from module wrapper_corr_10 (D = \corr_out_6_tmp, Q = \corr_out_6).
Adding EN signal on $procdff$1715 ($dff) from module wrapper_corr_10 (D = \corr_out_7_tmp, Q = \corr_out_7).
Adding EN signal on $procdff$1716 ($dff) from module wrapper_corr_10 (D = \corr_out_8_tmp, Q = \corr_out_8).
Adding EN signal on $procdff$1718 ($dff) from module wrapper_norm (D = \din_1, Q = \din_1_reg).
Adding EN signal on $procdff$1719 ($dff) from module wrapper_norm (D = \din_2, Q = \din_2_reg).
Adding SRST signal on $procdff$1724 ($dff) from module wrapper_norm (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:1435$85_Y [15], Q = \addin_1 [15], rval = 1'0).
Adding EN signal on $procdff$1727 ($dff) from module corr (D = \corr_out_tmp, Q = \corr_out).
Adding EN signal on $procdff$1732 ($dff) from module sh_reg (D = \din_2, Q = \dout_2).
Adding EN signal on $procdff$1731 ($dff) from module sh_reg (D = \din_1, Q = \dout_1).
Adding EN signal on $procdff$1753 ($dff) from module wrapper_corr_20 (D = \corr_out_9_tmp, Q = \corr_out_9).
Adding EN signal on $procdff$1733 ($dff) from module wrapper_corr_20 (D = \corr_out_10_tmp, Q = \corr_out_10).
Adding EN signal on $procdff$1734 ($dff) from module wrapper_corr_20 (D = \corr_out_11_tmp, Q = \corr_out_11).
Adding EN signal on $procdff$1735 ($dff) from module wrapper_corr_20 (D = \corr_out_12_tmp, Q = \corr_out_12).
Adding EN signal on $procdff$1736 ($dff) from module wrapper_corr_20 (D = \corr_out_13_tmp, Q = \corr_out_13).
Adding EN signal on $procdff$1737 ($dff) from module wrapper_corr_20 (D = \corr_out_14_tmp, Q = \corr_out_14).
Adding EN signal on $procdff$1738 ($dff) from module wrapper_corr_20 (D = \corr_out_15_tmp, Q = \corr_out_15).
Adding EN signal on $procdff$1739 ($dff) from module wrapper_corr_20 (D = \corr_out_16_tmp, Q = \corr_out_16).
Adding EN signal on $procdff$1740 ($dff) from module wrapper_corr_20 (D = \corr_out_17_tmp, Q = \corr_out_17).
Adding EN signal on $procdff$1741 ($dff) from module wrapper_corr_20 (D = \corr_out_18_tmp, Q = \corr_out_18).
Adding EN signal on $procdff$1742 ($dff) from module wrapper_corr_20 (D = \corr_out_19_tmp, Q = \corr_out_19).
Adding EN signal on $procdff$1743 ($dff) from module wrapper_corr_20 (D = \corr_out_20_tmp, Q = \corr_out_20).
Adding EN signal on $procdff$1744 ($dff) from module wrapper_corr_20 (D = \corr_out_0_tmp, Q = \corr_out_0).
Adding EN signal on $procdff$1745 ($dff) from module wrapper_corr_20 (D = \corr_out_1_tmp, Q = \corr_out_1).
Adding EN signal on $procdff$1746 ($dff) from module wrapper_corr_20 (D = \corr_out_2_tmp, Q = \corr_out_2).
Adding EN signal on $procdff$1747 ($dff) from module wrapper_corr_20 (D = \corr_out_3_tmp, Q = \corr_out_3).
Adding EN signal on $procdff$1748 ($dff) from module wrapper_corr_20 (D = \corr_out_4_tmp, Q = \corr_out_4).
Adding EN signal on $procdff$1749 ($dff) from module wrapper_corr_20 (D = \corr_out_5_tmp, Q = \corr_out_5).
Adding EN signal on $procdff$1750 ($dff) from module wrapper_corr_20 (D = \corr_out_6_tmp, Q = \corr_out_6).
Adding EN signal on $procdff$1751 ($dff) from module wrapper_corr_20 (D = \corr_out_7_tmp, Q = \corr_out_7).
Adding EN signal on $procdff$1752 ($dff) from module wrapper_corr_20 (D = \corr_out_8_tmp, Q = \corr_out_8).
Adding EN signal on $procdff$1755 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_left_rp_tmp, Q = \vidin_data_reg_scld_1_2to3_left_rp).
Adding EN signal on $procdff$1756 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_left_ip_tmp, Q = \vidin_data_reg_scld_1_2to3_left_ip).
Adding EN signal on $procdff$1757 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_left_rn_tmp, Q = \vidin_data_reg_scld_1_2to3_left_rn).
Adding EN signal on $procdff$1758 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_left_in_tmp, Q = \vidin_data_reg_scld_1_2to3_left_in).
Adding SRST signal on $procdff$1759 ($dff) from module port_bus_2to1_1 (D = $procmux$844_Y, Q = \vidin_new_data_scld_2_2to3_left, rval = 1'0).
Adding EN signal on $procdff$1760 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_left_rp_tmp, Q = \vidin_data_reg_scld_2_2to3_left_rp).
Adding EN signal on $procdff$1761 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_left_ip_tmp, Q = \vidin_data_reg_scld_2_2to3_left_ip).
Adding EN signal on $procdff$1762 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_left_rn_tmp, Q = \vidin_data_reg_scld_2_2to3_left_rn).
Adding EN signal on $procdff$1763 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_left_in_tmp, Q = \vidin_data_reg_scld_2_2to3_left_in).
Adding SRST signal on $procdff$1764 ($dff) from module port_bus_2to1_1 (D = $procmux$838_Y, Q = \vidin_new_data_scld_4_2to3_left, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2104 ($sdff) from module port_bus_2to1_1 (D = 1'1, Q = \vidin_new_data_scld_4_2to3_left).
Adding EN signal on $procdff$1765 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_left_rp_tmp, Q = \vidin_data_reg_scld_4_2to3_left_rp).
Adding EN signal on $procdff$1766 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_left_ip_tmp, Q = \vidin_data_reg_scld_4_2to3_left_ip).
Adding EN signal on $procdff$1767 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_left_rn_tmp, Q = \vidin_data_reg_scld_4_2to3_left_rn).
Adding EN signal on $procdff$1768 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_left_in_tmp, Q = \vidin_data_reg_scld_4_2to3_left_in).
Adding EN signal on $procdff$1770 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_right_rp_tmp, Q = \vidin_data_reg_scld_1_2to3_right_rp).
Adding EN signal on $procdff$1771 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_right_ip_tmp, Q = \vidin_data_reg_scld_1_2to3_right_ip).
Adding EN signal on $procdff$1772 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_right_rn_tmp, Q = \vidin_data_reg_scld_1_2to3_right_rn).
Adding EN signal on $procdff$1773 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_1_2to3_right_in_tmp, Q = \vidin_data_reg_scld_1_2to3_right_in).
Adding EN signal on $procdff$1775 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_right_rp_tmp, Q = \vidin_data_reg_scld_2_2to3_right_rp).
Adding EN signal on $procdff$1776 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_right_ip_tmp, Q = \vidin_data_reg_scld_2_2to3_right_ip).
Adding EN signal on $procdff$1777 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_right_rn_tmp, Q = \vidin_data_reg_scld_2_2to3_right_rn).
Adding EN signal on $procdff$1778 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_2_2to3_right_in_tmp, Q = \vidin_data_reg_scld_2_2to3_right_in).
Adding EN signal on $procdff$1780 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_right_rp_tmp, Q = \vidin_data_reg_scld_4_2to3_right_rp).
Adding EN signal on $procdff$1781 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_right_ip_tmp, Q = \vidin_data_reg_scld_4_2to3_right_ip).
Adding EN signal on $procdff$1782 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_right_rn_tmp, Q = \vidin_data_reg_scld_4_2to3_right_rn).
Adding EN signal on $procdff$1783 ($dff) from module port_bus_2to1_1 (D = \vidin_data_reg_scld_4_2to3_right_in_tmp, Q = \vidin_data_reg_scld_4_2to3_right_in).
Adding EN signal on $procdff$1784 ($dff) from module port_bus_2to1_1 (D = \vidin_addr_reg_tmp, Q = \vidin_addr_reg).
Adding EN signal on $procdff$1785 ($dff) from module port_bus_2to1_1 (D = \svid_comp_switch_tmp, Q = \svid_comp_switch).
Adding SRST signal on $procdff$1786 ($dff) from module port_bus_2to1_1 (D = \bus_word_3, Q = \bus_word_3_tmp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$1787 ($dff) from module port_bus_2to1_1 (D = \bus_word_4, Q = \bus_word_4_tmp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$1788 ($dff) from module port_bus_2to1_1 (D = \bus_word_5, Q = \bus_word_5_tmp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$1789 ($dff) from module port_bus_2to1_1 (D = \bus_word_6, Q = \bus_word_6_tmp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$1790 ($dff) from module port_bus_2to1_1 (D = \counter_out, Q = \counter_out_tmp, rval = 3'000).
Adding EN signal on $procdff$1791 ($dff) from module port_bus_2to1_1 (D = { $procmux$954_Y $procmux$963_Y }, Q = \vidin_addr_reg_tmp).
Adding EN signal on $procdff$1792 ($dff) from module port_bus_2to1_1 (D = $procmux$1119_Y, Q = \svid_comp_switch_tmp).
Adding EN signal on $procdff$1793 ($dff) from module port_bus_2to1_1 (D = \bus_word_3_tmp, Q = \vidin_data_reg_scld_1_2to3_left_rp_tmp).
Adding EN signal on $procdff$1794 ($dff) from module port_bus_2to1_1 (D = \bus_word_4_tmp, Q = \vidin_data_reg_scld_1_2to3_left_ip_tmp).
Adding EN signal on $procdff$1795 ($dff) from module port_bus_2to1_1 (D = \bus_word_5_tmp, Q = \vidin_data_reg_scld_1_2to3_left_rn_tmp).
Adding EN signal on $procdff$1796 ($dff) from module port_bus_2to1_1 (D = \bus_word_6_tmp, Q = \vidin_data_reg_scld_1_2to3_left_in_tmp).
Adding EN signal on $procdff$1797 ($dff) from module port_bus_2to1_1 (D = \bus_word_3_tmp, Q = \vidin_data_reg_scld_2_2to3_left_rp_tmp).
Adding EN signal on $procdff$1798 ($dff) from module port_bus_2to1_1 (D = \bus_word_4_tmp, Q = \vidin_data_reg_scld_2_2to3_left_ip_tmp).
Adding EN signal on $procdff$1799 ($dff) from module port_bus_2to1_1 (D = \bus_word_5_tmp, Q = \vidin_data_reg_scld_2_2to3_left_rn_tmp).
Adding EN signal on $procdff$1800 ($dff) from module port_bus_2to1_1 (D = \bus_word_6_tmp, Q = \vidin_data_reg_scld_2_2to3_left_in_tmp).
Adding EN signal on $procdff$1801 ($dff) from module port_bus_2to1_1 (D = \bus_word_3_tmp, Q = \vidin_data_reg_scld_4_2to3_left_rp_tmp).
Adding EN signal on $procdff$1802 ($dff) from module port_bus_2to1_1 (D = \bus_word_4_tmp, Q = \vidin_data_reg_scld_4_2to3_left_ip_tmp).
Adding EN signal on $procdff$1803 ($dff) from module port_bus_2to1_1 (D = \bus_word_5_tmp, Q = \vidin_data_reg_scld_4_2to3_left_rn_tmp).
Adding EN signal on $procdff$1804 ($dff) from module port_bus_2to1_1 (D = \bus_word_6_tmp, Q = \vidin_data_reg_scld_4_2to3_left_in_tmp).
Adding EN signal on $procdff$1805 ($dff) from module port_bus_2to1_1 (D = \bus_word_3_tmp, Q = \vidin_data_reg_scld_1_2to3_right_rp_tmp).
Adding EN signal on $procdff$1806 ($dff) from module port_bus_2to1_1 (D = \bus_word_4_tmp, Q = \vidin_data_reg_scld_1_2to3_right_ip_tmp).
Adding EN signal on $procdff$1807 ($dff) from module port_bus_2to1_1 (D = \bus_word_5_tmp, Q = \vidin_data_reg_scld_1_2to3_right_rn_tmp).
Adding EN signal on $procdff$1808 ($dff) from module port_bus_2to1_1 (D = \bus_word_6_tmp, Q = \vidin_data_reg_scld_1_2to3_right_in_tmp).
Adding EN signal on $procdff$1809 ($dff) from module port_bus_2to1_1 (D = \bus_word_3_tmp, Q = \vidin_data_reg_scld_2_2to3_right_rp_tmp).
Adding EN signal on $procdff$1810 ($dff) from module port_bus_2to1_1 (D = \bus_word_4_tmp, Q = \vidin_data_reg_scld_2_2to3_right_ip_tmp).
Adding EN signal on $procdff$1811 ($dff) from module port_bus_2to1_1 (D = \bus_word_5_tmp, Q = \vidin_data_reg_scld_2_2to3_right_rn_tmp).
Adding EN signal on $procdff$1812 ($dff) from module port_bus_2to1_1 (D = \bus_word_6_tmp, Q = \vidin_data_reg_scld_2_2to3_right_in_tmp).
Adding EN signal on $procdff$1813 ($dff) from module port_bus_2to1_1 (D = $procmux$990_Y, Q = \vidin_data_reg_scld_4_2to3_right_rp_tmp).
Adding EN signal on $procdff$1814 ($dff) from module port_bus_2to1_1 (D = $procmux$981_Y, Q = \vidin_data_reg_scld_4_2to3_right_ip_tmp).
Adding EN signal on $procdff$1815 ($dff) from module port_bus_2to1_1 (D = $procmux$972_Y, Q = \vidin_data_reg_scld_4_2to3_right_rn_tmp).
Adding EN signal on $procdff$1816 ($dff) from module port_bus_2to1_1 (D = $procmux$1128_Y, Q = \vidin_data_reg_scld_4_2to3_right_in_tmp).
Adding EN signal on $procdff$1884 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:336$24_Y, Q = \corr_out_120).
Adding EN signal on $procdff$1883 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:335$23_Y, Q = \corr_out_119).
Adding EN signal on $procdff$1882 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:334$22_Y, Q = \corr_out_118).
Adding EN signal on $procdff$1863 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:378$37_Y, Q = \corr_out_210).
Adding EN signal on $procdff$1881 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:333$21_Y, Q = \corr_out_117).
Adding EN signal on $procdff$1880 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:332$20_Y, Q = \corr_out_116).
Adding EN signal on $procdff$1864 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:316$4_Y, Q = \corr_out_10).
Adding EN signal on $procdff$1879 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:331$19_Y, Q = \corr_out_115).
Adding EN signal on $procdff$1865 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:317$5_Y, Q = \corr_out_11).
Adding EN signal on $procdff$1866 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:318$6_Y, Q = \corr_out_12).
Adding EN signal on $procdff$1867 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:319$7_Y, Q = \corr_out_13).
Adding EN signal on $procdff$1868 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:320$8_Y, Q = \corr_out_14).
Adding EN signal on $procdff$1869 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:321$9_Y, Q = \corr_out_15).
Adding EN signal on $procdff$1870 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:322$10_Y, Q = \corr_out_16).
Adding EN signal on $procdff$1871 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:323$11_Y, Q = \corr_out_17).
Adding EN signal on $procdff$1872 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:324$12_Y, Q = \corr_out_18).
Adding EN signal on $procdff$1873 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:325$13_Y, Q = \corr_out_19).
Adding EN signal on $procdff$1874 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:326$14_Y, Q = \corr_out_110).
Adding EN signal on $procdff$1875 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:327$15_Y, Q = \corr_out_111).
Adding EN signal on $procdff$1876 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:328$16_Y, Q = \corr_out_112).
Adding EN signal on $procdff$1877 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:329$17_Y, Q = \corr_out_113).
Adding EN signal on $procdff$1878 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:330$18_Y, Q = \corr_out_114).
Adding EN signal on $procdff$1817 ($dff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1503_Y, Q = \tm3_sram_data_xhdl0).
Adding SRST signal on $auto$ff.cc:262:slice$2191 ($dffe) from module sv_chip1_hierarchy_no_mem (D = $procmux$1498_Y, Q = \tm3_sram_data_xhdl0, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $procdff$1818 ($dff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1487_Y, Q = \tm3_sram_addr).
Adding EN signal on $procdff$1819 ($dff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1481_Y, Q = \tm3_sram_we).
Adding SRST signal on $auto$ff.cc:262:slice$2198 ($dffe) from module sv_chip1_hierarchy_no_mem (D = $procmux$1476_Y, Q = \tm3_sram_we, rval = 8'11111111).
Adding EN signal on $procdff$1820 ($dff) from module sv_chip1_hierarchy_no_mem (D = 2'11, Q = \tm3_sram_oe).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$2200 ($dffe) from module sv_chip1_hierarchy_no_mem.
Setting constant 1-bit at position 1 on $auto$ff.cc:262:slice$2200 ($dffe) from module sv_chip1_hierarchy_no_mem.
Adding SRST signal on $procdff$1821 ($dff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1432_Y, Q = \tm3_sram_adsp, rval = 1'0).
Adding SRST signal on $procdff$1822 ($dff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1461_Y, Q = \horiz, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2202 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1459_Y, Q = \horiz).
Adding SRST signal on $procdff$1823 ($dff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1452_Y, Q = \vert, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2204 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1448_Y, Q = \vert).
Adding EN signal on $procdff$1824 ($dff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1437_Y, Q = \vidin_data_buf_sc_1).
Adding SRST signal on $procdff$1825 ($dff) from module sv_chip1_hierarchy_no_mem (D = { $procmux$1410_Y $procmux$1300_Y $procmux$1311_Y $procmux$1323_Y $procmux$1336_Y $procmux$1350_Y $procmux$1365_Y }, Q = \vidin_data_buf_2_sc_1, rval = 56'00000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2217 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1297_Y, Q = \vidin_data_buf_2_sc_1 [47:40]).
Adding EN signal on $auto$ff.cc:262:slice$2217 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1308_Y, Q = \vidin_data_buf_2_sc_1 [39:32]).
Adding EN signal on $auto$ff.cc:262:slice$2217 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1320_Y, Q = \vidin_data_buf_2_sc_1 [31:24]).
Adding EN signal on $auto$ff.cc:262:slice$2217 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1333_Y, Q = \vidin_data_buf_2_sc_1 [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$2217 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1347_Y, Q = \vidin_data_buf_2_sc_1 [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$2217 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1362_Y, Q = \vidin_data_buf_2_sc_1 [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$2217 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1407_Y, Q = \vidin_data_buf_2_sc_1 [55:48]).
Adding SRST signal on $procdff$1826 ($dff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1426_Y, Q = \vidin_addr_buf_sc_1, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2253 ($sdff) from module sv_chip1_hierarchy_no_mem (D = { 4'0000 \svid_comp_switch_2to3 \vidin_addr_reg_2to3_reg [16:3] }, Q = \vidin_addr_buf_sc_1).
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2254 ($sdffe) from module sv_chip1_hierarchy_no_mem.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$2254 ($sdffe) from module sv_chip1_hierarchy_no_mem.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$2254 ($sdffe) from module sv_chip1_hierarchy_no_mem.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$2254 ($sdffe) from module sv_chip1_hierarchy_no_mem.
Adding EN signal on $procdff$1827 ($dff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1415_Y, Q = \vidin_data_buf_sc_2).
Adding SRST signal on $procdff$1828 ($dff) from module sv_chip1_hierarchy_no_mem (D = { $procmux$1385_Y $procmux$1225_Y $procmux$1236_Y $procmux$1248_Y $procmux$1261_Y $procmux$1275_Y $procmux$1290_Y }, Q = \vidin_data_buf_2_sc_2, rval = 56'00000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2265 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1222_Y, Q = \vidin_data_buf_2_sc_2 [47:40]).
Adding EN signal on $auto$ff.cc:262:slice$2265 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1233_Y, Q = \vidin_data_buf_2_sc_2 [39:32]).
Adding EN signal on $auto$ff.cc:262:slice$2265 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1245_Y, Q = \vidin_data_buf_2_sc_2 [31:24]).
Adding EN signal on $auto$ff.cc:262:slice$2265 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1258_Y, Q = \vidin_data_buf_2_sc_2 [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$2265 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1272_Y, Q = \vidin_data_buf_2_sc_2 [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$2265 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1287_Y, Q = \vidin_data_buf_2_sc_2 [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$2265 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1382_Y, Q = \vidin_data_buf_2_sc_2 [55:48]).
Adding SRST signal on $procdff$1829 ($dff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1401_Y, Q = \vidin_addr_buf_sc_2, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2301 ($sdff) from module sv_chip1_hierarchy_no_mem (D = { 4'0000 \svid_comp_switch_2to3 1'0 \vidin_addr_reg_2to3_reg [16:10] $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:650$57_Y }, Q = \vidin_addr_buf_sc_2).
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2302 ($sdffe) from module sv_chip1_hierarchy_no_mem.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2302 ($sdffe) from module sv_chip1_hierarchy_no_mem.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$2302 ($sdffe) from module sv_chip1_hierarchy_no_mem.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$2302 ($sdffe) from module sv_chip1_hierarchy_no_mem.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$2302 ($sdffe) from module sv_chip1_hierarchy_no_mem.
Adding EN signal on $procdff$1830 ($dff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1390_Y, Q = \vidin_data_buf_sc_4).
Adding SRST signal on $procdff$1831 ($dff) from module sv_chip1_hierarchy_no_mem (D = { $procmux$1140_Y $procmux$1150_Y $procmux$1161_Y $procmux$1173_Y $procmux$1186_Y $procmux$1200_Y $procmux$1215_Y }, Q = \vidin_data_buf_2_sc_4, rval = 56'00000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2313 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1137_Y, Q = \vidin_data_buf_2_sc_4 [55:48]).
Adding EN signal on $auto$ff.cc:262:slice$2313 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1147_Y, Q = \vidin_data_buf_2_sc_4 [47:40]).
Adding EN signal on $auto$ff.cc:262:slice$2313 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1158_Y, Q = \vidin_data_buf_2_sc_4 [39:32]).
Adding EN signal on $auto$ff.cc:262:slice$2313 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1170_Y, Q = \vidin_data_buf_2_sc_4 [31:24]).
Adding EN signal on $auto$ff.cc:262:slice$2313 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1183_Y, Q = \vidin_data_buf_2_sc_4 [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$2313 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1197_Y, Q = \vidin_data_buf_2_sc_4 [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$2313 ($sdff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1212_Y, Q = \vidin_data_buf_2_sc_4 [7:0]).
Adding SRST signal on $procdff$1832 ($dff) from module sv_chip1_hierarchy_no_mem (D = $procmux$1376_Y, Q = \vidin_addr_buf_sc_4, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2349 ($sdff) from module sv_chip1_hierarchy_no_mem (D = { 4'0000 \svid_comp_switch_2to3 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:725$62_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:725$61_Y }, Q = \vidin_addr_buf_sc_4).
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2350 ($sdffe) from module sv_chip1_hierarchy_no_mem.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$2350 ($sdffe) from module sv_chip1_hierarchy_no_mem.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$2350 ($sdffe) from module sv_chip1_hierarchy_no_mem.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$2350 ($sdffe) from module sv_chip1_hierarchy_no_mem.
Adding SRST signal on $procdff$1833 ($dff) from module sv_chip1_hierarchy_no_mem (D = $not$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:452$48_Y, Q = \video_state, rval = 1'0).
Adding EN signal on $procdff$1847 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:400$40_Y, Q = \corr_out_40).
Adding EN signal on $procdff$1848 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:401$41_Y, Q = \corr_out_41).
Adding EN signal on $procdff$1849 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:402$42_Y, Q = \corr_out_42).
Adding EN signal on $procdff$1850 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:403$43_Y, Q = \corr_out_43).
Adding EN signal on $procdff$1851 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:404$44_Y, Q = \corr_out_44).
Adding EN signal on $procdff$1852 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:405$45_Y, Q = \corr_out_45).
Adding EN signal on $procdff$1853 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:368$27_Y, Q = \corr_out_20).
Adding EN signal on $procdff$1854 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:369$28_Y, Q = \corr_out_21).
Adding EN signal on $procdff$1855 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:370$29_Y, Q = \corr_out_22).
Adding EN signal on $procdff$1856 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:371$30_Y, Q = \corr_out_23).
Adding EN signal on $procdff$1857 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:372$31_Y, Q = \corr_out_24).
Adding EN signal on $procdff$1858 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:373$32_Y, Q = \corr_out_25).
Adding EN signal on $procdff$1859 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:374$33_Y, Q = \corr_out_26).
Adding EN signal on $procdff$1860 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:375$34_Y, Q = \corr_out_27).
Adding EN signal on $procdff$1861 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:376$35_Y, Q = \corr_out_28).
Adding EN signal on $procdff$1862 ($dff) from module sv_chip1_hierarchy_no_mem (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v:377$36_Y, Q = \corr_out_29).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \my_divider..
Finding unused cells or wires in module \my_wrapper_divider..
Finding unused cells or wires in module \port_bus_1to0..
Finding unused cells or wires in module \corr_seq..
Finding unused cells or wires in module \wrapper_norm_seq..
Finding unused cells or wires in module \wrapper_corr_5_seq..
Finding unused cells or wires in module \wrapper_norm_corr_5_seq..
Finding unused cells or wires in module \wrapper_corr_10..
Finding unused cells or wires in module \wrapper_norm_corr_10..
Finding unused cells or wires in module \wrapper_norm..
Finding unused cells or wires in module \corr..
Finding unused cells or wires in module \sh_reg..
Finding unused cells or wires in module \wrapper_corr_20..
Finding unused cells or wires in module \wrapper_norm_corr_20..
Finding unused cells or wires in module \port_bus_2to1_1..
Finding unused cells or wires in module \sv_chip1_hierarchy_no_mem..
Removed 339 unused cells and 1205 unused wires.
<suppressed ~376 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corr.
Optimizing module corr_seq.
Optimizing module my_divider.
<suppressed ~2 debug messages>
Optimizing module my_wrapper_divider.
Optimizing module port_bus_1to0.
Optimizing module port_bus_2to1_1.
<suppressed ~12 debug messages>
Optimizing module sh_reg.
Optimizing module sv_chip1_hierarchy_no_mem.
<suppressed ~24 debug messages>
Optimizing module wrapper_corr_10.
Optimizing module wrapper_corr_20.
Optimizing module wrapper_corr_5_seq.
Optimizing module wrapper_norm.
Optimizing module wrapper_norm_corr_10.
Optimizing module wrapper_norm_corr_20.
Optimizing module wrapper_norm_corr_5_seq.
Optimizing module wrapper_norm_seq.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \corr_seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \my_divider..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \my_wrapper_divider..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \port_bus_1to0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \port_bus_2to1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sh_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sv_chip1_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper_corr_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_corr_20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_corr_5_seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper_norm_corr_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_norm_corr_20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_norm_corr_5_seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_norm_seq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corr.
  Optimizing cells in module \corr_seq.
  Optimizing cells in module \my_divider.
  Optimizing cells in module \my_wrapper_divider.
  Optimizing cells in module \port_bus_1to0.
  Optimizing cells in module \port_bus_2to1_1.
  Optimizing cells in module \sh_reg.
  Optimizing cells in module \sv_chip1_hierarchy_no_mem.
  Optimizing cells in module \wrapper_corr_10.
  Optimizing cells in module \wrapper_corr_20.
  Optimizing cells in module \wrapper_corr_5_seq.
  Optimizing cells in module \wrapper_norm.
  Optimizing cells in module \wrapper_norm_corr_10.
  Optimizing cells in module \wrapper_norm_corr_20.
  Optimizing cells in module \wrapper_norm_corr_5_seq.
  Optimizing cells in module \wrapper_norm_seq.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corr'.
Finding identical cells in module `\corr_seq'.
Finding identical cells in module `\my_divider'.
Finding identical cells in module `\my_wrapper_divider'.
Finding identical cells in module `\port_bus_1to0'.
Finding identical cells in module `\port_bus_2to1_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\sh_reg'.
Finding identical cells in module `\sv_chip1_hierarchy_no_mem'.
<suppressed ~9 debug messages>
Finding identical cells in module `\wrapper_corr_10'.
Finding identical cells in module `\wrapper_corr_20'.
Finding identical cells in module `\wrapper_corr_5_seq'.
Finding identical cells in module `\wrapper_norm'.
Finding identical cells in module `\wrapper_norm_corr_10'.
Finding identical cells in module `\wrapper_norm_corr_20'.
Finding identical cells in module `\wrapper_norm_corr_5_seq'.
Finding identical cells in module `\wrapper_norm_seq'.
Removed a total of 7 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corr..
Finding unused cells or wires in module \corr_seq..
Finding unused cells or wires in module \my_divider..
Finding unused cells or wires in module \my_wrapper_divider..
Finding unused cells or wires in module \port_bus_1to0..
Finding unused cells or wires in module \port_bus_2to1_1..
Finding unused cells or wires in module \sh_reg..
Finding unused cells or wires in module \sv_chip1_hierarchy_no_mem..
Finding unused cells or wires in module \wrapper_corr_10..
Finding unused cells or wires in module \wrapper_corr_20..
Finding unused cells or wires in module \wrapper_corr_5_seq..
Finding unused cells or wires in module \wrapper_norm..
Finding unused cells or wires in module \wrapper_norm_corr_10..
Finding unused cells or wires in module \wrapper_norm_corr_20..
Finding unused cells or wires in module \wrapper_norm_corr_5_seq..
Finding unused cells or wires in module \wrapper_norm_seq..
Removed 2 unused cells and 9 unused wires.
<suppressed ~4 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corr.
Optimizing module corr_seq.
Optimizing module my_divider.
Optimizing module my_wrapper_divider.
Optimizing module port_bus_1to0.
Optimizing module port_bus_2to1_1.
Optimizing module sh_reg.
Optimizing module sv_chip1_hierarchy_no_mem.
Optimizing module wrapper_corr_10.
Optimizing module wrapper_corr_20.
Optimizing module wrapper_corr_5_seq.
Optimizing module wrapper_norm.
Optimizing module wrapper_norm_corr_10.
Optimizing module wrapper_norm_corr_20.
Optimizing module wrapper_norm_corr_5_seq.
Optimizing module wrapper_norm_seq.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \corr_seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \my_divider..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \my_wrapper_divider..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \port_bus_1to0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \port_bus_2to1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sh_reg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sv_chip1_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper_corr_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_corr_20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_corr_5_seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper_norm_corr_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_norm_corr_20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_norm_corr_5_seq..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_norm_seq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corr.
  Optimizing cells in module \corr_seq.
  Optimizing cells in module \my_divider.
  Optimizing cells in module \my_wrapper_divider.
  Optimizing cells in module \port_bus_1to0.
  Optimizing cells in module \port_bus_2to1_1.
  Optimizing cells in module \sh_reg.
  Optimizing cells in module \sv_chip1_hierarchy_no_mem.
  Optimizing cells in module \wrapper_corr_10.
  Optimizing cells in module \wrapper_corr_20.
  Optimizing cells in module \wrapper_corr_5_seq.
  Optimizing cells in module \wrapper_norm.
  Optimizing cells in module \wrapper_norm_corr_10.
  Optimizing cells in module \wrapper_norm_corr_20.
  Optimizing cells in module \wrapper_norm_corr_5_seq.
  Optimizing cells in module \wrapper_norm_seq.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corr'.
Finding identical cells in module `\corr_seq'.
Finding identical cells in module `\my_divider'.
Finding identical cells in module `\my_wrapper_divider'.
Finding identical cells in module `\port_bus_1to0'.
Finding identical cells in module `\port_bus_2to1_1'.
Finding identical cells in module `\sh_reg'.
Finding identical cells in module `\sv_chip1_hierarchy_no_mem'.
Finding identical cells in module `\wrapper_corr_10'.
Finding identical cells in module `\wrapper_corr_20'.
Finding identical cells in module `\wrapper_corr_5_seq'.
Finding identical cells in module `\wrapper_norm'.
Finding identical cells in module `\wrapper_norm_corr_10'.
Finding identical cells in module `\wrapper_norm_corr_20'.
Finding identical cells in module `\wrapper_norm_corr_5_seq'.
Finding identical cells in module `\wrapper_norm_seq'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corr..
Finding unused cells or wires in module \corr_seq..
Finding unused cells or wires in module \my_divider..
Finding unused cells or wires in module \my_wrapper_divider..
Finding unused cells or wires in module \port_bus_1to0..
Finding unused cells or wires in module \port_bus_2to1_1..
Finding unused cells or wires in module \sh_reg..
Finding unused cells or wires in module \sv_chip1_hierarchy_no_mem..
Finding unused cells or wires in module \wrapper_corr_10..
Finding unused cells or wires in module \wrapper_corr_20..
Finding unused cells or wires in module \wrapper_corr_5_seq..
Finding unused cells or wires in module \wrapper_norm..
Finding unused cells or wires in module \wrapper_norm_corr_10..
Finding unused cells or wires in module \wrapper_norm_corr_20..
Finding unused cells or wires in module \wrapper_norm_corr_5_seq..
Finding unused cells or wires in module \wrapper_norm_seq..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module corr.
Optimizing module corr_seq.
Optimizing module my_divider.
Optimizing module my_wrapper_divider.
Optimizing module port_bus_1to0.
Optimizing module port_bus_2to1_1.
Optimizing module sh_reg.
Optimizing module sv_chip1_hierarchy_no_mem.
Optimizing module wrapper_corr_10.
Optimizing module wrapper_corr_20.
Optimizing module wrapper_corr_5_seq.
Optimizing module wrapper_norm.
Optimizing module wrapper_norm_corr_10.
Optimizing module wrapper_norm_corr_20.
Optimizing module wrapper_norm_corr_5_seq.
Optimizing module wrapper_norm_seq.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== corr ===

   Number of wires:                 13
   Number of wire bits:            146
   Number of public wires:          10
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           16
     $dff                           48
     $dffe                          16
     $mul                           32

=== corr_seq ===

   Number of wires:                 17
   Number of wire bits:            178
   Number of public wires:          14
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                           16
     $dff                           48
     $dffe                          48
     $mul                           32

=== my_divider ===

   Number of wires:                 53
   Number of wire bits:            373
   Number of public wires:          26
   Number of public wire bits:     122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $add                           96
     $eq                             4
     $logic_not                      6
     $mux                           95
     $not                           33
     $or                            24
     $pmux                           4
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                           3
     $sdffe                         45

=== my_wrapper_divider ===

   Number of wires:                 19
   Number of wire bits:             67
   Number of public wires:          12
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $eq                             6
     $logic_not                      2
     $mux                            2
     $pmux                           4
     $reduce_or                      6
     $sdff                           2

=== port_bus_1to0 ===

   Number of wires:                120
   Number of wire bits:            860
   Number of public wires:          98
   Number of public wire bits:     757
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $add                           32
     $eq                            25
     $logic_not                      3
     $mux                            8
     $pmux                          51
     $reduce_or                      7
     $sdff                         106
     $sdffe                        324

=== port_bus_2to1_1 ===

   Number of wires:                 94
   Number of wire bits:           1052
   Number of public wires:          70
   Number of public wire bits:     950
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     $dff                            1
     $dffe                         808
     $eq                            21
     $logic_and                      2
     $mux                            2
     $not                            4
     $pmux                          84
     $reduce_and                     2
     $reduce_or                     12
     $sdff                          68
     $sdffe                          1

=== sh_reg ===

   Number of wires:                  6
   Number of wire bits:             34
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                          16

=== sv_chip1_hierarchy_no_mem ===

   Number of wires:                373
   Number of wire bits:           4614
   Number of public wires:         193
   Number of public wire bits:    3307
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                          736
     $dff                           70
     $dffe                         895
     $eq                           196
     $logic_not                     15
     $mux                           18
     $not                            2
     $pmux                         443
     $reduce_and                    59
     $reduce_bool                   48
     $reduce_or                     73
     $sdff                           1
     $sdffce                        72
     $sdffe                        222

=== wrapper_corr_10 ===

   Number of wires:                 52
   Number of wire bits:            578
   Number of public wires:          52
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $dffe                         176

=== wrapper_corr_20 ===

   Number of wires:                 92
   Number of wire bits:           1058
   Number of public wires:          92
   Number of public wire bits:    1058
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $dffe                         336

=== wrapper_corr_5_seq ===

   Number of wires:                 32
   Number of wire bits:            338
   Number of public wires:          32
   Number of public wire bits:     338
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $dffe                          96

=== wrapper_norm ===

   Number of wires:                 21
   Number of wire bits:            292
   Number of public wires:          15
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $add                           33
     $dff                          112
     $dffe                          32
     $mux                           32
     $sdff                           1
     $sub                           32

=== wrapper_norm_corr_10 ===

   Number of wires:                 21
   Number of wire bits:            274
   Number of public wires:          21
   Number of public wire bits:     274
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3

=== wrapper_norm_corr_20 ===

   Number of wires:                 31
   Number of wire bits:            434
   Number of public wires:          31
   Number of public wire bits:     434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3

=== wrapper_norm_corr_5_seq ===

   Number of wires:                 16
   Number of wire bits:            194
   Number of public wires:          16
   Number of public wire bits:     194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3

=== wrapper_norm_seq ===

   Number of wires:                 21
   Number of wire bits:            292
   Number of public wires:          15
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $add                           33
     $dff                          112
     $dffe                          32
     $mux                           32
     $sdff                           1
     $sub                           32

=== design hierarchy ===

   sv_chip1_hierarchy_no_mem         1
     port_bus_1to0                   0
     port_bus_2to1_1                 0
     wrapper_norm_corr_10            0
       wrapper_corr_10               0
         corr                        0
         sh_reg                      0
       wrapper_norm                  0
         my_wrapper_divider          0
           my_divider                0
     wrapper_norm_corr_20            0
       wrapper_corr_20               0
         corr                        0
         sh_reg                      0
       wrapper_norm                  0
         my_wrapper_divider          0
           my_divider                0
     wrapper_norm_corr_5_seq         0
       wrapper_corr_5_seq            0
         corr_seq                    0
         sh_reg                      0
       wrapper_norm_seq              0
         my_wrapper_divider          0
           my_divider                0

   Number of wires:                373
   Number of wire bits:           4614
   Number of public wires:         193
   Number of public wire bits:    3307
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                          736
     $dff                           70
     $dffe                         895
     $eq                           196
     $logic_not                     15
     $mux                           18
     $not                            2
     $pmux                         443
     $reduce_and                    59
     $reduce_bool                   48
     $reduce_or                     73
     $sdff                           1
     $sdffce                        72
     $sdffe                        222

End of script. Logfile hash: 31e89cd799, CPU: user 0.75s system 0.01s, MEM: 24.68 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 20% 5x opt_expr (0 sec), 19% 3x opt_clean (0 sec), ...
