# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do VGA_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jared/Desktop/Fall\ 2024/ECE-3710/Quartas/VGA {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:56:08 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA" C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v 
# -- Compiling module vgaControl
# 
# Top level modules:
# 	vgaControl
# End time: 16:56:09 on Sep 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jared/Desktop/Fall\ 2024/ECE-3710/Quartas/VGA {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:56:09 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA" C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 16:56:09 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jared/Desktop/Fall\ 2024/ECE-3710/Quartas/VGA {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:56:09 on Sep 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA" C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v 
# -- Compiling module VGA
# 
# Top level modules:
# 	VGA
# End time: 16:56:09 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:56:37 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v 
# -- Compiling module bitGen
# 
# Top level modules:
# 	bitGen
# End time: 16:56:37 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:56:37 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 16:56:37 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:56:37 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v 
# -- Compiling module tb_VGA
# 
# Top level modules:
# 	tb_VGA
# End time: 16:56:37 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:56:37 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v 
# -- Compiling module VGA
# 
# Top level modules:
# 	VGA
# End time: 16:56:37 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:56:37 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v 
# -- Compiling module vgaControl
# 
# Top level modules:
# 	vgaControl
# End time: 16:56:38 on Sep 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_VGA -voptargs=+acc
# vsim -gui -l msim_transcript work.tb_VGA -voptargs="+acc" 
# Start time: 16:56:48 on Sep 25,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_VGA(fast)
# Loading work.VGA(fast)
# Loading work.vgaControl(fast)
# Loading work.divider(fast)
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'hSync'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_VGA/uut File: C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v Line: 10
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'vSync'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_VGA/uut File: C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v Line: 10
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'bright'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_VGA/uut File: C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v Line: 10
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'hCount'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_VGA/uut File: C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v Line: 10
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'vCount'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_VGA/uut File: C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v Line: 10
# Error loading design
# End time: 16:56:50 on Sep 25,2024, Elapsed time: 0:00:02
# Errors: 5, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:07:50 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v 
# -- Compiling module bitGen
# 
# Top level modules:
# 	bitGen
# End time: 17:07:50 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:07:50 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 17:07:50 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:07:50 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v 
# -- Compiling module tb_VGA
# ** Error: C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v(29): (vlog-2110) Illegal reference to net "hSync".
# ** Error: C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v(30): (vlog-2110) Illegal reference to net "vSync".
# ** Error: C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v(31): (vlog-2110) Illegal reference to net "bright".
# ** Error: C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v(32): (vlog-2110) Illegal reference to net "hCount".
# ** Error: C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v(33): (vlog-2110) Illegal reference to net "vCount".
# End time: 17:07:50 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:07:50 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v 
# -- Compiling module VGA
# 
# Top level modules:
# 	VGA
# End time: 17:07:50 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:07:51 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v 
# -- Compiling module vgaControl
# 
# Top level modules:
# 	vgaControl
# End time: 17:07:51 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:08:32 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v 
# -- Compiling module bitGen
# 
# Top level modules:
# 	bitGen
# End time: 17:08:32 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:08:32 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 17:08:32 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:08:32 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v 
# -- Compiling module tb_VGA
# 
# Top level modules:
# 	tb_VGA
# End time: 17:08:32 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:08:32 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v 
# -- Compiling module VGA
# 
# Top level modules:
# 	VGA
# End time: 17:08:32 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:08:33 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v 
# -- Compiling module vgaControl
# 
# Top level modules:
# 	vgaControl
# End time: 17:08:33 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -voptargs=+acc work.tb_VGA
# vsim -gui -l msim_transcript -voptargs="+acc" work.tb_VGA 
# Start time: 17:08:44 on Sep 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_VGA(fast)
# Loading work.VGA(fast)
# Loading work.vgaControl(fast)
# Loading work.divider(fast)
add wave -position insertpoint  \
sim:/tb_VGA/clk50Mhz \
sim:/tb_VGA/reset \
sim:/tb_VGA/hSync \
sim:/tb_VGA/vSync \
sim:/tb_VGA/bright \
sim:/tb_VGA/hCount \
sim:/tb_VGA/vCount
run -all
add wave -position insertpoint  \
sim:/tb_VGA/uut/clk50Mhz \
sim:/tb_VGA/uut/reset \
sim:/tb_VGA/uut/hSync \
sim:/tb_VGA/uut/vSync \
sim:/tb_VGA/uut/bright \
sim:/tb_VGA/uut/hCount \
sim:/tb_VGA/uut/vCount
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_VGA(fast)
# Loading work.VGA(fast)
# Loading work.vgaControl(fast)
# Loading work.divider(fast)
run -all
add wave -position insertpoint  \
sim:/tb_VGA/uut/vgaController/clk50Mhz \
sim:/tb_VGA/uut/vgaController/reset \
sim:/tb_VGA/uut/vgaController/hSync \
sim:/tb_VGA/uut/vgaController/vSync \
sim:/tb_VGA/uut/vgaController/bright \
sim:/tb_VGA/uut/vgaController/hCount \
sim:/tb_VGA/uut/vgaController/vCount \
sim:/tb_VGA/uut/vgaController/horizontal_en \
sim:/tb_VGA/uut/vgaController/vertical_trigger
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_VGA(fast)
# Loading work.VGA(fast)
# Loading work.vgaControl(fast)
# Loading work.divider(fast)
run -all
# Load canceled
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:12:02 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v 
# -- Compiling module bitGen
# 
# Top level modules:
# 	bitGen
# End time: 17:12:02 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:12:02 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 17:12:02 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:12:02 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v 
# -- Compiling module tb_VGA
# 
# Top level modules:
# 	tb_VGA
# End time: 17:12:02 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:12:02 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v 
# -- Compiling module VGA
# 
# Top level modules:
# 	VGA
# End time: 17:12:03 on Sep 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:12:03 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v 
# -- Compiling module vgaControl
# 
# Top level modules:
# 	vgaControl
# End time: 17:12:03 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:12:05 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v 
# -- Compiling module bitGen
# 
# Top level modules:
# 	bitGen
# End time: 17:12:05 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:12:05 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 17:12:05 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:12:05 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v 
# -- Compiling module tb_VGA
# 
# Top level modules:
# 	tb_VGA
# End time: 17:12:05 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:12:05 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v 
# -- Compiling module VGA
# 
# Top level modules:
# 	VGA
# End time: 17:12:05 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:12:05 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v 
# -- Compiling module vgaControl
# 
# Top level modules:
# 	vgaControl
# End time: 17:12:05 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -voptargs=+acc work.tb_VGA
# End time: 17:12:16 on Sep 25,2024, Elapsed time: 0:03:32
# Errors: 0, Warnings: 1
# vsim -gui -l msim_transcript -voptargs="+acc" work.tb_VGA 
# Start time: 17:12:16 on Sep 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_VGA(fast)
# Loading work.VGA(fast)
# Loading work.vgaControl(fast)
# Loading work.divider(fast)
add wave -position insertpoint  \
sim:/tb_VGA/uut/vgaController/clk50Mhz \
sim:/tb_VGA/uut/vgaController/reset \
sim:/tb_VGA/uut/vgaController/hSync \
sim:/tb_VGA/uut/vgaController/vSync \
sim:/tb_VGA/uut/vgaController/bright \
sim:/tb_VGA/uut/vgaController/hCount \
sim:/tb_VGA/uut/vgaController/vCount \
sim:/tb_VGA/uut/vgaController/horizontal_en \
sim:/tb_VGA/uut/vgaController/vertical_trigger
run -all
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:14:21 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v 
# -- Compiling module bitGen
# 
# Top level modules:
# 	bitGen
# End time: 17:14:21 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:14:21 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 17:14:21 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:14:21 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v 
# -- Compiling module tb_VGA
# 
# Top level modules:
# 	tb_VGA
# End time: 17:14:22 on Sep 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:14:22 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v 
# -- Compiling module VGA
# 
# Top level modules:
# 	VGA
# End time: 17:14:22 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:14:22 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v 
# -- Compiling module vgaControl
# 
# Top level modules:
# 	vgaControl
# End time: 17:14:22 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -voptargs=+acc work.tb_VGA
# End time: 17:14:34 on Sep 25,2024, Elapsed time: 0:02:18
# Errors: 0, Warnings: 1
# vsim -gui -l msim_transcript -voptargs="+acc" work.tb_VGA 
# Start time: 17:14:34 on Sep 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_VGA(fast)
# Loading work.VGA(fast)
# Loading work.vgaControl(fast)
# Loading work.divider(fast)
run -all
add wave -position insertpoint  \
sim:/tb_VGA/uut/vgaController/clk50Mhz \
sim:/tb_VGA/uut/vgaController/reset \
sim:/tb_VGA/uut/vgaController/hSync \
sim:/tb_VGA/uut/vgaController/vSync \
sim:/tb_VGA/uut/vgaController/bright \
sim:/tb_VGA/uut/vgaController/hCount \
sim:/tb_VGA/uut/vgaController/vCount \
sim:/tb_VGA/uut/vgaController/horizontal_en \
sim:/tb_VGA/uut/vgaController/vertical_trigger
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_VGA(fast)
# Loading work.VGA(fast)
# Loading work.vgaControl(fast)
# Loading work.divider(fast)
# Load canceled
run -all
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:23:23 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/bitGen.v 
# -- Compiling module bitGen
# 
# Top level modules:
# 	bitGen
# End time: 17:23:23 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:23:23 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 17:23:23 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:23:24 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/tb_VGA.v 
# -- Compiling module tb_VGA
# 
# Top level modules:
# 	tb_VGA
# End time: 17:23:24 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:23:24 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/VGA.v 
# -- Compiling module VGA
# 
# Top level modules:
# 	VGA
# End time: 17:23:24 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:23:24 on Sep 25,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/VGA/vgaControl.v 
# -- Compiling module vgaControl
# 
# Top level modules:
# 	vgaControl
# End time: 17:23:24 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vsim -gui -l msim_transcript -voptargs=+acc work.tb_VGA
# End time: 17:23:51 on Sep 25,2024, Elapsed time: 0:09:17
# Errors: 0, Warnings: 1
# vsim -gui -l msim_transcript -voptargs="+acc" work.tb_VGA 
# Start time: 17:23:51 on Sep 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_VGA(fast)
# Loading work.VGA(fast)
# Loading work.vgaControl(fast)
# Loading work.divider(fast)
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_VGA(fast)
# Loading work.VGA(fast)
# Loading work.vgaControl(fast)
# Loading work.divider(fast)
add wave -position insertpoint  \
sim:/tb_VGA/uut/vgaController/clk50Mhz \
sim:/tb_VGA/uut/vgaController/reset \
sim:/tb_VGA/uut/vgaController/hSync \
sim:/tb_VGA/uut/vgaController/vSync \
sim:/tb_VGA/uut/vgaController/bright \
sim:/tb_VGA/uut/vgaController/hCount \
sim:/tb_VGA/uut/vgaController/vCount \
sim:/tb_VGA/uut/vgaController/horizontal_en \
sim:/tb_VGA/uut/vgaController/vertical_en
run -all
run -all
# End time: 18:08:25 on Sep 25,2024, Elapsed time: 0:44:34
# Errors: 0, Warnings: 1
