#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13160b910 .scope module, "testbench_alu_32bit" "testbench_alu_32bit" 2 3;
 .timescale -9 -12;
v0x13161c110_0 .var "a", 31 0;
v0x13161c1c0_0 .var "b", 31 0;
v0x13161c250_0 .var "op", 3 0;
v0x13161c320_0 .net "result", 31 0, v0x13161bf00_0;  1 drivers
v0x13161c3d0_0 .net "zero", 0 0, v0x13161bfb0_0;  1 drivers
S_0x13160ba80 .scope module, "uut" "alu_32bit" 2 13, 3 1 0, S_0x13160b910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0x13160bd00_0 .net "a", 31 0, v0x13161c110_0;  1 drivers
v0x13161bd90_0 .net "b", 31 0, v0x13161c1c0_0;  1 drivers
v0x13161be40_0 .net "op", 3 0, v0x13161c250_0;  1 drivers
v0x13161bf00_0 .var "result", 31 0;
v0x13161bfb0_0 .var "zero", 0 0;
E_0x13160b800 .event anyedge, v0x13161bf00_0;
E_0x13160bcc0 .event anyedge, v0x13161be40_0, v0x13160bd00_0, v0x13161bd90_0;
    .scope S_0x13160ba80;
T_0 ;
    %wait E_0x13160bcc0;
    %load/vec4 v0x13161be40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13161bf00_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x13160bd00_0;
    %load/vec4 v0x13161bd90_0;
    %add;
    %store/vec4 v0x13161bf00_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x13160bd00_0;
    %load/vec4 v0x13161bd90_0;
    %sub;
    %store/vec4 v0x13161bf00_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x13160bd00_0;
    %load/vec4 v0x13161bd90_0;
    %and;
    %store/vec4 v0x13161bf00_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x13160bd00_0;
    %load/vec4 v0x13161bd90_0;
    %or;
    %store/vec4 v0x13161bf00_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x13160bd00_0;
    %load/vec4 v0x13161bd90_0;
    %xor;
    %store/vec4 v0x13161bf00_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x13160bd00_0;
    %load/vec4 v0x13161bd90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13161bf00_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x13160bd00_0;
    %load/vec4 v0x13161bd90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13161bf00_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13160ba80;
T_1 ;
    %wait E_0x13160b800;
    %load/vec4 v0x13161bf00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x13161bfb0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13160b910;
T_2 ;
    %vpi_call 2 24 "$display", "Testing ADD operation..." {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x13161c110_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x13161c1c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13161c250_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 29 "$display", "Result: %h, Zero: %b", v0x13161c320_0, v0x13161c3d0_0 {0 0 0};
    %vpi_call 2 32 "$display", "Testing SUB operation..." {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x13161c110_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x13161c1c0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13161c250_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "Result: %h, Zero: %b", v0x13161c320_0, v0x13161c3d0_0 {0 0 0};
    %vpi_call 2 40 "$display", "Testing AND operation..." {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x13161c110_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x13161c1c0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13161c250_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 45 "$display", "Result: %h, Zero: %b", v0x13161c320_0, v0x13161c3d0_0 {0 0 0};
    %vpi_call 2 48 "$display", "Testing OR operation..." {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x13161c110_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x13161c1c0_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13161c250_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "Result: %h, Zero: %b", v0x13161c320_0, v0x13161c3d0_0 {0 0 0};
    %vpi_call 2 56 "$display", "Testing XOR operation..." {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x13161c110_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x13161c1c0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x13161c250_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 61 "$display", "Result: %h, Zero: %b", v0x13161c320_0, v0x13161c3d0_0 {0 0 0};
    %vpi_call 2 64 "$display", "Testing SLL operation..." {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x13161c110_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x13161c1c0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13161c250_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 69 "$display", "Result: %h, Zero: %b", v0x13161c320_0, v0x13161c3d0_0 {0 0 0};
    %vpi_call 2 72 "$display", "Testing SRL operation..." {0 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x13161c110_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x13161c1c0_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13161c250_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 77 "$display", "Result: %h, Zero: %b", v0x13161c320_0, v0x13161c3d0_0 {0 0 0};
    %vpi_call 2 80 "$display", "Testing zero flag..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13161c110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13161c1c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13161c250_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 85 "$display", "Result: %h, Zero: %b", v0x13161c320_0, v0x13161c3d0_0 {0 0 0};
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x13160b910;
T_3 ;
    %vpi_call 2 92 "$dumpfile", "alu_32bit.vcd" {0 0 0};
    %vpi_call 2 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13160b910 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/Users/haiyan-mini/Documents/Study/V-Agent/file_workspace/testbenches/testbench_alu_32bit.v";
    "/Users/haiyan-mini/Documents/Study/V-Agent/file_workspace/designs/fixed_alu_32bit.v";
