/*****************************************************************************

File name   :  data.h

Description :  this file contain data witch will configure video registers

 COPYRIGHT (C) FTA Communication techniologies 2007.

Date               Modification                                          Name
----               ------------                                          ----
 09/21/07          Created                                               FR

*****************************************************************************/
/* --- prevents recursive inclusion --------------------------------------- */
#ifndef data_H__
#define data_H__

/* --- allows C compiling with C++ compiler ------------------------------- */
#ifdef __cplusplus
extern "C" {
#endif

/* --- includes ----------------------------------------------------------- */
/* --- defines ------------------------------------------------------------ */
/* --- variables ---------------------------------------------------------- */
/* --- enumerations ------------------------------------------------------- */
/* --- data --------------------------------------------------------------- */
#if defined(CONFIG_SH_STX7105)
Register GDP1Reg[]=
{
    {0x00,0x80000025},  /* GDP control : wait VSYNC + ARGB8888  */
    {0x04,0x00808080},  /* GDP alpha gain constant               */
    {0x08,0x01000100},  /* HSRC = no SRC                         */
    {0x0c,0x00170086},  /* view port offset : YDO + XDO          */
    {0x10,0x02560355},  /* view port STOP   : YDS + XDS          */
    {0x14,0xC0000000},  /* pixmap memory location                */
    {0x18,0x00000B40},  /* pixmap memory pitch = 2880 = 720*4    */
    {0x1c,0x024002D0},  /* Height + width                        */
    {0x20,0x01000100},  /* not used                              */
    {0x24,0xc0000000},  /* next viewport node                    */
    {0x28,0x00000000},  /* color key lower limit                 */
    {0x2c,0x00000000},  /* color key upper limit                 */
    {0x30,0x00000000},  /* horizontal filter pointer             */
    {0x34,0x00000000},  /* force on mixer                        */
    {0x38,0x00000000},  /* not used                              */
    {0x3C,0x00010000},  /* not used                              */
    {0x40,0x00000000},  /* coef 0 */
    {0x44,0x00000000},  /* coef 1 */
    {0x48,0x00000000},  /* coef 2 */
    {0x4c,0x00000000},  /* coef 3 */
    {0x50,0x00000000},  /* coef 4 */
    {0x54,0x00000000},  /* coef 5 */
    {0x58,0x00000000},  /* coef 6 */
    {0x5c,0x00000000},  /* coef 7 */
    {0x60,0x00000000},  /* coef 8 */
    {0x64,0x00000000},  /* coef 9 */
    {0xfc,0x00000000}   /* message size and clock */
};

Register GDP2Reg[]=
{
    {0x00,0x80000025},  /* GDP control : wait VSYNC + ARGB8888  */
    {0x04,0x00808080},  /* GDP alpha gain constant               */
    {0x08,0x01000100},  /* HSRC = no SRC                         */
    {0x0c,0x00170086},  /* view port offset : YDO + XDO          */
    {0x10,0x02560355},  /* view port STOP   : YDS + XDS          */
    {0x14,0xC0000000},  /* pixmap memory location                */
    {0x18,0x00001680},  /* pixmap memory pitch = 2880 = 720*4    */
    {0x1c,0x024002D0},  /* Height + width                        */
    {0x20,0x00000000},  /* not used                              */
    {0x24,0xc0000000},  /* next viewport node                    */
    {0x28,0x00000000},  /* color key lower limit                 */
    {0x2c,0x00000000},  /* color key upper limit                 */
    {0x30,0x00000000},  /* horizontal filter pointer             */
    {0x34,0x00000000},  /* force on mixer                        */
    {0x40,0x00000000},  /* coef 0 */
    {0x44,0x00000000},  /* coef 1 */
    {0x48,0x00000000},  /* coef 2 */
    {0x4c,0x00000000},  /* coef 3 */
    {0x50,0x00000000},  /* coef 4 */
    {0x54,0x00000000},  /* coef 5 */
    {0x58,0x00000000},  /* coef 6 */
    {0x5c,0x00000000},  /* coef 7 */
    {0x60,0x00000000},  /* coef 8 */
    {0x64,0x00000000},  /* coef 9 */
    {0xfc,0x00000000}   /* message size and clock */
};

Register MIX1Reg[]=
{
    {0x00,0x00000008 }, /* MIX1 CTRL : GDP 1          */
    {0x04,0x0080F000 }, /* MIX1 BCK  = RG=G=B=128     */
    {0x0c,0x002d0084 }, /* BCK start AVO              */ 
    {0x10,0x026c0353 }, /* BCK stop  AVS              */
    {0x28,0x002e0086 }, /* AVS start                  */
    {0x2c,0x026d0355 }, /* AVS stop                   */
    {0x34,0x000000c8 }, /* layer                      */
    {0x38,0x00000003 }  /* MIX2 active control        */
};
Register MIX2Reg[]=
{
    {0x00,0x00000020},  /* MIX2 CTRL : GDP 3              */
    {0x0c,0x002e0086},  /* BCK start AVO                  */ 
    {0x10,0x026d0355},  /* BCK stop  AVS                  */
    {0x28,0x002e0086},  /* MIX2 AVO #26d-#2e = #23F = 575 */
    {0x2c,0x026d0355},  /* MIX2 AVS #355-#86 = #2CF = 719 */
    {0x34,0x00000028},  /* by default : priority is not set */
    {0x38,0x00000004}   /* MIX2 Active control            */
};

Register DENCReg[]=
{
    {0x000,0x16}, /* 0x04 */
    {0x004,0x60},
    {0x008,0x61},
    {0x00c,0x00},
    {0x010,0x08},
    {0x014,0x00},
    {0x018,0x10},
    {0x01c,0x00},
    {0x020,0x20},
    {0x024,0x78}, /* 0x7c */
    {0x028,0xfe},
    {0x02c,0xef},
    {0x030,0x6b},
    {0x034,0x03},
    {0x038,0xff},
    {0x03c,0x00}, /* 0xfb */
    {0x040,0x00}, /* 0xfc */
    {0x044,0x82},
    {0x048,0x08},
    {0x04c,0x20},
    {0x050,0x00},
    {0x054,0x00},
    {0x058,0x80},
    {0x05c,0x00},
    {0x060,0x00}, /* 0xc0 */
    {0x064,0xf9},
    {0x068,0xff},
    {0x06c,0xfe},
    {0x070,0x87},
    {0x074,0xf9},
    {0x078,0xfd},
    {0x07c,0x0f},
    {0x080,0xfe},
    {0x084,0xff},
    {0x088,0x40},
    {0x08c,0x00},
    {0x090,0x00},
    {0x094,0x00},
    {0x098,0x00},
    {0x09c,0xde},
    {0x0a0,0xff},
    {0x0a4,0xff},
    {0x0a8,0xff},
    {0x0ac,0x0f},
    {0x0b0,0x0f},
    {0x0b4,0x36}, /* 0x7E */
    {0x0b8,0x00},
    {0x0bc,0x00},
    {0x0c0,0x00},
    {0x0c4,0x00},
    {0x0c8,0x00},
    {0x0cc,0x00},
    {0x0d0,0x00},
    {0x0d4,0x00},
    {0x0d8,0x00},
    {0x0dc,0x00},
    {0x0e0,0x00},
    {0x0e4,0x00},
    {0x0e8,0x00},
    {0x0ec,0x00},
    {0x0f0,0x00},
    {0x0f4,0x00},
    {0x0f8,0x00},
    {0x0fc,0x00},
    {0x100,0x50},
    {0x104,0x01},
    {0x108,0x00},
    {0x10c,0x00},
    {0x110,0x00},
    {0x114,0x80},
    {0x118,0x00},
    {0x11c,0x80},
    {0x120,0x31},
    {0x124,0x27},
    {0x128,0x54},
    {0x12c,0x47},
    {0x130,0x5f},
    {0x134,0x77},
    {0x138,0x6c},
    {0x13c,0x7b},
    {0x140,0x80},
    {0x144,0x22},
    {0x148,0x21},
    {0x14c,0x7f},
    {0x150,0xf7},
    {0x154,0x03},
    {0x158,0x1f},
    {0x15c,0xfb},
    {0x160,0xac},
    {0x164,0x07},
    {0x168,0x3d},
    {0x16c,0xf8},
    {0x170,0x08},
    {0x174,0x28},
    {0x178,0x00},
    {0x17c,0x01}, /* 0x17 */
    {0x180,0x00},
    {0x184,0x00},
    {0x188,0x00},
    {0x18c,0x00},
    {0x190,0x00},
    {0x194,0x00},
    {0x198,0x00},
    {0x19c,0x00},
    {0x1a0,0x00},
    {0x1a4,0x00},
    {0x1a8,0x20},
    {0x1ac,0x06}, /* 0x20 */
    {0x1b0,0x02}, /* 0x00 */
    {0x1b4,0x00},
    {0x1b8,0x00},
    {0x1bc,0x00},
    {0x1c0,0x00},
    {0x1c4,0x00},
    {0x1c8,0x00},
    {0x1cc,0x00},
    {0x1d0,0x00},
    {0x1d4,0x00},
    {0x1d8,0x00},
    {0x1dc,0x00},
    {0x1e0,0x00},
    {0x1e4,0x00},
    {0x1e8,0x00},
    {0x1ec,0x00},
    {0x1f0,0x00},
    {0x1f4,0x00},
    {0x1f8,0x00},
    {0x1fc,0x00}
};

Register MAINVTG[]=
{
	{0x00,0x00000000},
	{0x04,0x00000000},
	{0x08,0x00000000},
	{0x0c,0x00000000},
	{0x10,0x00000000},
	{0x14,0x00000000},
	{0x18,0x00000000},
	{0x1c,0x00000000},
	{0x20,0x00000000},
	{0x24,0x00000000},
	{0x28,0x00000360},
	{0x2c,0x003d035b},
	{0x30,0x00010271},
	{0x34,0x00010271},
	{0x38,0x003d035b},
	{0x3c,0x003d035b},
	{0x40,0x000004e2},
	{0x44,0x00000000},
	{0x48,0x00000000},
	{0x4c,0x00000000},
	{0x50,0x00000000},
	{0x54,0x00000000},
	{0x58,0x00000000},
	{0x5c,0x00000000},
	{0x60,0x00000000},
	{0x64,0x00000000},
	{0x68,0x00000000},
	{0x6c,0x00000000},
	{0x70,0x00000000},
	{0x74,0x00000000},
	{0x78,0x00000000},
	{0x7c,0x00400000},
	{0x80,0x00060001},
	{0x84,0x00060001},
	{0x88,0x00000000},
	{0x8c,0x00000000},
	{0x90,0x00000000},
	{0x94,0x00000000},
	{0x98,0x00000000}, /* 18 */
	{0x9c,0x00000000},
	{0xa0,0x00000000},
	{0xa4,0x00000000},
	{0xa8,0x00000000},
	{0xac,0x00000000},
	{0xb0,0x00000000},
	{0xb4,0x00000000},
	{0xb8,0x00000000},
	{0xbc,0x00000000},
	{0xc0,0x00000000},
	{0xc4,0x00000000},
	{0xc8,0x00000000},
	{0xcc,0x00000000},
	{0xd0,0x00000000},
	{0xd4,0x00000000},
	{0xd8,0x00000000},
	{0xdc,0x00000000},
	{0xe0,0x00000000},
	{0xe4,0x00000000},
	{0xe8,0x00000000},
	{0xec,0x00000000},
	{0xf0,0x00000000},
	{0xf4,0x00000000},
	{0xf8,0x00000000},
	{0xfc,0x00000000}
};

Register AUXVTG[]=
{
	{0x00,0x00000000},
	{0x04,0x00000000},
	{0x08,0x00000000},
	{0x0c,0x00000000},
	{0x10,0x00000000},
	{0x14,0x00000000},
	{0x18,0x00000000},
	{0x1c,0x00000000},
	{0x20,0x00000000},
	{0x24,0x00000000},
	{0x28,0x00000360},
	{0x2c,0x00360001},
	{0x30,0x07ff0001},
	{0x34,0x000007ff},
	{0x38,0x1fff0001},
	{0x3c,0x01b11fff},
	{0x40,0x00000271},
	{0x44,0x00000000},
	{0x48,0x00000000},
	{0x4c,0x00000000},
	{0x50,0x00000000},
	{0x54,0x00000000},
	{0x58,0x00000000},
	{0x5c,0x035b0352},
	{0x60,0x01390139},
	{0x64,0x01380138},
	{0x68,0x01ae01a4},
	{0x6c,0x035b0352},
	{0x70,0x00000000},
	{0x74,0x00000000},
	{0x78,0x00000000},
	{0x7c,0x003f0000},
	{0x80,0x00040001},
	{0x84,0x00030000},
	{0x88,0x00000000},
	{0x8c,0x01b001b0},
	{0x90,0x00000000},
	{0x94,0x00000000},
	{0x98,0x00000018},
	{0x9c,0x00000000},
	{0xa0,0x00000000},
	{0xa4,0x00000000},
	{0xa8,0x00000000},
	{0xac,0x00000000},
	{0xb0,0x00000000},
	{0xb4,0x00000000},
	{0xb8,0x00000000},
	{0xbc,0x00000000},
	{0xc0,0x00000000},
	{0xc4,0x00000000},
	{0xc8,0x00000000},
	{0xcc,0x00000000},
	{0xd0,0x00000000},
	{0xd4,0x00000000},
	{0xd8,0x00000000},
	{0xdc,0x00000000},
	{0xe0,0x00000000},
	{0xe4,0x00000000},
	{0xe8,0x00000000},
	{0xec,0x00000000},
	{0xf0,0x00000000},
	{0xf4,0x00000000},
	{0xf8,0x00000000},
	{0xfc,0x00000000},
};

Register HDMIReg[]=
{
    {0x004,0x0000001b}, /* interrupt enable     */
    {0x00c,0x00000000}, /* clear  */
    {0x008,0x00000000}, /* status               */
    {0x010,0x00000000}, /* status */
    {0x014,0x00000000}, /* max time between extended contol */
    {0x018,0x00000000}, /* minimum time of extended control */
    {0x020,0x00004807}, /* new register for HDMI control    */
    {0x100,0x00000085}, /* X mim */
    {0x104,0x00000354}, /* X max */
    {0x108,0x0000002d}, /* Y min */
    {0x10c,0x0000026c}, /* Y max */
    {0x110,0x00000000}, /* default channel data */
    {0x114,0x00000000}, /* default channel data */
    {0x118,0x00000000}, /* default channel data */
    {0x11c,0x00000000}, /* default channel data */
    {0x200,0x00000002}, /* audio configuration */
    {0x204,0x00000000}, /* SPDIF FIFO status */
    {0x210,0x00000001}, /* info frame header word */
    {0x214,0x645f0100}, /* info frame packet word */
    {0x218,0x00f64f00}, /* info frame packet word */
    {0x21c,0x00645f01}, /* info frame packet word */
    {0x220,0x0100f64f}, /* info frame packet word */
    {0x224,0x4f00645f}, /* info frame packet word */
    {0x228,0x5f0100f6}, /* info frame packet word */
    {0x22c,0xf64f0064}, /* info frame packet word */
    {0x230,0x00000001}, /* info frame config */
    {0x240,0x00000000}, /* info frame status */ 
    {0x244,0x00000000}, /* sample flat mask */
    {0x248,0x00000001}, /* general control packet config */
    {0x400,0x00000001}, /* audio regeneration numerator */
    {0x000,0x00000c11}, /* configuration        */
};

Register HDGlue[]=
{
	{ 0x00, 0x50   },
	{ 0x04, 0x45   },
	{ 0x08, 0xf1   },
	{ 0x0C, 0x0c   },
	{ 0x10, 0x2108 }
};

Register HDFormatter[]=
{
	{0x00,0x69f50048},{0x04,0x00000000},{0x08,0x00cd026f},{0x0c,0x00d00268},
	{0x10,0x00000000},{0x14,0x01ed0005},{0x18,0x00fc827f},{0x1c,0x008fe20b},
	{0x20,0x00f684fc},{0x24,0x050f7c24},{0x28,0x00f4857c},{0x2c,0x0a1f402e},
	{0x30,0x00fa027f},{0x34,0x0e076e1d},{0x38,0x00000000},{0x3c,0x00000000},
	{0x40,0x01ed0004},{0x44,0x00fc827f},{0x48,0x008fe20b},{0x4c,0x00f684fc},
	{0x50,0x050f7c24},{0x54,0x00f4857c},{0x58,0x0a1f402e},{0x5c,0x00fa027f},
	{0x60,0x0e076e1d},{0x64,0x00000000},{0x68,0x00000000},{0x6c,0x00000000},
	{0x100,0x449 }
};

#endif

/* --- prototypes of functions -------------------------------------------- */

#ifdef __cplusplus
}
#endif

#endif /* data_H__ */
