.TH "RCC_PLL_Configuration" 3 "2020年 八月 7日 星期五" "Version 1.24.0" "STM32F4_HAL" \" -*- nroff -*-
.ad l
.nh
.SH NAME
RCC_PLL_Configuration
.SH SYNOPSIS
.br
.PP
.SS "宏定义"

.in +1c
.ti -1c
.RI "#define \fB__HAL_RCC_PLL_ENABLE\fP()   (*(__IO uint32_t *) \fBRCC_CR_PLLON_BB\fP = ENABLE)"
.br
.RI "Macros to enable or disable the main PLL\&. "
.ti -1c
.RI "#define \fB__HAL_RCC_PLL_DISABLE\fP()   (*(__IO uint32_t *) \fBRCC_CR_PLLON_BB\fP = DISABLE)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_PLL_PLLSOURCE_CONFIG\fP(__PLLSOURCE__)   MODIFY_REG(RCC\->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))"
.br
.RI "Macro to configure the PLL clock source\&. "
.ti -1c
.RI "#define \fB__HAL_RCC_PLL_PLLM_CONFIG\fP(__PLLM__)   MODIFY_REG(RCC\->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__))"
.br
.RI "Macro to configure the PLL multiplication factor\&. "
.in -1c
.SH "详细描述"
.PP 

.SH "宏定义说明"
.PP 
.SS "#define __HAL_RCC_PLL_DISABLE()   (*(__IO uint32_t *) \fBRCC_CR_PLLON_BB\fP = DISABLE)"

.PP
在文件 stm32f4xx_hal_rcc\&.h 第 1039 行定义\&.
.SS "#define __HAL_RCC_PLL_ENABLE()   (*(__IO uint32_t *) \fBRCC_CR_PLLON_BB\fP = ENABLE)"

.PP
Macros to enable or disable the main PLL\&. 
.PP
\fB注解\fP
.RS 4
After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source\&. 
.PP
The main PLL can not be disabled if it is used as system clock source 
.PP
The main PLL is disabled by hardware when entering STOP and STANDBY modes\&. 
.RE
.PP

.PP
在文件 stm32f4xx_hal_rcc\&.h 第 1038 行定义\&.
.SS "#define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__)   MODIFY_REG(RCC\->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__))"

.PP
Macro to configure the PLL multiplication factor\&. 
.PP
\fB注解\fP
.RS 4
This function must be used only when the main PLL is disabled\&. 
.RE
.PP
\fB参数\fP
.RS 4
\fI<strong>PLLM</strong>\fP specifies the division factor for PLL VCO input clock This parameter must be a number between Min_Data = 2 and Max_Data = 63\&. 
.RE
.PP
\fB注解\fP
.RS 4
You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz\&. It is recommended to select a frequency of 2 MHz to limit PLL jitter\&. 
.RE
.PP

.PP
在文件 stm32f4xx_hal_rcc\&.h 第 1060 行定义\&.
.SS "#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__)   MODIFY_REG(RCC\->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))"

.PP
Macro to configure the PLL clock source\&. 
.PP
\fB注解\fP
.RS 4
This function must be used only when the main PLL is disabled\&. 
.RE
.PP
\fB参数\fP
.RS 4
\fI<strong>PLLSOURCE</strong>\fP specifies the PLL entry clock source\&. This parameter can be one of the following values: 
.PD 0

.IP "\(bu" 2
RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry 
.IP "\(bu" 2
RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry 
.PP
.RE
.PP

.PP
在文件 stm32f4xx_hal_rcc\&.h 第 1049 行定义\&.
.SH "作者"
.PP 
由 Doyxgen 通过分析 STM32F4_HAL 的 源代码自动生成\&.
