A 5 stage pipelined implementation of MIPS32 processor with a subset of its ISA.