;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 1, #90
	SUB -207, <-120
	ADD 15, 22
	ADD 15, 22
	SLT 100, -100
	MOV #-501, <-20
	MOV #-501, <-20
	SLT -1, <-20
	SUB -110, -3
	SPL 10, -10
	ADD 210, 30
	JMN 5, <-2
	SPL <121, -116
	SUB @121, -116
	DJN -1, @-20
	SUB -207, <-120
	ADD @5, @2
	ADD 15, 22
	SUB 1, <-100
	SUB @500, <0
	SPL <121, -116
	MOV -1, <-20
	SUB #172, @200
	ADD @5, @2
	DJN -1, @-20
	DJN -1, @-20
	SUB 172, @200
	ADD @5, <2
	ADD @121, 106
	DJN -1, @-20
	SLT -1, <-320
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	SUB @-127, 100
	ADD <0, @2
	ADD <0, @2
	ADD <0, @2
	SPL 300, 90
	SPL 0, <-2
	SPL 0, <-2
	SUB 51, 20
	SPL 300, 90
	SPL 0, <-2
	SLT 15, 22
	ADD #270, <0
	SUB 172, @200
