#include "ir.h"

#include <ctype.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>

#include "../asm/asm_arm64.h"
#include "../driver/util.h"
#include "../sema/ldfloat.h"
#include "../sema/sema.h"
#include "../sema/type.h"
#include "../target/target.h"

/* The source line currently being lowered. gen_stmt updates it as it walks
 * the statement list, and gen_func resets it per function; emit() stamps it
 * onto every instruction so the -g line table in codegen can map .text
 * offsets back to source lines. irgen runs one function at a time, single
 * threaded, so a file-scope cursor is sound. Off (-g absent) it is simply
 * ignored — nothing reads ir_ins.line. */
static int g_cur_line;

static struct ir_ins *emit(struct ir_func *fn)
{
    if (fn->nins == fn->cap) {
        fn->cap = fn->cap ? fn->cap * 2 : 16;
        fn->ins = xrealloc(fn->ins, (size_t)fn->cap * sizeof *fn->ins);
    }
    struct ir_ins *i = &fn->ins[fn->nins++];
    /* Zero first: the array is grown with xrealloc, so a reused slot
     * carries a previous instruction's bytes. Fields an instruction does
     * not set (retsize/retnclass on a non-struct call, the whole va/arg
     * machinery on a plain op) must read as 0, not stale garbage — a
     * garbage retnclass once walked retcls[] off the end and crashed. */
    memset(i, 0, sizeof *i);
    i->op = IR_CONST;
    i->line = g_cur_line;
    i->dst = i->a = i->b = -1;
    i->w = 4;
    i->size = 4;
    i->sign = 1;
    i->pred = B_ADD;
    i->label = -1;
    return i;
}

static int new_temp(struct ir_func *fn) { return fn->nvregs++; }
static int new_label(struct ir_func *fn) { return fn->nlabels++; }

/* A value's width class: 4 or 8, and 16 for a long double — the only value
 * wider than a register. Its temps get 16-byte slots, and every op that
 * produces one says w = 16 (codegen sizes the slot from that). */
static int ty_w(const struct type *t)
{
    if (t->kind == TY_LDOUBLE) return 16;
    return ty_wide(t) ? 8 : 4;
}

static void emit_label(struct ir_func *fn, int label)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_LABEL;
    i->label = label;
}

static void emit_jmp(struct ir_func *fn, int label)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_JMP;
    i->label = label;
}

/* goto/label resolution. Labels are function-scoped and forward-referable, so a
 * name gets its IR label the first time EITHER a `goto` or the label itself is
 * seen. gen_func resets this table; after the body it errors on any label that
 * was referenced by a goto but never defined. */
#define IRGEN_MAX_LABELS 256
static struct { const char *name; int label; int defined; int line; }
    g_labels[IRGEN_MAX_LABELS];
static int g_nlabels_used;

static int label_idx(struct ir_func *fn, const char *name, int line)
{
    for (int i = 0; i < g_nlabels_used; i++)
        if (strcmp(g_labels[i].name, name) == 0)
            return i;
    if (g_nlabels_used >= IRGEN_MAX_LABELS)
        diag_fatal(fn->src->file, line, "too many labels in one function");
    g_labels[g_nlabels_used].name = name;
    g_labels[g_nlabels_used].label = new_label(fn);
    g_labels[g_nlabels_used].defined = 0;
    g_labels[g_nlabels_used].line = line;
    return g_nlabels_used++;
}

static void emit_brz(struct ir_func *fn, int v, int w, int label)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_BRZ;
    i->a = v;
    i->w = w;
    i->label = label;
}

static void emit_brnz(struct ir_func *fn, int v, int w, int label)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_BRNZ;
    i->a = v;
    i->w = w;
    i->label = label;
}

/* A floating constant is just its BIT PATTERN moved into the slot: a
 * float temp's slot holds raw bits, so no xmm and no constant pool are
 * involved. Same reason loads and stores need no float path. */
static int emit_ldconst(struct ir_func *fn, const struct ldf *v);

static int emit_fconst(struct ir_func *fn, double d, int w)
{
    if (w == 16)                 /* long double: exact from the double */
        return emit_ldconst(fn, ldf_from_double(d));
    long bits = 0;
    if (w == 8) {
        double v = d;
        memcpy(&bits, &v, 8);
    } else {
        float v = (float)d;
        unsigned int u = 0;
        memcpy(&u, &v, 4);
        bits = (long)u;
    }
    struct ir_ins *i = emit(fn);
    i->op = IR_CONST;
    i->imm = bits;
    i->w = w;
    i->dst = new_temp(fn);
    return i->dst;
}

static int emit_const(struct ir_func *fn, long imm, int w)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_CONST;
    i->imm = imm;
    i->w = w;
    i->dst = new_temp(fn);
    return i->dst;
}

/* dst = a op b at width w; returns dst */
static int emit_bin(struct ir_func *fn, enum ir_op op, int a, int b,
                    int w, int sign)
{
    struct ir_ins *i = emit(fn);
    i->op = op;
    i->a = a;
    i->b = b;
    i->w = w;
    i->sign = sign;
    i->dst = new_temp(fn);
    return i->dst;
}

static int emit_fbin(struct ir_func *fn, enum ir_op op, int a, int b, int w)
{
    struct ir_ins *i = emit(fn);
    i->op = op;
    i->a = a;
    i->b = b;
    i->w = w;
    i->flt = 1;
    i->dst = new_temp(fn);
    return i->dst;
}

/* Load variable v (type t) into a fresh promoted temp. */
static int emit_ldvar(struct ir_func *fn, int v, const struct type *t)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_LDVAR;
    i->a = v;
    i->size = ty_size(t);
    i->sign = ty_signed_int(t);
    i->w = ty_w(t);
    i->vol = t->is_volatile;
    i->dst = new_temp(fn);
    return i->dst;
}

static void emit_stvar(struct ir_func *fn, int v, int val,
                       const struct type *t)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_STVAR;
    i->dst = v;
    i->a = val;
    i->size = ty_size(t);
    i->vol = t->is_volatile;
}

static int emit_gaddr(struct ir_func *fn, struct global *g)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_GADDR;
    i->glob = g;
    i->dst = new_temp(fn);
    return i->dst;
}

/* Typed load/store through an address temp. */
static int emit_load(struct ir_func *fn, int addr, const struct type *t)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_LOAD;
    i->a = addr;
    i->size = ty_size(t);
    i->sign = ty_signed_int(t);
    i->w = ty_w(t);
    i->vol = t->is_volatile;
    i->dst = new_temp(fn);
    return i->dst;
}

static void emit_store(struct ir_func *fn, int addr, int val,
                       const struct type *t)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_STORE;
    i->a = addr;
    i->b = val;
    i->size = ty_size(t);
    i->vol = t->is_volatile;
}

static void emit_mov(struct ir_func *fn, int dst, int src)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_MOV;
    i->dst = dst;
    i->a = src;
}

/* ---- bitfield access (little-endian, gcc-compatible) ----
 * A bitfield occupies bits [bit_off, bit_off+width) of the storage unit at
 * `addr` (a load/store of the field's declared type). Reading shifts the
 * field to the top of the value class then back down — arithmetic for a
 * signed field so its sign bit fills — the classic two-shift extraction,
 * immune to neighbouring fields packed into the same unit. */
static int bf_load(struct ir_func *fn, int addr, const struct member *m)
{
    const struct type *bt = m->ty;
    int w = ty_wide(bt) ? 8 : 4;          /* value-class width, bytes */
    int vb = w * 8;
    /* load the raw storage unit UNSIGNED, so no stray sign extension */
    int v = emit_load(fn, addr, ty_base(bt->kind, 1));
    int lsh = vb - m->bit_off - m->bit_width;
    if (lsh)
        v = emit_bin(fn, IR_SHL, v, emit_const(fn, lsh, 4), w, 0);
    int rsh = vb - m->bit_width;
    if (rsh)
        v = emit_bin(fn, IR_SHR, v, emit_const(fn, rsh, 4), w,
                     ty_signed_int(bt));
    return v;
}

/* Store `val` into a bitfield: read the storage unit, clear the field's
 * bits, OR in the low `width` bits of the value, write it back. Returns the
 * field re-read, which is the assignment expression's (truncated) value. */
static int bf_store(struct ir_func *fn, int addr, const struct member *m,
                    int val)
{
    const struct type *bt = m->ty;
    int w = ty_wide(bt) ? 8 : 4;
    struct type *ut = ty_base(bt->kind, 1);
    unsigned long fmask = m->bit_width >= 64
                        ? ~0UL : (((unsigned long)1 << m->bit_width) - 1);
    unsigned long placed = fmask << m->bit_off;
    int old = emit_load(fn, addr, ut);
    int cleared = emit_bin(fn, IR_AND, old,
                           emit_const(fn, (long)~placed, w), w, 0);
    int low = emit_bin(fn, IR_AND, val,
                       emit_const(fn, (long)fmask, w), w, 0);
    if (m->bit_off)
        low = emit_bin(fn, IR_SHL, low, emit_const(fn, m->bit_off, 4), w, 0);
    int merged = emit_bin(fn, IR_OR, cleared, low, w, 0);
    emit_store(fn, addr, merged, ut);
    return bf_load(fn, addr, m);
}

/* Place one flattened initializer leaf `ie` (value already in `v`) at address
 * `at`: a bitfield merges into its storage unit, a struct is a byte copy, any
 * other scalar a plain truncating store. Shared by declaration and compound-
 * literal initialization. */
static void store_init_leaf(struct ir_func *fn, int at,
                            const struct initelem *ie, int v)
{
    if (ie->bit_width) {
        struct member m;
        m.name = NULL; m.ty = ie->ty; m.off = 0;
        m.is_bitfield = 1; m.bit_off = ie->bit_off; m.bit_width = ie->bit_width;
        bf_store(fn, at, &m, v);
    } else if (ie->ty->kind == TY_STRUCT) {
        struct ir_ins *mm = emit(fn);
        mm->op = IR_MEMCPY;
        mm->a = at;
        mm->b = v;
        mm->size = ty_size(ie->ty);
    } else {
        emit_store(fn, at, v, ie->ty);
    }
}

static int expr_is_bitfield(const struct expr *e)
{
    return e->kind == EXPR_MEMBER && e->memb && e->memb->is_bitfield;
}

static int emit_cmp(struct ir_func *fn, enum binop pred, int a, int b,
                    int w, int sign)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_CMP;
    i->pred = pred;
    i->a = a;
    i->b = b;
    i->w = w;
    i->sign = sign;
    i->dst = new_temp(fn);
    return i->dst;
}

static int gen_expr(struct ir_func *fn, struct expr *e);
static int gen_complit(struct ir_func *fn, struct expr *e);
static int gen_convert(struct ir_func *fn, int v, const struct type *from,
                       const struct type *to);
struct loopctx;
static void gen_stmt(struct ir_func *fn, struct stmt *s,
                     const struct loopctx *loop);
static int gen_stmtexpr(struct ir_func *fn, struct expr *e);
static int gen_expr(struct ir_func *fn, struct expr *e);

/* ---- variable length arrays ---- */

/* sizeof t as a value: a VLA's from its size slot, anything else a constant */
static int type_size_val(struct ir_func *fn, const struct type *t)
{
    if (ty_is_vla(t))
        return emit_ldvar(fn, t->vla_size, ty_base(TY_LONG, 1));
    return emit_const(fn, ty_size(t), 8);
}

/* Compute the byte size of every VLA in a variably modified type, innermost
 * first, into its slot — where the declaration (or type name) is reached, so
 * a declaration in a loop re-reads its lengths each time round. */
static void vla_eval(struct ir_func *fn, struct type *t)
{
    if (!t || (t->kind != TY_PTR && t->kind != TY_ARRAY))
        return;
    vla_eval(fn, t->pointee);
    if (!ty_is_vla(t))
        return;
    int n = gen_expr(fn, t->vla_len);
    int sz = emit_bin(fn, IR_MUL, n, type_size_val(fn, t->pointee), 8, 1);
    emit_stvar(fn, t->vla_size, sz, ty_base(TY_LONG, 1));
}

/* The VLA declarations whose scope encloses the statement being generated,
 * outermost first: the slot the stack pointer was saved in just before each
 * one's allocation, and the statements after it (its scope, for goto). */
struct vla_scope { int sp_slot; struct stmt *decl; };
static struct vla_scope g_vla[64];
static int g_nvla;

/* Leaving the scopes [depth, g_nvla): restore the stack pointer saved before
 * the outermost of them, which releases all of them. Emits nothing when
 * none is open. The textual scopes stay open — the caller pops them. */
static void vla_release(struct ir_func *fn, int depth)
{
    if (g_nvla <= depth)
        return;
    int sp = emit_ldvar(fn, g_vla[depth].sp_slot, ty_base(TY_LONG, 1));
    struct ir_ins *i = emit(fn);   /* operands first: emit() appends */
    i->op = IR_SPRESTORE;
    i->a = sp;
}

/* Is label `name` defined anywhere in statement list s (nested included)? */
static int stmts_define_label(const struct stmt *s, const char *name)
{
    for (; s; s = s->next) {
        if (s->kind == STMT_LABEL && strcmp(s->name, name) == 0)
            return 1;
        if (stmts_define_label(s->body, name) ||
            stmts_define_label(s->thn, name) ||
            stmts_define_label(s->els, name))
            return 1;
    }
    return 0;
}

/* va_arg(ap, T) for an INTEGER-class T (SysV). ap's value is a pointer to
 * a __va_list_tag { gp_offset u32, fp_offset u32, overflow_arg_area ptr,
 * reg_save_area ptr }. If gp_offset < 48 the argument sits in the register
 * save area at reg_save_area + gp_offset and gp_offset advances by 8;
 * otherwise it is next in the overflow area, which advances by 8. */
static int gen_va_arg(struct ir_func *fn, struct expr *e)
{
    struct type *rt = e->ty;
    struct type *u32 = ty_base(TY_INT, 1);
    struct type *ptr = ty_base(TY_LONG, 1); /* an 8-byte slot */
    int ap = gen_expr(fn, e->lhs);          /* pointer to the tag */

    int a_ova = emit_bin(fn, IR_ADD, ap, emit_const(fn, 8, 8), 8, 1);
    int a_rsa = emit_bin(fn, IR_ADD, ap, emit_const(fn, 16, 8), 8, 1);

    /* long double is X87 class, which SysV passes in memory — always the
     * overflow area, at a 16-aligned slot of 16 bytes. */
    if (rt->kind == TY_LDOUBLE) {
        int ova = emit_load(fn, a_ova, ptr);
        int al = emit_bin(fn, IR_AND,
                          emit_bin(fn, IR_ADD, ova, emit_const(fn, 15, 8), 8, 1),
                          emit_const(fn, -16, 8), 8, 1);
        emit_store(fn, a_ova,
                   emit_bin(fn, IR_ADD, al, emit_const(fn, 16, 8), 8, 1), ptr);
        return emit_load(fn, al, rt);
    }

    /* SSE class (float/double): the SysV register save area lays the eight xmm
     * regs AFTER the six GP regs, so fp_offset (at ap+4) runs 48..176 in strides
     * of 16 (each xmm slot is 16 bytes, of which we read the low 8 = a double).
     * A variadic float arg is promoted to double, so the overflow slot is 8. */
    if (ty_is_float(rt)) {
        struct type *dbl = ty_base(TY_DOUBLE, 0);
        int a_fp = emit_bin(fn, IR_ADD, ap, emit_const(fn, 4, 8), 8, 1);
        int fp = emit_load(fn, a_fp, u32);      /* fp_offset (at ap+4) */
        int in_reg = emit_cmp(fn, B_LT, fp, emit_const(fn, 176, 4), 4, 0);
        int addr = new_temp(fn);
        int l_over = new_label(fn), l_done = new_label(fn);
        emit_brz(fn, in_reg, 4, l_over);        /* fp_offset >= 176 -> overflow */
        /* register save area: addr = reg_save_area + fp_offset; fp_offset += 16 */
        int rsa = emit_load(fn, a_rsa, ptr);
        emit_mov(fn, addr, emit_bin(fn, IR_ADD, rsa, fp, 8, 1));
        emit_store(fn, a_fp,
                   emit_bin(fn, IR_ADD, fp, emit_const(fn, 16, 4), 4, 0), u32);
        emit_jmp(fn, l_done);
        /* overflow area: addr = overflow_arg_area; advance it by 8 */
        emit_label(fn, l_over);
        int ova = emit_load(fn, a_ova, ptr);
        emit_mov(fn, addr, ova);
        emit_store(fn, a_ova,
                   emit_bin(fn, IR_ADD, ova, emit_const(fn, 8, 8), 8, 1), ptr);
        emit_label(fn, l_done);
        int v = emit_load(fn, addr, dbl);       /* the value is a promoted double */
        if (rt->kind == TY_FLOAT) {             /* va_arg(ap,float): narrow it */
            struct ir_ins *cv = emit(fn);
            cv->op = IR_F2F; cv->a = v; cv->size = 8; cv->w = 4;
            cv->dst = new_temp(fn);
            return cv->dst;
        }
        return v;
    }

    int gp = emit_load(fn, ap, u32);        /* gp_offset (at ap+0) */
    int in_reg = emit_cmp(fn, B_LT, gp, emit_const(fn, 48, 4), 4, 0);

    int addr = new_temp(fn);
    int l_over = new_label(fn), l_done = new_label(fn);
    emit_brz(fn, in_reg, 4, l_over);        /* gp_offset >= 48 -> overflow */

    /* register save area: addr = reg_save_area + gp_offset; gp_offset += 8 */
    int rsa = emit_load(fn, a_rsa, ptr);
    emit_mov(fn, addr, emit_bin(fn, IR_ADD, rsa, gp, 8, 1));
    emit_store(fn, ap, emit_bin(fn, IR_ADD, gp, emit_const(fn, 8, 4), 4, 0),
               u32);
    emit_jmp(fn, l_done);

    /* overflow area: addr = overflow_arg_area; advance it by 8 */
    emit_label(fn, l_over);
    int ova = emit_load(fn, a_ova, ptr);
    emit_mov(fn, addr, ova);
    emit_store(fn, a_ova, emit_bin(fn, IR_ADD, ova, emit_const(fn, 8, 8),
                                   8, 1), ptr);

    emit_label(fn, l_done);
    return emit_load(fn, addr, rt);
}

/* va_arg for AAPCS64. The record va_start fills (codegen_arm64.c
 * IR_VA_START): __stack at +0, __gr_top +8, __vr_top +16, __gr_offs +24,
 * __vr_offs +28. gcc's sequence, exactly: if the offset is already >= 0 the
 * register save area is spent; otherwise advance it by one slot (8 for x,
 * 16 for v) and, if that carried it past 0, the argument did not fit either;
 * else the value is at top + the OLD offset. The stack path reads __stack
 * and advances it by 8. A variadic float arrives promoted to double. */
static int gen_va_arg_aapcs(struct ir_func *fn, struct expr *e)
{
    struct type *rt = e->ty;
    int flt = ty_is_float(rt);
    struct type *s32 = ty_base(TY_INT, 0);
    struct type *ptr = ty_base(TY_LONG, 1);
    int ap = gen_expr(fn, e->lhs);

    int a_offs = emit_bin(fn, IR_ADD, ap, emit_const(fn, flt ? 28 : 24, 8), 8, 1);
    int a_top = emit_bin(fn, IR_ADD, ap, emit_const(fn, flt ? 16 : 8, 8), 8, 1);
    int addr = new_temp(fn);
    int l_stack = new_label(fn), l_done = new_label(fn);

    int offs = emit_load(fn, a_offs, s32);
    emit_brnz(fn, emit_cmp(fn, B_GE, offs, emit_const(fn, 0, 4), 4, 1), 4,
              l_stack);                                  /* already spent */
    int next = emit_bin(fn, IR_ADD, offs, emit_const(fn, flt ? 16 : 8, 4), 4, 1);
    emit_store(fn, a_offs, next, s32);
    emit_brnz(fn, emit_cmp(fn, B_GT, next, emit_const(fn, 0, 4), 4, 1), 4,
              l_stack);                                  /* did not fit */
    int top = emit_load(fn, a_top, ptr);
    int off64 = gen_convert(fn, offs, s32, ty_base(TY_LONG, 0));
    emit_mov(fn, addr, emit_bin(fn, IR_ADD, top, off64, 8, 1));
    emit_jmp(fn, l_done);

    emit_label(fn, l_stack);
    int stk = emit_load(fn, ap, ptr);
    int ssz = 8;
    if (rt->kind == TY_LDOUBLE) {   /* a 16-aligned, 16-byte stack slot */
        stk = emit_bin(fn, IR_AND,
                       emit_bin(fn, IR_ADD, stk, emit_const(fn, 15, 8), 8, 1),
                       emit_const(fn, -16, 8), 8, 1);
        ssz = 16;
    }
    emit_mov(fn, addr, stk);
    emit_store(fn, ap, emit_bin(fn, IR_ADD, stk, emit_const(fn, ssz, 8), 8, 1),
               ptr);
    emit_label(fn, l_done);

    if (rt->kind == TY_LDOUBLE)     /* a whole v register's slot */
        return emit_load(fn, addr, rt);
    if (flt) {
        int v = emit_load(fn, addr, ty_base(TY_DOUBLE, 0));
        if (rt->kind == TY_FLOAT) {
            struct ir_ins *cv = emit(fn);
            cv->op = IR_F2F; cv->a = v; cv->size = 8; cv->w = 4;
            cv->dst = new_temp(fn);
            return cv->dst;
        }
        return v;
    }
    return emit_load(fn, addr, rt);
}

/* The address of an lvalue (or of a struct-typed expression — struct
 * "values" are represented by their address, since sema bars them from
 * every value context). */
static int gen_addr(struct ir_func *fn, struct expr *e)
{
    switch (e->kind) {
    case EXPR_VAR:
        if (e->gref)
            return emit_gaddr(fn, e->gref);
        if (ty_is_vla(e->undecayed ? e->undecayed : e->ty))
            /* a VLA's slot holds the address of its storage */
            return emit_ldvar(fn, e->var_index,
                              ty_ptr(e->undecayed ? e->undecayed->pointee
                                                  : e->ty->pointee));
        {
            struct ir_ins *i = emit(fn);
            i->op = IR_ADDR;
            i->a = e->var_index;
            i->dst = new_temp(fn);
            return i->dst;
        }
    case EXPR_DEREF:
        return gen_expr(fn, e->rhs);
    case EXPR_MEMBER: {
        int base = e->is_arrow ? gen_expr(fn, e->lhs)
                               : gen_addr(fn, e->lhs);
        if (e->memb->off == 0)
            return base;
        int off = emit_const(fn, e->memb->off, 8);
        return emit_bin(fn, IR_ADD, base, off, 8, 1);
    }
    case EXPR_COMPLIT:
        return gen_complit(fn, e);
    default:
        fprintf(stderr, "embcc: internal: address of a non-lvalue\n");
        exit(1);
    }
}

static int gen_expr(struct ir_func *fn, struct expr *e);

/* A compound literal `(type){ init }`: clear its synthesized slot, place the
 * flattened initializer leaves (zero-fill + last-write-wins, like a declared
 * aggregate), and return the object's address. */
static int gen_complit(struct ir_func *fn, struct expr *e)
{
    struct ir_ins *ad = emit(fn);
    ad->op = IR_ADDR;
    ad->a = e->var_index;
    ad->dst = new_temp(fn);
    int base = ad->dst;
    struct ir_ins *z = emit(fn);
    z->op = IR_MEMZERO;
    z->a = base;
    /* e->ty is the decayed pointer for an array literal; the OBJECT's size
     * is the undecayed array (or the type itself for struct/scalar). */
    z->size = ty_size(e->undecayed ? e->undecayed : e->ty);
    for (int k = 0; k < e->ninits; k++) {
        int v = gen_expr(fn, e->inits[k].e);
        int at = base;
        if (e->inits[k].off) {
            int o = emit_const(fn, e->inits[k].off, 8);
            at = emit_bin(fn, IR_ADD, base, o, 8, 1);
        }
        store_init_leaf(fn, at, &e->inits[k], v);
    }
    return base;
}

/* The unit being generated — for the string table. One compilation per
 * process, so a file-scope current-unit pointer is honest. */
static struct ir_unit *cur_unit;

/* Intern a string into the unit's .rodata pool, returning its index.
 * Deduping means a literal shared by code and a global initializer lands
 * once. */
int ir_intern_string(struct ir_unit *iu, const char *bytes, int len)
{
    for (int i = 0; i < iu->nstrs; i++)
        if (iu->strs[i].len == len &&
            memcmp(iu->strs[i].bytes, bytes, (size_t)len) == 0)
            return i;
    if (iu->nstrs == iu->capstrs) {
        iu->capstrs = iu->capstrs ? iu->capstrs * 2 : 8;
        iu->strs = xrealloc(iu->strs,
                            (size_t)iu->capstrs * sizeof *iu->strs);
    }
    struct ir_str *s = &iu->strs[iu->nstrs];
    s->bytes = bytes;
    s->len = len;
    s->off = iu->rodata_len;
    iu->rodata_len += len;
    return iu->nstrs++;
}

static int intern_str(const char *bytes, int len)
{
    return ir_intern_string(cur_unit, bytes, len);
}

/* A long double constant: 16 bytes in the target's format (x87 extended or
 * binary128), too wide for IR_CONST's 64-bit immediate — so it lives in
 * .rodata like a string and is loaded from there. */
static int emit_ldconst(struct ir_func *fn, const struct ldf *v)
{
    char *b = xmalloc(16);
    ldf_encode(v, ldf_target_fmt(), (unsigned char *)b);
    struct ir_ins *i = emit(fn);
    i->op = IR_STRADDR;
    i->label = intern_str(b, 16);
    i->dst = new_temp(fn);
    return emit_load(fn, i->dst, ty_base(TY_LDOUBLE, 0));
}

/* !x and conditions want "is zero" — comparison against a zero of the
 * operand's width. */
static int emit_isz(struct ir_func *fn, int v, int w)
{
    int zero = emit_const(fn, 0, w);
    struct ir_ins *i = emit(fn);
    i->op = IR_CMP;
    i->pred = B_EQ;
    i->a = v;
    i->b = zero;
    i->w = w;
    i->sign = 1;
    i->dst = new_temp(fn);
    return i->dst;
}

/* Convert any scalar to _Bool: the result is (v != 0), a 0/1 int. C says a
 * store to _Bool normalizes this way, and a float 0.5 must become 1 (so it
 * compares the float directly, not a truncation). */
static int emit_tobool(struct ir_func *fn, int v, const struct type *from)
{
    int flt = ty_is_float(from);
    /* the zero operand MUST be emitted before the compare that reads it —
     * the IR is lowered in order, so an operand emitted after would be
     * materialized after the cmp already ran (a real bug, once). */
    int zero = flt ? emit_fconst(fn, 0.0, ty_size(from))
                   : emit_const(fn, 0, ty_w(from));
    struct ir_ins *i = emit(fn);
    i->op = IR_CMP;
    i->pred = B_NE;
    i->a = v;
    i->b = zero;
    i->sign = 0;
    i->flt = flt;
    i->w = flt ? ty_size(from) : ty_w(from);
    i->dst = new_temp(fn);
    return i->dst;
}

/* A value about to be TESTED (a condition, !, && or ||): a floating one is
 * compared with 0.0 as a float — -0.0 is false, which its bit pattern is
 * not, and a long double is too wide to test as bits at all. Returns the
 * temp to branch on, and its width in *w. */
static int truth(struct ir_func *fn, int v, const struct type *t, int *w)
{
    if (ty_is_float(t)) {
        *w = 4;
        return emit_tobool(fn, v, t);
    }
    *w = ty_w(t);
    return v;
}

/* An I2F/F2I instruction, spelled out because unsigned-64 conversions build
 * several by hand. `a` is the source vreg. */
static int emit_i2f(struct ir_func *fn, int a, int srcw, int dstw)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_I2F; i->a = a; i->size = srcw; i->sign = 1; i->w = dstw;
    i->dst = new_temp(fn);
    return i->dst;
}
static int emit_f2i(struct ir_func *fn, int a, int srcw, int dstw)
{
    struct ir_ins *i = emit(fn);
    i->op = IR_F2I; i->a = a; i->size = srcw; i->sign = 1; i->w = dstw;
    i->dst = new_temp(fn);
    return i->dst;
}

/* unsigned-64 -> floating. SSE2's cvtsi2sd is SIGNED, so a u64 with its top bit
 * set would convert as a huge negative. Split into two 32-bit halves -- each is
 * positive and < 2^32, so cvtsi2sd is exact -- then hi*2^32 + lo. Both partials
 * are exact doubles, so the single add rounds the true u64 once (correctly
 * rounded). For a float target do it in double first (exact) then narrow, which
 * avoids a double rounding. */
static int gen_u64_to_float(struct ir_func *fn, int v, int tsize)
{
    /* In long double the halves and the sum are all exact (64-bit or wider
     * significand), so compute there directly. */
    int cw = tsize == 16 ? 16 : 8;
    int hi = emit_bin(fn, IR_SHR, v, emit_const(fn, 32, 4), 8, 0);      /* v >> 32 */
    int lo = emit_bin(fn, IR_AND, v, emit_const(fn, 0xffffffffL, 8), 8, 1);
    int hd = emit_i2f(fn, hi, 8, cw);
    int ld = emit_i2f(fn, lo, 8, cw);
    int hs = emit_fbin(fn, IR_MUL, hd, emit_fconst(fn, 4294967296.0, cw), cw);
    int res = emit_fbin(fn, IR_ADD, hs, ld, cw);
    if (tsize == 4) {   /* narrow the exact double to float: one rounding */
        struct ir_ins *nf = emit(fn);
        nf->op = IR_F2F; nf->a = res; nf->size = 8; nf->w = 4;
        nf->dst = new_temp(fn);
        return nf->dst;
    }
    return res;
}

/* floating -> unsigned-64. cvttsd2si is SIGNED: exact for v < 2^63, but v in
 * [2^63, 2^64) overflows it. For those, convert (v - 2^63) and set the top bit
 * back. Branch on v >= 2^63. */
static int gen_float_to_u64(struct ir_func *fn, int v, int fsize)
{
    int two63 = emit_fconst(fn, 9223372036854775808.0, fsize);   /* 2^63 */
    struct ir_ins *cmp = emit(fn);                               /* c = v >= 2^63 */
    cmp->op = IR_CMP; cmp->pred = B_GE; cmp->a = v; cmp->b = two63;
    cmp->w = fsize; cmp->flt = 1; cmp->dst = new_temp(fn);
    int res = new_temp(fn);
    int l_small = new_label(fn), l_done = new_label(fn);
    emit_brz(fn, cmp->dst, 4, l_small);                          /* v < 2^63 -> direct */
    /* v >= 2^63: (u64)(v - 2^63) with the sign bit flipped back on */
    int vm = emit_fbin(fn, IR_SUB, v, two63, fsize);
    int big = emit_bin(fn, IR_XOR, emit_f2i(fn, vm, fsize, 8),
                       emit_const(fn, (long)1 << 63, 8), 8, 0);
    emit_mov(fn, res, big);
    emit_jmp(fn, l_done);
    emit_label(fn, l_small);
    emit_mov(fn, res, emit_f2i(fn, v, fsize, 8));
    emit_label(fn, l_done);
    return res;
}

/* Change a temp's representation between type classes: truncating to a
 * narrow type re-extends from its low bytes; widening extends per the
 * SOURCE's signedness. Free conversions return the same temp. */
static int gen_convert(struct ir_func *fn, int v, const struct type *from,
                       const struct type *to)
{
    int fsize = ty_size(from), tsize = ty_size(to);
    int fw = ty_w(from), tw = ty_w(to);

    /* To _Bool is a normalize-to-0/1, not a truncation. */
    if (to->kind == TY_BOOL && from->kind != TY_BOOL)
        return emit_tobool(fn, v, from);

    /* Floating conversions are real instructions, not reinterpretations
     * — the bit patterns have nothing in common. */
    if (ty_is_float(from) || ty_is_float(to)) {
        struct ir_ins *i;
        if (ty_is_float(from) && ty_is_float(to)) {
            if (fsize == tsize)
                return v;
            i = emit(fn);
            i->op = IR_F2F;
            i->a = v;
            i->size = fsize;
            i->w = tsize;
            i->dst = new_temp(fn);
            return i->dst;
        }
        if (ty_is_float(to)) {
            /* unsigned 64-bit -> float needs the split-and-add fixup; every
             * other integer source goes straight through signed cvtsi2sd. */
            if (from->is_unsigned && ty_size(from) == 8)
                return gen_u64_to_float(fn, v, tsize);
            /* int -> float, and the source WIDTH matters: a 32-bit
             * operation zero-extends its result into the 8-byte slot
             * regardless of signedness, so a negative int read back as
             * 64 bits is 2^32 too large. Read a signed 32-bit source as
             * 32 bits and let cvtsi2sd interpret the sign; read an
             * unsigned int as 64, where the zero extension IS the value
             * (which is what makes it exact). */
            int srcw = 4;
            if (ty_wide(from) ||
                (from->is_unsigned && ty_size(from) == 4))
                srcw = 8;
            i = emit(fn);
            i->op = IR_I2F;
            i->a = v;
            i->size = srcw;
            i->sign = 1;
            i->w = tsize;
            i->dst = new_temp(fn);
            return i->dst;
        }
        /* float -> unsigned 64-bit needs the 2^63 bias fixup (cvttsd2si is
         * signed); other targets use the signed convert-then-narrow below. */
        if (to->is_unsigned && ty_size(to) == 8)
            return gen_float_to_u64(fn, v, fsize);
        /* float -> int: truncates toward zero, as C requires. Convert
         * to the 64-bit form then narrow, so unsigned int lands right. */
        i = emit(fn);
        i->op = IR_F2I;
        i->a = v;
        i->size = fsize;
        i->w = 8;
        i->sign = 1;
        i->dst = new_temp(fn);
        int iv = i->dst;
        if (tsize <= 2) {
            struct ir_ins *x = emit(fn);
            x->op = IR_EXT;
            x->a = iv;
            x->size = tsize;
            x->sign = ty_signed_int(to);
            x->w = 4;
            x->dst = new_temp(fn);
            return x->dst;
        }
        return iv;
    }

    if (tsize <= 2) {
        /* to char/short: truncate + extend per TARGET's signedness */
        struct ir_ins *i = emit(fn);
        i->op = IR_EXT;
        i->a = v;
        i->size = tsize;
        i->sign = ty_signed_int(to);
        i->w = 4;
        i->dst = new_temp(fn);
        return i->dst;
    }
    if (tw == 8 && fw == 4) {
        /* int class -> long/pointer: extend per SOURCE signedness;
         * narrow sources were already promoted, so extend from 32. */
        struct ir_ins *i = emit(fn);
        i->op = IR_EXT;
        i->a = v;
        i->size = 4;
        i->sign = fsize <= 2 ? 1 : ty_signed_int(from);
        i->w = 8;
        i->dst = new_temp(fn);
        return i->dst;
    }
    /* long->int (read low 32), ptr<->long, same class: free */
    return v;
}

/* ---- GCC atomic builtins -------------------------------------------------
 *
 * One lowering for both targets, with the ordering differences made
 * explicit. Every builtin is treated as seq_cst whatever its memory-order
 * argument says — always correct, since a stronger order is always allowed —
 * and the order arguments are not evaluated (they are constants in practice).
 *
 * x86-64 is TSO: an aligned load or store is already atomic and acquire /
 * release, a locked read-modify-write is a full barrier, and only a seq_cst
 * store needs a trailing mfence. aarch64 orders nothing by default, so it
 * uses the fence-based mapping: a barrier after an atomic load (acquire),
 * before and after an atomic store (release, then seq_cst), and codegen
 * brackets each exclusive-access loop with barriers of its own.
 */

static int atomic_arm(void) { return target_get() == TARGET_AARCH64; }

/* The machine exchange leaves a narrow result zero-extended; re-extend it as
 * its type says — a signed char object holding -1 must read back as -1 — and
 * for an OP_fetch result also truncate it to the object's width. */
static int atomic_result(struct ir_func *fn, int v, const struct type *t)
{
    if (ty_size(t) >= 4)
        return v;
    struct ir_ins *x = emit(fn);
    x->op = IR_EXT;
    x->a = v;
    x->size = ty_size(t);
    x->sign = ty_signed_int(t);
    x->w = ty_w(t);
    x->dst = new_temp(fn);
    return x->dst;
}

/* An atomic access is never merged with another or removed: vol says so to
 * the optimizer (and changes nothing codegen emits). */
static int atomic_load(struct ir_func *fn, int addr, const struct type *t)
{
    int v = emit_load(fn, addr, t);
    fn->ins[fn->nins - 1].vol = 1;
    if (atomic_arm())
        emit(fn)->op = IR_FENCE;          /* acquire */
    return v;
}

static void atomic_store(struct ir_func *fn, int addr, int val,
                         const struct type *t)
{
    if (atomic_arm())
        emit(fn)->op = IR_FENCE;          /* release */
    emit_store(fn, addr, val, t);
    fn->ins[fn->nins - 1].vol = 1;
    emit(fn)->op = IR_FENCE;              /* seq_cst: published before what follows */
}

static int atomic_rmw(struct ir_func *fn, enum ir_op op, int opc, int addr,
                      int val, const struct type *t)
{
    struct ir_ins *i = emit(fn);
    i->op = op;
    i->a = addr;
    i->b = val;
    i->imm = opc;
    i->size = ty_size(t);
    i->w = ty_w(t);
    i->dst = new_temp(fn);
    return i->dst;
}

/* The value argument, converted to the atomic object's type first — so
 * __atomic_fetch_add(&some_long, -1, ...) adds -1, not 4294967295. */
static int atomic_value(struct ir_func *fn, struct expr *arg,
                        const struct type *t)
{
    return gen_convert(fn, gen_expr(fn, arg), arg->ty, t);
}

static int gen_atomic(struct ir_func *fn, struct expr *e, enum atomic_kind ak,
                      int op)
{
    if (ak == AK_THREAD_FENCE || ak == AK_SIGNAL_FENCE) {
        /* A signal fence need only stop the compiler; a real barrier is
         * stronger and so also correct. */
        emit(fn)->op = IR_FENCE;
        return -1;
    }
    const struct type *obj = e->args[0]->ty->pointee;
    if (ak == AK_TEST_AND_SET || ak == AK_CLEAR)
        obj = ty_base(TY_CHAR, 1);                    /* one byte, as gcc does */
    int w = ty_w(obj), sign = ty_signed_int(obj);
    int addr = gen_expr(fn, e->args[0]);

    switch (ak) {
    case AK_LOAD_N:
        return atomic_load(fn, addr, obj);
    case AK_STORE_N:
        atomic_store(fn, addr, atomic_value(fn, e->args[1], obj), obj);
        return -1;
    case AK_SYNC_LOCK_RELEASE: case AK_CLEAR:
        atomic_store(fn, addr, emit_const(fn, 0, w), obj);
        return -1;
    case AK_EXCHANGE_N: case AK_SYNC_LOCK_TAS: {
        int val = atomic_value(fn, e->args[1], obj);
        return atomic_result(fn, atomic_rmw(fn, IR_XCHG, 0, addr, val, obj),
                             obj);
    }
    case AK_TEST_AND_SET: {
        int old = atomic_rmw(fn, IR_XCHG, 0, addr, emit_const(fn, 1, 4), obj);
        return emit_cmp(fn, B_NE, old, emit_const(fn, 0, 4), 4, 0);
    }
    case AK_FETCH_OP: case AK_OP_FETCH: {
        int val = atomic_value(fn, e->args[1], obj);
        int old;
        if (op == '+' || op == '-') {
            /* x86 has lock xadd for these; subtraction adds the negation */
            int addend = op == '-'
                ? emit_bin(fn, IR_SUB, emit_const(fn, 0, w), val, w, 1)
                : val;
            old = atomic_rmw(fn, IR_XADD, 0, addr, addend, obj);
        } else {
            old = atomic_rmw(fn, IR_ARMW, op, addr, val, obj);
        }
        if (ak == AK_FETCH_OP)
            return atomic_result(fn, old, obj);
        /* OP_fetch: the new value is the old one with the operation applied
         * again — the same computation the atomic did, just not atomically,
         * which is fine: it only rebuilds what was stored. */
        int nv;
        switch (op) {
        case '+': nv = emit_bin(fn, IR_ADD, old, val, w, sign); break;
        case '-': nv = emit_bin(fn, IR_SUB, old, val, w, sign); break;
        case '&': nv = emit_bin(fn, IR_AND, old, val, w, sign); break;
        case '|': nv = emit_bin(fn, IR_OR, old, val, w, sign); break;
        case '^': nv = emit_bin(fn, IR_XOR, old, val, w, sign); break;
        default: {                                   /* nand: ~(old & val) */
            int a = emit_bin(fn, IR_AND, old, val, w, sign);
            struct ir_ins *n = emit(fn);
            n->op = IR_BNOT;
            n->a = a;
            n->w = w;
            n->dst = new_temp(fn);
            nv = n->dst;
            break;
        }
        }
        return atomic_result(fn, nv, obj);
    }
    case AK_CMPXCHG_N: case AK_CMPXCHG: {
        int exp = gen_expr(fn, e->args[1]);          /* &expected */
        int des = ak == AK_CMPXCHG_N
            ? atomic_value(fn, e->args[2], obj)
            : emit_load(fn, gen_expr(fn, e->args[2]), obj);  /* by pointer */
        struct ir_ins *i = emit(fn);
        i->op = IR_CMPXCHG;
        i->a = addr;
        i->b = exp;
        i->c = des;
        i->size = ty_size(obj);
        i->w = w;
        i->dst = new_temp(fn);
        return i->dst;
    }
    case AK_LOAD: {                                   /* *ret = atomic *p */
        int ret = gen_expr(fn, e->args[1]);
        emit_store(fn, ret, atomic_load(fn, addr, obj), obj);
        return -1;
    }
    case AK_STORE: {                                  /* atomic *p = *val */
        int vp = gen_expr(fn, e->args[1]);
        atomic_store(fn, addr, emit_load(fn, vp, obj), obj);
        return -1;
    }
    case AK_EXCHANGE: {                               /* *ret = xchg(p, *val) */
        int vp = gen_expr(fn, e->args[1]);
        int rp = gen_expr(fn, e->args[2]);
        int old = atomic_rmw(fn, IR_XCHG, 0, addr, emit_load(fn, vp, obj), obj);
        emit_store(fn, rp, old, obj);
        return -1;
    }
    case AK_SYNC_VAL_CAS: case AK_SYNC_BOOL_CAS: {
        int expv = atomic_value(fn, e->args[1], obj);
        int newv = atomic_value(fn, e->args[2], obj);
        struct ir_ins *i = emit(fn);
        i->op = IR_CAS;
        i->a = addr;
        i->b = expv;
        i->c = newv;
        i->size = ty_size(obj);
        i->w = w;
        i->dst = new_temp(fn);
        int old = atomic_result(fn, i->dst, obj);
        if (ak == AK_SYNC_VAL_CAS)
            return old;
        return emit_cmp(fn, B_EQ, old, expv, w, sign);
    }
    default:
        diag_fatal(fn->src->file, e->line, "internal: atomic kind %d", (int)ak);
        return -1;
    }
}

/* ---- the GCC bit builtins ------------------------------------------------
 *
 * Built from ordinary integer ops rather than a target instruction: x86-64's
 * popcnt is not baseline, a freestanding kernel links no libgcc to call
 * __popcountdi2 in, and one lowering for both targets is one lowering to get
 * right. Every form reduces to a population count:
 *   popcount  the SWAR sequence (pairs, nibbles, bytes, then a multiply)
 *   ctz(x)    popcount((x & -x) - 1)     — the bits below the lowest set one
 *   clz(x)    bits - popcount(x smeared right)
 *   ffs(x)    (x != 0) * (ctz(x) + 1)    — 0 for 0, as C's ffs defines it
 *   parity    popcount & 1
 *   clrsb(x)  clz(x ^ (x >> (bits-1))) - 1, the shift arithmetic
 * ctz and clz of 0 are undefined in gcc; these give the bit width.
 */
static int bk(struct ir_func *fn, unsigned long v, int w)
{
    return emit_const(fn, (long)v, w);
}

static int bpopcount(struct ir_func *fn, int x, int w)
{
    unsigned long m1 = w == 8 ? 0x5555555555555555UL : 0x55555555UL;
    unsigned long m2 = w == 8 ? 0x3333333333333333UL : 0x33333333UL;
    unsigned long m4 = w == 8 ? 0x0F0F0F0F0F0F0F0FUL : 0x0F0F0F0FUL;
    unsigned long h1 = w == 8 ? 0x0101010101010101UL : 0x01010101UL;
    int t = emit_bin(fn, IR_AND, emit_bin(fn, IR_SHR, x, bk(fn, 1, w), w, 0),
                     bk(fn, m1, w), w, 0);
    x = emit_bin(fn, IR_SUB, x, t, w, 0);
    t = emit_bin(fn, IR_AND, emit_bin(fn, IR_SHR, x, bk(fn, 2, w), w, 0),
                 bk(fn, m2, w), w, 0);
    x = emit_bin(fn, IR_ADD, emit_bin(fn, IR_AND, x, bk(fn, m2, w), w, 0), t,
                 w, 0);
    x = emit_bin(fn, IR_AND,
                 emit_bin(fn, IR_ADD, x,
                          emit_bin(fn, IR_SHR, x, bk(fn, 4, w), w, 0), w, 0),
                 bk(fn, m4, w), w, 0);
    x = emit_bin(fn, IR_MUL, x, bk(fn, h1, w), w, 0);
    return emit_bin(fn, IR_SHR, x, bk(fn, (unsigned long)(w * 8 - 8), w), w, 0);
}

static int bctz(struct ir_func *fn, int x, int w)
{
    struct ir_ins *n = emit(fn);
    n->op = IR_NEG;
    n->a = x;
    n->w = w;
    n->dst = new_temp(fn);
    int low = emit_bin(fn, IR_AND, x, n->dst, w, 0);           /* x & -x */
    return bpopcount(fn, emit_bin(fn, IR_SUB, low, bk(fn, 1, w), w, 0), w);
}

static int bclz(struct ir_func *fn, int x, int w)
{
    for (int sh = 1; sh < w * 8; sh <<= 1)
        x = emit_bin(fn, IR_OR, x, emit_bin(fn, IR_SHR, x, bk(fn, (unsigned long)sh, w),
                                             w, 0), w, 0);
    return emit_bin(fn, IR_SUB, bk(fn, (unsigned long)(w * 8), w),
                    bpopcount(fn, x, w), w, 0);
}

static int gen_bitop(struct ir_func *fn, struct expr *e, int kind, int w)
{
    /* the operand as the unsigned int / unsigned long the builtin takes (ffs
     * and clrsb take a signed one, which is the same bits) */
    const struct type *ut = ty_base(w == 8 ? TY_LONG : TY_INT, 1);
    int x = gen_convert(fn, gen_expr(fn, e->args[0]), e->args[0]->ty, ut);
    int r;
    switch (kind) {
    case 1: r = bctz(fn, x, w); break;
    case 2: r = bclz(fn, x, w); break;
    case 3: r = bpopcount(fn, x, w); break;
    case 4: {
        int nz = emit_cmp(fn, B_NE, x, bk(fn, 0, w), w, 0);
        nz = gen_convert(fn, nz, ty_base(TY_INT, 0), ut);
        r = emit_bin(fn, IR_MUL,
                     emit_bin(fn, IR_ADD, bctz(fn, x, w), bk(fn, 1, w), w, 0),
                     nz, w, 0);
        break;
    }
    case 5: r = emit_bin(fn, IR_AND, bpopcount(fn, x, w), bk(fn, 1, w), w, 0); break;
    default: {
        int sign = emit_bin(fn, IR_SHR, x, bk(fn, (unsigned long)(w * 8 - 1), w), w, 1);
        r = emit_bin(fn, IR_SUB, bclz(fn, emit_bin(fn, IR_XOR, x, sign, w, 0), w),
                     bk(fn, 1, w), w, 0);
        break;
    }
    }
    return gen_convert(fn, r, ut, ty_base(TY_INT, 0));    /* the result is int */
}

static int gen_expr(struct ir_func *fn, struct expr *e)
{
    switch (e->kind) {
    case EXPR_NUM:
        return emit_const(fn, e->num, ty_w(e->ty));
    case EXPR_FNUM:
        if (e->ty->kind == TY_LDOUBLE)
            return emit_ldconst(fn, e->ldv ? e->ldv : ldf_from_double(e->fnum));
        return emit_fconst(fn, e->fnum, ty_size(e->ty));
    case EXPR_LABELADDR: {   /* &&label -> a void* to the label's code location */
        struct ir_ins *i = emit(fn);
        i->op = IR_LABELADDR;
        i->label = g_labels[label_idx(fn, e->name, e->line)].label;
        i->dst = new_temp(fn);
        return i->dst;
    }
    case EXPR_STR: {
        /* The literal arrives encoded at its real width (lit_encode): num
         * elements of str_width bytes each, NUL included. */
        int w = e->str_width ? e->str_width : 1;
        e->str_index = intern_str(e->name, (int)e->num * w);
        struct ir_ins *i = emit(fn);
        i->op = IR_STRADDR;
        i->label = e->str_index;
        i->dst = new_temp(fn);
        return i->dst;
    }
    case EXPR_VAR:
        if (e->fref) { /* function designator: its address */
            struct ir_ins *i = emit(fn);
            i->op = IR_FADDR;
            i->callee = e->fref;
            i->dst = new_temp(fn);
            return i->dst;
        }
        /* arrays and structs are represented by their address */
        if (e->undecayed || e->ty->kind == TY_STRUCT)
            return gen_addr(fn, e);
        if (e->gref)
            return emit_load(fn, emit_gaddr(fn, e->gref), e->ty);
        return emit_ldvar(fn, e->var_index, e->ty);
    case EXPR_MEMBER: {
        int addr = gen_addr(fn, e);
        if (e->memb->is_bitfield)
            return bf_load(fn, addr, e->memb);
        if (e->undecayed || e->ty->kind == TY_STRUCT)
            return addr; /* array member decays; nested struct is addr */
        return emit_load(fn, addr, e->ty);
    }
    case EXPR_COMPLIT: {
        int addr = gen_complit(fn, e);
        if (e->undecayed || e->ty->kind == TY_STRUCT)
            return addr; /* an array decays; a struct is carried by address */
        return emit_load(fn, addr, e->ty);
    }
    case EXPR_ASSIGN: {
        if (e->ty->kind == TY_STRUCT) {
            /* a struct assignment is a copy of its bytes */
            int dst = gen_addr(fn, e->lhs);
            int src = gen_expr(fn, e->rhs); /* structs ARE addresses */
            struct ir_ins *i = emit(fn);
            i->op = IR_MEMCPY;
            i->a = dst;
            i->b = src;
            i->size = ty_size(e->ty);
            return dst;
        }
        if (e->lhs->kind == EXPR_VAR && !e->lhs->gref) {
            int v = gen_expr(fn, e->rhs);
            emit_stvar(fn, e->lhs->var_index, v, e->ty);
            return v;
        }
        /* global, *p, or member: a store through an address */
        int addr = gen_addr(fn, e->lhs);
        int v = gen_expr(fn, e->rhs);
        if (expr_is_bitfield(e->lhs))
            return bf_store(fn, addr, e->lhs->memb, v);
        emit_store(fn, addr, v, e->ty);
        return v;
    }
    case EXPR_INCDEC: {
        struct type *t = e->ty;
        int scale = t->kind == TY_PTR ? ty_size(t->pointee) : 1;
        int vla_step = t->kind == TY_PTR && ty_is_vla(t->pointee);
        int w = ty_w(t);
        int local = e->lhs->kind == EXPR_VAR && !e->lhs->gref;
        int is_bf = expr_is_bitfield(e->lhs);
        int addr = local ? -1 : gen_addr(fn, e->lhs);
        int cur = local ? emit_ldvar(fn, e->lhs->var_index, t)
                : is_bf ? bf_load(fn, addr, e->lhs->memb)
                        : emit_load(fn, addr, t);
        int old = -1;
        if (e->is_post) {
            struct ir_ins *save = emit(fn);
            save->op = IR_MOV;
            save->a = cur;
            save->dst = old = new_temp(fn);
        }
        int sum;
        if (ty_is_float(t))   /* x++ adds 1.0 — not 1 to the bit pattern */
            sum = emit_fbin(fn, e->delta > 0 ? IR_ADD : IR_SUB, cur,
                            emit_fconst(fn, 1.0, ty_size(t)), ty_size(t));
        else if (vla_step)   /* ++p over rows of a run-time size */
            sum = emit_bin(fn, e->delta > 0 ? IR_ADD : IR_SUB, cur,
                           type_size_val(fn, t->pointee), w, 1);
        else
            sum = emit_bin(fn, IR_ADD, cur,
                           emit_const(fn, (long)e->delta * scale, w), w, 1);
        if (ty_size(t) <= 2 && !is_bf) {
            /* ++c on a char must wrap like a char, in the value too */
            struct ir_ins *i = emit(fn);
            i->op = IR_EXT;
            i->a = sum;
            i->size = ty_size(t);
            i->sign = ty_signed_int(t);
            i->w = 4;
            i->dst = new_temp(fn);
            sum = i->dst;
        }
        if (local)
            emit_stvar(fn, e->lhs->var_index, sum, t);
        else if (is_bf)
            sum = bf_store(fn, addr, e->lhs->memb, sum);
        else
            emit_store(fn, addr, sum, t);
        return e->is_post ? old : sum;
    }
    case EXPR_NOT: {
        int w;
        int v = truth(fn, gen_expr(fn, e->rhs), e->rhs->ty, &w);
        return emit_isz(fn, v, w);
    }
    case EXPR_NEG:
    case EXPR_BNOT: {
        int v = gen_expr(fn, e->rhs);
        if (e->kind == EXPR_NEG && e->ty->kind == TY_LDOUBLE) {
            /* the sign bit of a 16-byte value: a float IR_NEG (fchs, or
             * flipping bit 127) — exact for -0.0 and NaN like the XOR below */
            struct ir_ins *i = emit(fn);
            i->op = IR_NEG;
            i->a = v;
            i->w = 16;
            i->flt = 1;
            i->dst = new_temp(fn);
            return i->dst;
        }
        if (e->kind == EXPR_NEG && ty_is_float(e->ty)) {
            /* -x on a float flips the sign BIT: exact for -0.0 and for
             * NaN, which 0.0-x is not, and it needs no new instruction
             * because the slot already holds the pattern. */
            int sz = ty_size(e->ty);
            int mask = emit_const(fn,
                                  sz == 8 ? (long)0x8000000000000000LL
                                          : (long)0x80000000L, sz);
            return emit_bin(fn, IR_XOR, v, mask, sz, 0);
        }
        struct ir_ins *i = emit(fn);
        i->op = e->kind == EXPR_NEG ? IR_NEG : IR_BNOT;
        i->a = v;
        i->w = ty_w(e->ty);
        i->dst = new_temp(fn);
        return i->dst;
    }
    case EXPR_DEREF: {
        int addr = gen_expr(fn, e->rhs);
        /* *fp is fp (the OPERAND points at a function — nothing to
         * load); rows of 2-D arrays and structs are addresses too */
        if (e->rhs->ty->pointee->kind == TY_FUNC)
            return addr;
        if (e->undecayed || e->ty->kind == TY_STRUCT)
            return addr;
        struct ir_ins *i = emit(fn);
        i->op = IR_LOAD;
        i->a = addr;
        i->size = ty_size(e->ty);
        i->sign = ty_signed_int(e->ty);
        i->w = ty_w(e->ty);
        i->dst = new_temp(fn);
        return i->dst;
    }
    case EXPR_ADDR:
        return gen_addr(fn, e->rhs);
    case EXPR_CAST: {
        int v = gen_expr(fn, e->rhs);
        if (e->ty->kind == TY_VOID)
            return v; /* evaluated for its effect; the value is dropped */
        return gen_convert(fn, v, e->rhs->ty, e->ty);
    }
    case EXPR_SIZEOF:
        /* only a VLA's survives sema: read its size slot, computing it
         * first for a type name (sizeof(int[n])) */
        if (e->cast_ty) {
            vla_eval(fn, e->cast_ty);
            return type_size_val(fn, e->cast_ty);
        }
        return type_size_val(fn, e->rhs->undecayed ? e->rhs->undecayed
                                                   : e->rhs->ty);
    case EXPR_ALIGNOF:
        break; /* folded to EXPR_NUM by sema; unreachable */
    case EXPR_STMTEXPR:
        return gen_stmtexpr(fn, e);
    case EXPR_VA_ARG:
        return target_get() == TARGET_AARCH64 ? gen_va_arg_aapcs(fn, e)
                                              : gen_va_arg(fn, e);
    case EXPR_BINOP: {
        struct type *lt = e->lhs->ty, *rt = e->rhs->ty;

        switch (e->op) {
        case B_LAND:
        case B_LOR: {
            /* Short-circuit: the right side must not run when the left
             * decides — observable through calls. */
            int dst = new_temp(fn);
            int l_short = new_label(fn);
            int l_end = new_label(fn);
            int aw;
            int a = truth(fn, gen_expr(fn, e->lhs), lt, &aw);
            if (e->op == B_LAND) {
                emit_brz(fn, a, aw, l_short);
                int bw;
                int b = truth(fn, gen_expr(fn, e->rhs), rt, &bw);
                int nz = emit_isz(fn, b, bw);
                int one = emit_isz(fn, nz, 4); /* !!b */
                struct ir_ins *m = emit(fn);
                m->op = IR_MOV;
                m->a = one;
                m->dst = dst;
                emit_jmp(fn, l_end);
                emit_label(fn, l_short);
                struct ir_ins *z = emit(fn);
                z->op = IR_CONST;
                z->imm = 0;
                z->w = 4;
                z->dst = dst;
            } else {
                int l_rhs = new_label(fn);
                emit_brz(fn, a, aw, l_rhs);
                struct ir_ins *o = emit(fn);
                o->op = IR_CONST;
                o->imm = 1;
                o->w = 4;
                o->dst = dst;
                emit_jmp(fn, l_end);
                emit_label(fn, l_rhs);
                int bw;
                int b = truth(fn, gen_expr(fn, e->rhs), rt, &bw);
                int nz = emit_isz(fn, b, bw);
                int one = emit_isz(fn, nz, 4); /* !!b */
                struct ir_ins *m = emit(fn);
                m->op = IR_MOV;
                m->a = one;
                m->dst = dst;
            }
            emit_label(fn, l_end);
            return dst;
        }
        case B_ADD:
        case B_SUB: {
            int lp = lt->kind == TY_PTR, rp = rt->kind == TY_PTR;
            if (lp && rp) {
                /* ptr - ptr: signed byte difference divided by the element
                 * size. Division (not a shift) so any element size works,
                 * including non-powers-of-two like a 24-byte struct — the
                 * mirror of the IR_MUL scaling on the ptr+int path. */
                int a = gen_expr(fn, e->lhs);
                int b = gen_expr(fn, e->rhs);
                int diff = emit_bin(fn, IR_SUB, a, b, 8, 1);
                if (ty_is_vla(lt->pointee))
                    return emit_bin(fn, IR_DIV, diff,
                                    type_size_val(fn, lt->pointee), 8, 1);
                int size = ty_size(lt->pointee);
                if (size <= 1)
                    return diff;
                int c = emit_const(fn, size, 8);
                return emit_bin(fn, IR_DIV, diff, c, 8, 1);
            }
            if (lp || rp) {
                /* ptr +/- int: scale the (already long) index */
                struct expr *pe = lp ? e->lhs : e->rhs;
                struct expr *ie = lp ? e->rhs : e->lhs;
                int p = gen_expr(fn, lp ? pe : ie);
                int idx = gen_expr(fn, lp ? ie : pe);
                if (!lp) {
                    int t = p;
                    p = idx;
                    idx = t;
                }
                struct type *pt = (lp ? lt : rt)->pointee;
                int size = ty_size(pt);
                if (ty_is_vla(pt))
                    idx = emit_bin(fn, IR_MUL, idx, type_size_val(fn, pt),
                                   8, 1);
                else if (size > 1) {
                    int c = emit_const(fn, size, 8);
                    idx = emit_bin(fn, IR_MUL, idx, c, 8, 1);
                }
                return emit_bin(fn, e->op == B_ADD ? IR_ADD : IR_SUB,
                                p, idx, 8, 1);
            }
            /* plain arithmetic */
            int a = gen_expr(fn, e->lhs);
            int b = gen_expr(fn, e->rhs);
            enum ir_op o = e->op == B_ADD ? IR_ADD : IR_SUB;
            if (ty_is_float(e->ty))
                return emit_fbin(fn, o, a, b, ty_size(e->ty));
            return emit_bin(fn, o, a, b, ty_w(e->ty),
                            ty_signed_int(e->ty));
        }
        case B_EQ:
        case B_NE:
        case B_LT:
        case B_LE:
        case B_GT:
        case B_GE: {
            int a = gen_expr(fn, e->lhs);
            int b = gen_expr(fn, e->rhs);
            struct ir_ins *i = emit(fn);
            i->op = IR_CMP;
            i->pred = e->op;
            i->a = a;
            i->b = b;
            if (ty_is_float(lt)) {
                i->flt = 1;
                i->w = ty_size(lt);
            } else {
                i->w = ty_w(lt);
            }
            /* pointers compare unsigned, as C requires */
            i->sign = ty_signed_int(lt);
            i->dst = new_temp(fn);
            return i->dst;
        }
        default: {
            static const enum ir_op map[] = {
                IR_ADD, IR_SUB, IR_MUL, IR_DIV, IR_MOD,
                IR_AND, IR_OR, IR_XOR, IR_SHL, IR_SHR,
            };
            int a = gen_expr(fn, e->lhs);
            int b = gen_expr(fn, e->rhs);
            if (ty_is_float(e->ty))
                return emit_fbin(fn, map[e->op - B_ADD], a, b,
                                 ty_size(e->ty));
            return emit_bin(fn, map[e->op - B_ADD], a, b,
                            ty_w(e->ty), ty_signed_int(e->ty));
        }
        }
    }
    case EXPR_COMMA:
        gen_expr(fn, e->lhs); /* for side effects */
        return gen_expr(fn, e->rhs);
    case EXPR_INITLIST:
        break; /* consumed by sema's flattening; never evaluated */
    case EXPR_GENERIC:
        break; /* sema replaced it with the selected expression */
    case EXPR_COMPOUND: {
        /* the address is computed ONCE — the whole reason this is not
         * desugared to `x = x op y` */
        struct type *lt = e->lhs->ty;
        int local = e->lhs->kind == EXPR_VAR && !e->lhs->gref;
        int is_bf = expr_is_bitfield(e->lhs);
        int addr = local ? -1 : gen_addr(fn, e->lhs);
        int cur = local ? emit_ldvar(fn, e->lhs->var_index, lt)
                : is_bf ? bf_load(fn, addr, e->lhs->memb)
                        : emit_load(fn, addr, lt);
        int rv = gen_expr(fn, e->rhs);
        int res;
        if (lt->kind == TY_PTR) {
            int esz = ty_size(lt->pointee);
            if (ty_is_vla(lt->pointee))
                rv = emit_bin(fn, IR_MUL, rv, type_size_val(fn, lt->pointee),
                              8, 1);
            else if (esz > 1) {
                int k = emit_const(fn, esz, 8);
                rv = emit_bin(fn, IR_MUL, rv, k, 8, 1);
            }
            res = emit_bin(fn, e->op == B_ADD ? IR_ADD : IR_SUB, cur, rv,
                           8, 1);
        } else {
            struct type *ct = e->cast_ty;
            int cv = gen_convert(fn, cur, lt, ct);
            static const enum ir_op map[] = {
                IR_ADD, IR_SUB, IR_MUL, IR_DIV, IR_MOD,
                IR_AND, IR_OR, IR_XOR, IR_SHL, IR_SHR,
            };
            enum ir_op o = map[e->op - B_ADD];
            if (ty_is_float(ct))
                res = emit_fbin(fn, o, cv, rv, ty_size(ct));
            else
                res = emit_bin(fn, o, cv, rv, ty_w(ct),
                               ty_signed_int(ct));
            res = gen_convert(fn, res, ct, lt);
        }
        if (local)
            emit_stvar(fn, e->lhs->var_index, res, lt);
        else if (is_bf)
            return bf_store(fn, addr, e->lhs->memb, res);
        else
            emit_store(fn, addr, res, lt);
        return res;
    }
    case EXPR_COND: {
        int dst = new_temp(fn);
        int l_else = new_label(fn);
        int l_end = new_label(fn);
        int cw;
        int c = truth(fn, gen_expr(fn, e->args[0]), e->args[0]->ty, &cw);
        emit_brz(fn, c, cw, l_else);
        int a = gen_expr(fn, e->lhs);
        struct ir_ins *m1 = emit(fn);
        m1->op = IR_MOV;
        m1->a = a;
        m1->dst = dst;
        emit_jmp(fn, l_end);
        emit_label(fn, l_else);
        int b = gen_expr(fn, e->rhs);
        struct ir_ins *m2 = emit(fn);
        m2->op = IR_MOV;
        m2->a = b;
        m2->dst = dst;
        emit_label(fn, l_end);
        return dst;
    }
    case EXPR_CALL: {
        /* stdarg builtins: va_start records where its va_list lives so
         * codegen can point it at a freshly built __va_list_tag; va_end
         * is a no-op. Neither is a real call. */
        if (e->name && strcmp(e->name, "__builtin_va_start") == 0) {
            int ap = gen_addr(fn, e->args[0]);
            struct ir_ins *i = emit(fn);
            i->op = IR_VA_START;
            i->a = ap;
            return -1;
        }
        if (e->name && strcmp(e->name, "__builtin_va_end") == 0)
            return -1;
        /* va_copy(dst, src): copy the tag src points at into this call's
         * hidden slot, then point dst at the copy — so each list advances
         * independently, as C99 7.15.1.2 requires. */
        if (e->name && strcmp(e->name, "__builtin_va_copy") == 0) {
            struct ir_ins *ad = emit(fn);
            ad->op = IR_ADDR;
            ad->a = e->var_index;
            ad->dst = new_temp(fn);
            int tag = ad->dst;
            int src = gen_expr(fn, e->args[1]);
            struct ir_ins *c = emit(fn);
            c->op = IR_MEMCPY;
            c->a = tag;
            c->b = src;
            c->size = target_get() == TARGET_AARCH64 ? 32 : 24;
            struct expr *d = e->args[0];
            if (d->kind == EXPR_VAR && !d->gref)
                emit_stvar(fn, d->var_index, tag, d->ty);
            else
                emit_store(fn, gen_addr(fn, d), tag, d->ty);
            return -1;
        }
        if (e->name && strncmp(e->name, "__builtin_bswap", 15) == 0) {
            int v = gen_expr(fn, e->args[0]);
            struct ir_ins *i = emit(fn);
            i->op = IR_BSWAP;
            i->a = v;
            i->size = ty_size(e->ty);
            i->w = ty_w(e->ty);
            i->dst = new_temp(fn);
            return i->dst;
        }
        if (e->name && strcmp(e->name, "__sync_synchronize") == 0) {
            emit(fn)->op = IR_FENCE;
            return -1;
        }
        if (e->name && strcmp(e->name, "__builtin_prefetch") == 0) {
            for (int k = 0; k < e->nargs; k++)
                gen_expr(fn, e->args[k]);          /* for side effects only */
            return -1;
        }
        if (e->name && strncmp(e->name, "__builtin_", 10) == 0) {
            int bw, bk = builtin_bitop(e->name + 10, &bw);
            if (bk)
                return gen_bitop(fn, e, bk, bw);
        }
        if (e->name && (strcmp(e->name, "__builtin_unreachable") == 0 ||
                        strcmp(e->name, "__builtin_trap") == 0)) {
            emit(fn)->op = IR_UD2;
            return -1;
        }
        if (e->name) {
            int aop;
            enum atomic_kind ak = atomic_builtin(e->name, &aop);
            if (ak != AK_NONE)
                return gen_atomic(fn, e, ak, aop);
        }
        if (e->name && (strcmp(e->name, "__builtin_return_address") == 0 ||
                        strcmp(e->name, "__builtin_frame_address") == 0)) {
            /* Walk e->num saved frame pointers up the chain, then either
             * stop (the frame address) or read the return address beside
             * it — [fp] is the caller's fp and [fp+8] the return address,
             * on both targets. */
            struct ir_ins *fa = emit(fn);
            fa->op = IR_FRAMEADDR;
            fa->w = 8;
            fa->dst = new_temp(fn);
            int fp = fa->dst;
            for (long k = 0; k < e->num; k++)
                fp = emit_load(fn, fp, e->ty);
            if (strcmp(e->name, "__builtin_frame_address") == 0)
                return fp;
            int at = emit_bin(fn, IR_ADD, fp, emit_const(fn, 8, 8), 8, 0);
            return emit_load(fn, at, e->ty);
        }
        int args[MAX_PARAMS];
        int fptemp = -1;
        if (!e->callee) /* through a pointer: evaluate the callee */
            fptemp = gen_expr(fn, e->lhs);
        for (int k = 0; k < e->nargs; k++)
            args[k] = gen_expr(fn, e->args[k]);
        struct ir_ins *i = emit(fn);
        i->op = IR_CALL;
        i->callee = e->callee;
        i->indirect = !e->callee;
        i->a = fptemp;
        i->call_varargs = e->callee ? e->callee->is_varargs
                                    : e->lhs->ty->pointee->is_varargs;
        i->nargs = e->nargs;

        /* Classify every argument here, where the types still exist;
         * codegen only places what it is told. MEMORY-class arguments
         * are assigned offsets in this call's outgoing area, and the
         * function's frame reserves the widest such area. */
        int stk = 0;
        int ireg = 0, freg = 0;
        /* a hidden return pointer consumes rdi before anything else */
        if (e->ty->kind == TY_STRUCT) {
            enum arg_class rc[2];
            if (ty_classify(e->ty, rc) == 0)
                ireg = 1;
        }
        for (int k = 0; k < e->nargs; k++) {
            struct type *at = e->args[k]->ty;
            struct ir_arg *ar = &i->argv[k];
            ar->vreg = args[k];
            ar->ty = at;
            ar->is_struct = at->kind == TY_STRUCT;
            ar->size = ty_size(at);
            ar->nclass = ty_classify(at, ar->cls);
            ar->stk_off = 0;
            ar->on_stack = 0;

            /* SysV: an argument goes on the stack when its class has no
             * registers left for ALL of its eightbytes — the decision is
             * made here so codegen only follows it, and the two cannot
             * drift apart. */
            int ni = 0, nf = 0;
            for (int q = 0; q < ar->nclass; q++) {
                if (ar->cls[q] == CLASS_SSE)
                    nf++;
                else
                    ni++;
            }
            if (ar->nclass == 0 || ireg + ni > 6 || freg + nf > 8) {
                ar->on_stack = 1;
                /* a slot is aligned to the argument's own alignment, at
                 * least 8 — 16 for a long double (SysV 3.2.3) */
                stk = ty_align(at) > 8 ? (stk + 15) & ~15 : (stk + 7) & ~7;
                ar->stk_off = stk;
                stk += (ar->size + 7) & ~7;
            } else {
                ireg += ni;
                freg += nf;
            }
        }
        if (stk > fn->outgoing_bytes)
            fn->outgoing_bytes = stk;

        if (e->ty->kind == TY_STRUCT && target_get() != TARGET_AARCH64 &&
            ty_x87_struct(e->ty))
            diag_fatal(fn->src->file, e->line,
                       "returning %s (a lone long double, which x86-64 "
                       "returns in st0) is not supported yet",
                       ty_name(e->ty));
        if (e->ty->kind == TY_STRUCT) {
            i->retsize = ty_size(e->ty);
            i->rety = e->ty;
            i->retnclass = ty_classify(e->ty, i->retcls);
            fn->scratch_bytes = (fn->scratch_bytes + 7) & ~7;
            i->scratch = fn->scratch_bytes;
            fn->scratch_bytes += (i->retsize + 7) & ~7;
        }
        i->flt = ty_is_float(e->ty);
        i->w = i->flt ? ty_size(e->ty) : 8;
        i->dst = new_temp(fn);
        return i->dst;
    }
    }
    return -1; /* unreachable; every kind returns above */
}

/* ---- small parse helpers for the inline-asm template ---- */

static void a_ws(const char **p)
{
    while (**p == ' ' || **p == '\t')
        (*p)++;
}

/* Read an operand reference — numbered `%N` or symbolic `%[name]` — and
 * return its register (opregs[the operand's index]). */
static int a_opreg(const char **p, const int *opregs,
                   const char *const *opnames, int nops,
                   const char *file, int line, const char *tmpl)
{
    a_ws(p);
    if (**p != '%')
        diag_fatal(file, line, "asm: expected a %%N operand in \"%s\"", tmpl);
    (*p)++;
    if (**p == '[') {                       /* %[name] */
        (*p)++;
        const char *nm = *p;
        while (**p && **p != ']')
            (*p)++;
        int len = (int)(*p - nm);
        if (**p != ']')
            diag_fatal(file, line, "asm: unterminated %%[name] in \"%s\"",
                       tmpl);
        (*p)++;
        for (int i = 0; i < nops; i++)
            if (opnames[i] && (int)strlen(opnames[i]) == len &&
                strncmp(opnames[i], nm, (size_t)len) == 0)
                return opregs[i];
        diag_fatal(file, line, "asm: unknown operand %%[%.*s] in \"%s\"",
                   len, nm, tmpl);
    }
    if (!(**p >= '0' && **p <= '9'))
        diag_fatal(file, line, "asm: expected a %%N operand in \"%s\"", tmpl);
    int idx = 0;
    while (**p >= '0' && **p <= '9')
        idx = idx * 10 + (*(*p)++ - '0');
    if (idx >= nops)
        diag_fatal(file, line, "asm operand %%%d out of range in \"%s\"",
                   idx, tmpl);
    return opregs[idx];
}

/* Read a control register `%%crN`, returning N. */
static int a_creg(const char **p, const char *file, int line, const char *tmpl)
{
    a_ws(p);
    if ((*p)[0] != '%' || (*p)[1] != '%' || (*p)[2] != 'c' || (*p)[3] != 'r')
        diag_fatal(file, line, "asm: expected %%%%crN in \"%s\"", tmpl);
    *p += 4;
    int n = 0;
    while (**p >= '0' && **p <= '9')
        n = n * 10 + (*(*p)++ - '0');
    return n;
}

static void a_comma(const char **p, const char *file, int line,
                    const char *tmpl)
{
    a_ws(p);
    if (**p != ',')
        diag_fatal(file, line, "asm: expected ',' in \"%s\"", tmpl);
    (*p)++;
}

/* Read a hard 64-bit GPR name `%%rax` .. `%%r15`, returning 0..15. */
static int a_regname(const char **p, const char *file, int line,
                     const char *tmpl)
{
    static const struct { const char *n; int r; } regs[] = {
        { "rax", 0 }, { "rcx", 1 }, { "rdx", 2 }, { "rbx", 3 },
        { "rsp", 4 }, { "rbp", 5 }, { "rsi", 6 }, { "rdi", 7 },
        { "r8", 8 }, { "r9", 9 }, { "r10", 10 }, { "r11", 11 },
        { "r12", 12 }, { "r13", 13 }, { "r14", 14 }, { "r15", 15 },
    };
    a_ws(p);
    if ((*p)[0] != '%' || (*p)[1] != '%')
        diag_fatal(file, line, "asm: expected a %%%%register in \"%s\"", tmpl);
    const char *q = *p + 2;
    /* longest match first (r15 before r1), and a name boundary after it */
    int best = -1; size_t bestlen = 0;
    for (unsigned i = 0; i < sizeof regs / sizeof regs[0]; i++) {
        size_t l = strlen(regs[i].n);
        char after = q[l];
        if (strncmp(q, regs[i].n, l) == 0 && l > bestlen &&
            !((after >= 'a' && after <= 'z') || (after >= '0' && after <= '9')))
            { best = regs[i].r; bestlen = l; }
    }
    if (best < 0)
        diag_fatal(file, line, "asm: unsupported register in \"%s\"", tmpl);
    *p = q + bestlen;
    return best;
}

static int asm_phys_reg(const char *nm, int len);   /* fwd: any-width mapper */

/* Read a `%%reg` of ANY width (rax/eax/ax/al, r8/r8d/r8w/r8b, …), returning
 * its physical number 0..15. Unlike a_regname (64-bit spellings only) this is
 * for instructions whose operand size comes from a suffix, not the reg name
 * (the ALU ops' 'l'/'q' forms). */
static int a_reg_any(const char **p, const char *file, int line,
                     const char *tmpl)
{
    a_ws(p);
    if ((*p)[0] != '%' || (*p)[1] != '%')
        diag_fatal(file, line, "asm: expected a %%%%register in \"%s\"", tmpl);
    const char *q = *p + 2;
    const char *e = q;
    while ((*e >= 'a' && *e <= 'z') || (*e >= '0' && *e <= '9')) e++;
    int r = asm_phys_reg(q, (int)(e - q));
    if (r < 0)
        diag_fatal(file, line, "asm: unsupported register in \"%s\"", tmpl);
    *p = e;
    return r;
}

/* Read an immediate `$N` (decimal or 0x hex), returning its value. */
static long a_imm(const char **p, const char *file, int line, const char *tmpl)
{
    a_ws(p);
    if (**p != '$')
        diag_fatal(file, line, "asm: expected an $immediate in \"%s\"", tmpl);
    (*p)++;
    int neg = 0;
    if (**p == '-') { neg = 1; (*p)++; }
    long v = 0;
    int base = 10;
    if ((*p)[0] == '0' && ((*p)[1] == 'x' || (*p)[1] == 'X')) {
        base = 16; *p += 2;
    }
    for (;; (*p)++) {
        int d;
        if (**p >= '0' && **p <= '9') d = **p - '0';
        else if (base == 16 && **p >= 'a' && **p <= 'f') d = **p - 'a' + 10;
        else if (base == 16 && **p >= 'A' && **p <= 'F') d = **p - 'A' + 10;
        else break;
        v = v * base + d;
    }
    return neg ? -v : v;
}

/* Read a memory operand `(%N)`, returning the base register (opregs[N]). */
static int a_memreg(const char **p, const int *opregs,
                    const char *const *opnames, int nops,
                    const char *file, int line, const char *tmpl)
{
    a_ws(p);
    if (**p != '(')
        diag_fatal(file, line, "asm: expected a `(%%N)` memory operand in "
                   "\"%s\"", tmpl);
    (*p)++;
    int r = a_opreg(p, opregs, opnames, nops, file, line, tmpl);
    a_ws(p);
    if (**p != ')')
        diag_fatal(file, line, "asm: unterminated `(%%N)` in \"%s\"", tmpl);
    (*p)++;
    if ((r & 7) == 4 || (r & 7) == 5)   /* rsp/rbp base needs SIB/disp */
        diag_fatal(file, line, "asm: memory base %%rsp/%%rbp unsupported "
                   "in \"%s\"", tmpl);
    return r;
}

/* Is the operand at *p a memory reference (`disp(%base)` / `(%base)`) rather
 * than a register/immediate? True iff a '(' appears before the operand ends
 * — a %N, %%reg, or $imm never contains one. */
static int a_is_mem(const char *p)
{
    while (*p == ' ' || *p == '\t') p++;
    for (; *p && *p != ',' && *p != '\n' && *p != '\r' && *p != ';'; p++)
        if (*p == '(') return 1;
    return 0;
}

/* Parse `disp(%base)` (disp optional, decimal or 0x-hex, optional sign); base
 * is %N or %%regname. Returns the base register, displacement via *disp_out. */
static int a_mem(const char **p, const int *opregs, const char *const *opnames,
                 int nops, const char *file, int line, const char *tmpl,
                 long *disp_out)
{
    a_ws(p);
    long disp = 0;
    if (**p != '(') {
        int neg = 0;
        if (**p == '-') { neg = 1; (*p)++; }
        else if (**p == '+') (*p)++;
        int base = 10;
        if ((*p)[0] == '0' && ((*p)[1] == 'x' || (*p)[1] == 'X')) {
            base = 16; *p += 2;
        }
        int got = 0;
        for (;; (*p)++) {
            int d;
            if (**p >= '0' && **p <= '9') d = **p - '0';
            else if (base == 16 && **p >= 'a' && **p <= 'f') d = **p - 'a' + 10;
            else if (base == 16 && **p >= 'A' && **p <= 'F') d = **p - 'A' + 10;
            else break;
            disp = disp * base + d; got = 1;
        }
        if (!got)
            diag_fatal(file, line, "asm: expected a displacement or `(` in "
                       "\"%s\"", tmpl);
        if (neg) disp = -disp;
        a_ws(p);
    }
    if (**p != '(')
        diag_fatal(file, line, "asm: expected `(%%base)` in \"%s\"", tmpl);
    (*p)++;
    a_ws(p);
    int r = (**p == '%' && (*p)[1] == '%')
          ? a_regname(p, file, line, tmpl)
          : a_opreg(p, opregs, opnames, nops, file, line, tmpl);
    a_ws(p);
    if (**p != ')')
        diag_fatal(file, line, "asm: unterminated `(%%base)` in \"%s\"", tmpl);
    (*p)++;
    *disp_out = disp;
    return r;
}

/* Emit ModRM (+SIB +disp) for a memory operand [base+disp] with `reg_field`
 * (0..15; only its low 3 bits go in ModRM, the caller puts bit 3 in REX.R).
 * Handles rsp/r12 (needs a SIB) and rbp/r13 (has no disp-less form). Returns
 * the new code length. REX is emitted by the caller. */
static int emit_mem_modrm(unsigned char *code, int n, int reg_field,
                          int base, long disp)
{
    int b = base & 7;
    int need_sib   = (b == 4);   /* rsp/r12: escape to SIB */
    int force_disp = (b == 5);   /* rbp/r13: no mod=00 form, use disp8=0 */
    int mod;
    if (disp == 0 && !force_disp)          mod = 0;
    else if (disp >= -128 && disp <= 127)  mod = 1;
    else                                   mod = 2;
    code[n++] = (unsigned char)((mod << 6) | ((reg_field & 7) << 3) |
                                (need_sib ? 4 : b));
    if (need_sib)   /* scale=0, index=none(4), base=b */
        code[n++] = (unsigned char)((0 << 6) | (4 << 3) | b);
    if (mod == 1)
        code[n++] = (unsigned char)disp;
    else if (mod == 2)
        for (int i = 0; i < 4; i++)
            code[n++] = (unsigned char)(disp >> (8 * i));
    return n;
}

/* Match an ALU mnemonic (add/sub/and/or/xor/cmp, optional 'q'/'l' suffix).
 * On a hit fills *rr (the reg,reg opcode), *ext (the /digit for the $imm form)
 * and *w (1 = 64-bit REX.W, 0 = 32-bit) and returns 1; else returns 0. */
static int asm_alu_lookup(const char *m, int mlen, int *rr, int *ext, int *w)
{
    static const struct { const char *n; int rr, ext; } alu[] = {
        {"add",0x01,0}, {"or",0x09,1}, {"and",0x21,4},
        {"sub",0x29,5}, {"xor",0x31,6}, {"cmp",0x39,7},
    };
    for (unsigned i = 0; i < sizeof alu / sizeof alu[0]; i++) {
        int ln = (int)strlen(alu[i].n);
        int width = -1;
        if (mlen == ln && strncmp(m, alu[i].n, (size_t)ln) == 0)
            width = 1;
        else if (mlen == ln + 1 && strncmp(m, alu[i].n, (size_t)ln) == 0) {
            if (m[ln] == 'q') width = 1;
            else if (m[ln] == 'l') width = 0;
        }
        if (width < 0) continue;
        *rr = alu[i].rr; *ext = alu[i].ext; *w = width;
        return 1;
    }
    return 0;
}

/* Assemble an extended-asm template into machine bytes, now that every
 * operand has a register (opregs[N] is the register of %N — outputs first,
 * then inputs, as gcc numbers them). EmbCC has no general text assembler,
 * only the vocabulary real low-level C needs — the syscall trap plus the
 * kernel's hardware instructions (port I/O, control/segment/MSR access,
 * fences, TLB, descriptor tables). Anything else is refused loudly. */
static void asm_assemble(struct ir_func *fn, struct stmt *s,
                         const int *opregs, const char *const *opnames,
                         int nops, struct ir_asm *ia)
{
    const char *file = fn->src->file;
    int line = s->line;
    const char *tmpl = s->asm_s->tmpl;
    unsigned char *code = NULL;
    int n = 0, cap = 0;
    const char *p = tmpl;
    /* local labels `N:` and the RIP-relative `leaq Nf(%rip)` sites that
     * reference them — resolved within this block after assembling it. */
    struct { int num, off; } labels[16]; int nlab = 0;
    struct { int num, patch; } fixups[16]; int nfix = 0;

    while (*p) {
        while (*p == ' ' || *p == '\t' || *p == '\n' || *p == '\r' ||
               *p == ';')
            p++;
        if (!*p)
            break;
        const char *m = p;
        while (*p && *p != ' ' && *p != '\t' && *p != '\n' && *p != '\r' &&
               *p != ';')
            p++;
        int mlen = (int)(p - m);
        while (*p == ' ' || *p == '\t')
            p++;

        /* one operand reg for the instructions that take a %N */
        int reg = -1;
        int alu_rr = 0, alu_ext = 0, alu_w = 0;  /* filled by asm_alu_lookup */
        if (*p == '%' && p[1] >= '0' && p[1] <= '9') {
            p++;
            int idx = 0;
            while (*p >= '0' && *p <= '9')
                idx = idx * 10 + (*p++ - '0');
            if (idx >= nops)
                diag_fatal(file, line,
                           "asm operand %%%d out of range in \"%s\"",
                           idx, tmpl);
            reg = opregs[idx];
        }

        if (n + 16 > cap) {
            cap = cap ? cap * 2 : 16;
            code = xrealloc(code, (size_t)cap);
        }
        /* a local label `N:` — record its offset for a leaq to reference */
        if (mlen >= 2 && m[mlen - 1] == ':' &&
            m[0] >= '0' && m[0] <= '9') {
            int num = 0;
            for (int i = 0; i < mlen - 1; i++)
                num = num * 10 + (m[i] - '0');
            if (nlab < 16) { labels[nlab].num = num; labels[nlab].off = n;
                             nlab++; }
            continue;
        }
        if (mlen == 3 && strncmp(m, "int", 3) == 0) {
            if (*p != '$')
                diag_fatal(file, line, "asm 'int' wants $vector: \"%s\"",
                           tmpl);
            p++;
            long imm = 0;
            int base = 10;
            if (p[0] == '0' && (p[1] == 'x' || p[1] == 'X')) {
                base = 16;
                p += 2;
            }
            for (; ; p++) {
                int d;
                if (*p >= '0' && *p <= '9') d = *p - '0';
                else if (base == 16 && *p >= 'a' && *p <= 'f') d = *p - 'a' + 10;
                else if (base == 16 && *p >= 'A' && *p <= 'F') d = *p - 'A' + 10;
                else break;
                imm = imm * base + d;
            }
            if (imm < 0 || imm > 255)
                diag_fatal(file, line, "asm 'int' vector %ld out of range",
                           imm);
            code[n++] = 0xcd;
            code[n++] = (unsigned char)imm;
        } else if (mlen == 5 && strncmp(m, "cpuid", 5) == 0) {
            code[n++] = 0x0f;
            code[n++] = 0xa2;
        } else if (mlen == 6 && (strncmp(m, "rdrand", 6) == 0 ||
                                 strncmp(m, "rdseed", 6) == 0)) {
            /* rdrand is 0F C7 /6, rdseed the same opcode with /7 */
            if (reg < 0)
                diag_fatal(file, line, "asm '%.6s' wants %%N: \"%s\"", m, tmpl);
            code[n++] = (unsigned char)(0x48 | (reg >= 8 ? 1 : 0)); /* REX.W(.B) */
            code[n++] = 0x0f;
            code[n++] = 0xc7;
            code[n++] = (unsigned char)((m[2] == 's' ? 0xf8 : 0xf0) | (reg & 7));
        } else if (mlen == 4 && strncmp(m, "setc", 4) == 0) {
            if (reg < 0)
                diag_fatal(file, line, "asm 'setc' wants %%N: \"%s\"", tmpl);
            if (reg >= 4)  /* REX to name spl/bpl/sil/dil or r8b.. as a byte */
                code[n++] = (unsigned char)(0x40 | (reg >= 8 ? 1 : 0));
            code[n++] = 0x0f;
            code[n++] = 0x92;
            code[n++] = (unsigned char)(0xc0 | (reg & 7));          /* /0 */
        } else if (mlen == 6 && strncmp(m, "sqrts", 5) == 0 &&
                   (m[5] == 'd' || m[5] == 's')) {
            /* sqrtsd/sqrtss %src,%dst (AT&T order): F2/F3 0F 51 /r, both xmm.
             * `reg` already holds the FIRST operand (%src); parse `,%dst`. */
            int is_sd = m[5] == 'd';
            if (reg < 16)
                diag_fatal(file, line,
                           "asm '%.*s' operands must be 'x' (xmm): \"%s\"",
                           mlen, m, tmpl);
            int src = reg;
            if (*p != ',')
                diag_fatal(file, line,
                           "asm '%.*s' wants %%src,%%dst: \"%s\"", mlen, m, tmpl);
            p++;
            while (*p == ' ' || *p == '\t') p++;
            if (*p != '%' || !(p[1] >= '0' && p[1] <= '9'))
                diag_fatal(file, line,
                           "asm '%.*s' destination must be %%N: \"%s\"",
                           mlen, m, tmpl);
            p++;
            int idx2 = 0;
            while (*p >= '0' && *p <= '9')
                idx2 = idx2 * 10 + (*p++ - '0');
            if (idx2 >= nops)
                diag_fatal(file, line,
                           "asm operand %%%d out of range in \"%s\"", idx2, tmpl);
            int dst = opregs[idx2];
            if (dst < 16)
                diag_fatal(file, line,
                           "asm '%.*s' destination must be 'x' (xmm): \"%s\"",
                           mlen, m, tmpl);
            int s = src - 16, d = dst - 16;
            code[n++] = (unsigned char)(is_sd ? 0xf2 : 0xf3);
            if (d >= 8 || s >= 8)     /* REX.R names dst>=8, REX.B names src>=8 */
                code[n++] = (unsigned char)(0x40 | (d >= 8 ? 4 : 0) |
                                            (s >= 8 ? 1 : 0));
            code[n++] = 0x0f;
            code[n++] = 0x51;
            code[n++] = (unsigned char)(0xc0 | ((d & 7) << 3) | (s & 7));
        }
        /* ---- fixed-form instructions (no encoded operands) ---- */
        else if (mlen == 3 && strncmp(m, "cli", 3) == 0) { code[n++] = 0xfa; }
        /* SMAP: stac / clac set and clear EFLAGS.AC around user accesses */
        else if (mlen == 4 && strncmp(m, "stac", 4) == 0) {
            code[n++] = 0x0f; code[n++] = 0x01; code[n++] = 0xcb;
        } else if (mlen == 4 && strncmp(m, "clac", 4) == 0) {
            code[n++] = 0x0f; code[n++] = 0x01; code[n++] = 0xca;
        }
        else if (mlen == 3 && strncmp(m, "sti", 3) == 0) { code[n++] = 0xfb; }
        else if (mlen == 3 && strncmp(m, "hlt", 3) == 0) { code[n++] = 0xf4; }
        else if (mlen == 3 && strncmp(m, "nop", 3) == 0) { code[n++] = 0x90; }
        else if (mlen == 5 && strncmp(m, "pause", 5) == 0) {
            code[n++] = 0xf3; code[n++] = 0x90;
        } else if (mlen == 6 && strncmp(m, "mfence", 6) == 0) {
            code[n++] = 0x0f; code[n++] = 0xae; code[n++] = 0xf0;
        } else if (mlen == 6 && strncmp(m, "lfence", 6) == 0) {
            code[n++] = 0x0f; code[n++] = 0xae; code[n++] = 0xe8;
        } else if (mlen == 6 && strncmp(m, "sfence", 6) == 0) {
            code[n++] = 0x0f; code[n++] = 0xae; code[n++] = 0xf8;
        } else if (mlen == 6 && strncmp(m, "wbinvd", 6) == 0) {
            code[n++] = 0x0f; code[n++] = 0x09;
        } else if (mlen == 5 && strncmp(m, "rdtsc", 5) == 0) {
            code[n++] = 0x0f; code[n++] = 0x31;
        } else if (mlen == 5 && strncmp(m, "rdmsr", 5) == 0) {
            code[n++] = 0x0f; code[n++] = 0x32;
        } else if (mlen == 5 && strncmp(m, "wrmsr", 5) == 0) {
            code[n++] = 0x0f; code[n++] = 0x30;
        } else if (mlen == 6 && strncmp(m, "fninit", 6) == 0) {
            code[n++] = 0xdb; code[n++] = 0xe3;
        } else if (mlen == 6 && strncmp(m, "pushfq", 6) == 0) {
            code[n++] = 0x9c;
        } else if (mlen == 5 && strncmp(m, "popfq", 5) == 0) {
            code[n++] = 0x9d;
        }
        /* ---- port I/O: al/ax/eax with dx, both operands fixed by the
         * constraints ("a" and "Nd"), so the opcode alone encodes it ---- */
        else if (mlen == 4 && strncmp(m, "outb", 4) == 0) { code[n++] = 0xee; }
        else if (mlen == 4 && strncmp(m, "outw", 4) == 0) {
            code[n++] = 0x66; code[n++] = 0xef;
        } else if (mlen == 4 && strncmp(m, "outl", 4) == 0) { code[n++] = 0xef; }
        else if (mlen == 3 && strncmp(m, "inb", 3) == 0) { code[n++] = 0xec; }
        else if (mlen == 3 && strncmp(m, "inw", 3) == 0) {
            code[n++] = 0x66; code[n++] = 0xed;
        } else if (mlen == 3 && strncmp(m, "inl", 3) == 0) { code[n++] = 0xed; }
        /* ---- pop/push %N (64-bit; the `q` suffix is the same encoding) ---- */
        else if ((mlen == 3 && strncmp(m, "pop", 3) == 0) ||
                 (mlen == 4 && strncmp(m, "popq", 4) == 0)) {
            if (reg < 0) {
                a_ws(&p);
                reg = (p[0] == '%' && p[1] == '%')
                    ? a_regname(&p, file, line, tmpl)
                    : a_opreg(&p, opregs, opnames, nops, file, line, tmpl);
            }
            if (reg >= 8) code[n++] = 0x41;                /* REX.B */
            code[n++] = (unsigned char)(0x58 | (reg & 7));
        } else if ((mlen == 4 && strncmp(m, "push", 4) == 0) ||
                   (mlen == 5 && strncmp(m, "pushq", 5) == 0)) {
            a_ws(&p);
            if (reg < 0 && p[0] == '$') {          /* push imm32 */
                long imm = a_imm(&p, file, line, tmpl);
                code[n++] = 0x68;
                for (int b = 0; b < 4; b++)
                    code[n++] = (unsigned char)(imm >> (8 * b));
            } else {
                if (reg < 0)
                    reg = (p[0] == '%' && p[1] == '%')
                        ? a_regname(&p, file, line, tmpl)
                        : a_opreg(&p, opregs, opnames, nops, file, line, tmpl);
                if (reg >= 8) code[n++] = 0x41;
                code[n++] = (unsigned char)(0x50 | (reg & 7));
            }
        }
        else if (mlen == 5 && strncmp(m, "iretq", 5) == 0) {
            code[n++] = 0x48; code[n++] = 0xcf;
        } else if (mlen == 5 && strncmp(m, "lretq", 5) == 0) {
            code[n++] = 0x48; code[n++] = 0xcb;
        }
        /* ---- leaq Nf(%%rip), %%reg : RIP-relative address of a local label ---- */
        else if (mlen == 4 && strncmp(m, "leaq", 4) == 0) {
            a_ws(&p);
            if (!(*p >= '0' && *p <= '9'))
                diag_fatal(file, line, "asm leaq expects a local label in "
                           "\"%s\"", tmpl);
            int num = 0;
            while (*p >= '0' && *p <= '9') num = num * 10 + (*p++ - '0');
            if (*p == 'f' || *p == 'b') p++;      /* forward/backward marker */
            a_ws(&p);
            if (strncmp(p, "(%%rip)", 7) != 0)
                diag_fatal(file, line, "asm leaq expects `Nf(%%%%rip)` in "
                           "\"%s\"", tmpl);
            p += 7;
            a_comma(&p, file, line, tmpl);
            int dst = a_regname(&p, file, line, tmpl);
            code[n++] = (unsigned char)(0x48 | (dst >= 8 ? 4 : 0));  /* REX.W[R] */
            code[n++] = 0x8d;
            code[n++] = (unsigned char)(0x05 | ((dst & 7) << 3));    /* rip+disp32 */
            if (nfix < 16) { fixups[nfix].num = num; fixups[nfix].patch = n;
                             nfix++; }
            for (int b = 0; b < 4; b++) code[n++] = 0;   /* disp32 (patched) */
        }
        /* ---- str/ltr %N (task register; r/m16) ---- */
        else if (mlen == 3 && strncmp(m, "str", 3) == 0) {
            if (reg < 0) reg = a_opreg(&p, opregs, opnames, nops, file, line, tmpl);
            if (reg >= 8) code[n++] = 0x41;
            code[n++] = 0x0f; code[n++] = 0x00;
            code[n++] = (unsigned char)(0xc8 | (reg & 7));   /* /1 */
        } else if (mlen == 3 && strncmp(m, "ltr", 3) == 0) {
            if (reg < 0) reg = a_opreg(&p, opregs, opnames, nops, file, line, tmpl);
            if (reg >= 8) code[n++] = 0x41;
            code[n++] = 0x0f; code[n++] = 0x00;
            code[n++] = (unsigned char)(0xd8 | (reg & 7));   /* /3 */
        }
        /* ---- mov / movq: control registers, and reg/imm -> a GPR ---- */
        else if ((mlen == 3 && strncmp(m, "mov", 3) == 0) ||
                 (mlen == 4 && strncmp(m, "movq", 4) == 0) ||
                 (mlen == 6 && strncmp(m, "movabs", 6) == 0)) {
            /* segment-register / 16-bit accumulator forms the gdt trampoline
             * uses: `mov %%ax, %%<seg>` and `mov $imm, %%ax`. */
            static const char *const segs[] =
                { "es", "cs", "ss", "ds", "fs", "gs" };
            a_ws(&p);
            if (reg < 0 && strncmp(p, "%%ax", 4) == 0) {
                const char *q = p + 4;
                a_ws(&q);
                if (*q == ',') {
                    q++; a_ws(&q);
                    if (q[0] == '%' && q[1] == '%') {
                        for (int si = 0; si < 6; si++)
                            if (strncmp(q + 2, segs[si], 2) == 0) {
                                code[n++] = 0x8e;   /* mov Sreg, r/m16 */
                                code[n++] = (unsigned char)(0xc0 | (si << 3));
                                p = q + 4;
                                goto asm_next;
                            }
                    }
                }
            }
            if (reg < 0 && p[0] == '$') {
                const char *q = p;
                long imm = a_imm(&q, file, line, tmpl);
                a_ws(&q);
                if (*q == ',') {
                    q++;
                    a_ws(&q);
                    if (strncmp(q, "%%ax", 4) == 0) {   /* mov $imm16, %%ax */
                        code[n++] = 0x66; code[n++] = 0xb8;
                        code[n++] = (unsigned char)imm;
                        code[n++] = (unsigned char)(imm >> 8);
                        p = q + 4;
                        goto asm_next;
                    }
                }
            }
            int src_reg = -1, src_imm_valid = 0;
            long src_imm = 0;
            /* --- source operand --- */
            if (reg >= 0) {
                src_reg = reg;                        /* pre-parsed %N */
            } else {
                a_ws(&p);
                if (a_is_mem(p)) {                    /* mov disp(%base), %dst */
                    long disp;
                    int base = a_mem(&p, opregs, opnames, nops, file, line,
                                     tmpl, &disp);
                    a_comma(&p, file, line, tmpl);
                    a_ws(&p);
                    int dst = (p[0] == '%' && p[1] == '%')
                            ? a_regname(&p, file, line, tmpl)
                            : a_opreg(&p, opregs, opnames, nops, file, line, tmpl);
                    code[n++] = (unsigned char)(0x48 | (dst >= 8 ? 4 : 0) |
                                                (base >= 8 ? 1 : 0));
                    code[n++] = 0x8b;                 /* mov r64, r/m64 (load) */
                    n = emit_mem_modrm(code, n, dst, base, disp);
                    goto asm_next;
                }
                if (p[0] == '$') {
                    src_imm = a_imm(&p, file, line, tmpl);
                    src_imm_valid = 1;
                } else if (p[0] == '%' && p[1] == '%' && p[2] == 'c' &&
                           p[3] == 'r') {             /* mov %%crN, %reg */
                    int cr = a_creg(&p, file, line, tmpl);
                    a_comma(&p, file, line, tmpl);
                    a_ws(&p);
                    int gpr = (p[0] == '%' && p[1] == '%')
                            ? a_regname(&p, file, line, tmpl)
                            : a_opreg(&p, opregs, opnames, nops, file, line, tmpl);
                    int rex = 0x40 | (gpr >= 8) | (cr >= 8 ? 4 : 0);
                    if (rex != 0x40) code[n++] = (unsigned char)rex;
                    code[n++] = 0x0f; code[n++] = 0x20;
                    code[n++] = (unsigned char)(0xc0 | ((cr & 7) << 3) |
                                                (gpr & 7));
                    goto asm_next;
                } else if (p[0] == '%' && p[1] == '%') {
                    src_reg = a_regname(&p, file, line, tmpl);
                } else {
                    src_reg = a_opreg(&p, opregs, opnames, nops, file, line, tmpl);
                }
            }
            a_comma(&p, file, line, tmpl);
            a_ws(&p);
            /* --- destination: memory, a control register, or a GPR --- */
            if (a_is_mem(p)) {                        /* mov %src, disp(%base) */
                if (src_imm_valid)
                    diag_fatal(file, line, "asm: mov $imm to memory unsupported "
                               "in \"%s\"", tmpl);
                long disp;
                int base = a_mem(&p, opregs, opnames, nops, file, line, tmpl,
                                 &disp);
                code[n++] = (unsigned char)(0x48 | (src_reg >= 8 ? 4 : 0) |
                                            (base >= 8 ? 1 : 0));
                code[n++] = 0x89;                     /* mov r/m64, r64 (store) */
                n = emit_mem_modrm(code, n, src_reg, base, disp);
            } else if (p[0] == '%' && p[1] == '%' && p[2] == 'c' && p[3] == 'r') {
                int cr = a_creg(&p, file, line, tmpl);      /* mov %reg,%%crN */
                int rex = 0x40 | (src_reg >= 8) | (cr >= 8 ? 4 : 0);
                if (rex != 0x40) code[n++] = (unsigned char)rex;
                code[n++] = 0x0f; code[n++] = 0x22;
                code[n++] = (unsigned char)(0xc0 | ((cr & 7) << 3) |
                                            (src_reg & 7));
            } else {
                int dst = (p[0] == '%' && p[1] == '%')
                        ? a_regname(&p, file, line, tmpl)
                        : a_opreg(&p, opregs, opnames, nops, file, line, tmpl);
                if (src_imm_valid) {
                    int wide = mlen == 6 ||                 /* movabs, or */
                               src_imm > 0x7fffffffL ||     /* > imm32 */
                               src_imm < -0x80000000L;
                    if (wide) {                             /* movabs imm64 */
                        code[n++] = (unsigned char)(0x48 | (dst >= 8));
                        code[n++] = (unsigned char)(0xb8 | (dst & 7));
                        for (int b = 0; b < 8; b++)
                            code[n++] = (unsigned char)(src_imm >> (8 * b));
                    } else {                                /* C7 /0 imm32 */
                        code[n++] = (unsigned char)(0x48 | (dst >= 8));
                        code[n++] = 0xc7;
                        code[n++] = (unsigned char)(0xc0 | (dst & 7));
                        for (int b = 0; b < 4; b++)
                            code[n++] = (unsigned char)(src_imm >> (8 * b));
                    }
                } else {                                    /* mov reg,reg */
                    int rex = 0x48 | (src_reg >= 8 ? 4 : 0) | (dst >= 8);
                    code[n++] = (unsigned char)rex;
                    code[n++] = 0x89;
                    code[n++] = (unsigned char)(0xc0 | ((src_reg & 7) << 3) |
                                                (dst & 7));
                }
            }
            asm_next: ;
        }
        /* ---- ALU ops: add/sub/and/or/xor/cmp, `%src,%dst` or `$imm,%dst`.
         * Suffix 'q' or none = 64-bit (REX.W); 'l' = 32-bit. Register operands
         * only (no memory form yet — kernel inline asm doesn't need it). ---- */
        else if (asm_alu_lookup(m, mlen, &alu_rr, &alu_ext, &alu_w)) {
            a_ws(&p);
            /* `reg` holds a leading %N already consumed by the top-level
             * pre-parse; a $imm source leaves reg == -1. */
            if (reg < 0 && p[0] == '$') {             /* op $imm, %dst */
                long imm = a_imm(&p, file, line, tmpl);
                a_comma(&p, file, line, tmpl);
                a_ws(&p);
                int dst = (p[0] == '%' && p[1] == '%')
                        ? a_reg_any(&p, file, line, tmpl)
                        : a_opreg(&p, opregs, opnames, nops, file, line, tmpl);
                int use8 = imm >= -128 && imm <= 127;
                int rex = (alu_w ? 0x48 : 0x40) | (dst >= 8 ? 1 : 0);
                if (alu_w || dst >= 8) code[n++] = (unsigned char)rex;
                code[n++] = (unsigned char)(use8 ? 0x83 : 0x81);
                code[n++] = (unsigned char)(0xc0 | (alu_ext << 3) | (dst & 7));
                if (use8) code[n++] = (unsigned char)imm;
                else for (int b = 0; b < 4; b++)
                    code[n++] = (unsigned char)(imm >> (8 * b));
            } else {                                  /* op %src, %dst */
                int src = reg >= 0 ? reg
                        : (p[0] == '%' && p[1] == '%')
                        ? a_reg_any(&p, file, line, tmpl)
                        : a_opreg(&p, opregs, opnames, nops, file, line, tmpl);
                a_comma(&p, file, line, tmpl);
                a_ws(&p);
                int dst = (p[0] == '%' && p[1] == '%')
                        ? a_reg_any(&p, file, line, tmpl)
                        : a_opreg(&p, opregs, opnames, nops, file, line, tmpl);
                int rex = (alu_w ? 0x48 : 0x40) | (src >= 8 ? 4 : 0) |
                          (dst >= 8 ? 1 : 0);
                if (alu_w || src >= 8 || dst >= 8)
                    code[n++] = (unsigned char)rex;
                code[n++] = (unsigned char)alu_rr;
                code[n++] = (unsigned char)(0xc0 | ((src & 7) << 3) | (dst & 7));
            }
        }
        /* ---- lgdt/lidt %N and invlpg (%N): a memory operand whose address
         * is the register the "m"/"r" operand landed in ---- */
        else if (mlen == 4 && strncmp(m, "lgdt", 4) == 0) {
            int r = reg >= 0 ? reg
                  : a_opreg(&p, opregs, opnames, nops, file, line, tmpl);
            if (r >= 8) code[n++] = 0x41;
            code[n++] = 0x0f; code[n++] = 0x01;
            code[n++] = (unsigned char)(0x10 | (r & 7));     /* /2 (%r) */
        } else if (mlen == 4 && strncmp(m, "lidt", 4) == 0) {
            int r = reg >= 0 ? reg
                  : a_opreg(&p, opregs, opnames, nops, file, line, tmpl);
            if (r >= 8) code[n++] = 0x41;
            code[n++] = 0x0f; code[n++] = 0x01;
            code[n++] = (unsigned char)(0x18 | (r & 7));     /* /3 (%r) */
        } else if (mlen == 6 && strncmp(m, "invlpg", 6) == 0) {
            int r = a_memreg(&p, opregs, opnames, nops, file, line, tmpl);
            if (r >= 8) code[n++] = 0x41;
            code[n++] = 0x0f; code[n++] = 0x01;
            code[n++] = (unsigned char)(0x38 | (r & 7));     /* /7 (%r) */
        }
        /* ---- movdqa between xmm0 and memory (%N) ---- */
        else if (mlen == 6 && strncmp(m, "movdqa", 6) == 0) {
            a_ws(&p);
            int to_mem = p[0] == '%' && p[1] == '%';   /* movdqa %%xmm0,(%N) */
            int r;
            if (to_mem) {
                if (strncmp(p, "%%xmm0", 6) != 0)
                    diag_fatal(file, line, "asm movdqa source must be "
                               "%%%%xmm0 in \"%s\"", tmpl);
                p += 6;
                a_comma(&p, file, line, tmpl);
                r = a_memreg(&p, opregs, opnames, nops, file, line, tmpl);
            } else {                                   /* movdqa (%N),%%xmm0 */
                r = a_memreg(&p, opregs, opnames, nops, file, line, tmpl);
                a_comma(&p, file, line, tmpl);
                a_ws(&p);
                if (strncmp(p, "%%xmm0", 6) != 0)
                    diag_fatal(file, line, "asm movdqa dest must be "
                               "%%%%xmm0 in \"%s\"", tmpl);
                p += 6;
            }
            code[n++] = 0x66;
            if (r >= 8) code[n++] = 0x41;
            code[n++] = 0x0f;
            code[n++] = (unsigned char)(to_mem ? 0x7f : 0x6f);
            code[n++] = (unsigned char)(r & 7);        /* mod00 reg=xmm0 rm=r */
        } else {
            diag_fatal(file, line,
                       "asm instruction \"%.*s\" not supported", mlen, m);
        }
        /* discard any operand text this mnemonic did not itself consume
         * (a fixed-form instruction leaves its %N,%N in place), up to the
         * next instruction separator — a newline OR ';', since the kernel's
         * multi-line templates separate with '\n' and have no ';'. */
        while (*p && *p != ';' && *p != '\n' && *p != '\r')
            p++;
    }
    /* resolve each leaq's RIP-relative displacement to its local label: the
     * disp is relative to the END of the 4-byte field, and both label and
     * site are inside this block. */
    for (int i = 0; i < nfix; i++) {
        int off = -1;
        for (int j = 0; j < nlab; j++)
            if (labels[j].num == fixups[i].num) off = labels[j].off;
        if (off < 0)
            diag_fatal(file, line, "asm: local label %d not defined in "
                       "\"%s\"", fixups[i].num, tmpl);
        int disp = off - (fixups[i].patch + 4);
        for (int b = 0; b < 4; b++)
            code[fixups[i].patch + b] = (unsigned char)(disp >> (8 * b));
    }
    ia->code = code;
    ia->codelen = n;
}

/* Map a hard-register spelling (any width: rax/eax/ax/al/ah, r8/r8d/r8w/r8b,
 * …) of length `len` to its physical number 0..15, or -1 if it is not a GPR
 * (e.g. "cc", "memory", an xmm name). Used to EXCLUDE clobbered and
 * template-written registers from the operand allocator's free set. */
static int asm_phys_reg(const char *nm, int len)
{
    static const struct { const char *n; int r; } regs[] = {
        {"rax",0},{"eax",0},{"ax",0},{"al",0},{"ah",0},
        {"rcx",1},{"ecx",1},{"cx",1},{"cl",1},{"ch",1},
        {"rdx",2},{"edx",2},{"dx",2},{"dl",2},{"dh",2},
        {"rbx",3},{"ebx",3},{"bx",3},{"bl",3},{"bh",3},
        {"rsp",4},{"esp",4},{"sp",4},{"spl",4},
        {"rbp",5},{"ebp",5},{"bp",5},{"bpl",5},
        {"rsi",6},{"esi",6},{"si",6},{"sil",6},
        {"rdi",7},{"edi",7},{"di",7},{"dil",7},
        {"r8",8},{"r8d",8},{"r8w",8},{"r8b",8},
        {"r9",9},{"r9d",9},{"r9w",9},{"r9b",9},
        {"r10",10},{"r10d",10},{"r10w",10},{"r10b",10},
        {"r11",11},{"r11d",11},{"r11w",11},{"r11b",11},
        {"r12",12},{"r12d",12},{"r12w",12},{"r12b",12},
        {"r13",13},{"r13d",13},{"r13w",13},{"r13b",13},
        {"r14",14},{"r14d",14},{"r14w",14},{"r14b",14},
        {"r15",15},{"r15d",15},{"r15w",15},{"r15b",15},
    };
    for (unsigned i = 0; i < sizeof regs / sizeof regs[0]; i++)
        if ((int)strlen(regs[i].n) == len &&
            strncmp(regs[i].n, nm, (size_t)len) == 0)
            return regs[i].r;
    return -1;
}

/* Mark every hard register the template writes/reads as `%%reg` as used, so an
 * allocatable operand is never assigned one the asm's own instructions touch.
 * Conservative on purpose (a read-only `%%reg` is excluded too) — always sound,
 * only ever shrinks the free set. This is what stops a "r" operand from landing
 * in, say, %%rsi when the template does `movq %N,%%rsi` (K12). */
static void asm_mark_template_regs(const char *tmpl, int *used)
{
    for (const char *p = tmpl; *p; ) {
        if (p[0] == '%' && p[1] == '%') {
            p += 2;
            const char *q = p;
            while ((*q >= 'a' && *q <= 'z') || (*q >= '0' && *q <= '9')) q++;
            int r = asm_phys_reg(p, (int)(q - p));
            if (r >= 0) used[r] = 1;
            p = q;
        } else {
            p++;
        }
    }
}

/* Assign a free register to an operand whose constraint is allocatable
 * (reg == -2). The pool prefers the low, byte-addressable registers so a
 * setc destination needs no REX. */
static int asm_alloc_reg(int *used, const char *file, int line)
{
    static const int pool[] = { 0, 1, 2, 3, 6, 7, 8, 9, 10, 11 };
    for (unsigned i = 0; i < sizeof pool / sizeof pool[0]; i++)
        if (!used[pool[i]]) {
            used[pool[i]] = 1;
            return pool[i];
        }
    diag_fatal(file, line, "asm: out of registers for the operands");
    return -1;
}

/* Assign a free XMM register to an 'x' (SSE) asm operand. XMM registers are
 * encoded as 16 + n (0..7 -> 16..23) so they share one operand-register space
 * with the GPRs (0..15); codegen and asm_assemble decode reg >= 16 as xmm. */
static int asm_alloc_xmm(int *xused, const char *file, int line)
{
    for (int i = 0; i < 8; i++)
        if (!xused[i]) { xused[i] = 1; return 16 + i; }
    diag_fatal(file, line, "asm: out of xmm registers for the operands");
    return -1;
}

/* ---- aarch64 extended asm --------------------------------------------- */

/* Registers an "r" operand may be given, in preference order. Excluded:
 * x12 (the codegen's address scratch — a far stack slot is reached through
 * it, which would clobber an operand already loaded there), x16..x18 (IP0,
 * IP1, the platform register), and x19 upward, which are callee-saved and
 * which EmbCC does not save around an asm. x0..x7 come last because
 * register-asm variables for PSCI and semihosting calls live there. */
static const int a64_asm_pool[] = { 9, 10, 11, 13, 14, 15,
                                    0, 1, 2, 3, 4, 5, 6, 7, 8 };

/* A register the template NAMES outright is off limits to allocation, and one
 * that is callee-saved is refused: writing it would corrupt the caller. */
static void a64_mark_template_regs(const char *file, int line,
                                   const char *tmpl, int *used)
{
    for (const char *p = tmpl; *p; ) {
        /* '%' before it makes it an operand reference (%w0, %x1), not a
         * register the template names — those are resolved separately. */
        if ((*p == 'x' || *p == 'w') &&
            (p == tmpl || !(isalnum((unsigned char)p[-1]) || p[-1] == '_' ||
                            p[-1] == '%'))) {
            int n = 1;
            while (isalnum((unsigned char)p[n]) || p[n] == '_')
                n++;
            int r = a64asm_gpr(p, n);
            if (r >= 0 && r < 31) {
                if (r >= 19)
                    diag_fatal(file, line,
                               "aarch64 asm names callee-saved register '%.*s', "
                               "which EmbCC does not save around an asm", n, p);
                used[r] = 1;
            }
            p += n;
            continue;
        }
        p++;
    }
}

/* Substitutes operands into the template: %N, %wN, %xN, %[name] and the
 * w/x-modified named forms, and %% for a literal percent. A register operand
 * prints as its W or X name — the modifier decides if given, else the
 * operand's own width, exactly as gcc does — and an immediate prints as its
 * value. */
static char *a64_subst(const char *file, int line, const char *tmpl,
                       const int *regs, const long *imms, const int *isimm,
                       const int *sizes, const char *const *names, int nops)
{
    size_t cap = strlen(tmpl) * 2 + 64, len = 0;
    char *out = xmalloc(cap);
    for (const char *p = tmpl; *p; ) {
        if (len + 32 >= cap) {
            cap *= 2;
            out = xrealloc(out, cap);
        }
        if (*p != '%') {
            out[len++] = *p++;
            continue;
        }
        p++;
        if (*p == '%') {
            out[len++] = '%';
            p++;
            continue;
        }
        char mod = 0;
        if (*p == 'w' || *p == 'x') {
            mod = *p;
            p++;
        }
        int k = -1;
        if (*p == '[') {
            const char *e = strchr(p, ']');
            if (!e)
                diag_fatal(file, line, "unterminated %%[name] in asm template");
            for (int i = 0; i < nops; i++)
                if (names[i] && (size_t)(e - p - 1) == strlen(names[i]) &&
                    strncmp(p + 1, names[i], (size_t)(e - p - 1)) == 0)
                    k = i;
            if (k < 0)
                diag_fatal(file, line, "asm template names an unknown operand "
                                       "'%.*s'", (int)(e - p - 1), p + 1);
            p = e + 1;
        } else if (isdigit((unsigned char)*p)) {
            k = 0;
            while (isdigit((unsigned char)*p))
                k = k * 10 + (*p++ - '0');
            if (k >= nops)
                diag_fatal(file, line, "asm template refers to operand %%%d, "
                                       "but there are only %d", k, nops);
        } else {
            diag_fatal(file, line, "asm template modifier '%%%c' is not "
                                   "supported for aarch64", *p ? *p : ' ');
        }
        if (isimm[k]) {
            if (mod)
                diag_fatal(file, line, "a %%%c modifier on an immediate asm "
                                       "operand makes no sense", mod);
            len += (size_t)snprintf(out + len, cap - len, "%ld", imms[k]);
        } else {
            char form = mod ? mod : (sizes[k] > 4 ? 'x' : 'w');
            len += (size_t)snprintf(out + len, cap - len, "%c%d", form, regs[k]);
        }
    }
    out[len] = '\0';
    return out;
}

static void gen_asm_arm64(struct ir_func *fn, struct stmt *s)
{
    struct asm_stmt *a = s->asm_s;
    const char *file = fn->src->file;
    int nops = a->nout + a->nin;
    int regs[2 * MAX_PARAMS], isimm[2 * MAX_PARAMS], sizes[2 * MAX_PARAMS];
    long imms[2 * MAX_PARAMS];
    const char *names[2 * MAX_PARAMS];
    int used[32] = { 0 };

    /* Operands are numbered outputs first, then inputs, as gcc does. */
    for (int i = 0; i < nops; i++) {
        struct asm_operand *op = i < a->nout ? &a->out[i] : &a->in[i - a->nout];
        if (op->reg == ASM_REG_INVALID)
            diag_fatal(file, s->line, "asm constraint \"%s\" is not valid for "
                                      "aarch64", op->constraint);
        if (op->reg == ASM_REG_IMM && i < a->nout)
            diag_fatal(file, s->line, "an asm output cannot be an immediate");
        regs[i] = op->reg;
        isimm[i] = op->reg == ASM_REG_IMM;
        imms[i] = op->imm;
        sizes[i] = ty_size(op->expr->ty);
        names[i] = op->name;
        if (op->reg >= 0)
            used[op->reg] = 1;
    }
    for (int i = 0; i < a->nclob; i++) {
        int r = a64asm_gpr(a->clob[i], (int)strlen(a->clob[i]));
        if (r >= 19 && r < 31)
            diag_fatal(file, s->line, "aarch64 asm clobbers callee-saved "
                                      "register '%s', which EmbCC does not "
                                      "save around an asm", a->clob[i]);
        if (r >= 0 && r < 31)
            used[r] = 1;
    }
    a64_mark_template_regs(file, s->line, a->tmpl, used);

    for (int i = 0; i < nops; i++) {
        if (regs[i] != -2)
            continue;
        int r = -1;
        for (unsigned k = 0; k < sizeof a64_asm_pool / sizeof a64_asm_pool[0]; k++)
            if (!used[a64_asm_pool[k]]) {
                r = a64_asm_pool[k];
                break;
            }
        if (r < 0)
            diag_fatal(file, s->line, "no free register for an asm operand");
        used[r] = 1;
        regs[i] = r;
    }

    char *text = a64_subst(file, s->line, a->tmpl, regs, imms, isimm, sizes,
                           names, nops);
    struct code c = { 0, 0, 0 };
    char err[512];
    if (a64asm_assemble(text, &c, err, sizeof err) != 0)
        diag_fatal(file, s->line, "%s", err);
    free(text);

    /* Immediates were consumed by the template and carry no run-time value,
     * so only register operands become IR operands. */
    struct ir_asm *ia = xcalloc(1, sizeof *ia);
    ia->code = c.p;
    ia->codelen = c.len;
    ia->out = xcalloc((size_t)(a->nout ? a->nout : 1), sizeof *ia->out);
    ia->in = xcalloc((size_t)(a->nin ? a->nin : 1), sizeof *ia->in);
    for (int i = 0; i < a->nin; i++) {
        if (isimm[a->nout + i])
            continue;
        struct ir_asm_op *o = &ia->in[ia->nin++];
        o->reg = regs[a->nout + i];
        o->temp = gen_expr(fn, a->in[i].expr);
        o->size = 8;                  /* a temp holds the promoted value */
    }
    for (int i = 0; i < a->nout; i++) {
        struct ir_asm_op *o = &ia->out[ia->nout++];
        o->reg = regs[i];
        o->temp = gen_addr(fn, a->out[i].expr);
        o->size = sizes[i];
        o->inout = strchr(a->out[i].constraint, '+') != NULL;
    }
    struct ir_ins *ins = emit(fn);
    ins->op = IR_ASM;
    ins->asm_ir = ia;
}

/* Innermost enclosing loop's exit and continue targets; sema already
 * rejected break/continue outside any loop. */
struct loopctx {
    int brk, cont;
    int brk_vla, cont_vla;   /* g_nvla at each target: the VLA scopes a
                              * break/continue leaves are those above it */
};

static void gen_stmt(struct ir_func *fn, struct stmt *s,
                     const struct loopctx *loop)
{
    for (; s; s = s->next) {
        if (s->line)
            g_cur_line = s->line;   /* -g: rows key off statement lines */
        switch (s->kind) {
        case STMT_BREAK:
            vla_release(fn, loop->brk_vla);
            emit_jmp(fn, loop->brk);
            break;
        case STMT_CONTINUE:
            vla_release(fn, loop->cont_vla);
            emit_jmp(fn, loop->cont);
            break;
        case STMT_LABEL: {
            int ix = label_idx(fn, s->name, s->line);
            if (g_labels[ix].defined)
                diag_fatal(fn->src->file, s->line, "duplicate label '%s'",
                           s->name);
            g_labels[ix].defined = 1;
            emit_label(fn, g_labels[ix].label);
            gen_stmt(fn, s->body, loop);   /* the labeled statement */
            break;
        }
        case STMT_GOTO:
            if (s->expr) {   /* computed goto: goto *expr (GNU) */
                int v = gen_expr(fn, s->expr);
                struct ir_ins *i = emit(fn);
                i->op = IR_IGOTO;
                i->a = v;
            } else {
                /* leaving the scope of every VLA whose remaining statements
                 * do not define the label: release from the outermost */
                for (int k = 0; k < g_nvla; k++)
                    if (!stmts_define_label(g_vla[k].decl->next, s->name)) {
                        vla_release(fn, k);
                        break;
                    }
                emit_jmp(fn, g_labels[label_idx(fn, s->name, s->line)].label);
            }
            break;
        case STMT_DECL:
            if (s->is_extern)
                break; /* block-scope extern: a declaration, emits no code */
            if (s->sglob)
                break; /* a static local IS its global; no code here */
            if (ty_is_vm(s->dty))
                vla_eval(fn, s->dty);
            if (ty_is_vla(s->dty)) {
                /* save sp, carve the array off the stack, keep its address
                 * in the variable's slot */
                struct type *ul = ty_base(TY_LONG, 1);
                struct ir_ins *sv = emit(fn);
                sv->op = IR_SPSAVE;
                sv->dst = new_temp(fn);
                emit_stvar(fn, s->vla_sp, sv->dst, ul);
                int size = type_size_val(fn, s->dty);
                struct ir_ins *al = emit(fn);
                al->op = IR_ALLOCA;
                al->a = size;
                al->dst = new_temp(fn);
                emit_stvar(fn, s->var_index, al->dst, ty_ptr(s->dty->pointee));
                fn->has_alloca = 1;
                if (g_nvla == (int)(sizeof g_vla / sizeof g_vla[0]))
                    diag_fatal(fn->src->file, s->line,
                               "more than %d nested variable length arrays",
                               (int)(sizeof g_vla / sizeof g_vla[0]));
                g_vla[g_nvla].sp_slot = s->vla_sp;
                g_vla[g_nvla].decl = s;
                g_nvla++;
                break;
            }
            if (s->ninits) {
                /* C zero-fills whatever the initializer does not
                 * mention, so clear the object first and then place
                 * the listed values. */
                struct ir_ins *ad = emit(fn);
                ad->op = IR_ADDR;
                ad->a = s->var_index;
                ad->dst = new_temp(fn);
                int base = ad->dst;
                struct ir_ins *z = emit(fn);
                z->op = IR_MEMZERO;
                z->a = base;
                z->size = ty_size(s->dty);
                for (int k = 0; k < s->ninits; k++) {
                    int v = gen_expr(fn, s->inits[k].e);
                    int at = base;
                    if (s->inits[k].off) {
                        int o = emit_const(fn, s->inits[k].off, 8);
                        at = emit_bin(fn, IR_ADD, base, o, 8, 1);
                    }
                    store_init_leaf(fn, at, &s->inits[k], v);
                }
                break;
            }
            if (s->expr) {
                int v = gen_expr(fn, s->expr);
                if (s->dty->kind == TY_STRUCT) {
                    /* initializing a struct is the same byte copy an
                     * assignment is */
                    struct ir_ins *a = emit(fn);
                    a->op = IR_ADDR;
                    a->a = s->var_index;
                    a->dst = new_temp(fn);
                    struct ir_ins *i = emit(fn);
                    i->op = IR_MEMCPY;
                    i->a = a->dst;
                    i->b = v;
                    i->size = ty_size(s->dty);
                } else {
                    emit_stvar(fn, s->var_index, v, s->dty);
                }
            }
            break;
        case STMT_EXPR:
            gen_expr(fn, s->expr); /* value discarded */
            break;
        case STMT_ASM: {
            if (target_get() == TARGET_AARCH64) {
                gen_asm_arm64(fn, s);
                break;
            }
            struct asm_stmt *a = s->asm_s;
            struct ir_asm *ia = xcalloc(1, sizeof *ia);
            ia->nin = a->nin;
            ia->nout = a->nout;
            ia->in = xcalloc((size_t)(a->nin ? a->nin : 1), sizeof *ia->in);
            ia->out = xcalloc((size_t)(a->nout ? a->nout : 1),
                              sizeof *ia->out);
            /* Assign registers: fixed ones (from sema) reserve their slot;
             * allocatable ones (-2) get a free register. Then %N substitution
             * numbers outputs first, then inputs, exactly as gcc does. */
            int used[16] = { 0 };
            int xused[8] = { 0 };   /* xmm operands (reg 16..23) */
            for (int i = 0; i < a->nout; i++) {
                if (a->out[i].reg >= 16) xused[a->out[i].reg - 16] = 1;
                else if (a->out[i].reg >= 0) used[a->out[i].reg] = 1;
            }
            for (int i = 0; i < a->nin; i++) {
                if (a->in[i].reg >= 16) xused[a->in[i].reg - 16] = 1;
                else if (a->in[i].reg >= 0) used[a->in[i].reg] = 1;
            }
            /* Exclude clobbered registers, and any hard register the template
             * writes explicitly, from the allocatable pool (K12): otherwise an
             * allocatable "r" operand can land in a register the asm destroys
             * before it is used (e.g. %2 -> rdx while the template does
             * `movq %6,%%rdx`), silently corrupting the operand. */
            for (int i = 0; i < a->nclob; i++) {
                int r = asm_phys_reg(a->clob[i], (int)strlen(a->clob[i]));
                if (r >= 0) used[r] = 1;
            }
            asm_mark_template_regs(a->tmpl, used);
            int opregs[2 * MAX_PARAMS], nops = 0;
            const char *opnames[2 * MAX_PARAMS];
            for (int i = 0; i < a->nout; i++) {
                int r = a->out[i].reg;
                if (r == -2)      r = asm_alloc_reg(used, fn->src->file, s->line);
                else if (r == -3) r = asm_alloc_xmm(xused, fn->src->file, s->line);
                ia->out[i].reg = r;
                opnames[nops] = a->out[i].name;
                opregs[nops++] = r;
            }
            for (int i = 0; i < a->nin; i++) {
                int r = a->in[i].reg;
                if (r == -2)      r = asm_alloc_reg(used, fn->src->file, s->line);
                else if (r == -3) r = asm_alloc_xmm(xused, fn->src->file, s->line);
                ia->in[i].reg = r;
                opnames[nops] = a->in[i].name;
                opregs[nops++] = r;
            }
            asm_assemble(fn, s, opregs, opnames, nops, ia);
            /* An input carries its VALUE; an output the ADDRESS of its
             * lvalue. An xmm ('x') input is moved with movss/movsd, so its
             * size is the operand's own float width. */
            for (int i = 0; i < a->nin; i++) {
                ia->in[i].temp = gen_expr(fn, a->in[i].expr);
                ia->in[i].size = ia->in[i].reg >= 16
                               ? ty_size(a->in[i].expr->ty) : 8;
            }
            for (int i = 0; i < a->nout; i++) {
                ia->out[i].temp = gen_addr(fn, a->out[i].expr);
                ia->out[i].size = ty_size(a->out[i].expr->ty);
                /* "+": the register must START with the lvalue's value */
                ia->out[i].inout = strchr(a->out[i].constraint, '+') != NULL;
            }
            struct ir_ins *ins = emit(fn);
            ins->op = IR_ASM;
            ins->asm_ir = ia;
            break;
        }
        case STMT_RETURN: {
            struct ir_ins *i;
            int v = s->expr ? gen_expr(fn, s->expr) : -1;
            i = emit(fn);
            i->op = IR_RET;
            i->a = v;
            if (s->expr && ty_is_float(s->expr->ty)) {
                i->flt = 1; /* the value goes home in xmm0, not rax */
                i->w = ty_size(s->expr->ty);
            } else if (s->expr && s->expr->ty->kind == TY_STRUCT) {
                /* `a` is the ADDRESS of the value; how it travels home
                 * is the callee's classification, computed in codegen
                 * from the function's own return type. */
                i->size = ty_size(s->expr->ty);
            }
            break;
        }
        case STMT_IF: {
            int l_else = new_label(fn);
            int cw;
            int c = truth(fn, gen_expr(fn, s->cond), s->cond->ty, &cw);
            emit_brz(fn, c, cw, l_else);
            gen_stmt(fn, s->thn, loop);
            if (s->els) {
                int l_end = new_label(fn);
                emit_jmp(fn, l_end);
                emit_label(fn, l_else);
                gen_stmt(fn, s->els, loop);
                emit_label(fn, l_end);
            } else {
                emit_label(fn, l_else);
            }
            break;
        }
        case STMT_DO: {
            /* body first, THEN the test — the whole point of do-while;
             * continue re-tests, so it targets the condition. */
            struct loopctx lc;
            int l_top = new_label(fn);
            lc.cont = new_label(fn);
            lc.brk = new_label(fn);
            lc.brk_vla = lc.cont_vla = g_nvla;
            emit_label(fn, l_top);
            gen_stmt(fn, s->body, &lc);
            emit_label(fn, lc.cont);
            int cw;
            int c = truth(fn, gen_expr(fn, s->cond), s->cond->ty, &cw);
            emit_brnz(fn, c, cw, l_top);
            emit_label(fn, lc.brk);
            break;
        }
        case STMT_CASE:
        case STMT_DEFAULT:
            emit_label(fn, s->label);
            break;
        case STMT_SWITCH: {
            /* A compare-and-branch chain: correct and slow, the house
             * rule (ARCHITECTURE §3). A jump table is an OPTIMIZATION
             * and belongs to the optimizer era, not here. */
            struct loopctx lc;
            lc.brk = new_label(fn);
            /* continue inside a switch belongs to the enclosing LOOP;
             * sema has already refused it when there is none. */
            lc.cont = loop ? loop->cont : -1;
            lc.brk_vla = g_nvla;
            lc.cont_vla = loop ? loop->cont_vla : 0;

            int v = gen_expr(fn, s->cond);
            int w = ty_w(s->cond->ty);
            int sign = ty_signed_int(s->cond->ty);
            struct stmt *list = switch_stmts(s->body);
            int dflt = -1;

            for (struct stmt *c = list; c; c = c->next) {
                if (c->kind == STMT_DEFAULT) {
                    c->label = new_label(fn);
                    dflt = c->label;
                    continue;
                }
                if (c->kind != STMT_CASE)
                    continue;
                c->label = new_label(fn);
                int k = emit_const(fn, c->cval, w);
                struct ir_ins *i = emit(fn);
                i->op = IR_CMP;
                i->pred = B_EQ;
                i->a = v;
                i->b = k;
                i->w = w;
                i->sign = sign;
                i->dst = new_temp(fn);
                emit_brnz(fn, i->dst, 4, c->label);
            }
            emit_jmp(fn, dflt >= 0 ? dflt : lc.brk);
            gen_stmt(fn, list, &lc); /* fallthrough is just: no jumps */
            emit_label(fn, lc.brk);
            break;
        }
        case STMT_WHILE: {
            struct loopctx lc;
            lc.cont = new_label(fn); /* while: continue re-tests */
            lc.brk = new_label(fn);
            lc.brk_vla = lc.cont_vla = g_nvla;
            emit_label(fn, lc.cont);
            int cw;
            int c = truth(fn, gen_expr(fn, s->cond), s->cond->ty, &cw);
            emit_brz(fn, c, cw, lc.brk);
            gen_stmt(fn, s->body, &lc);
            emit_jmp(fn, lc.cont);
            emit_label(fn, lc.brk);
            break;
        }
        case STMT_FOR: {
            /* for: continue jumps to the STEP, not the condition. */
            int l_cond = new_label(fn);
            struct loopctx lc;
            lc.cont = new_label(fn);
            lc.brk = new_label(fn);
            int for_vla = g_nvla;
            lc.brk_vla = lc.cont_vla = g_nvla;
            if (s->initdecl)
                gen_stmt(fn, s->initdecl, &lc);
            /* a VLA in the init-declaration lives across iterations: a
             * break/continue does not release it; leaving the loop does */
            lc.brk_vla = lc.cont_vla = g_nvla;
            if (s->init)
                gen_expr(fn, s->init);
            emit_label(fn, l_cond);
            if (s->cond) { /* NULL = forever, left by break */
                int cw;
                int c = truth(fn, gen_expr(fn, s->cond), s->cond->ty, &cw);
                emit_brz(fn, c, cw, lc.brk);
            }
            gen_stmt(fn, s->body, &lc);
            emit_label(fn, lc.cont);
            if (s->step)
                gen_expr(fn, s->step);
            emit_jmp(fn, l_cond);
            emit_label(fn, lc.brk);
            vla_release(fn, for_vla);
            g_nvla = for_vla;
            break;
        }
        case STMT_BLOCK: {
            /* Record the block's instruction span, then stamp every local
             * declared DIRECTLY in it with that scope range [lo, hi). Locals in
             * disjoint sibling blocks get disjoint ranges and may share a slot
             * (codegen). Static/extern decls have no frame slot — skip them. */
            int lo = fn->nins;
            int depth = g_nvla;
            gen_stmt(fn, s->body, loop);
            vla_release(fn, depth);   /* the block's VLAs end with it */
            g_nvla = depth;
            int hi = fn->nins;
            for (struct stmt *c = s->body; c; c = c->next)
                if (c->kind == STMT_DECL && !c->is_extern && !c->sglob &&
                    c->var_index >= 0 && c->var_index < fn->src->nvars) {
                    fn->var_scope_lo[c->var_index] = lo;
                    fn->var_scope_hi[c->var_index] = hi;
                }
            break;
        }
        }
    }
}

/* A GNU statement expression `({ s1; s2; ...; last })`: emit every statement,
 * and if the last is an expression statement yield its VALUE (a plain
 * STMT_EXPR would discard it). break/continue at the block's own level were
 * rejected by sema, so a dummy loop context suffices for the prefix. */
static int gen_stmtexpr(struct ir_func *fn, struct expr *e)
{
    static const struct loopctx none = { -1, -1, 0, 0 };
    struct stmt *body = e->body->body;   /* the block's statement list */
    struct stmt *last = NULL, *prev = NULL;
    for (struct stmt *s = body; s; s = s->next) {
        if (s->next)
            prev = s;
        last = s;
    }
    int depth = g_nvla;
    if (last && last != body) {          /* emit all but the last statement */
        prev->next = NULL;
        gen_stmt(fn, body, &none);
        prev->next = last;
    }
    int v = -1;
    if (last && last->kind == STMT_EXPR && last->expr)
        v = gen_expr(fn, last->expr);    /* the block's value */
    else if (last)
        gen_stmt(fn, last, &none);       /* a non-value last statement */
    vla_release(fn, depth);              /* its VLAs end with it */
    g_nvla = depth;
    return v;
}

/* -g: record one source variable. Skips the unnamed (prototype params never
 * reach a definition, but be defensive) so the DWARF DIE always has a name. */
static void add_dbgvar(struct ir_func *fn, const char *name, int vreg,
                       int is_param, struct type *ty)
{
    if (!name) return;
    if (fn->ndbgvars == fn->dbgvarcap) {
        fn->dbgvarcap = fn->dbgvarcap ? fn->dbgvarcap * 2 : 8;
        fn->dbgvars = xrealloc(fn->dbgvars,
                               (size_t)fn->dbgvarcap * sizeof *fn->dbgvars);
    }
    struct ir_dbgvar *v = &fn->dbgvars[fn->ndbgvars++];
    v->name = name;
    v->vreg = vreg;
    v->is_param = is_param;
    v->ty = ty;
}

/* -g: walk the body for block-scope locals. Each STMT_DECL owns a var slot
 * (var_index); a static local became a global (sglob) and has no frame slot,
 * so it is skipped. Flattened into the subprogram — lexical-block scoping is a
 * later refinement, not needed to print a local by name. */
static void collect_locals(struct ir_func *fn, struct stmt *s)
{
    for (; s; s = s->next) {
        switch (s->kind) {
        case STMT_DECL:
            if (s->is_extern)     /* block-scope extern: no local slot at all */
                break;
            if (!s->sglob)
                add_dbgvar(fn, s->name, s->var_index, 0,
                           fn->src->var_tys[s->var_index]);
            break;
        case STMT_IF:
            collect_locals(fn, s->thn);
            collect_locals(fn, s->els);
            break;
        case STMT_WHILE:
        case STMT_DO:
            collect_locals(fn, s->body);
            break;
        case STMT_FOR:
            collect_locals(fn, s->initdecl);
            collect_locals(fn, s->body);
            break;
        case STMT_BLOCK:
        case STMT_SWITCH:
            collect_locals(fn, s->body);
            break;
        default:
            break;
        }
    }
}

static void gen_func(struct ir_func *fn, struct func *f)
{
    fn->src = f;
    fn->nvregs = f->nvars; /* params + locals occupy [0, nvars) */
    g_cur_line = f->line;  /* prologue rows attribute to the definition */
    /* -g bookkeeping (harmless when -g is off — only the DWARF pass reads it):
     * parameters are vregs [0, nparams); locals come from the body. */
    for (int i = 0; i < f->nparams; i++)
        add_dbgvar(fn, f->params[i], i, 1, f->param_tys[i]);
    collect_locals(fn, f->body);
    /* Local scope ranges: default to the whole function ([0, +inf), narrowed to
     * the real end below) so any local not inside a nested block never coalesces
     * — the safe default. gen_stmt's STMT_BLOCK case narrows nested-block locals. */
    if (f->nvars > 0) {
        fn->var_scope_lo = xmalloc((size_t)f->nvars * sizeof *fn->var_scope_lo);
        fn->var_scope_hi = xmalloc((size_t)f->nvars * sizeof *fn->var_scope_hi);
        for (int i = 0; i < f->nvars; i++) {
            fn->var_scope_lo[i] = 0;
            fn->var_scope_hi[i] = 0x7fffffff;   /* whole function until stamped */
        }
    }
    g_nlabels_used = 0;                 /* labels are per-function */
    g_nvla = 0;
    if (f->ret_ty->kind == TY_STRUCT && target_get() != TARGET_AARCH64 &&
        ty_x87_struct(f->ret_ty))
        diag_fatal(f->file, f->line,
                   "returning %s (a lone long double, which x86-64 returns "
                   "in st0) is not supported yet", ty_name(f->ret_ty));
    if (f->has_vm_params)               /* `int a[n][m]`: its row size */
        for (int i = 0; i < f->nparams; i++)
            vla_eval(fn, f->param_tys[i]);
    gen_stmt(fn, f->body, NULL);
    for (int i = 0; i < f->nvars; i++)  /* clamp the un-narrowed default */
        if (fn->var_scope_hi[i] == 0x7fffffff)
            fn->var_scope_hi[i] = fn->nins;
    for (int i = 0; i < g_nlabels_used; i++)
        if (!g_labels[i].defined)
            diag_fatal(fn->src->file, g_labels[i].line,
                       "label '%s' used but not defined", g_labels[i].name);
}

struct ir_unit *irgen(struct unit *u)
{
    struct ir_unit *iu = xcalloc(1, sizeof *iu);
    iu->src = u;
    cur_unit = iu;

    /* Only canonical, defined functions produce code; prototypes of
     * externals produce symbols and relocations instead (driver).
     * UNUSED static functions are skipped entirely — headers define
     * static inline helpers wholesale (newlib stdio does), and
     * emitting the unused ones would drag their callees into every
     * link. Internal linkage makes this invisible to other objects. */
    for (struct func *f = u->funcs; f; f = f->next)
        if (!f->absorbed && f->has_defn &&
            (!f->is_static || f->used || strcmp(f->name, "main") == 0))
            iu->nfuncs++;
    iu->funcs = xcalloc((size_t)iu->nfuncs, sizeof *iu->funcs);

    int n = 0;
    for (struct func *f = u->funcs; f; f = f->next)
        if (!f->absorbed && f->has_defn &&
            (!f->is_static || f->used || strcmp(f->name, "main") == 0))
            gen_func(&iu->funcs[n++], f);
    return iu;
}
