// Seed: 1565750388
module module_0;
  id_1(
      id_2, 1
  );
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_5 = id_1;
  assign id_5 = 1 && id_5;
  tri1 id_6, id_7, id_8;
  id_9 :
  assert property (@(*) id_4) if (id_8);
  assign id_6 = id_3;
  genvar id_10;
  wire id_11;
  assign id_9 = 1'd0;
  module_0();
  wire id_12, id_13, id_14, id_15;
  always id_5 = 1;
  wire id_16;
endmodule
