|Cache_4_way
C[0] <= inst73.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= inst64.DB_MAX_OUTPUT_PORT_TYPE
clk => Best_Cache_4_way_LRU_element:inst85.clk
clk => lpm_counter0:inst88.clock
clk => lpm_dff7:inst37.clock
clk => lpm_tff0:inst33.clock
clk => lpm_tff0:inst31.clock
clk => Best_Cache_4_way_LRU_element:inst87.clk
clk => lpm_dff3:inst26.clock
clk => lpm_dff0:inst30.clock
clk => LPM_RAM_IO:inst6.inclock
clk => lpm_dff7:inst36.clock
M[0] <= inst51.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= inst52.DB_MAX_OUTPUT_PORT_TYPE
M[2] <= inst58.DB_MAX_OUTPUT_PORT_TYPE
M[3] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
M[4] <= inst62.DB_MAX_OUTPUT_PORT_TYPE
M[5] <= inst57.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= lpm_decode1:inst40.eq0
S[1] <= lpm_decode1:inst40.eq1
S[2] <= lpm_decode1:inst40.eq2
S[3] <= lpm_decode1:inst40.eq3
S[4] <= lpm_decode1:inst40.eq4
S[5] <= lpm_decode1:inst40.eq5
S[6] <= lpm_mux7:inst25.result
S[7] <= inst61.DB_MAX_OUTPUT_PORT_TYPE
exe => lpm_dff7:inst37.data
Address[0] => lpm_dff3:inst26.data[0]
Address[1] => lpm_dff3:inst26.data[1]
Address[2] => lpm_dff3:inst26.data[2]
Address[3] => lpm_dff3:inst26.data[3]
Address[4] => lpm_dff3:inst26.data[4]
Address[5] => lpm_dff3:inst26.data[5]
Address[6] => lpm_dff3:inst26.data[6]
Address[7] => lpm_dff3:inst26.data[7]
LoadData[0] => lpm_dff0:inst30.data[0]
LoadData[1] => lpm_dff0:inst30.data[1]
LoadData[2] => lpm_dff0:inst30.data[2]
LoadData[3] => lpm_dff0:inst30.data[3]
LoadData[4] => lpm_dff0:inst30.data[4]
LoadData[5] => lpm_dff0:inst30.data[5]
LoadData[6] => lpm_dff0:inst30.data[6]
LoadData[7] => lpm_dff0:inst30.data[7]
LoadData[8] => lpm_dff0:inst30.data[8]
LoadData[9] => lpm_dff0:inst30.data[9]
LoadData[10] => lpm_dff0:inst30.data[10]
LoadData[11] => lpm_dff0:inst30.data[11]
LoadData[12] => lpm_dff0:inst30.data[12]
LoadData[13] => lpm_dff0:inst30.data[13]
LoadData[14] => lpm_dff0:inst30.data[14]
LoadData[15] => lpm_dff0:inst30.data[15]
cmd => lpm_dff7:inst36.data
datas_0[0] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[0]
datas_0[1] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[1]
datas_0[2] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[2]
datas_0[3] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[3]
datas_0[4] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[4]
datas_0[5] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[5]
datas_0[6] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[6]
datas_0[7] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[7]
datas_0[8] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[8]
datas_0[9] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[9]
datas_0[10] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[10]
datas_0[11] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[11]
datas_0[12] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[12]
datas_0[13] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[13]
datas_0[14] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[14]
datas_0[15] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[15]
datas_0[16] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[16]
datas_0[17] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[17]
datas_0[18] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[18]
datas_0[19] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[19]
datas_0[20] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[20]
datas_0[21] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[21]
datas_0[22] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[22]
datas_0[23] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[23]
datas_0[24] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[24]
datas_0[25] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[25]
datas_0[26] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[26]
datas_0[27] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[27]
datas_0[28] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[28]
datas_0[29] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[29]
datas_0[30] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[30]
datas_0[31] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[31]
datas_0[32] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[32]
datas_0[33] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[33]
datas_0[34] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[34]
datas_0[35] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[35]
datas_0[36] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[36]
datas_0[37] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[37]
datas_0[38] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[38]
datas_0[39] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[39]
datas_0[40] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[40]
datas_0[41] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[41]
datas_0[42] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[42]
datas_0[43] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[43]
datas_0[44] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[44]
datas_0[45] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[45]
datas_0[46] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[46]
datas_0[47] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[47]
datas_0[48] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[48]
datas_0[49] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[49]
datas_0[50] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[50]
datas_0[51] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[51]
datas_0[52] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[52]
datas_0[53] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[53]
datas_0[54] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[54]
datas_0[55] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[55]
datas_0[56] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[56]
datas_0[57] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[57]
datas_0[58] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[58]
datas_0[59] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[59]
datas_0[60] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[60]
datas_0[61] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[61]
datas_0[62] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[62]
datas_0[63] <= Best_Cache_4_way_LRU_element:inst85.DatasOut[63]
datas_1[0] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[0]
datas_1[1] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[1]
datas_1[2] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[2]
datas_1[3] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[3]
datas_1[4] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[4]
datas_1[5] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[5]
datas_1[6] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[6]
datas_1[7] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[7]
datas_1[8] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[8]
datas_1[9] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[9]
datas_1[10] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[10]
datas_1[11] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[11]
datas_1[12] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[12]
datas_1[13] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[13]
datas_1[14] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[14]
datas_1[15] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[15]
datas_1[16] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[16]
datas_1[17] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[17]
datas_1[18] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[18]
datas_1[19] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[19]
datas_1[20] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[20]
datas_1[21] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[21]
datas_1[22] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[22]
datas_1[23] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[23]
datas_1[24] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[24]
datas_1[25] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[25]
datas_1[26] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[26]
datas_1[27] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[27]
datas_1[28] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[28]
datas_1[29] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[29]
datas_1[30] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[30]
datas_1[31] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[31]
datas_1[32] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[32]
datas_1[33] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[33]
datas_1[34] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[34]
datas_1[35] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[35]
datas_1[36] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[36]
datas_1[37] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[37]
datas_1[38] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[38]
datas_1[39] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[39]
datas_1[40] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[40]
datas_1[41] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[41]
datas_1[42] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[42]
datas_1[43] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[43]
datas_1[44] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[44]
datas_1[45] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[45]
datas_1[46] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[46]
datas_1[47] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[47]
datas_1[48] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[48]
datas_1[49] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[49]
datas_1[50] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[50]
datas_1[51] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[51]
datas_1[52] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[52]
datas_1[53] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[53]
datas_1[54] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[54]
datas_1[55] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[55]
datas_1[56] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[56]
datas_1[57] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[57]
datas_1[58] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[58]
datas_1[59] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[59]
datas_1[60] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[60]
datas_1[61] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[61]
datas_1[62] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[62]
datas_1[63] <= Best_Cache_4_way_LRU_element:inst87.DatasOut[63]
RequestedData[0] <= lpm_bustri4:inst.tridata[0]
RequestedData[1] <= lpm_bustri4:inst.tridata[1]
RequestedData[2] <= lpm_bustri4:inst.tridata[2]
RequestedData[3] <= lpm_bustri4:inst.tridata[3]
RequestedData[4] <= lpm_bustri4:inst.tridata[4]
RequestedData[5] <= lpm_bustri4:inst.tridata[5]
RequestedData[6] <= lpm_bustri4:inst.tridata[6]
RequestedData[7] <= lpm_bustri4:inst.tridata[7]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85
Flag <= lpm_xor0:inst21.result
load_cpu_data => inst83.IN0
load_cpu_data => inst86.IN0
load_cpu_data => inst85.IN0
load_cpu_data => inst84.IN0
setIn => inst83.IN1
setIn => lpm_dff4:inst1.enable
setIn => inst68.IN1
setIn => inst61.IN2
setIn => inst46.IN0
setIn => inst66.IN1
setIn => inst52.IN2
setIn => inst55.IN2
setIn => inst47.IN0
setIn => inst64.IN1
setIn => inst51.IN2
setIn => inst56.IN2
setIn => inst48.IN0
setIn => inst62.IN1
setIn => inst50.IN2
setIn => inst57.IN2
setIn => inst49.IN0
setIn => inst54.IN2
setIn => inst86.IN1
setIn => inst85.IN1
setIn => inst84.IN1
way1In => inst83.IN2
way1In => inst69.IN0
way1In => inst9.IN1
way1In => inst8.IN0
way1In => inst46.IN2
lru_inc => lpm_bustri4:inst13.enabledt
clk => lpm_dff4:inst1.clock
clk => lpm_counter0:inst.clock
clk => lpm_counter0:inst80.clock
clk => lpm_counter0:inst87.clock
clk => lpm_counter0:inst79.clock
clk => lpm_tff0:inst14.clock
clk => lpm_tff0:inst15.clock
clk => lpm_tff0:inst16.clock
clk => lpm_tff0:inst17.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst4.clock
clk => lpm_dff0:inst6.clock
clk => lpm_dff0:inst11.clock
clk => lpm_dff1:inst3.clock
clk => lpm_dff1:inst12.clock
clk => lpm_dff1:inst5.clock
clk => lpm_dff1:inst7.clock
way2In => inst9.IN0
way2In => inst8.IN1
way2In => inst67.IN0
way2In => inst47.IN2
way2In => inst86.IN2
way3In => inst9.IN2
way3In => inst8.IN2
way3In => inst65.IN0
way3In => inst48.IN2
way3In => inst85.IN2
way4In => inst9.IN3
way4In => inst8.IN3
way4In => inst63.IN0
way4In => inst49.IN2
way4In => inst84.IN2
load_tag => inst42.IN1
load_tag => inst45.IN1
load_tag => inst43.IN1
load_tag => inst44.IN1
Miss/Hit <= inst10.DB_MAX_OUTPUT_PORT_TYPE
DatasOut[0] <= Datas[0].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[1] <= Datas[1].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[2] <= Datas[2].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[3] <= Datas[3].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[4] <= Datas[4].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[5] <= Datas[5].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[6] <= Datas[6].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[7] <= Datas[7].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[8] <= Datas[8].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[9] <= Datas[9].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[10] <= Datas[10].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[11] <= Datas[11].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[12] <= Datas[12].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[13] <= Datas[13].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[14] <= Datas[14].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[15] <= Datas[15].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[16] <= Datas[16].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[17] <= Datas[17].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[18] <= Datas[18].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[19] <= Datas[19].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[20] <= Datas[20].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[21] <= Datas[21].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[22] <= Datas[22].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[23] <= Datas[23].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[24] <= Datas[24].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[25] <= Datas[25].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[26] <= Datas[26].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[27] <= Datas[27].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[28] <= Datas[28].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[29] <= Datas[29].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[30] <= Datas[30].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[31] <= Datas[31].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[32] <= Datas[32].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[33] <= Datas[33].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[34] <= Datas[34].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[35] <= Datas[35].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[36] <= Datas[36].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[37] <= Datas[37].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[38] <= Datas[38].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[39] <= Datas[39].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[40] <= Datas[40].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[41] <= Datas[41].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[42] <= Datas[42].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[43] <= Datas[43].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[44] <= Datas[44].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[45] <= Datas[45].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[46] <= Datas[46].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[47] <= Datas[47].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[48] <= Datas[48].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[49] <= Datas[49].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[50] <= Datas[50].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[51] <= Datas[51].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[52] <= Datas[52].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[53] <= Datas[53].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[54] <= Datas[54].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[55] <= Datas[55].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[56] <= Datas[56].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[57] <= Datas[57].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[58] <= Datas[58].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[59] <= Datas[59].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[60] <= Datas[60].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[61] <= Datas[61].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[62] <= Datas[62].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[63] <= Datas[63].DB_MAX_OUTPUT_PORT_TYPE
load_mem_data => inst74.IN1
load_mem_data => inst77.IN1
load_mem_data => inst76.IN1
load_mem_data => inst75.IN1
DI[0] => lpm_dff0:inst2.data[0]
DI[0] => lpm_dff0:inst4.data[0]
DI[0] => lpm_dff0:inst6.data[0]
DI[0] => lpm_dff0:inst11.data[0]
DI[1] => lpm_dff0:inst2.data[1]
DI[1] => lpm_dff0:inst4.data[1]
DI[1] => lpm_dff0:inst6.data[1]
DI[1] => lpm_dff0:inst11.data[1]
DI[2] => lpm_dff0:inst2.data[2]
DI[2] => lpm_dff0:inst4.data[2]
DI[2] => lpm_dff0:inst6.data[2]
DI[2] => lpm_dff0:inst11.data[2]
DI[3] => lpm_dff0:inst2.data[3]
DI[3] => lpm_dff0:inst4.data[3]
DI[3] => lpm_dff0:inst6.data[3]
DI[3] => lpm_dff0:inst11.data[3]
DI[4] => lpm_dff0:inst2.data[4]
DI[4] => lpm_dff0:inst4.data[4]
DI[4] => lpm_dff0:inst6.data[4]
DI[4] => lpm_dff0:inst11.data[4]
DI[5] => lpm_dff0:inst2.data[5]
DI[5] => lpm_dff0:inst4.data[5]
DI[5] => lpm_dff0:inst6.data[5]
DI[5] => lpm_dff0:inst11.data[5]
DI[6] => lpm_dff0:inst2.data[6]
DI[6] => lpm_dff0:inst4.data[6]
DI[6] => lpm_dff0:inst6.data[6]
DI[6] => lpm_dff0:inst11.data[6]
DI[7] => lpm_dff0:inst2.data[7]
DI[7] => lpm_dff0:inst4.data[7]
DI[7] => lpm_dff0:inst6.data[7]
DI[7] => lpm_dff0:inst11.data[7]
DI[8] => lpm_dff0:inst2.data[8]
DI[8] => lpm_dff0:inst4.data[8]
DI[8] => lpm_dff0:inst6.data[8]
DI[8] => lpm_dff0:inst11.data[8]
DI[9] => lpm_dff0:inst2.data[9]
DI[9] => lpm_dff0:inst4.data[9]
DI[9] => lpm_dff0:inst6.data[9]
DI[9] => lpm_dff0:inst11.data[9]
DI[10] => lpm_dff0:inst2.data[10]
DI[10] => lpm_dff0:inst4.data[10]
DI[10] => lpm_dff0:inst6.data[10]
DI[10] => lpm_dff0:inst11.data[10]
DI[11] => lpm_dff0:inst2.data[11]
DI[11] => lpm_dff0:inst4.data[11]
DI[11] => lpm_dff0:inst6.data[11]
DI[11] => lpm_dff0:inst11.data[11]
DI[12] => lpm_dff0:inst2.data[12]
DI[12] => lpm_dff0:inst4.data[12]
DI[12] => lpm_dff0:inst6.data[12]
DI[12] => lpm_dff0:inst11.data[12]
DI[13] => lpm_dff0:inst2.data[13]
DI[13] => lpm_dff0:inst4.data[13]
DI[13] => lpm_dff0:inst6.data[13]
DI[13] => lpm_dff0:inst11.data[13]
DI[14] => lpm_dff0:inst2.data[14]
DI[14] => lpm_dff0:inst4.data[14]
DI[14] => lpm_dff0:inst6.data[14]
DI[14] => lpm_dff0:inst11.data[14]
DI[15] => lpm_dff0:inst2.data[15]
DI[15] => lpm_dff0:inst4.data[15]
DI[15] => lpm_dff0:inst6.data[15]
DI[15] => lpm_dff0:inst11.data[15]
Lines[0] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Lines[1] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
Lines[2] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
Lines[3] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
TagsOut[0] <= Tags[0].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[1] <= Tags[1].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[2] <= Tags[2].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[3] <= Tags[3].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[4] <= Tags[4].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[5] <= Tags[5].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[6] <= Tags[6].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[7] <= Tags[7].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[8] <= Tags[8].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[9] <= Tags[9].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[10] <= Tags[10].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[11] <= Tags[11].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[12] <= Tags[12].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[13] <= Tags[13].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[14] <= Tags[14].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[15] <= Tags[15].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[16] <= Tags[16].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[17] <= Tags[17].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[18] <= Tags[18].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[19] <= Tags[19].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[20] <= Tags[20].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[21] <= Tags[21].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[22] <= Tags[22].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[23] <= Tags[23].DB_MAX_OUTPUT_PORT_TYPE
TI[0] => lpm_dff1:inst3.data[0]
TI[0] => lpm_dff1:inst12.data[0]
TI[0] => lpm_dff1:inst5.data[0]
TI[0] => lpm_dff1:inst7.data[0]
TI[1] => lpm_dff1:inst3.data[1]
TI[1] => lpm_dff1:inst12.data[1]
TI[1] => lpm_dff1:inst5.data[1]
TI[1] => lpm_dff1:inst7.data[1]
TI[2] => lpm_dff1:inst3.data[2]
TI[2] => lpm_dff1:inst12.data[2]
TI[2] => lpm_dff1:inst5.data[2]
TI[2] => lpm_dff1:inst7.data[2]
TI[3] => lpm_dff1:inst3.data[3]
TI[3] => lpm_dff1:inst12.data[3]
TI[3] => lpm_dff1:inst5.data[3]
TI[3] => lpm_dff1:inst7.data[3]
TI[4] => lpm_dff1:inst3.data[4]
TI[4] => lpm_dff1:inst12.data[4]
TI[4] => lpm_dff1:inst5.data[4]
TI[4] => lpm_dff1:inst7.data[4]
TI[5] => lpm_dff1:inst3.data[5]
TI[5] => lpm_dff1:inst12.data[5]
TI[5] => lpm_dff1:inst5.data[5]
TI[5] => lpm_dff1:inst7.data[5]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_xor0:inst21
data0 => LPM_XOR:lpm_xor_component.DATA[0][0]
data1 => LPM_XOR:lpm_xor_component.DATA[1][0]
data2 => LPM_XOR:lpm_xor_component.DATA[2][0]
data3 => LPM_XOR:lpm_xor_component.DATA[3][0]
result <= LPM_XOR:lpm_xor_component.RESULT[0]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_xor0:inst21|LPM_XOR:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[2][0] => xor_cascade[0][2].IN0
data[3][0] => xor_cascade[0][3].IN0
result[0] <= xor_cascade[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_tff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_tff0:inst14|lpm_ff:lpm_ff_component
data[0] => din[0].IN0
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_compare0:inst22
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AgeB <= lpm_compare:lpm_compare_component.AgeB


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_compare0:inst22|lpm_compare:lpm_compare_component
dataa[0] => cmpr_gtg:auto_generated.dataa[0]
dataa[1] => cmpr_gtg:auto_generated.dataa[1]
dataa[2] => cmpr_gtg:auto_generated.dataa[2]
datab[0] => cmpr_gtg:auto_generated.datab[0]
datab[1] => cmpr_gtg:auto_generated.datab[1]
datab[2] => cmpr_gtg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_gtg:auto_generated.ageb


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_compare0:inst22|lpm_compare:lpm_compare_component|cmpr_gtg:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~2.IN0
dataa[0] => op_1.IN6
dataa[1] => _~1.IN0
dataa[1] => op_1.IN4
dataa[2] => _~0.IN0
dataa[2] => op_1.IN2
datab[0] => _~2.IN1
datab[0] => op_1.IN5
datab[1] => _~1.IN1
datab[1] => op_1.IN3
datab[2] => _~0.IN1
datab[2] => op_1.IN1


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_counter0:inst79
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_counter0:inst79|lpm_counter:lpm_counter_component
clock => cntr_o0j:auto_generated.clock
clk_en => cntr_o0j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_o0j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_o0j:auto_generated.q[0]
q[1] <= cntr_o0j:auto_generated.q[1]
q[2] <= cntr_o0j:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_counter0:inst79|lpm_counter:lpm_counter_component|cntr_o0j:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_bustri4:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff4:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff4:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_compare0:inst26
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AgeB <= lpm_compare:lpm_compare_component.AgeB


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_compare0:inst26|lpm_compare:lpm_compare_component
dataa[0] => cmpr_gtg:auto_generated.dataa[0]
dataa[1] => cmpr_gtg:auto_generated.dataa[1]
dataa[2] => cmpr_gtg:auto_generated.dataa[2]
datab[0] => cmpr_gtg:auto_generated.datab[0]
datab[1] => cmpr_gtg:auto_generated.datab[1]
datab[2] => cmpr_gtg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_gtg:auto_generated.ageb


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_gtg:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~2.IN0
dataa[0] => op_1.IN6
dataa[1] => _~1.IN0
dataa[1] => op_1.IN4
dataa[2] => _~0.IN0
dataa[2] => op_1.IN2
datab[0] => _~2.IN1
datab[0] => op_1.IN5
datab[1] => _~1.IN1
datab[1] => op_1.IN3
datab[2] => _~0.IN1
datab[2] => op_1.IN1


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_mux0:inst24
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_mux0:inst24|LPM_MUX:lpm_mux_component
data[0][0] => mux_3ce:auto_generated.data[0]
data[0][1] => mux_3ce:auto_generated.data[1]
data[0][2] => mux_3ce:auto_generated.data[2]
data[1][0] => mux_3ce:auto_generated.data[3]
data[1][1] => mux_3ce:auto_generated.data[4]
data[1][2] => mux_3ce:auto_generated.data[5]
sel[0] => mux_3ce:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3ce:auto_generated.result[0]
result[1] <= mux_3ce:auto_generated.result[1]
result[2] <= mux_3ce:auto_generated.result[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_mux0:inst24|LPM_MUX:lpm_mux_component|mux_3ce:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_counter0:inst
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_counter0:inst|lpm_counter:lpm_counter_component
clock => cntr_o0j:auto_generated.clock
clk_en => cntr_o0j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_o0j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_o0j:auto_generated.q[0]
q[1] <= cntr_o0j:auto_generated.q[1]
q[2] <= cntr_o0j:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_o0j:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_mux0:inst25
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_mux0:inst25|LPM_MUX:lpm_mux_component
data[0][0] => mux_3ce:auto_generated.data[0]
data[0][1] => mux_3ce:auto_generated.data[1]
data[0][2] => mux_3ce:auto_generated.data[2]
data[1][0] => mux_3ce:auto_generated.data[3]
data[1][1] => mux_3ce:auto_generated.data[4]
data[1][2] => mux_3ce:auto_generated.data[5]
sel[0] => mux_3ce:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3ce:auto_generated.result[0]
result[1] <= mux_3ce:auto_generated.result[1]
result[2] <= mux_3ce:auto_generated.result[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_mux0:inst25|LPM_MUX:lpm_mux_component|mux_3ce:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_compare0:inst23
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AgeB <= lpm_compare:lpm_compare_component.AgeB


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_compare0:inst23|lpm_compare:lpm_compare_component
dataa[0] => cmpr_gtg:auto_generated.dataa[0]
dataa[1] => cmpr_gtg:auto_generated.dataa[1]
dataa[2] => cmpr_gtg:auto_generated.dataa[2]
datab[0] => cmpr_gtg:auto_generated.datab[0]
datab[1] => cmpr_gtg:auto_generated.datab[1]
datab[2] => cmpr_gtg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_gtg:auto_generated.ageb


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_compare0:inst23|lpm_compare:lpm_compare_component|cmpr_gtg:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~2.IN0
dataa[0] => op_1.IN6
dataa[1] => _~1.IN0
dataa[1] => op_1.IN4
dataa[2] => _~0.IN0
dataa[2] => op_1.IN2
datab[0] => _~2.IN1
datab[0] => op_1.IN5
datab[1] => _~1.IN1
datab[1] => op_1.IN3
datab[2] => _~0.IN1
datab[2] => op_1.IN1


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_counter0:inst80
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_counter0:inst80|lpm_counter:lpm_counter_component
clock => cntr_o0j:auto_generated.clock
clk_en => cntr_o0j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_o0j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_o0j:auto_generated.q[0]
q[1] <= cntr_o0j:auto_generated.q[1]
q[2] <= cntr_o0j:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_counter0:inst80|lpm_counter:lpm_counter_component|cntr_o0j:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_counter0:inst87
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_counter0:inst87|lpm_counter:lpm_counter_component
clock => cntr_o0j:auto_generated.clock
clk_en => cntr_o0j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_o0j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_o0j:auto_generated.q[0]
q[1] <= cntr_o0j:auto_generated.q[1]
q[2] <= cntr_o0j:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_counter0:inst87|lpm_counter:lpm_counter_component|cntr_o0j:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_tff0:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_tff0:inst15|lpm_ff:lpm_ff_component
data[0] => din[0].IN0
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_tff0:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_tff0:inst16|lpm_ff:lpm_ff_component
data[0] => din[0].IN0
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_tff0:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_tff0:inst17|lpm_ff:lpm_ff_component
data[0] => din[0].IN0
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff0:inst4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff0:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff0:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff0:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff1:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff1:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff1:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff1:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff1:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff1:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff1:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst85|lpm_dff1:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_decode1:inst40
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]


|Cache_4_way|lpm_decode1:inst40|lpm_decode:lpm_decode_component
data[0] => decode_tff:auto_generated.data[0]
data[1] => decode_tff:auto_generated.data[1]
data[2] => decode_tff:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_tff:auto_generated.eq[0]
eq[1] <= decode_tff:auto_generated.eq[1]
eq[2] <= decode_tff:auto_generated.eq[2]
eq[3] <= decode_tff:auto_generated.eq[3]
eq[4] <= decode_tff:auto_generated.eq[4]
eq[5] <= decode_tff:auto_generated.eq[5]
eq[6] <= decode_tff:auto_generated.eq[6]
eq[7] <= decode_tff:auto_generated.eq[7]


|Cache_4_way|lpm_decode1:inst40|lpm_decode:lpm_decode_component|decode_tff:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_counter0:inst88
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|Cache_4_way|lpm_counter0:inst88|lpm_counter:lpm_counter_component
clock => cntr_o0j:auto_generated.clock
clk_en => cntr_o0j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_o0j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_o0j:auto_generated.q[0]
q[1] <= cntr_o0j:auto_generated.q[1]
q[2] <= cntr_o0j:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Cache_4_way|lpm_counter0:inst88|lpm_counter:lpm_counter_component|cntr_o0j:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|Cache_4_way|lpm_tff0:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|Cache_4_way|lpm_tff0:inst31|lpm_ff:lpm_ff_component
data[0] => din[0].IN0
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_dff7:inst37
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|Cache_4_way|lpm_dff7:inst37|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_tff0:inst33
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|Cache_4_way|lpm_tff0:inst33|lpm_ff:lpm_ff_component
data[0] => din[0].IN0
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_mux7:inst25
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|Cache_4_way|lpm_mux7:inst25|LPM_MUX:lpm_mux_component
data[0][0] => mux_1ce:auto_generated.data[0]
data[1][0] => mux_1ce:auto_generated.data[1]
sel[0] => mux_1ce:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1ce:auto_generated.result[0]


|Cache_4_way|lpm_mux7:inst25|LPM_MUX:lpm_mux_component|mux_1ce:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87
Flag <= lpm_xor0:inst21.result
load_cpu_data => inst83.IN0
load_cpu_data => inst86.IN0
load_cpu_data => inst85.IN0
load_cpu_data => inst84.IN0
setIn => inst83.IN1
setIn => lpm_dff4:inst1.enable
setIn => inst68.IN1
setIn => inst61.IN2
setIn => inst46.IN0
setIn => inst66.IN1
setIn => inst52.IN2
setIn => inst55.IN2
setIn => inst47.IN0
setIn => inst64.IN1
setIn => inst51.IN2
setIn => inst56.IN2
setIn => inst48.IN0
setIn => inst62.IN1
setIn => inst50.IN2
setIn => inst57.IN2
setIn => inst49.IN0
setIn => inst54.IN2
setIn => inst86.IN1
setIn => inst85.IN1
setIn => inst84.IN1
way1In => inst83.IN2
way1In => inst69.IN0
way1In => inst9.IN1
way1In => inst8.IN0
way1In => inst46.IN2
lru_inc => lpm_bustri4:inst13.enabledt
clk => lpm_dff4:inst1.clock
clk => lpm_counter0:inst.clock
clk => lpm_counter0:inst80.clock
clk => lpm_counter0:inst87.clock
clk => lpm_counter0:inst79.clock
clk => lpm_tff0:inst14.clock
clk => lpm_tff0:inst15.clock
clk => lpm_tff0:inst16.clock
clk => lpm_tff0:inst17.clock
clk => lpm_dff0:inst2.clock
clk => lpm_dff0:inst4.clock
clk => lpm_dff0:inst6.clock
clk => lpm_dff0:inst11.clock
clk => lpm_dff1:inst3.clock
clk => lpm_dff1:inst12.clock
clk => lpm_dff1:inst5.clock
clk => lpm_dff1:inst7.clock
way2In => inst9.IN0
way2In => inst8.IN1
way2In => inst67.IN0
way2In => inst47.IN2
way2In => inst86.IN2
way3In => inst9.IN2
way3In => inst8.IN2
way3In => inst65.IN0
way3In => inst48.IN2
way3In => inst85.IN2
way4In => inst9.IN3
way4In => inst8.IN3
way4In => inst63.IN0
way4In => inst49.IN2
way4In => inst84.IN2
load_tag => inst42.IN1
load_tag => inst45.IN1
load_tag => inst43.IN1
load_tag => inst44.IN1
Miss/Hit <= inst10.DB_MAX_OUTPUT_PORT_TYPE
DatasOut[0] <= Datas[0].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[1] <= Datas[1].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[2] <= Datas[2].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[3] <= Datas[3].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[4] <= Datas[4].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[5] <= Datas[5].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[6] <= Datas[6].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[7] <= Datas[7].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[8] <= Datas[8].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[9] <= Datas[9].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[10] <= Datas[10].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[11] <= Datas[11].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[12] <= Datas[12].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[13] <= Datas[13].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[14] <= Datas[14].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[15] <= Datas[15].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[16] <= Datas[16].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[17] <= Datas[17].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[18] <= Datas[18].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[19] <= Datas[19].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[20] <= Datas[20].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[21] <= Datas[21].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[22] <= Datas[22].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[23] <= Datas[23].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[24] <= Datas[24].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[25] <= Datas[25].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[26] <= Datas[26].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[27] <= Datas[27].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[28] <= Datas[28].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[29] <= Datas[29].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[30] <= Datas[30].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[31] <= Datas[31].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[32] <= Datas[32].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[33] <= Datas[33].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[34] <= Datas[34].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[35] <= Datas[35].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[36] <= Datas[36].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[37] <= Datas[37].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[38] <= Datas[38].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[39] <= Datas[39].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[40] <= Datas[40].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[41] <= Datas[41].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[42] <= Datas[42].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[43] <= Datas[43].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[44] <= Datas[44].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[45] <= Datas[45].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[46] <= Datas[46].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[47] <= Datas[47].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[48] <= Datas[48].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[49] <= Datas[49].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[50] <= Datas[50].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[51] <= Datas[51].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[52] <= Datas[52].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[53] <= Datas[53].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[54] <= Datas[54].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[55] <= Datas[55].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[56] <= Datas[56].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[57] <= Datas[57].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[58] <= Datas[58].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[59] <= Datas[59].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[60] <= Datas[60].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[61] <= Datas[61].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[62] <= Datas[62].DB_MAX_OUTPUT_PORT_TYPE
DatasOut[63] <= Datas[63].DB_MAX_OUTPUT_PORT_TYPE
load_mem_data => inst74.IN1
load_mem_data => inst77.IN1
load_mem_data => inst76.IN1
load_mem_data => inst75.IN1
DI[0] => lpm_dff0:inst2.data[0]
DI[0] => lpm_dff0:inst4.data[0]
DI[0] => lpm_dff0:inst6.data[0]
DI[0] => lpm_dff0:inst11.data[0]
DI[1] => lpm_dff0:inst2.data[1]
DI[1] => lpm_dff0:inst4.data[1]
DI[1] => lpm_dff0:inst6.data[1]
DI[1] => lpm_dff0:inst11.data[1]
DI[2] => lpm_dff0:inst2.data[2]
DI[2] => lpm_dff0:inst4.data[2]
DI[2] => lpm_dff0:inst6.data[2]
DI[2] => lpm_dff0:inst11.data[2]
DI[3] => lpm_dff0:inst2.data[3]
DI[3] => lpm_dff0:inst4.data[3]
DI[3] => lpm_dff0:inst6.data[3]
DI[3] => lpm_dff0:inst11.data[3]
DI[4] => lpm_dff0:inst2.data[4]
DI[4] => lpm_dff0:inst4.data[4]
DI[4] => lpm_dff0:inst6.data[4]
DI[4] => lpm_dff0:inst11.data[4]
DI[5] => lpm_dff0:inst2.data[5]
DI[5] => lpm_dff0:inst4.data[5]
DI[5] => lpm_dff0:inst6.data[5]
DI[5] => lpm_dff0:inst11.data[5]
DI[6] => lpm_dff0:inst2.data[6]
DI[6] => lpm_dff0:inst4.data[6]
DI[6] => lpm_dff0:inst6.data[6]
DI[6] => lpm_dff0:inst11.data[6]
DI[7] => lpm_dff0:inst2.data[7]
DI[7] => lpm_dff0:inst4.data[7]
DI[7] => lpm_dff0:inst6.data[7]
DI[7] => lpm_dff0:inst11.data[7]
DI[8] => lpm_dff0:inst2.data[8]
DI[8] => lpm_dff0:inst4.data[8]
DI[8] => lpm_dff0:inst6.data[8]
DI[8] => lpm_dff0:inst11.data[8]
DI[9] => lpm_dff0:inst2.data[9]
DI[9] => lpm_dff0:inst4.data[9]
DI[9] => lpm_dff0:inst6.data[9]
DI[9] => lpm_dff0:inst11.data[9]
DI[10] => lpm_dff0:inst2.data[10]
DI[10] => lpm_dff0:inst4.data[10]
DI[10] => lpm_dff0:inst6.data[10]
DI[10] => lpm_dff0:inst11.data[10]
DI[11] => lpm_dff0:inst2.data[11]
DI[11] => lpm_dff0:inst4.data[11]
DI[11] => lpm_dff0:inst6.data[11]
DI[11] => lpm_dff0:inst11.data[11]
DI[12] => lpm_dff0:inst2.data[12]
DI[12] => lpm_dff0:inst4.data[12]
DI[12] => lpm_dff0:inst6.data[12]
DI[12] => lpm_dff0:inst11.data[12]
DI[13] => lpm_dff0:inst2.data[13]
DI[13] => lpm_dff0:inst4.data[13]
DI[13] => lpm_dff0:inst6.data[13]
DI[13] => lpm_dff0:inst11.data[13]
DI[14] => lpm_dff0:inst2.data[14]
DI[14] => lpm_dff0:inst4.data[14]
DI[14] => lpm_dff0:inst6.data[14]
DI[14] => lpm_dff0:inst11.data[14]
DI[15] => lpm_dff0:inst2.data[15]
DI[15] => lpm_dff0:inst4.data[15]
DI[15] => lpm_dff0:inst6.data[15]
DI[15] => lpm_dff0:inst11.data[15]
Lines[0] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Lines[1] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
Lines[2] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
Lines[3] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
TagsOut[0] <= Tags[0].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[1] <= Tags[1].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[2] <= Tags[2].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[3] <= Tags[3].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[4] <= Tags[4].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[5] <= Tags[5].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[6] <= Tags[6].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[7] <= Tags[7].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[8] <= Tags[8].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[9] <= Tags[9].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[10] <= Tags[10].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[11] <= Tags[11].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[12] <= Tags[12].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[13] <= Tags[13].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[14] <= Tags[14].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[15] <= Tags[15].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[16] <= Tags[16].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[17] <= Tags[17].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[18] <= Tags[18].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[19] <= Tags[19].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[20] <= Tags[20].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[21] <= Tags[21].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[22] <= Tags[22].DB_MAX_OUTPUT_PORT_TYPE
TagsOut[23] <= Tags[23].DB_MAX_OUTPUT_PORT_TYPE
TI[0] => lpm_dff1:inst3.data[0]
TI[0] => lpm_dff1:inst12.data[0]
TI[0] => lpm_dff1:inst5.data[0]
TI[0] => lpm_dff1:inst7.data[0]
TI[1] => lpm_dff1:inst3.data[1]
TI[1] => lpm_dff1:inst12.data[1]
TI[1] => lpm_dff1:inst5.data[1]
TI[1] => lpm_dff1:inst7.data[1]
TI[2] => lpm_dff1:inst3.data[2]
TI[2] => lpm_dff1:inst12.data[2]
TI[2] => lpm_dff1:inst5.data[2]
TI[2] => lpm_dff1:inst7.data[2]
TI[3] => lpm_dff1:inst3.data[3]
TI[3] => lpm_dff1:inst12.data[3]
TI[3] => lpm_dff1:inst5.data[3]
TI[3] => lpm_dff1:inst7.data[3]
TI[4] => lpm_dff1:inst3.data[4]
TI[4] => lpm_dff1:inst12.data[4]
TI[4] => lpm_dff1:inst5.data[4]
TI[4] => lpm_dff1:inst7.data[4]
TI[5] => lpm_dff1:inst3.data[5]
TI[5] => lpm_dff1:inst12.data[5]
TI[5] => lpm_dff1:inst5.data[5]
TI[5] => lpm_dff1:inst7.data[5]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_xor0:inst21
data0 => LPM_XOR:lpm_xor_component.DATA[0][0]
data1 => LPM_XOR:lpm_xor_component.DATA[1][0]
data2 => LPM_XOR:lpm_xor_component.DATA[2][0]
data3 => LPM_XOR:lpm_xor_component.DATA[3][0]
result <= LPM_XOR:lpm_xor_component.RESULT[0]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_xor0:inst21|LPM_XOR:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[2][0] => xor_cascade[0][2].IN0
data[3][0] => xor_cascade[0][3].IN0
result[0] <= xor_cascade[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_tff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_tff0:inst14|lpm_ff:lpm_ff_component
data[0] => din[0].IN0
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_compare0:inst22
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AgeB <= lpm_compare:lpm_compare_component.AgeB


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_compare0:inst22|lpm_compare:lpm_compare_component
dataa[0] => cmpr_gtg:auto_generated.dataa[0]
dataa[1] => cmpr_gtg:auto_generated.dataa[1]
dataa[2] => cmpr_gtg:auto_generated.dataa[2]
datab[0] => cmpr_gtg:auto_generated.datab[0]
datab[1] => cmpr_gtg:auto_generated.datab[1]
datab[2] => cmpr_gtg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_gtg:auto_generated.ageb


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_compare0:inst22|lpm_compare:lpm_compare_component|cmpr_gtg:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~2.IN0
dataa[0] => op_1.IN6
dataa[1] => _~1.IN0
dataa[1] => op_1.IN4
dataa[2] => _~0.IN0
dataa[2] => op_1.IN2
datab[0] => _~2.IN1
datab[0] => op_1.IN5
datab[1] => _~1.IN1
datab[1] => op_1.IN3
datab[2] => _~0.IN1
datab[2] => op_1.IN1


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_counter0:inst79
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_counter0:inst79|lpm_counter:lpm_counter_component
clock => cntr_o0j:auto_generated.clock
clk_en => cntr_o0j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_o0j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_o0j:auto_generated.q[0]
q[1] <= cntr_o0j:auto_generated.q[1]
q[2] <= cntr_o0j:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_counter0:inst79|lpm_counter:lpm_counter_component|cntr_o0j:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_bustri4:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_bustri4:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff4:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff4:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_compare0:inst26
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AgeB <= lpm_compare:lpm_compare_component.AgeB


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_compare0:inst26|lpm_compare:lpm_compare_component
dataa[0] => cmpr_gtg:auto_generated.dataa[0]
dataa[1] => cmpr_gtg:auto_generated.dataa[1]
dataa[2] => cmpr_gtg:auto_generated.dataa[2]
datab[0] => cmpr_gtg:auto_generated.datab[0]
datab[1] => cmpr_gtg:auto_generated.datab[1]
datab[2] => cmpr_gtg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_gtg:auto_generated.ageb


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_gtg:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~2.IN0
dataa[0] => op_1.IN6
dataa[1] => _~1.IN0
dataa[1] => op_1.IN4
dataa[2] => _~0.IN0
dataa[2] => op_1.IN2
datab[0] => _~2.IN1
datab[0] => op_1.IN5
datab[1] => _~1.IN1
datab[1] => op_1.IN3
datab[2] => _~0.IN1
datab[2] => op_1.IN1


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_mux0:inst24
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_mux0:inst24|LPM_MUX:lpm_mux_component
data[0][0] => mux_3ce:auto_generated.data[0]
data[0][1] => mux_3ce:auto_generated.data[1]
data[0][2] => mux_3ce:auto_generated.data[2]
data[1][0] => mux_3ce:auto_generated.data[3]
data[1][1] => mux_3ce:auto_generated.data[4]
data[1][2] => mux_3ce:auto_generated.data[5]
sel[0] => mux_3ce:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3ce:auto_generated.result[0]
result[1] <= mux_3ce:auto_generated.result[1]
result[2] <= mux_3ce:auto_generated.result[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_mux0:inst24|LPM_MUX:lpm_mux_component|mux_3ce:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_counter0:inst
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_counter0:inst|lpm_counter:lpm_counter_component
clock => cntr_o0j:auto_generated.clock
clk_en => cntr_o0j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_o0j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_o0j:auto_generated.q[0]
q[1] <= cntr_o0j:auto_generated.q[1]
q[2] <= cntr_o0j:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_o0j:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_mux0:inst25
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_mux0:inst25|LPM_MUX:lpm_mux_component
data[0][0] => mux_3ce:auto_generated.data[0]
data[0][1] => mux_3ce:auto_generated.data[1]
data[0][2] => mux_3ce:auto_generated.data[2]
data[1][0] => mux_3ce:auto_generated.data[3]
data[1][1] => mux_3ce:auto_generated.data[4]
data[1][2] => mux_3ce:auto_generated.data[5]
sel[0] => mux_3ce:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3ce:auto_generated.result[0]
result[1] <= mux_3ce:auto_generated.result[1]
result[2] <= mux_3ce:auto_generated.result[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_mux0:inst25|LPM_MUX:lpm_mux_component|mux_3ce:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_compare0:inst23
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
AgeB <= lpm_compare:lpm_compare_component.AgeB


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_compare0:inst23|lpm_compare:lpm_compare_component
dataa[0] => cmpr_gtg:auto_generated.dataa[0]
dataa[1] => cmpr_gtg:auto_generated.dataa[1]
dataa[2] => cmpr_gtg:auto_generated.dataa[2]
datab[0] => cmpr_gtg:auto_generated.datab[0]
datab[1] => cmpr_gtg:auto_generated.datab[1]
datab[2] => cmpr_gtg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_gtg:auto_generated.ageb


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_compare0:inst23|lpm_compare:lpm_compare_component|cmpr_gtg:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~2.IN0
dataa[0] => op_1.IN6
dataa[1] => _~1.IN0
dataa[1] => op_1.IN4
dataa[2] => _~0.IN0
dataa[2] => op_1.IN2
datab[0] => _~2.IN1
datab[0] => op_1.IN5
datab[1] => _~1.IN1
datab[1] => op_1.IN3
datab[2] => _~0.IN1
datab[2] => op_1.IN1


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_counter0:inst80
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_counter0:inst80|lpm_counter:lpm_counter_component
clock => cntr_o0j:auto_generated.clock
clk_en => cntr_o0j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_o0j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_o0j:auto_generated.q[0]
q[1] <= cntr_o0j:auto_generated.q[1]
q[2] <= cntr_o0j:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_counter0:inst80|lpm_counter:lpm_counter_component|cntr_o0j:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_counter0:inst87
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_counter0:inst87|lpm_counter:lpm_counter_component
clock => cntr_o0j:auto_generated.clock
clk_en => cntr_o0j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_o0j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_o0j:auto_generated.q[0]
q[1] <= cntr_o0j:auto_generated.q[1]
q[2] <= cntr_o0j:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_counter0:inst87|lpm_counter:lpm_counter_component|cntr_o0j:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_tff0:inst15
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_tff0:inst15|lpm_ff:lpm_ff_component
data[0] => din[0].IN0
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_tff0:inst16
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_tff0:inst16|lpm_ff:lpm_ff_component
data[0] => din[0].IN0
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_tff0:inst17
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
q <= lpm_ff:lpm_ff_component.q[0]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_tff0:inst17|lpm_ff:lpm_ff_component
data[0] => din[0].IN0
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff0:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff1:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff1:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff1:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff1:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff1:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff1:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff1:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Cache_4_way|Best_Cache_4_way_LRU_element:inst87|lpm_dff1:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_decode0:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]


|Cache_4_way|lpm_decode0:inst9|lpm_decode:lpm_decode_component
data[0] => decode_lff:auto_generated.data[0]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_lff:auto_generated.eq[0]
eq[1] <= decode_lff:auto_generated.eq[1]


|Cache_4_way|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_lff:auto_generated
data[0] => eq_node[1].IN0
data[0] => eq_node[0]~0.IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_dff3:inst26
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|Cache_4_way|lpm_dff3:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_compare1:inst10
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Cache_4_way|lpm_compare1:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_cqg:auto_generated.dataa[0]
dataa[1] => cmpr_cqg:auto_generated.dataa[1]
dataa[2] => cmpr_cqg:auto_generated.dataa[2]
dataa[3] => cmpr_cqg:auto_generated.dataa[3]
dataa[4] => cmpr_cqg:auto_generated.dataa[4]
dataa[5] => cmpr_cqg:auto_generated.dataa[5]
datab[0] => cmpr_cqg:auto_generated.datab[0]
datab[1] => cmpr_cqg:auto_generated.datab[1]
datab[2] => cmpr_cqg:auto_generated.datab[2]
datab[3] => cmpr_cqg:auto_generated.datab[3]
datab[4] => cmpr_cqg:auto_generated.datab[4]
datab[5] => cmpr_cqg:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_cqg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Cache_4_way|lpm_compare1:inst10|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Cache_4_way|lpm_mux2:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]


|Cache_4_way|lpm_mux2:inst7|LPM_MUX:lpm_mux_component
data[0][0] => mux_mde:auto_generated.data[0]
data[0][1] => mux_mde:auto_generated.data[1]
data[0][2] => mux_mde:auto_generated.data[2]
data[0][3] => mux_mde:auto_generated.data[3]
data[0][4] => mux_mde:auto_generated.data[4]
data[0][5] => mux_mde:auto_generated.data[5]
data[0][6] => mux_mde:auto_generated.data[6]
data[0][7] => mux_mde:auto_generated.data[7]
data[0][8] => mux_mde:auto_generated.data[8]
data[0][9] => mux_mde:auto_generated.data[9]
data[0][10] => mux_mde:auto_generated.data[10]
data[0][11] => mux_mde:auto_generated.data[11]
data[0][12] => mux_mde:auto_generated.data[12]
data[0][13] => mux_mde:auto_generated.data[13]
data[0][14] => mux_mde:auto_generated.data[14]
data[0][15] => mux_mde:auto_generated.data[15]
data[0][16] => mux_mde:auto_generated.data[16]
data[0][17] => mux_mde:auto_generated.data[17]
data[0][18] => mux_mde:auto_generated.data[18]
data[0][19] => mux_mde:auto_generated.data[19]
data[0][20] => mux_mde:auto_generated.data[20]
data[0][21] => mux_mde:auto_generated.data[21]
data[0][22] => mux_mde:auto_generated.data[22]
data[0][23] => mux_mde:auto_generated.data[23]
data[1][0] => mux_mde:auto_generated.data[24]
data[1][1] => mux_mde:auto_generated.data[25]
data[1][2] => mux_mde:auto_generated.data[26]
data[1][3] => mux_mde:auto_generated.data[27]
data[1][4] => mux_mde:auto_generated.data[28]
data[1][5] => mux_mde:auto_generated.data[29]
data[1][6] => mux_mde:auto_generated.data[30]
data[1][7] => mux_mde:auto_generated.data[31]
data[1][8] => mux_mde:auto_generated.data[32]
data[1][9] => mux_mde:auto_generated.data[33]
data[1][10] => mux_mde:auto_generated.data[34]
data[1][11] => mux_mde:auto_generated.data[35]
data[1][12] => mux_mde:auto_generated.data[36]
data[1][13] => mux_mde:auto_generated.data[37]
data[1][14] => mux_mde:auto_generated.data[38]
data[1][15] => mux_mde:auto_generated.data[39]
data[1][16] => mux_mde:auto_generated.data[40]
data[1][17] => mux_mde:auto_generated.data[41]
data[1][18] => mux_mde:auto_generated.data[42]
data[1][19] => mux_mde:auto_generated.data[43]
data[1][20] => mux_mde:auto_generated.data[44]
data[1][21] => mux_mde:auto_generated.data[45]
data[1][22] => mux_mde:auto_generated.data[46]
data[1][23] => mux_mde:auto_generated.data[47]
sel[0] => mux_mde:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mde:auto_generated.result[0]
result[1] <= mux_mde:auto_generated.result[1]
result[2] <= mux_mde:auto_generated.result[2]
result[3] <= mux_mde:auto_generated.result[3]
result[4] <= mux_mde:auto_generated.result[4]
result[5] <= mux_mde:auto_generated.result[5]
result[6] <= mux_mde:auto_generated.result[6]
result[7] <= mux_mde:auto_generated.result[7]
result[8] <= mux_mde:auto_generated.result[8]
result[9] <= mux_mde:auto_generated.result[9]
result[10] <= mux_mde:auto_generated.result[10]
result[11] <= mux_mde:auto_generated.result[11]
result[12] <= mux_mde:auto_generated.result[12]
result[13] <= mux_mde:auto_generated.result[13]
result[14] <= mux_mde:auto_generated.result[14]
result[15] <= mux_mde:auto_generated.result[15]
result[16] <= mux_mde:auto_generated.result[16]
result[17] <= mux_mde:auto_generated.result[17]
result[18] <= mux_mde:auto_generated.result[18]
result[19] <= mux_mde:auto_generated.result[19]
result[20] <= mux_mde:auto_generated.result[20]
result[21] <= mux_mde:auto_generated.result[21]
result[22] <= mux_mde:auto_generated.result[22]
result[23] <= mux_mde:auto_generated.result[23]


|Cache_4_way|lpm_mux2:inst7|LPM_MUX:lpm_mux_component|mux_mde:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w13_n0_mux_dataout~1.IN1
data[14] => l1_w14_n0_mux_dataout~1.IN1
data[15] => l1_w15_n0_mux_dataout~1.IN1
data[16] => l1_w16_n0_mux_dataout~1.IN1
data[17] => l1_w17_n0_mux_dataout~1.IN1
data[18] => l1_w18_n0_mux_dataout~1.IN1
data[19] => l1_w19_n0_mux_dataout~1.IN1
data[20] => l1_w20_n0_mux_dataout~1.IN1
data[21] => l1_w21_n0_mux_dataout~1.IN1
data[22] => l1_w22_n0_mux_dataout~1.IN1
data[23] => l1_w23_n0_mux_dataout~1.IN1
data[24] => l1_w0_n0_mux_dataout~0.IN1
data[25] => l1_w1_n0_mux_dataout~0.IN1
data[26] => l1_w2_n0_mux_dataout~0.IN1
data[27] => l1_w3_n0_mux_dataout~0.IN1
data[28] => l1_w4_n0_mux_dataout~0.IN1
data[29] => l1_w5_n0_mux_dataout~0.IN1
data[30] => l1_w6_n0_mux_dataout~0.IN1
data[31] => l1_w7_n0_mux_dataout~0.IN1
data[32] => l1_w8_n0_mux_dataout~0.IN1
data[33] => l1_w9_n0_mux_dataout~0.IN1
data[34] => l1_w10_n0_mux_dataout~0.IN1
data[35] => l1_w11_n0_mux_dataout~0.IN1
data[36] => l1_w12_n0_mux_dataout~0.IN1
data[37] => l1_w13_n0_mux_dataout~0.IN1
data[38] => l1_w14_n0_mux_dataout~0.IN1
data[39] => l1_w15_n0_mux_dataout~0.IN1
data[40] => l1_w16_n0_mux_dataout~0.IN1
data[41] => l1_w17_n0_mux_dataout~0.IN1
data[42] => l1_w18_n0_mux_dataout~0.IN1
data[43] => l1_w19_n0_mux_dataout~0.IN1
data[44] => l1_w20_n0_mux_dataout~0.IN1
data[45] => l1_w21_n0_mux_dataout~0.IN1
data[46] => l1_w22_n0_mux_dataout~0.IN1
data[47] => l1_w23_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w13_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w14_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w15_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w16_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w17_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w18_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w19_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w20_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w21_n0_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w22_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w23_n0_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~23.IN0


|Cache_4_way|lpm_compare1:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Cache_4_way|lpm_compare1:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_cqg:auto_generated.dataa[0]
dataa[1] => cmpr_cqg:auto_generated.dataa[1]
dataa[2] => cmpr_cqg:auto_generated.dataa[2]
dataa[3] => cmpr_cqg:auto_generated.dataa[3]
dataa[4] => cmpr_cqg:auto_generated.dataa[4]
dataa[5] => cmpr_cqg:auto_generated.dataa[5]
datab[0] => cmpr_cqg:auto_generated.datab[0]
datab[1] => cmpr_cqg:auto_generated.datab[1]
datab[2] => cmpr_cqg:auto_generated.datab[2]
datab[3] => cmpr_cqg:auto_generated.datab[3]
datab[4] => cmpr_cqg:auto_generated.datab[4]
datab[5] => cmpr_cqg:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_cqg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Cache_4_way|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Cache_4_way|lpm_compare1:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Cache_4_way|lpm_compare1:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_cqg:auto_generated.dataa[0]
dataa[1] => cmpr_cqg:auto_generated.dataa[1]
dataa[2] => cmpr_cqg:auto_generated.dataa[2]
dataa[3] => cmpr_cqg:auto_generated.dataa[3]
dataa[4] => cmpr_cqg:auto_generated.dataa[4]
dataa[5] => cmpr_cqg:auto_generated.dataa[5]
datab[0] => cmpr_cqg:auto_generated.datab[0]
datab[1] => cmpr_cqg:auto_generated.datab[1]
datab[2] => cmpr_cqg:auto_generated.datab[2]
datab[3] => cmpr_cqg:auto_generated.datab[3]
datab[4] => cmpr_cqg:auto_generated.datab[4]
datab[5] => cmpr_cqg:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_cqg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Cache_4_way|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Cache_4_way|lpm_compare1:inst13
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Cache_4_way|lpm_compare1:inst13|lpm_compare:lpm_compare_component
dataa[0] => cmpr_cqg:auto_generated.dataa[0]
dataa[1] => cmpr_cqg:auto_generated.dataa[1]
dataa[2] => cmpr_cqg:auto_generated.dataa[2]
dataa[3] => cmpr_cqg:auto_generated.dataa[3]
dataa[4] => cmpr_cqg:auto_generated.dataa[4]
dataa[5] => cmpr_cqg:auto_generated.dataa[5]
datab[0] => cmpr_cqg:auto_generated.datab[0]
datab[1] => cmpr_cqg:auto_generated.datab[1]
datab[2] => cmpr_cqg:auto_generated.datab[2]
datab[3] => cmpr_cqg:auto_generated.datab[3]
datab[4] => cmpr_cqg:auto_generated.datab[4]
datab[5] => cmpr_cqg:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_cqg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Cache_4_way|lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_cqg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Cache_4_way|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|Cache_4_way|lpm_mux5:inst28|LPM_MUX:lpm_mux_component
data[0][0] => mux_nde:auto_generated.data[0]
data[0][1] => mux_nde:auto_generated.data[1]
data[0][2] => mux_nde:auto_generated.data[2]
data[0][3] => mux_nde:auto_generated.data[3]
data[0][4] => mux_nde:auto_generated.data[4]
data[0][5] => mux_nde:auto_generated.data[5]
data[0][6] => mux_nde:auto_generated.data[6]
data[0][7] => mux_nde:auto_generated.data[7]
data[0][8] => mux_nde:auto_generated.data[8]
data[0][9] => mux_nde:auto_generated.data[9]
data[0][10] => mux_nde:auto_generated.data[10]
data[0][11] => mux_nde:auto_generated.data[11]
data[0][12] => mux_nde:auto_generated.data[12]
data[0][13] => mux_nde:auto_generated.data[13]
data[0][14] => mux_nde:auto_generated.data[14]
data[0][15] => mux_nde:auto_generated.data[15]
data[1][0] => mux_nde:auto_generated.data[16]
data[1][1] => mux_nde:auto_generated.data[17]
data[1][2] => mux_nde:auto_generated.data[18]
data[1][3] => mux_nde:auto_generated.data[19]
data[1][4] => mux_nde:auto_generated.data[20]
data[1][5] => mux_nde:auto_generated.data[21]
data[1][6] => mux_nde:auto_generated.data[22]
data[1][7] => mux_nde:auto_generated.data[23]
data[1][8] => mux_nde:auto_generated.data[24]
data[1][9] => mux_nde:auto_generated.data[25]
data[1][10] => mux_nde:auto_generated.data[26]
data[1][11] => mux_nde:auto_generated.data[27]
data[1][12] => mux_nde:auto_generated.data[28]
data[1][13] => mux_nde:auto_generated.data[29]
data[1][14] => mux_nde:auto_generated.data[30]
data[1][15] => mux_nde:auto_generated.data[31]
sel[0] => mux_nde:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nde:auto_generated.result[0]
result[1] <= mux_nde:auto_generated.result[1]
result[2] <= mux_nde:auto_generated.result[2]
result[3] <= mux_nde:auto_generated.result[3]
result[4] <= mux_nde:auto_generated.result[4]
result[5] <= mux_nde:auto_generated.result[5]
result[6] <= mux_nde:auto_generated.result[6]
result[7] <= mux_nde:auto_generated.result[7]
result[8] <= mux_nde:auto_generated.result[8]
result[9] <= mux_nde:auto_generated.result[9]
result[10] <= mux_nde:auto_generated.result[10]
result[11] <= mux_nde:auto_generated.result[11]
result[12] <= mux_nde:auto_generated.result[12]
result[13] <= mux_nde:auto_generated.result[13]
result[14] <= mux_nde:auto_generated.result[14]
result[15] <= mux_nde:auto_generated.result[15]


|Cache_4_way|lpm_mux5:inst28|LPM_MUX:lpm_mux_component|mux_nde:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w13_n0_mux_dataout~1.IN1
data[14] => l1_w14_n0_mux_dataout~1.IN1
data[15] => l1_w15_n0_mux_dataout~1.IN1
data[16] => l1_w0_n0_mux_dataout~0.IN1
data[17] => l1_w1_n0_mux_dataout~0.IN1
data[18] => l1_w2_n0_mux_dataout~0.IN1
data[19] => l1_w3_n0_mux_dataout~0.IN1
data[20] => l1_w4_n0_mux_dataout~0.IN1
data[21] => l1_w5_n0_mux_dataout~0.IN1
data[22] => l1_w6_n0_mux_dataout~0.IN1
data[23] => l1_w7_n0_mux_dataout~0.IN1
data[24] => l1_w8_n0_mux_dataout~0.IN1
data[25] => l1_w9_n0_mux_dataout~0.IN1
data[26] => l1_w10_n0_mux_dataout~0.IN1
data[27] => l1_w11_n0_mux_dataout~0.IN1
data[28] => l1_w12_n0_mux_dataout~0.IN1
data[29] => l1_w13_n0_mux_dataout~0.IN1
data[30] => l1_w14_n0_mux_dataout~0.IN1
data[31] => l1_w15_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w13_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w14_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w15_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~15.IN0


|Cache_4_way|lpm_dff0:inst30
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|Cache_4_way|lpm_dff0:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_bustri2:inst14
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
result[11] <= lpm_bustri:lpm_bustri_component.result[11]
result[12] <= lpm_bustri:lpm_bustri_component.result[12]
result[13] <= lpm_bustri:lpm_bustri_component.result[13]
result[14] <= lpm_bustri:lpm_bustri_component.result[14]
result[15] <= lpm_bustri:lpm_bustri_component.result[15]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|Cache_4_way|lpm_bustri2:inst14|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => din[15].OE
enabletr => din[14].OE
enabletr => din[13].OE
enabletr => din[12].OE
enabletr => din[11].OE
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_bustri0:inst22
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|Cache_4_way|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_mux4:inst16
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|Cache_4_way|lpm_mux4:inst16|LPM_MUX:lpm_mux_component
data[0][0] => mux_4ce:auto_generated.data[0]
data[0][1] => mux_4ce:auto_generated.data[1]
data[0][2] => mux_4ce:auto_generated.data[2]
data[0][3] => mux_4ce:auto_generated.data[3]
data[1][0] => mux_4ce:auto_generated.data[4]
data[1][1] => mux_4ce:auto_generated.data[5]
data[1][2] => mux_4ce:auto_generated.data[6]
data[1][3] => mux_4ce:auto_generated.data[7]
sel[0] => mux_4ce:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4ce:auto_generated.result[0]
result[1] <= mux_4ce:auto_generated.result[1]
result[2] <= mux_4ce:auto_generated.result[2]
result[3] <= mux_4ce:auto_generated.result[3]


|Cache_4_way|lpm_mux4:inst16|LPM_MUX:lpm_mux_component|mux_4ce:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w0_n0_mux_dataout~0.IN1
data[5] => l1_w1_n0_mux_dataout~0.IN1
data[6] => l1_w2_n0_mux_dataout~0.IN1
data[7] => l1_w3_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0


|Cache_4_way|lpm_mux3:inst8
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data0x[30] => LPM_MUX:lpm_mux_component.DATA[0][30]
data0x[31] => LPM_MUX:lpm_mux_component.DATA[0][31]
data0x[32] => LPM_MUX:lpm_mux_component.DATA[0][32]
data0x[33] => LPM_MUX:lpm_mux_component.DATA[0][33]
data0x[34] => LPM_MUX:lpm_mux_component.DATA[0][34]
data0x[35] => LPM_MUX:lpm_mux_component.DATA[0][35]
data0x[36] => LPM_MUX:lpm_mux_component.DATA[0][36]
data0x[37] => LPM_MUX:lpm_mux_component.DATA[0][37]
data0x[38] => LPM_MUX:lpm_mux_component.DATA[0][38]
data0x[39] => LPM_MUX:lpm_mux_component.DATA[0][39]
data0x[40] => LPM_MUX:lpm_mux_component.DATA[0][40]
data0x[41] => LPM_MUX:lpm_mux_component.DATA[0][41]
data0x[42] => LPM_MUX:lpm_mux_component.DATA[0][42]
data0x[43] => LPM_MUX:lpm_mux_component.DATA[0][43]
data0x[44] => LPM_MUX:lpm_mux_component.DATA[0][44]
data0x[45] => LPM_MUX:lpm_mux_component.DATA[0][45]
data0x[46] => LPM_MUX:lpm_mux_component.DATA[0][46]
data0x[47] => LPM_MUX:lpm_mux_component.DATA[0][47]
data0x[48] => LPM_MUX:lpm_mux_component.DATA[0][48]
data0x[49] => LPM_MUX:lpm_mux_component.DATA[0][49]
data0x[50] => LPM_MUX:lpm_mux_component.DATA[0][50]
data0x[51] => LPM_MUX:lpm_mux_component.DATA[0][51]
data0x[52] => LPM_MUX:lpm_mux_component.DATA[0][52]
data0x[53] => LPM_MUX:lpm_mux_component.DATA[0][53]
data0x[54] => LPM_MUX:lpm_mux_component.DATA[0][54]
data0x[55] => LPM_MUX:lpm_mux_component.DATA[0][55]
data0x[56] => LPM_MUX:lpm_mux_component.DATA[0][56]
data0x[57] => LPM_MUX:lpm_mux_component.DATA[0][57]
data0x[58] => LPM_MUX:lpm_mux_component.DATA[0][58]
data0x[59] => LPM_MUX:lpm_mux_component.DATA[0][59]
data0x[60] => LPM_MUX:lpm_mux_component.DATA[0][60]
data0x[61] => LPM_MUX:lpm_mux_component.DATA[0][61]
data0x[62] => LPM_MUX:lpm_mux_component.DATA[0][62]
data0x[63] => LPM_MUX:lpm_mux_component.DATA[0][63]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
data1x[30] => LPM_MUX:lpm_mux_component.DATA[1][30]
data1x[31] => LPM_MUX:lpm_mux_component.DATA[1][31]
data1x[32] => LPM_MUX:lpm_mux_component.DATA[1][32]
data1x[33] => LPM_MUX:lpm_mux_component.DATA[1][33]
data1x[34] => LPM_MUX:lpm_mux_component.DATA[1][34]
data1x[35] => LPM_MUX:lpm_mux_component.DATA[1][35]
data1x[36] => LPM_MUX:lpm_mux_component.DATA[1][36]
data1x[37] => LPM_MUX:lpm_mux_component.DATA[1][37]
data1x[38] => LPM_MUX:lpm_mux_component.DATA[1][38]
data1x[39] => LPM_MUX:lpm_mux_component.DATA[1][39]
data1x[40] => LPM_MUX:lpm_mux_component.DATA[1][40]
data1x[41] => LPM_MUX:lpm_mux_component.DATA[1][41]
data1x[42] => LPM_MUX:lpm_mux_component.DATA[1][42]
data1x[43] => LPM_MUX:lpm_mux_component.DATA[1][43]
data1x[44] => LPM_MUX:lpm_mux_component.DATA[1][44]
data1x[45] => LPM_MUX:lpm_mux_component.DATA[1][45]
data1x[46] => LPM_MUX:lpm_mux_component.DATA[1][46]
data1x[47] => LPM_MUX:lpm_mux_component.DATA[1][47]
data1x[48] => LPM_MUX:lpm_mux_component.DATA[1][48]
data1x[49] => LPM_MUX:lpm_mux_component.DATA[1][49]
data1x[50] => LPM_MUX:lpm_mux_component.DATA[1][50]
data1x[51] => LPM_MUX:lpm_mux_component.DATA[1][51]
data1x[52] => LPM_MUX:lpm_mux_component.DATA[1][52]
data1x[53] => LPM_MUX:lpm_mux_component.DATA[1][53]
data1x[54] => LPM_MUX:lpm_mux_component.DATA[1][54]
data1x[55] => LPM_MUX:lpm_mux_component.DATA[1][55]
data1x[56] => LPM_MUX:lpm_mux_component.DATA[1][56]
data1x[57] => LPM_MUX:lpm_mux_component.DATA[1][57]
data1x[58] => LPM_MUX:lpm_mux_component.DATA[1][58]
data1x[59] => LPM_MUX:lpm_mux_component.DATA[1][59]
data1x[60] => LPM_MUX:lpm_mux_component.DATA[1][60]
data1x[61] => LPM_MUX:lpm_mux_component.DATA[1][61]
data1x[62] => LPM_MUX:lpm_mux_component.DATA[1][62]
data1x[63] => LPM_MUX:lpm_mux_component.DATA[1][63]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]
result[30] <= LPM_MUX:lpm_mux_component.RESULT[30]
result[31] <= LPM_MUX:lpm_mux_component.RESULT[31]
result[32] <= LPM_MUX:lpm_mux_component.RESULT[32]
result[33] <= LPM_MUX:lpm_mux_component.RESULT[33]
result[34] <= LPM_MUX:lpm_mux_component.RESULT[34]
result[35] <= LPM_MUX:lpm_mux_component.RESULT[35]
result[36] <= LPM_MUX:lpm_mux_component.RESULT[36]
result[37] <= LPM_MUX:lpm_mux_component.RESULT[37]
result[38] <= LPM_MUX:lpm_mux_component.RESULT[38]
result[39] <= LPM_MUX:lpm_mux_component.RESULT[39]
result[40] <= LPM_MUX:lpm_mux_component.RESULT[40]
result[41] <= LPM_MUX:lpm_mux_component.RESULT[41]
result[42] <= LPM_MUX:lpm_mux_component.RESULT[42]
result[43] <= LPM_MUX:lpm_mux_component.RESULT[43]
result[44] <= LPM_MUX:lpm_mux_component.RESULT[44]
result[45] <= LPM_MUX:lpm_mux_component.RESULT[45]
result[46] <= LPM_MUX:lpm_mux_component.RESULT[46]
result[47] <= LPM_MUX:lpm_mux_component.RESULT[47]
result[48] <= LPM_MUX:lpm_mux_component.RESULT[48]
result[49] <= LPM_MUX:lpm_mux_component.RESULT[49]
result[50] <= LPM_MUX:lpm_mux_component.RESULT[50]
result[51] <= LPM_MUX:lpm_mux_component.RESULT[51]
result[52] <= LPM_MUX:lpm_mux_component.RESULT[52]
result[53] <= LPM_MUX:lpm_mux_component.RESULT[53]
result[54] <= LPM_MUX:lpm_mux_component.RESULT[54]
result[55] <= LPM_MUX:lpm_mux_component.RESULT[55]
result[56] <= LPM_MUX:lpm_mux_component.RESULT[56]
result[57] <= LPM_MUX:lpm_mux_component.RESULT[57]
result[58] <= LPM_MUX:lpm_mux_component.RESULT[58]
result[59] <= LPM_MUX:lpm_mux_component.RESULT[59]
result[60] <= LPM_MUX:lpm_mux_component.RESULT[60]
result[61] <= LPM_MUX:lpm_mux_component.RESULT[61]
result[62] <= LPM_MUX:lpm_mux_component.RESULT[62]
result[63] <= LPM_MUX:lpm_mux_component.RESULT[63]


|Cache_4_way|lpm_mux3:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_qde:auto_generated.data[0]
data[0][1] => mux_qde:auto_generated.data[1]
data[0][2] => mux_qde:auto_generated.data[2]
data[0][3] => mux_qde:auto_generated.data[3]
data[0][4] => mux_qde:auto_generated.data[4]
data[0][5] => mux_qde:auto_generated.data[5]
data[0][6] => mux_qde:auto_generated.data[6]
data[0][7] => mux_qde:auto_generated.data[7]
data[0][8] => mux_qde:auto_generated.data[8]
data[0][9] => mux_qde:auto_generated.data[9]
data[0][10] => mux_qde:auto_generated.data[10]
data[0][11] => mux_qde:auto_generated.data[11]
data[0][12] => mux_qde:auto_generated.data[12]
data[0][13] => mux_qde:auto_generated.data[13]
data[0][14] => mux_qde:auto_generated.data[14]
data[0][15] => mux_qde:auto_generated.data[15]
data[0][16] => mux_qde:auto_generated.data[16]
data[0][17] => mux_qde:auto_generated.data[17]
data[0][18] => mux_qde:auto_generated.data[18]
data[0][19] => mux_qde:auto_generated.data[19]
data[0][20] => mux_qde:auto_generated.data[20]
data[0][21] => mux_qde:auto_generated.data[21]
data[0][22] => mux_qde:auto_generated.data[22]
data[0][23] => mux_qde:auto_generated.data[23]
data[0][24] => mux_qde:auto_generated.data[24]
data[0][25] => mux_qde:auto_generated.data[25]
data[0][26] => mux_qde:auto_generated.data[26]
data[0][27] => mux_qde:auto_generated.data[27]
data[0][28] => mux_qde:auto_generated.data[28]
data[0][29] => mux_qde:auto_generated.data[29]
data[0][30] => mux_qde:auto_generated.data[30]
data[0][31] => mux_qde:auto_generated.data[31]
data[0][32] => mux_qde:auto_generated.data[32]
data[0][33] => mux_qde:auto_generated.data[33]
data[0][34] => mux_qde:auto_generated.data[34]
data[0][35] => mux_qde:auto_generated.data[35]
data[0][36] => mux_qde:auto_generated.data[36]
data[0][37] => mux_qde:auto_generated.data[37]
data[0][38] => mux_qde:auto_generated.data[38]
data[0][39] => mux_qde:auto_generated.data[39]
data[0][40] => mux_qde:auto_generated.data[40]
data[0][41] => mux_qde:auto_generated.data[41]
data[0][42] => mux_qde:auto_generated.data[42]
data[0][43] => mux_qde:auto_generated.data[43]
data[0][44] => mux_qde:auto_generated.data[44]
data[0][45] => mux_qde:auto_generated.data[45]
data[0][46] => mux_qde:auto_generated.data[46]
data[0][47] => mux_qde:auto_generated.data[47]
data[0][48] => mux_qde:auto_generated.data[48]
data[0][49] => mux_qde:auto_generated.data[49]
data[0][50] => mux_qde:auto_generated.data[50]
data[0][51] => mux_qde:auto_generated.data[51]
data[0][52] => mux_qde:auto_generated.data[52]
data[0][53] => mux_qde:auto_generated.data[53]
data[0][54] => mux_qde:auto_generated.data[54]
data[0][55] => mux_qde:auto_generated.data[55]
data[0][56] => mux_qde:auto_generated.data[56]
data[0][57] => mux_qde:auto_generated.data[57]
data[0][58] => mux_qde:auto_generated.data[58]
data[0][59] => mux_qde:auto_generated.data[59]
data[0][60] => mux_qde:auto_generated.data[60]
data[0][61] => mux_qde:auto_generated.data[61]
data[0][62] => mux_qde:auto_generated.data[62]
data[0][63] => mux_qde:auto_generated.data[63]
data[1][0] => mux_qde:auto_generated.data[64]
data[1][1] => mux_qde:auto_generated.data[65]
data[1][2] => mux_qde:auto_generated.data[66]
data[1][3] => mux_qde:auto_generated.data[67]
data[1][4] => mux_qde:auto_generated.data[68]
data[1][5] => mux_qde:auto_generated.data[69]
data[1][6] => mux_qde:auto_generated.data[70]
data[1][7] => mux_qde:auto_generated.data[71]
data[1][8] => mux_qde:auto_generated.data[72]
data[1][9] => mux_qde:auto_generated.data[73]
data[1][10] => mux_qde:auto_generated.data[74]
data[1][11] => mux_qde:auto_generated.data[75]
data[1][12] => mux_qde:auto_generated.data[76]
data[1][13] => mux_qde:auto_generated.data[77]
data[1][14] => mux_qde:auto_generated.data[78]
data[1][15] => mux_qde:auto_generated.data[79]
data[1][16] => mux_qde:auto_generated.data[80]
data[1][17] => mux_qde:auto_generated.data[81]
data[1][18] => mux_qde:auto_generated.data[82]
data[1][19] => mux_qde:auto_generated.data[83]
data[1][20] => mux_qde:auto_generated.data[84]
data[1][21] => mux_qde:auto_generated.data[85]
data[1][22] => mux_qde:auto_generated.data[86]
data[1][23] => mux_qde:auto_generated.data[87]
data[1][24] => mux_qde:auto_generated.data[88]
data[1][25] => mux_qde:auto_generated.data[89]
data[1][26] => mux_qde:auto_generated.data[90]
data[1][27] => mux_qde:auto_generated.data[91]
data[1][28] => mux_qde:auto_generated.data[92]
data[1][29] => mux_qde:auto_generated.data[93]
data[1][30] => mux_qde:auto_generated.data[94]
data[1][31] => mux_qde:auto_generated.data[95]
data[1][32] => mux_qde:auto_generated.data[96]
data[1][33] => mux_qde:auto_generated.data[97]
data[1][34] => mux_qde:auto_generated.data[98]
data[1][35] => mux_qde:auto_generated.data[99]
data[1][36] => mux_qde:auto_generated.data[100]
data[1][37] => mux_qde:auto_generated.data[101]
data[1][38] => mux_qde:auto_generated.data[102]
data[1][39] => mux_qde:auto_generated.data[103]
data[1][40] => mux_qde:auto_generated.data[104]
data[1][41] => mux_qde:auto_generated.data[105]
data[1][42] => mux_qde:auto_generated.data[106]
data[1][43] => mux_qde:auto_generated.data[107]
data[1][44] => mux_qde:auto_generated.data[108]
data[1][45] => mux_qde:auto_generated.data[109]
data[1][46] => mux_qde:auto_generated.data[110]
data[1][47] => mux_qde:auto_generated.data[111]
data[1][48] => mux_qde:auto_generated.data[112]
data[1][49] => mux_qde:auto_generated.data[113]
data[1][50] => mux_qde:auto_generated.data[114]
data[1][51] => mux_qde:auto_generated.data[115]
data[1][52] => mux_qde:auto_generated.data[116]
data[1][53] => mux_qde:auto_generated.data[117]
data[1][54] => mux_qde:auto_generated.data[118]
data[1][55] => mux_qde:auto_generated.data[119]
data[1][56] => mux_qde:auto_generated.data[120]
data[1][57] => mux_qde:auto_generated.data[121]
data[1][58] => mux_qde:auto_generated.data[122]
data[1][59] => mux_qde:auto_generated.data[123]
data[1][60] => mux_qde:auto_generated.data[124]
data[1][61] => mux_qde:auto_generated.data[125]
data[1][62] => mux_qde:auto_generated.data[126]
data[1][63] => mux_qde:auto_generated.data[127]
sel[0] => mux_qde:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qde:auto_generated.result[0]
result[1] <= mux_qde:auto_generated.result[1]
result[2] <= mux_qde:auto_generated.result[2]
result[3] <= mux_qde:auto_generated.result[3]
result[4] <= mux_qde:auto_generated.result[4]
result[5] <= mux_qde:auto_generated.result[5]
result[6] <= mux_qde:auto_generated.result[6]
result[7] <= mux_qde:auto_generated.result[7]
result[8] <= mux_qde:auto_generated.result[8]
result[9] <= mux_qde:auto_generated.result[9]
result[10] <= mux_qde:auto_generated.result[10]
result[11] <= mux_qde:auto_generated.result[11]
result[12] <= mux_qde:auto_generated.result[12]
result[13] <= mux_qde:auto_generated.result[13]
result[14] <= mux_qde:auto_generated.result[14]
result[15] <= mux_qde:auto_generated.result[15]
result[16] <= mux_qde:auto_generated.result[16]
result[17] <= mux_qde:auto_generated.result[17]
result[18] <= mux_qde:auto_generated.result[18]
result[19] <= mux_qde:auto_generated.result[19]
result[20] <= mux_qde:auto_generated.result[20]
result[21] <= mux_qde:auto_generated.result[21]
result[22] <= mux_qde:auto_generated.result[22]
result[23] <= mux_qde:auto_generated.result[23]
result[24] <= mux_qde:auto_generated.result[24]
result[25] <= mux_qde:auto_generated.result[25]
result[26] <= mux_qde:auto_generated.result[26]
result[27] <= mux_qde:auto_generated.result[27]
result[28] <= mux_qde:auto_generated.result[28]
result[29] <= mux_qde:auto_generated.result[29]
result[30] <= mux_qde:auto_generated.result[30]
result[31] <= mux_qde:auto_generated.result[31]
result[32] <= mux_qde:auto_generated.result[32]
result[33] <= mux_qde:auto_generated.result[33]
result[34] <= mux_qde:auto_generated.result[34]
result[35] <= mux_qde:auto_generated.result[35]
result[36] <= mux_qde:auto_generated.result[36]
result[37] <= mux_qde:auto_generated.result[37]
result[38] <= mux_qde:auto_generated.result[38]
result[39] <= mux_qde:auto_generated.result[39]
result[40] <= mux_qde:auto_generated.result[40]
result[41] <= mux_qde:auto_generated.result[41]
result[42] <= mux_qde:auto_generated.result[42]
result[43] <= mux_qde:auto_generated.result[43]
result[44] <= mux_qde:auto_generated.result[44]
result[45] <= mux_qde:auto_generated.result[45]
result[46] <= mux_qde:auto_generated.result[46]
result[47] <= mux_qde:auto_generated.result[47]
result[48] <= mux_qde:auto_generated.result[48]
result[49] <= mux_qde:auto_generated.result[49]
result[50] <= mux_qde:auto_generated.result[50]
result[51] <= mux_qde:auto_generated.result[51]
result[52] <= mux_qde:auto_generated.result[52]
result[53] <= mux_qde:auto_generated.result[53]
result[54] <= mux_qde:auto_generated.result[54]
result[55] <= mux_qde:auto_generated.result[55]
result[56] <= mux_qde:auto_generated.result[56]
result[57] <= mux_qde:auto_generated.result[57]
result[58] <= mux_qde:auto_generated.result[58]
result[59] <= mux_qde:auto_generated.result[59]
result[60] <= mux_qde:auto_generated.result[60]
result[61] <= mux_qde:auto_generated.result[61]
result[62] <= mux_qde:auto_generated.result[62]
result[63] <= mux_qde:auto_generated.result[63]


|Cache_4_way|lpm_mux3:inst8|LPM_MUX:lpm_mux_component|mux_qde:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w13_n0_mux_dataout~1.IN1
data[14] => l1_w14_n0_mux_dataout~1.IN1
data[15] => l1_w15_n0_mux_dataout~1.IN1
data[16] => l1_w16_n0_mux_dataout~1.IN1
data[17] => l1_w17_n0_mux_dataout~1.IN1
data[18] => l1_w18_n0_mux_dataout~1.IN1
data[19] => l1_w19_n0_mux_dataout~1.IN1
data[20] => l1_w20_n0_mux_dataout~1.IN1
data[21] => l1_w21_n0_mux_dataout~1.IN1
data[22] => l1_w22_n0_mux_dataout~1.IN1
data[23] => l1_w23_n0_mux_dataout~1.IN1
data[24] => l1_w24_n0_mux_dataout~1.IN1
data[25] => l1_w25_n0_mux_dataout~1.IN1
data[26] => l1_w26_n0_mux_dataout~1.IN1
data[27] => l1_w27_n0_mux_dataout~1.IN1
data[28] => l1_w28_n0_mux_dataout~1.IN1
data[29] => l1_w29_n0_mux_dataout~1.IN1
data[30] => l1_w30_n0_mux_dataout~1.IN1
data[31] => l1_w31_n0_mux_dataout~1.IN1
data[32] => l1_w32_n0_mux_dataout~1.IN1
data[33] => l1_w33_n0_mux_dataout~1.IN1
data[34] => l1_w34_n0_mux_dataout~1.IN1
data[35] => l1_w35_n0_mux_dataout~1.IN1
data[36] => l1_w36_n0_mux_dataout~1.IN1
data[37] => l1_w37_n0_mux_dataout~1.IN1
data[38] => l1_w38_n0_mux_dataout~1.IN1
data[39] => l1_w39_n0_mux_dataout~1.IN1
data[40] => l1_w40_n0_mux_dataout~1.IN1
data[41] => l1_w41_n0_mux_dataout~1.IN1
data[42] => l1_w42_n0_mux_dataout~1.IN1
data[43] => l1_w43_n0_mux_dataout~1.IN1
data[44] => l1_w44_n0_mux_dataout~1.IN1
data[45] => l1_w45_n0_mux_dataout~1.IN1
data[46] => l1_w46_n0_mux_dataout~1.IN1
data[47] => l1_w47_n0_mux_dataout~1.IN1
data[48] => l1_w48_n0_mux_dataout~1.IN1
data[49] => l1_w49_n0_mux_dataout~1.IN1
data[50] => l1_w50_n0_mux_dataout~1.IN1
data[51] => l1_w51_n0_mux_dataout~1.IN1
data[52] => l1_w52_n0_mux_dataout~1.IN1
data[53] => l1_w53_n0_mux_dataout~1.IN1
data[54] => l1_w54_n0_mux_dataout~1.IN1
data[55] => l1_w55_n0_mux_dataout~1.IN1
data[56] => l1_w56_n0_mux_dataout~1.IN1
data[57] => l1_w57_n0_mux_dataout~1.IN1
data[58] => l1_w58_n0_mux_dataout~1.IN1
data[59] => l1_w59_n0_mux_dataout~1.IN1
data[60] => l1_w60_n0_mux_dataout~1.IN1
data[61] => l1_w61_n0_mux_dataout~1.IN1
data[62] => l1_w62_n0_mux_dataout~1.IN1
data[63] => l1_w63_n0_mux_dataout~1.IN1
data[64] => l1_w0_n0_mux_dataout~0.IN1
data[65] => l1_w1_n0_mux_dataout~0.IN1
data[66] => l1_w2_n0_mux_dataout~0.IN1
data[67] => l1_w3_n0_mux_dataout~0.IN1
data[68] => l1_w4_n0_mux_dataout~0.IN1
data[69] => l1_w5_n0_mux_dataout~0.IN1
data[70] => l1_w6_n0_mux_dataout~0.IN1
data[71] => l1_w7_n0_mux_dataout~0.IN1
data[72] => l1_w8_n0_mux_dataout~0.IN1
data[73] => l1_w9_n0_mux_dataout~0.IN1
data[74] => l1_w10_n0_mux_dataout~0.IN1
data[75] => l1_w11_n0_mux_dataout~0.IN1
data[76] => l1_w12_n0_mux_dataout~0.IN1
data[77] => l1_w13_n0_mux_dataout~0.IN1
data[78] => l1_w14_n0_mux_dataout~0.IN1
data[79] => l1_w15_n0_mux_dataout~0.IN1
data[80] => l1_w16_n0_mux_dataout~0.IN1
data[81] => l1_w17_n0_mux_dataout~0.IN1
data[82] => l1_w18_n0_mux_dataout~0.IN1
data[83] => l1_w19_n0_mux_dataout~0.IN1
data[84] => l1_w20_n0_mux_dataout~0.IN1
data[85] => l1_w21_n0_mux_dataout~0.IN1
data[86] => l1_w22_n0_mux_dataout~0.IN1
data[87] => l1_w23_n0_mux_dataout~0.IN1
data[88] => l1_w24_n0_mux_dataout~0.IN1
data[89] => l1_w25_n0_mux_dataout~0.IN1
data[90] => l1_w26_n0_mux_dataout~0.IN1
data[91] => l1_w27_n0_mux_dataout~0.IN1
data[92] => l1_w28_n0_mux_dataout~0.IN1
data[93] => l1_w29_n0_mux_dataout~0.IN1
data[94] => l1_w30_n0_mux_dataout~0.IN1
data[95] => l1_w31_n0_mux_dataout~0.IN1
data[96] => l1_w32_n0_mux_dataout~0.IN1
data[97] => l1_w33_n0_mux_dataout~0.IN1
data[98] => l1_w34_n0_mux_dataout~0.IN1
data[99] => l1_w35_n0_mux_dataout~0.IN1
data[100] => l1_w36_n0_mux_dataout~0.IN1
data[101] => l1_w37_n0_mux_dataout~0.IN1
data[102] => l1_w38_n0_mux_dataout~0.IN1
data[103] => l1_w39_n0_mux_dataout~0.IN1
data[104] => l1_w40_n0_mux_dataout~0.IN1
data[105] => l1_w41_n0_mux_dataout~0.IN1
data[106] => l1_w42_n0_mux_dataout~0.IN1
data[107] => l1_w43_n0_mux_dataout~0.IN1
data[108] => l1_w44_n0_mux_dataout~0.IN1
data[109] => l1_w45_n0_mux_dataout~0.IN1
data[110] => l1_w46_n0_mux_dataout~0.IN1
data[111] => l1_w47_n0_mux_dataout~0.IN1
data[112] => l1_w48_n0_mux_dataout~0.IN1
data[113] => l1_w49_n0_mux_dataout~0.IN1
data[114] => l1_w50_n0_mux_dataout~0.IN1
data[115] => l1_w51_n0_mux_dataout~0.IN1
data[116] => l1_w52_n0_mux_dataout~0.IN1
data[117] => l1_w53_n0_mux_dataout~0.IN1
data[118] => l1_w54_n0_mux_dataout~0.IN1
data[119] => l1_w55_n0_mux_dataout~0.IN1
data[120] => l1_w56_n0_mux_dataout~0.IN1
data[121] => l1_w57_n0_mux_dataout~0.IN1
data[122] => l1_w58_n0_mux_dataout~0.IN1
data[123] => l1_w59_n0_mux_dataout~0.IN1
data[124] => l1_w60_n0_mux_dataout~0.IN1
data[125] => l1_w61_n0_mux_dataout~0.IN1
data[126] => l1_w62_n0_mux_dataout~0.IN1
data[127] => l1_w63_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= l1_w32_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= l1_w33_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= l1_w34_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= l1_w35_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= l1_w36_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= l1_w37_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= l1_w38_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= l1_w39_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= l1_w40_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= l1_w41_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= l1_w42_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= l1_w43_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= l1_w44_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= l1_w45_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= l1_w46_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= l1_w47_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= l1_w48_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= l1_w49_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= l1_w50_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= l1_w51_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= l1_w52_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= l1_w53_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= l1_w54_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= l1_w55_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= l1_w56_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= l1_w57_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= l1_w58_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= l1_w59_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= l1_w60_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= l1_w61_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= l1_w62_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= l1_w63_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w13_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w14_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w15_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w16_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w17_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w18_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w19_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w20_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w21_n0_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w22_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w23_n0_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w24_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w25_n0_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w26_n0_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w27_n0_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w28_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w29_n0_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w30_n0_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w31_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w32_n0_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w33_n0_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w34_n0_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w35_n0_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w36_n0_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w37_n0_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w38_n0_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w39_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w40_n0_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w41_n0_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w42_n0_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w43_n0_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w44_n0_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w45_n0_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w46_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w47_n0_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w48_n0_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w49_n0_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w50_n0_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w51_n0_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w52_n0_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w53_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w54_n0_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w55_n0_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w56_n0_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w57_n0_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w58_n0_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w59_n0_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w60_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w61_n0_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w62_n0_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w63_n0_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~63.IN0


|Cache_4_way|lpm_bustri0:inst2
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|Cache_4_way|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_bustri0:inst23
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|Cache_4_way|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_bustri0:inst24
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|Cache_4_way|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|LPM_RAM_IO:inst6
dio[0] <> datatri[0]
dio[1] <> datatri[1]
dio[2] <> datatri[2]
dio[3] <> datatri[3]
dio[4] <> datatri[4]
dio[5] <> datatri[5]
dio[6] <> datatri[6]
dio[7] <> datatri[7]
dio[8] <> datatri[8]
dio[9] <> datatri[9]
dio[10] <> datatri[10]
dio[11] <> datatri[11]
dio[12] <> datatri[12]
dio[13] <> datatri[13]
dio[14] <> datatri[14]
dio[15] <> datatri[15]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
outenab => _~0.IN0
outenab => datatri[15]~0.IN0
memenab => _~2.IN1
memenab => datatri[15]~0.IN1
we => _~1.IN0


|Cache_4_way|LPM_RAM_IO:inst6|altram:sram
we => _~0.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _~0.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]
q[8] <= altsyncram:ram_block.q_a[8]
q[9] <= altsyncram:ram_block.q_a[9]
q[10] <= altsyncram:ram_block.q_a[10]
q[11] <= altsyncram:ram_block.q_a[11]
q[12] <= altsyncram:ram_block.q_a[12]
q[13] <= altsyncram:ram_block.q_a[13]
q[14] <= altsyncram:ram_block.q_a[14]
q[15] <= altsyncram:ram_block.q_a[15]


|Cache_4_way|LPM_RAM_IO:inst6|altram:sram|altsyncram:ram_block
wren_a => altsyncram_hia1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hia1:auto_generated.data_a[0]
data_a[1] => altsyncram_hia1:auto_generated.data_a[1]
data_a[2] => altsyncram_hia1:auto_generated.data_a[2]
data_a[3] => altsyncram_hia1:auto_generated.data_a[3]
data_a[4] => altsyncram_hia1:auto_generated.data_a[4]
data_a[5] => altsyncram_hia1:auto_generated.data_a[5]
data_a[6] => altsyncram_hia1:auto_generated.data_a[6]
data_a[7] => altsyncram_hia1:auto_generated.data_a[7]
data_a[8] => altsyncram_hia1:auto_generated.data_a[8]
data_a[9] => altsyncram_hia1:auto_generated.data_a[9]
data_a[10] => altsyncram_hia1:auto_generated.data_a[10]
data_a[11] => altsyncram_hia1:auto_generated.data_a[11]
data_a[12] => altsyncram_hia1:auto_generated.data_a[12]
data_a[13] => altsyncram_hia1:auto_generated.data_a[13]
data_a[14] => altsyncram_hia1:auto_generated.data_a[14]
data_a[15] => altsyncram_hia1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hia1:auto_generated.address_a[0]
address_a[1] => altsyncram_hia1:auto_generated.address_a[1]
address_a[2] => altsyncram_hia1:auto_generated.address_a[2]
address_a[3] => altsyncram_hia1:auto_generated.address_a[3]
address_a[4] => altsyncram_hia1:auto_generated.address_a[4]
address_a[5] => altsyncram_hia1:auto_generated.address_a[5]
address_a[6] => altsyncram_hia1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hia1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hia1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hia1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hia1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hia1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hia1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hia1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hia1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hia1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hia1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hia1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hia1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hia1:auto_generated.q_a[11]
q_a[12] <= altsyncram_hia1:auto_generated.q_a[12]
q_a[13] <= altsyncram_hia1:auto_generated.q_a[13]
q_a[14] <= altsyncram_hia1:auto_generated.q_a[14]
q_a[15] <= altsyncram_hia1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Cache_4_way|LPM_RAM_IO:inst6|altram:sram|altsyncram:ram_block|altsyncram_hia1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|Cache_4_way|lpm_mux6:inst35
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]


|Cache_4_way|lpm_mux6:inst35|LPM_MUX:lpm_mux_component
data[0][0] => mux_7ce:auto_generated.data[0]
data[0][1] => mux_7ce:auto_generated.data[1]
data[0][2] => mux_7ce:auto_generated.data[2]
data[0][3] => mux_7ce:auto_generated.data[3]
data[0][4] => mux_7ce:auto_generated.data[4]
data[0][5] => mux_7ce:auto_generated.data[5]
data[0][6] => mux_7ce:auto_generated.data[6]
data[1][0] => mux_7ce:auto_generated.data[7]
data[1][1] => mux_7ce:auto_generated.data[8]
data[1][2] => mux_7ce:auto_generated.data[9]
data[1][3] => mux_7ce:auto_generated.data[10]
data[1][4] => mux_7ce:auto_generated.data[11]
data[1][5] => mux_7ce:auto_generated.data[12]
data[1][6] => mux_7ce:auto_generated.data[13]
sel[0] => mux_7ce:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7ce:auto_generated.result[0]
result[1] <= mux_7ce:auto_generated.result[1]
result[2] <= mux_7ce:auto_generated.result[2]
result[3] <= mux_7ce:auto_generated.result[3]
result[4] <= mux_7ce:auto_generated.result[4]
result[5] <= mux_7ce:auto_generated.result[5]
result[6] <= mux_7ce:auto_generated.result[6]


|Cache_4_way|lpm_mux6:inst35|LPM_MUX:lpm_mux_component|mux_7ce:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w0_n0_mux_dataout~0.IN1
data[8] => l1_w1_n0_mux_dataout~0.IN1
data[9] => l1_w2_n0_mux_dataout~0.IN1
data[10] => l1_w3_n0_mux_dataout~0.IN1
data[11] => l1_w4_n0_mux_dataout~0.IN1
data[12] => l1_w5_n0_mux_dataout~0.IN1
data[13] => l1_w6_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0


|Cache_4_way|lpm_bustri3:inst17
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]


|Cache_4_way|lpm_bustri3:inst17|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~5.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~2.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_bustri3:inst18
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]


|Cache_4_way|lpm_bustri3:inst18|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~5.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~2.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_bustri3:inst19
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]


|Cache_4_way|lpm_bustri3:inst19|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~5.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~2.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_bustri3:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]


|Cache_4_way|lpm_bustri3:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~5.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~2.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_dff7:inst36
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|Cache_4_way|lpm_dff7:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_bustri4:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|Cache_4_way|lpm_bustri4:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_mux1:inst63
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|Cache_4_way|lpm_mux1:inst63|LPM_MUX:lpm_mux_component
data[0][0] => mux_8ce:auto_generated.data[0]
data[0][1] => mux_8ce:auto_generated.data[1]
data[0][2] => mux_8ce:auto_generated.data[2]
data[0][3] => mux_8ce:auto_generated.data[3]
data[0][4] => mux_8ce:auto_generated.data[4]
data[0][5] => mux_8ce:auto_generated.data[5]
data[0][6] => mux_8ce:auto_generated.data[6]
data[0][7] => mux_8ce:auto_generated.data[7]
data[1][0] => mux_8ce:auto_generated.data[8]
data[1][1] => mux_8ce:auto_generated.data[9]
data[1][2] => mux_8ce:auto_generated.data[10]
data[1][3] => mux_8ce:auto_generated.data[11]
data[1][4] => mux_8ce:auto_generated.data[12]
data[1][5] => mux_8ce:auto_generated.data[13]
data[1][6] => mux_8ce:auto_generated.data[14]
data[1][7] => mux_8ce:auto_generated.data[15]
sel[0] => mux_8ce:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8ce:auto_generated.result[0]
result[1] <= mux_8ce:auto_generated.result[1]
result[2] <= mux_8ce:auto_generated.result[2]
result[3] <= mux_8ce:auto_generated.result[3]
result[4] <= mux_8ce:auto_generated.result[4]
result[5] <= mux_8ce:auto_generated.result[5]
result[6] <= mux_8ce:auto_generated.result[6]
result[7] <= mux_8ce:auto_generated.result[7]


|Cache_4_way|lpm_mux1:inst63|LPM_MUX:lpm_mux_component|mux_8ce:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w0_n0_mux_dataout~0.IN1
data[9] => l1_w1_n0_mux_dataout~0.IN1
data[10] => l1_w2_n0_mux_dataout~0.IN1
data[11] => l1_w3_n0_mux_dataout~0.IN1
data[12] => l1_w4_n0_mux_dataout~0.IN1
data[13] => l1_w5_n0_mux_dataout~0.IN1
data[14] => l1_w6_n0_mux_dataout~0.IN1
data[15] => l1_w7_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0


|Cache_4_way|lpm_bustri0:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|Cache_4_way|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_bustri0:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|Cache_4_way|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_bustri0:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|Cache_4_way|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~0.DB_MAX_OUTPUT_PORT_TYPE


|Cache_4_way|lpm_bustri0:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|Cache_4_way|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~0.DB_MAX_OUTPUT_PORT_TYPE


