#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 14 19:22:17 2020
# Process ID: 5696
# Current directory: C:/Users/vlsigroup/Downloads/project17-master_3/project17-master/picnic1/sign/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/crypto_sign/xsim_script.tcl}
# Log file: C:/Users/vlsigroup/Downloads/project17-master_3/project17-master/picnic1/sign/sim/verilog/xsim.log
# Journal file: C:/Users/vlsigroup/Downloads/project17-master_3/project17-master/picnic1/sign/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/crypto_sign/xsim_script.tcl
# xsim {crypto_sign} -autoloadwcfg -tclbatch {crypto_sign.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source crypto_sign.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 0 / 1 [n/a] @ "100000145000"
// RTL Simulation : 0 / 1 [n/a] @ "200000155000"
// RTL Simulation : 0 / 1 [n/a] @ "300000165000"
// RTL Simulation : 0 / 1 [n/a] @ "400000175000"
// RTL Simulation : 0 / 1 [n/a] @ "500000185000"
// RTL Simulation : 0 / 1 [n/a] @ "600000195000"
// RTL Simulation : 0 / 1 [n/a] @ "700000205000"
// RTL Simulation : 0 / 1 [n/a] @ "800000215000"
// RTL Simulation : 0 / 1 [n/a] @ "900000225000"
// RTL Simulation : 1 / 1 [n/a] @ "956025885000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 956025925 ns : File "C:/Users/vlsigroup/Downloads/project17-master_3/project17-master/picnic1/sign/sim/verilog/crypto_sign.autotb.v" Line 555
run: Time (s): cpu = 00:00:00 ; elapsed = 18:50:00 . Memory (MB): peak = 224.234 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Fri May 15 14:12:42 2020...
