# ğŸ§  16Ã—16 SRAM Memory Array Design using Cadence Virtuoso  
*A highâ€‘speed, lowâ€‘power VLSI memory design project*

## ğŸ“Œ Overview  
This repository contains the design and analysis of a **16Ã—16 Static Random Access Memory (SRAM) array** implemented using the **Cadence Virtuoso** toolset. The project focuses on achieving **low power consumption**, **fast access time**, and **robust read/write performance**, making it suitable for cache memory and embedded SoC applications.

SRAM dominates modern SoC areaâ€”often exceeding **70â€“90%** of total chip spaceâ€”making efficient memory design essential for performance, cost, and scalability. This project demonstrates a complete SRAM subsystem built from the ground up using a 6T SRAM cell and all required peripheral circuits.

---

## ğŸš€ Key Features  
- âœ”ï¸ **6T SRAM Cell** optimized for stability and density  
- âœ”ï¸ **16Ã—16 Memory Array** (256 bits total)  
- âœ”ï¸ **4:16 Row Decoder** for wordâ€‘line selection  
- âœ”ï¸ **Precharge Circuit** for BL/BLB initialization  
- âœ”ï¸ **Write Driver** for fullâ€‘swing write operations  
- âœ”ï¸ **Sense Amplifier** for fast differential readout  
- âœ”ï¸ **Hierarchical Cadence Virtuoso design flow**  
- âœ”ï¸ **Verified read/write operations through simulation**  

---

## ğŸ§© System Architecture  

### **1. 6T SRAM Cell**  
- Two crossâ€‘coupled inverters form a latch  
- Two NMOS access transistors controlled by the word line  
- Supports nonâ€‘destructive read and stable write operations  
- Transistor sizing optimized for noise margin and stability  

### **2. Precharge Circuit**  
- Precharges BL and BLB to **VDD = 1 V**  
- PMOS device (W = 240 nm) ensures fast charging  
- Disabled during active read/write cycles  

### **3. Write Driver**  
- Discharges one bit line to write data into the cell  
- Controlled by **Write Enable (WE)**  
- Uses stacked NMOS passâ€‘transistor structure  
- Ensures strong logic â€œ0â€ write capability  

### **4. Sense Amplifier**  
- Detects small BLâ€“BLB voltage differences  
- Converts differential input to fullâ€‘swing digital output  
- Critical for fast and reliable read operations  

### **5. 4:16 Row Decoder**  
- NANDâ€‘based design for area efficiency  
- Inputs: A, B, C, D  
- Outputs: WL1â€“WL16  
- Activates exactly one word line per address  

### **6. 16Ã—16 Memory Array**  
- 256 SRAM cells arranged in 16 rows Ã— 16 columns  
- Each column includes:  
  - 1 Sense Amplifier  
  - 1 Write Driver  
  - 1 Precharge Circuit  
- Differential readout (Read, ReadBar) for robustness  

---

## ğŸ“ Design Flow  
1. Schematic design of each block in Cadence Virtuoso  
2. Transistor sizing for speed, power, and stability  
3. Symbol creation for hierarchical design  
4. Integration into full 16Ã—16 array  
5. Simulation of:  
   - Read operation  
   - Write operation  
   - Precharge behavior  
   - Decoder activation  
6. Waveform analysis for access time and power  

---

## ğŸ“Š Results  
- Successful **read and write operations** verified  
- Low access time achieved due to efficient sensing  
- Reduced power consumption through optimized transistor sizing  
- Stable operation across the full 16Ã—16 array 

---

